#ifndef _TWIN_DRV_REG_H_
#define _TWIN_DRV_REG_H_

/**
 * Need to put this reg file for twin_drv use cause twin_drv use cam_a_reg_t/cam_b_reg_t seperately
 *
 */

typedef unsigned int FIELD;
typedef unsigned int UINT32;
typedef unsigned int u32;

typedef union _CAM_A_REG_CTL_START_
{
        struct    /* 0x1A004000 */
        {
                FIELD  CQ_THR0_START                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  CQ_THR1_START                         :  1;        /*  1.. 1, 0x00000002 */
                FIELD  CQ_THR2_START                         :  1;        /*  2.. 2, 0x00000004 */
                FIELD  CQ_THR3_START                         :  1;        /*  3.. 3, 0x00000008 */
                FIELD  CQ_THR4_START                         :  1;        /*  4.. 4, 0x00000010 */
                FIELD  CQ_THR5_START                         :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_THR6_START                         :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_THR7_START                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_THR8_START                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CQ_THR9_START                         :  1;        /*  9.. 9, 0x00000200 */
                FIELD  CQ_THR10_START                        :  1;        /* 10..10, 0x00000400 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  CQ_THR12_START                        :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_START;    /* CAM_A_CTL_START */

typedef union _CAM_A_REG_CTL_EN_
{
        struct    /* 0x1A004004 */
        {
                FIELD  TG_EN                                 :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_EN                                :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_EN                                :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_EN                                :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_EN                                :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_EN                                :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_EN                                :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_EN                                :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_EN                                :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_EN                                :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_EN                                :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_EN                                :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_EN                               :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_EN                                :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_EN                                :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_EN                                :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_EN                                 :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_EN                               :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_EN                                 :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_EN                              :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_EN                                :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_EN                              :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_EN                                :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_EN                               :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  2;        /* 25..26, 0x06000000 */
                FIELD  BIN_EN                                :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_EN                                :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_EN                                :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_EN                                :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_EN                               :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_EN;    /* CAM_A_CTL_EN */

typedef union _CAM_A_REG_CTL_DMA_EN_
{
        struct    /* 0x1A004008 */
        {
                FIELD  IMGO_EN                               :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_EN                               :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_EN                               :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_EN                                :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_EN                               :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_EN                                :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_EN                                :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_EN                               :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_EN                               :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_EN                               :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_EN                                :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_EN                              :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_EN                                :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_EN                               :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_EN                               :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_EN                               :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_EN                               :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_DMA_EN;    /* CAM_A_CTL_DMA_EN */

typedef union _CAM_A_REG_CTL_FMT_SEL_
{
        struct    /* 0x1A00400C */
        {
                FIELD  PIX_ID                                :  2;        /*  0.. 1, 0x00000003 */
                FIELD  RRZO_FMT                              :  2;        /*  2.. 3, 0x0000000C */
                FIELD  IMGO_FMT                              :  5;        /*  4.. 8, 0x000001F0 */
                FIELD  rsv_9                                 :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PIX_BUS_DMXO                          :  2;        /* 10..11, 0x00000C00 */
                FIELD  TG_FMT                                :  3;        /* 12..14, 0x00007000 */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  TG_SWAP                               :  2;        /* 16..17, 0x00030000 */
                FIELD  HLR_MODE                              :  2;        /* 18..19, 0x000C0000 */
                FIELD  DMX_ID                                :  2;        /* 20..21, 0x00300000 */
                FIELD  PIX_BUS_AMXO                          :  2;        /* 22..23, 0x00C00000 */
                FIELD  PIX_BUS_DMXI                          :  2;        /* 24..25, 0x03000000 */
                FIELD  PIX_BUS_BMXO                          :  2;        /* 26..27, 0x0C000000 */
                FIELD  PIX_BUS_RMXO                          :  2;        /* 28..29, 0x30000000 */
                FIELD  RRZO_FG_MODE                          :  1;        /* 30..30, 0x40000000 */
                FIELD  LP_MODE                               :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_FMT_SEL;    /* CAM_A_CTL_FMT_SEL */

typedef union _CAM_A_REG_CTL_SEL_
{
        struct    /* 0x1A004010 */
        {
                FIELD  DMX_SEL                               :  3;        /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  HDS1_SEL                              :  1;        /*  4.. 4, 0x00000010 */
                FIELD  DMX_POS_SEL                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  RMBN_SEL                              :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  STM_SEL                               :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  1;        /*  9.. 9, 0x00000200 */
                FIELD  AA_SEL                                :  1;        /* 10..10, 0x00000400 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  SGG_SEL                               :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                :  1;        /* 13..13, 0x00002000 */
                FIELD  LCS_SEL                               :  1;        /* 14..14, 0x00004000 */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  IMG_SEL                               :  2;        /* 16..17, 0x00030000 */
                FIELD  UFE_SEL                               :  2;        /* 18..19, 0x000C0000 */
                FIELD  FLK1_SEL                              :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  1;        /* 21..21, 0x00200000 */
                FIELD  PDO_SEL                               :  1;        /* 22..22, 0x00400000 */
                FIELD  rsv_23                                :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_SEL                              :  2;        /* 24..25, 0x03000000 */
                FIELD  UFEG_SEL                              :  1;        /* 26..26, 0x04000000 */
                FIELD  rsv_27                                :  1;        /* 27..27, 0x08000000 */
                FIELD  RCP_SEL                               :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  1;        /* 29..29, 0x20000000 */
                FIELD  AAO_SEL                               :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_SEL;    /* CAM_A_CTL_SEL */

typedef union _CAM_A_REG_CTL_MISC_
{
        struct    /* 0x1A004014 */
        {
                FIELD  DB_LOAD_HOLD                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  DB_EN                                 :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  APB_CLK_GATE_BYPASS                   :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  3;        /*  9..11, 0x00000E00 */
                FIELD  AF_DB_LOAD_HOLD                       :  1;        /* 12..12, 0x00001000 */
                FIELD  AA_DB_LOAD_HOLD                       :  1;        /* 13..13, 0x00002000 */
                FIELD  rsv_14                                : 18;        /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_MISC;    /* CAM_A_CTL_MISC */

typedef union _CAM_A_REG_CTL_EN2_
{
        struct    /* 0x1A004018 */
        {
                FIELD  SGG3_EN                               :  1;        /*  0.. 0, 0x00000001 */
                FIELD  FLK_EN                                :  1;        /*  1.. 1, 0x00000002 */
                FIELD  HDS_EN                                :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMV_EN                                :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RSS_EN                                :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  8;        /*  5..12, 0x00001FE0 */
                FIELD  CPN_EN                                :  1;        /* 13..13, 0x00002000 */
                FIELD  DCPN_EN                               :  1;        /* 14..14, 0x00004000 */
                FIELD  ADBS_EN                               :  1;        /* 15..15, 0x00008000 */
                FIELD  BMX2_EN                               :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_EN                                :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_EN                               :  1;        /* 18..18, 0x00040000 */
                FIELD  PDE_EN                                :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_EN                                :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_EN                                :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_EN                                :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_EN                                 :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_EN                                :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_EN                                :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_EN                               :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_EN                                :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_EN                               :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_EN                                :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_EN                                :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_EN                               :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_EN2;    /* CAM_A_CTL_EN2 */

typedef union _CAM_A_REG_CTL_RAW_INT_EN_
{
        struct    /* 0x1A004020 */
        {
                FIELD  VS_INT_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_EN                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_EN                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_EN                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_EN                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_EN                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_EN                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_EN                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_EN                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_EN                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_EN                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_EN                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_EN                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_EN                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_EN                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_EN                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_EN                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_EN                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_EN                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_EN                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_EN                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BPC_ERR_EN                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_EN                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_EN                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_EN                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_EN                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_EN                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_EN                       :  1;        /* 30..30, 0x40000000 */
                FIELD  INT_WCLR_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_INT_EN;    /* CAM_A_CTL_RAW_INT_EN */

typedef union _CAM_A_REG_CTL_RAW_INT_STATUS_
{
        struct    /* 0x1A004024 */
        {
                FIELD  VS_INT_ST                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_ST                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_ST                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_ST                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_ST                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_ST                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_ST                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_ST                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_ST                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_ST                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_ST                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_ST                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_ST                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_ST                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_ST                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_ST                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_ST                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_ST                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_ST                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_ST                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BNR_ERR_ST                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_ST                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_ST                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_ST                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_ST                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_ST                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_ST                       :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_INT_STATUS;    /* CAM_A_CTL_RAW_INT_STATUS */

typedef union _CAM_A_REG_CTL_RAW_INT_STATUSX_
{
        struct    /* 0x1A004028 */
        {
                FIELD  VS_INT_ST                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_ST                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_ST                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_ST                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_ST                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_ST                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_ST                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_ST                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_ST                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_ST                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_ST                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_ST                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_ST                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_ST                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_ST                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_ST                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_ST                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_ST                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_ST                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_ST                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BNR_ERR_ST                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_ST                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_ST                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_ST                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_ST                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_ST                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_ST                       :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_INT_STATUSX;    /* CAM_A_CTL_RAW_INT_STATUSX */

typedef union _CAM_A_REG_CTL_RAW_INT2_EN_
{
        struct    /* 0x1A004030 */
        {
                FIELD  IMGO_DONE_EN                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_EN                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_EN                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_DONE_EN                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_EN                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DONE_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_EN                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_EN                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_EN                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_EN                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_EN                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_EN                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_EN                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_EN                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_EN                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_EN                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_EN                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_EN                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_EN                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_EN                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_EN                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_EN                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_EN                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_EN                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_EN                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_EN                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_EN                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_EN                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_INT2_EN;    /* CAM_A_CTL_RAW_INT2_EN */

typedef union _CAM_A_REG_CTL_RAW_INT2_STATUS_
{
        struct    /* 0x1A004034 */
        {
                FIELD  IMGO_DONE_ST                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_ST                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_ST                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_DONE_ST                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_ST                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DEONE_ST                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_ST                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_ST                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_ST                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_ST                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_ST                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_ST                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_ST                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_ST                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_ST                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_ST                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_ST                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_ST                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_ST                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_ST                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_ST                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_ST                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_ST                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_ST                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_ST                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_ST                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_INT2_STATUS;    /* CAM_A_CTL_RAW_INT2_STATUS */

typedef union _CAM_A_REG_CTL_RAW_INT2_STATUSX_
{
        struct    /* 0x1A004038 */
        {
                FIELD  IMGO_DONE_ST                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_ST                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_ST                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_DONE_ST                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_ST                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DEONE_ST                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_ST                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_ST                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_ST                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_ST                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_ST                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_ST                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_ST                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_ST                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_ST                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_ST                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_ST                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_ST                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_ST                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_ST                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_ST                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_ST                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_ST                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_ST                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_ST                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_ST                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_INT2_STATUSX;    /* CAM_A_CTL_RAW_INT2_STATUSX */

typedef union _CAM_A_REG_CTL_SW_CTL_
{
        struct    /* 0x1A004040 */
        {
                FIELD  SW_RST_Trig                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  SW_RST_ST                             :  1;        /*  1.. 1, 0x00000002 */
                FIELD  HW_RST                                :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 : 29;        /*  3..31, 0xFFFFFFF8 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_SW_CTL;    /* CAM_A_CTL_SW_CTL */

typedef union _CAM_A_REG_CTL_AB_DONE_SEL_
{
        struct    /* 0x1A004044 */
        {
                FIELD  IMGO_A_DONE_SEL                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_A_DONE_SEL                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_A_DONE_SEL                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_A_DONE_SEL                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_A_DONE_SEL                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_A_DONE_SEL                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_A_DONE_SEL                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_A_DONE_SEL                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_A_DONE_SEL                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  UFGO_A_DONE_SEL                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_A_DONE_SEL                        :  1;        /* 10..10, 0x00000400 */
                FIELD  TG_A_DONE_SEL                         :  1;        /* 11..11, 0x00000800 */
                FIELD  LSC3I_A_DONE_SEL                      :  1;        /* 12..12, 0x00001000 */
                FIELD  PDI_A_DONE_SEL                        :  1;        /* 13..13, 0x00002000 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  IMGO_B_DONE_SEL                       :  1;        /* 16..16, 0x00010000 */
                FIELD  UFEO_B_DONE_SEL                       :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_B_DONE_SEL                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_B_DONE_SEL                        :  1;        /* 19..19, 0x00080000 */
                FIELD  LCSO_B_DONE_SEL                       :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_B_DONE_SEL                        :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_B_DONE_SEL                        :  1;        /* 22..22, 0x00400000 */
                FIELD  BPCI_B_DONE_SEL                       :  1;        /* 23..23, 0x00800000 */
                FIELD  LSCI_B_DONE_SEL                       :  1;        /* 24..24, 0x01000000 */
                FIELD  UFGO_B_DONE_SEL                       :  1;        /* 25..25, 0x02000000 */
                FIELD  PDO_B_DONE_SEL                        :  1;        /* 26..26, 0x04000000 */
                FIELD  TG_B_DONE_SEL                         :  1;        /* 27..27, 0x08000000 */
                FIELD  LSC3I_B_DONE_SEL                      :  1;        /* 28..28, 0x10000000 */
                FIELD  PDI_B_DONE_SEL                        :  1;        /* 29..29, 0x20000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_AB_DONE_SEL;    /* CAM_A_CTL_AB_DONE_SEL */

typedef union _CAM_A_REG_CTL_CD_DONE_SEL_
{
        struct    /* 0x1A004048 */
        {
                FIELD  IMGO_C_DONE_SEL                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_C_DONE_SEL                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_C_DONE_SEL                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_C_DONE_SEL                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_C_DONE_SEL                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_C_DONE_SEL                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_C_DONE_SEL                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_C_DONE_SEL                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_C_DONE_SEL                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  UFGO_C_DONE_SEL                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_C_DONE_SEL                        :  1;        /* 10..10, 0x00000400 */
                FIELD  TG_C_DONE_SEL                         :  1;        /* 11..11, 0x00000800 */
                FIELD  LSC3I_C_DONE_SEL                      :  1;        /* 12..12, 0x00001000 */
                FIELD  PDI_C_DONE_SEL                        :  1;        /* 13..13, 0x00002000 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  IMGO_D_DONE_SEL                       :  1;        /* 16..16, 0x00010000 */
                FIELD  UFEO_D_DONE_SEL                       :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_D_DONE_SEL                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_D_DONE_SEL                        :  1;        /* 19..19, 0x00080000 */
                FIELD  LCSO_D_DONE_SEL                       :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_D_DONE_SEL                        :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_D_DONE_SEL                        :  1;        /* 22..22, 0x00400000 */
                FIELD  BPCI_D_DONE_SEL                       :  1;        /* 23..23, 0x00800000 */
                FIELD  LSCI_D_DONE_SEL                       :  1;        /* 24..24, 0x01000000 */
                FIELD  UFGO_D_DONE_SEL                       :  1;        /* 25..25, 0x02000000 */
                FIELD  PDO_D_DONE_SEL                        :  1;        /* 26..26, 0x04000000 */
                FIELD  TG_D_DONE_SEL                         :  1;        /* 27..27, 0x08000000 */
                FIELD  LSC3I_D_DONE_SEL                      :  1;        /* 28..28, 0x10000000 */
                FIELD  PDI_D_DONE_SEL                        :  1;        /* 29..29, 0x20000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_CD_DONE_SEL;    /* CAM_A_CTL_CD_DONE_SEL */

typedef union _CAM_A_REG_CTL_UNI_DONE_SEL_
{
        struct    /* 0x1A00404C */
        {
                FIELD  DONE_SEL_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RSSO_A_DONE_SEL                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_A_DONE_SEL                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_A_DONE_SEL                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  4;        /*  5.. 8, 0x000001E0 */
                FIELD  RSSO_C_DONE_SEL                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  rsv_10                                :  1;        /* 10..10, 0x00000400 */
                FIELD  LMVO_C_DONE_SEL                       :  1;        /* 11..11, 0x00000800 */
                FIELD  FLKO_C_DONE_SEL                       :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 15;        /* 13..27, 0x0FFFE000 */
                FIELD  ADL_A_DONE_SEL                        :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_UNI_DONE_SEL;    /* CAM_A_CTL_UNI_DONE_SEL */

typedef union _CAM_A_REG_CTL_SPARE0_
{
        struct    /* 0x1A004050 */
        {
                FIELD  SPARE0                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_SPARE0;    /* CAM_A_CTL_SPARE0 */

typedef union _CAM_A_REG_CTL_SPARE1_
{
        struct    /* 0x1A004054 */
        {
                FIELD  SPARE1                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_SPARE1;    /* CAM_A_CTL_SPARE1 */

typedef union _CAM_A_REG_CTL_SPARE2_
{
        struct    /* 0x1A004058 */
        {
                FIELD  SPARE2                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_SPARE2;    /* CAM_A_CTL_SPARE2 */

typedef union _CAM_A_REG_CTL_SW_PASS1_DONE_
{
        struct    /* 0x1A00405C */
        {
                FIELD  DOWN_SAMPLE_PERIOD                    :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  DOWN_SAMPLE_EN                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_FIFO_FULL_DROP                   :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_FIFO_FULL_DROP                   :  1;        /* 10..10, 0x00000400 */
                FIELD  LCSO_FIFO_FULL_DROP                   :  1;        /* 11..11, 0x00000800 */
                FIELD  UFEO_FIFO_FULL_DROP                   :  1;        /* 12..12, 0x00001000 */
                FIELD  LMVO_FIFO_FULL_DROP                   :  1;        /* 13..13, 0x00002000 */
                FIELD  RSSO_FIFO_FULL_DROP                   :  1;        /* 14..14, 0x00004000 */
                FIELD  UFGO_FIFO_FULL_DROP                   :  1;        /* 15..15, 0x00008000 */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_SW_PASS1_DONE;    /* CAM_A_CTL_SW_PASS1_DONE */

typedef union _CAM_A_REG_CTL_FBC_RCNT_INC_
{
        struct    /* 0x1A004060 */
        {
                FIELD  IMGO_RCNT_INC                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_RCNT_INC                         :  1;        /*  1.. 1, 0x00000002 */
                FIELD  LCSO_RCNT_INC                         :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AAO_RCNT_INC                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  PDO_A_RCNT_INC                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_A_RCNT_INC                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  AFO_B_RCNT_INC                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AFO_C_RCNT_INC                        :  1;        /*  7.. 7, 0x00000080 */
                FIELD  AFO_D_RCNT_INC                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  UFEO_RCNT_INC                         :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LMVO_RCNT_INC                         :  1;        /* 10..10, 0x00000400 */
                FIELD  RSSO_RCNT_INC                         :  1;        /* 11..11, 0x00000800 */
                FIELD  FLKO_RCNT_INC                         :  1;        /* 12..12, 0x00001000 */
                FIELD  PSO_RCNT_INC                          :  1;        /* 13..13, 0x00002000 */
                FIELD  UFGO_RCNT_INC                         :  1;        /* 14..14, 0x00004000 */
                FIELD  rsv_15                                : 17;        /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_FBC_RCNT_INC;    /* CAM_A_CTL_FBC_RCNT_INC */

typedef union _CAM_A_REG_CTL_DBG_SET_
{
        struct    /* 0x1A004070 */
        {
                FIELD  DEBUG_MOD_SEL                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DEBUG_SEL                             :  4;        /*  8..11, 0x00000F00 */
                FIELD  DEBUG_TOP_SEL                         :  4;        /* 12..15, 0x0000F000 */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_DBG_SET;    /* CAM_A_CTL_DBG_SET */

typedef union _CAM_A_REG_CTL_DBG_PORT_
{
        struct    /* 0x1A004074 */
        {
                FIELD  CTL_DBG_PORT                          : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_DBG_PORT;    /* CAM_A_CTL_DBG_PORT */

typedef union _CAM_A_REG_CTL_DATE_CODE_
{
        struct    /* 0x1A004078 */
        {
                FIELD  CTL_DATE_CODE                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_DATE_CODE;    /* CAM_A_CTL_DATE_CODE */

typedef union _CAM_A_REG_CTL_PROJ_CODE_
{
        struct    /* 0x1A00407C */
        {
                FIELD  CTL_PROJ_CODE                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_PROJ_CODE;    /* CAM_A_CTL_PROJ_CODE */

typedef union _CAM_A_REG_CTL_RAW_DCM_DIS_
{
        struct    /* 0x1A004080 */
        {
                FIELD  TG_DCM_DIS                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_DCM_DIS                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_DCM_DIS                           :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_DCM_DIS                           :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_DCM_DIS                           :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_DCM_DIS                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_DCM_DIS                           :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_DCM_DIS                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_DCM_DIS                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_DCM_DIS                           :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_DCM_DIS                           :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_DCM_DIS                           :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_DCM_DIS                          :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_DCM_DIS                           :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_DCM_DIS                           :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_DCM_DIS                           :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_DCM_DIS                           :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_DCM_DIS                            :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_DCM_DIS                          :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_DCM_DIS                            :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_DCM_DIS                         :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_DCM_DIS                           :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_DCM_DIS                         :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_DCM_DIS                           :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_DCM_DIS                          :  1;        /* 24..24, 0x01000000 */
                FIELD  PMX_DCM_DIS                           :  1;        /* 25..25, 0x02000000 */
                FIELD  PKP_DCM_DIS                           :  1;        /* 26..26, 0x04000000 */
                FIELD  BIN_DCM_DIS                           :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_DCM_DIS                           :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_DCM_DIS                           :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_DCM_DIS                           :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_DCM_DIS                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_DCM_DIS;    /* CAM_A_CTL_RAW_DCM_DIS */

typedef union _CAM_A_REG_CTL_DMA_DCM_DIS_
{
        struct    /* 0x1A004084 */
        {
                FIELD  IMGO_DCM_DIS                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DCM_DIS                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DCM_DIS                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_DCM_DIS                           :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_DCM_DIS                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_DCM_DIS                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_DCM_DIS                           :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_DCM_DIS                          :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_DCM_DIS                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_DCM_DIS                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_DCM_DIS                           :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_DCM_DIS                         :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_DCM_DIS                           :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_DCM_DIS                          :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_DCM_DIS                          :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DCM_DIS                          :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_DCM_DIS                          :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_DMA_DCM_DIS;    /* CAM_A_CTL_DMA_DCM_DIS */

typedef union _CAM_A_REG_CTL_TOP_DCM_DIS_
{
        struct    /* 0x1A004088 */
        {
                FIELD  TOP_DCM_DIS                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 31;        /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_TOP_DCM_DIS;    /* CAM_A_CTL_TOP_DCM_DIS */

typedef union _CAM_A_REG_CTL_RAW_DCM_STATUS_
{
        struct    /* 0x1A004090 */
        {
                FIELD  TG_DCM_STATUS                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_DCM_STATUS                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_DCM_STATUS                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_DCM_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_DCM_STATUS                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_DCM_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_DCM_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_DCM_STATUS                        :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_DCM_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_DCM_STATUS                        :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_DCM_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_DCM_STATUS                        :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_DCM_STATUS                       :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_DCM_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_DCM_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_DCM_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_DCM_STATUS                        :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_DCM_STATUS                         :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_DCM_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_DCM_STATUS                         :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_DCM_STATUS                      :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_DCM_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_DCM_STATUS                      :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_DCM_DIS                           :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_DCM_STATUS                       :  1;        /* 24..24, 0x01000000 */
                FIELD  PMX_DCM_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  PKP_DCM_STATUS                        :  1;        /* 26..26, 0x04000000 */
                FIELD  BIN_DCM_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_DCM_STATUS                        :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_DCM_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_DCM_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_DCM_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_DCM_STATUS;    /* CAM_A_CTL_RAW_DCM_STATUS */

typedef union _CAM_A_REG_CTL_DMA_DCM_STATUS_
{
        struct    /* 0x1A004094 */
        {
                FIELD  IMGO_DCM_STATUS                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DCM_STATUS                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DCM_STATUS                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_DCM_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_DCM_STATUS                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_DCM_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_DCM_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_DCM_STATUS                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_DCM_STATUS                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_DCM_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_DCM_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_DCM_STATUS                      :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_DCM_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_DCM_DIS                          :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_DCM_DIS                          :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DCM_STATUS                       :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_DCM_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_DMA_DCM_STATUS;    /* CAM_A_CTL_DMA_DCM_STATUS */

typedef union _CAM_A_REG_CTL_TOP_DCM_STATUS_
{
        struct    /* 0x1A004098 */
        {
                FIELD  TOP_DCM_STATUS                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 31;        /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_TOP_DCM_STATUS;    /* CAM_A_CTL_TOP_DCM_STATUS */

typedef union _CAM_A_REG_CTL_RAW_REQ_STATUS_
{
        struct    /* 0x1A0040A0 */
        {
                FIELD  TG_REQ_STATUS                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_REQ_STATUS                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_REQ_STATUS                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_REQ_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_REQ_STATUS                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_REQ_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_REQ_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_REQ_STATUS                        :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_REQ_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_REQ_STATUS                        :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_REQ_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_REQ_STATUS                        :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_REQ_STATUS                       :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_REQ_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_REQ_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_REQ_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_REQ_STATUS                        :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_REQ_STATUS                         :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_REQ_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_REQ_STATUS                         :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_REQ_STATUS                      :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_REQ_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_REQ_STATUS                      :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_REQ_DIS                           :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_REQ_STATUS                       :  1;        /* 24..24, 0x01000000 */
                FIELD  PMX_REQ_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  PKP_REQ_STATUS                        :  1;        /* 26..26, 0x04000000 */
                FIELD  BIN_REQ_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_REQ_STATUS                        :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_REQ_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_REQ_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_REQ_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_REQ_STATUS;    /* CAM_A_CTL_RAW_REQ_STATUS */

typedef union _CAM_A_REG_CTL_DMA_REQ_STATUS_
{
        struct    /* 0x1A0040A4 */
        {
                FIELD  IMGO_REQ_STATUS                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_REQ_STATUS                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_REQ_STATUS                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_REQ_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_REQ_STATUS                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_REQ_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_REQ_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_REQ_STATUS                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_REQ_STATUS                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_REQ_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_REQ_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_REQ_STATUS                      :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_REQ_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_REQ_STATUS                       :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_REQ_STATUS                       :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_REQ_STATUS                       :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_REQ_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_DMA_REQ_STATUS;    /* CAM_A_CTL_DMA_REQ_STATUS */

typedef union _CAM_A_REG_CTL_RAW_RDY_STATUS_
{
        struct    /* 0x1A0040A8 */
        {
                FIELD  TG_RDY_STATUS                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_RDY_STATUS                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_RDY_STATUS                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_RDY_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_RDY_STATUS                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_RDY_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_RDY_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_RDY_STATUS                        :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_RDY_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_RDY_STATUS                        :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_RDY_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_RDY_STATUS                        :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_RDY_STATUS                       :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_RDY_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_RDY_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_RDY_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_RDY_STATUS                        :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_RDY_STATUS                         :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_RDY_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_RDY_STATUS                         :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_RDY_STATUS                      :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_RDY_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_RDY_STATUS                      :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_RDY_STATUS                        :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_RDY_STATUS                       :  1;        /* 24..24, 0x01000000 */
                FIELD  PMX_RDY_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  PKP_RDY_STATUS                        :  1;        /* 26..26, 0x04000000 */
                FIELD  BIN_RDY_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_RDY_STATUS                        :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_RDY_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_RDY_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_RDY_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_RDY_STATUS;    /* CAM_A_CTL_RAW_RDY_STATUS */

typedef union _CAM_A_REG_CTL_DMA_RDY_STATUS_
{
        struct    /* 0x1A0040AC */
        {
                FIELD  IMGO_RDY_STATUS                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_RDY_STATUS                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_RDY_STATUS                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_RDY_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_RDY_STATUS                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_RDY_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_RDY_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_RDY_STATUS                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_RDY_STATUS                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_RDY_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_RDY_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_RDY_STATUS                      :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_RDY_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_RDY_STATUS                       :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_RDY_STATUS                       :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_RDY_STATUS                       :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_RDY_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_DMA_RDY_STATUS;    /* CAM_A_CTL_DMA_RDY_STATUS */

typedef union _CAM_A_REG_CTL_RAW_CCU_INT_EN_
{
        struct    /* 0x1A0040B0 */
        {
                FIELD  VS_INT_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_EN                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_EN                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_EN                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_EN                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_EN                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_EN                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_EN                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_EN                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_EN                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_EN                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_EN                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_EN                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_EN                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_EN                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_EN                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_EN                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_EN                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_EN                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_EN                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_EN                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BPC_ERR_EN                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_EN                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_EN                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_EN                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_EN                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_EN                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_EN                       :  1;        /* 30..30, 0x40000000 */
                FIELD  INT_WCLR_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_CCU_INT_EN;    /* CAM_A_CTL_RAW_CCU_INT_EN */

typedef union _CAM_A_REG_CTL_RAW_CCU_INT_STATUS_
{
        struct    /* 0x1A0040B4 */
        {
                FIELD  VS_INT_ST                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_ST                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_ST                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_ST                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_ST                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_ST                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_ST                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_ST                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_ST                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_ST                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_ST                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_ST                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_ST                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_ST                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_ST                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_ST                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_ST                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_ST                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_ST                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_ST                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BNR_ERR_ST                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_ST                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_ST                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_ST                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_ST                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_ST                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_ST                       :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_CCU_INT_STATUS;    /* CAM_A_CTL_RAW_CCU_INT_STATUS */

typedef union _CAM_A_REG_CTL_RAW_CCU_INT2_EN_
{
        struct    /* 0x1A0040B8 */
        {
                FIELD  IMGO_DONE_EN                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_EN                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_EN                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_DONE_EN                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_EN                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DONE_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_EN                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_EN                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_EN                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_EN                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_EN                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_EN                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_EN                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_EN                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_EN                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_EN                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_EN                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_EN                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_EN                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_EN                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_EN                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_EN                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_EN                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_EN                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_EN                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_EN                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_EN                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_EN                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_CCU_INT2_EN;    /* CAM_A_CTL_RAW_CCU_INT2_EN */

typedef union _CAM_A_REG_CTL_RAW_CCU_INT2_STATUS_
{
        struct    /* 0x1A0040BC */
        {
                FIELD  IMGO_DONE_ST                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_ST                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_ST                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_DONE_ST                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_ST                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DEONE_ST                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_ST                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_ST                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_ST                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_ST                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_ST                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_ST                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_ST                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_ST                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_ST                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_ST                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_ST                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_ST                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_ST                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_ST                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_ST                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_ST                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_ST                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_ST                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_ST                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_ST                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_CCU_INT2_STATUS;    /* CAM_A_CTL_RAW_CCU_INT2_STATUS */

typedef union _CAM_A_REG_CTL_RAW_INT3_EN_
{
        struct    /* 0x1A0040C0 */
        {
                FIELD  AE_CCU_READ_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_EN                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_EN                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_EN                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_EN                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_EN                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_EN                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_EN                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_INT3_EN;    /* CAM_A_CTL_RAW_INT3_EN */

typedef union _CAM_A_REG_CTL_RAW_INT3_STATUS_
{
        struct    /* 0x1A0040C4 */
        {
                FIELD  AE_CCU_READ_ST                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_ST                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_ST                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_ST                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_ST                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_ST                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_ST                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_INT3_STATUS;    /* CAM_A_CTL_RAW_INT3_STATUS */

typedef union _CAM_A_REG_CTL_RAW_INT3_STATUSX_
{
        struct    /* 0x1A0040C8 */
        {
                FIELD  AE_CCU_READ_ST                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_ST                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_ST                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_ST                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_ST                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_ST                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_ST                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_INT3_STATUSX;    /* CAM_A_CTL_RAW_INT3_STATUSX */

typedef union _CAM_A_REG_CTL_RAW_CCU_INT3_EN_
{
        struct    /* 0x1A0040D0 */
        {
                FIELD  AE_CCU_READ_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_EN                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_EN                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_EN                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_EN                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_EN                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_EN                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_EN                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_CCU_INT3_EN;    /* CAM_A_CTL_RAW_CCU_INT3_EN */

typedef union _CAM_A_REG_CTL_RAW_CCU_INT3_STATUS_
{
        struct    /* 0x1A0040D4 */
        {
                FIELD  AE_CCU_READ_ST                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_ST                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_ST                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_ST                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_ST                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_ST                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_ST                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW_CCU_INT3_STATUS;    /* CAM_A_CTL_RAW_CCU_INT3_STATUS */

typedef union _CAM_A_REG_CTL_UNI_B_DONE_SEL_
{
        struct    /* 0x1A0040D8 */
        {
                FIELD  rsv_0                                 :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RSSO_B_DONE_SEL                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_B_DONE_SEL                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_B_DONE_SEL                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  4;        /*  5.. 8, 0x000001E0 */
                FIELD  RSSO_D_DONE_SEL                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  rsv_10                                :  1;        /* 10..10, 0x00000400 */
                FIELD  LMVO_D_DONE_SEL                       :  1;        /* 11..11, 0x00000800 */
                FIELD  FLKO_D_DONE_SEL                       :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_UNI_B_DONE_SEL;    /* CAM_A_CTL_UNI_B_DONE_SEL */

typedef union _CAM_A_REG_CTL_RAW2_DCM_DIS_
{
        struct    /* 0x1A0040E0 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  CPN_DCM_DIS                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DCPN_DCM_DIS                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  ADBS_DCM_DIS                          :  1;        /* 10..10, 0x00000400 */
                FIELD  BMX2_DCM_DIS                          :  1;        /* 11..11, 0x00000800 */
                FIELD  RSS_DCM_DIS                           :  1;        /* 12..12, 0x00001000 */
                FIELD  LMV_DCM_DIS                           :  1;        /* 13..13, 0x00002000 */
                FIELD  HDS_DCM_DIS                           :  1;        /* 14..14, 0x00004000 */
                FIELD  FLK_DCM_DIS                           :  1;        /* 15..15, 0x00008000 */
                FIELD  SGG3_DCM_DIS                          :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_DCM_DIS                           :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_DCM_DIS                          :  1;        /* 18..18, 0x00040000 */
                FIELD  PDE_DCM_DIS                           :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_DCM_DIS                           :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_DCM_DIS                           :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_DCM_DIS                           :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_DCM_DIS                            :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_DCM_DIS                           :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_DCM_DIS                           :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_DCM_DIS                          :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_DCM_DIS                           :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_DCM_DIS                          :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_DCM_DIS                           :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_DCM_DIS                           :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_DCM_DIS                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW2_DCM_DIS;    /* CAM_A_CTL_RAW2_DCM_DIS */

typedef union _CAM_A_REG_CTL_RAW2_DCM_STATUS_
{
        struct    /* 0x1A0040E4 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  CPN_DCM_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DCPN_DCM_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  ADBS_DCM_STATUS                       :  1;        /* 10..10, 0x00000400 */
                FIELD  BMX2_DCM_STATUS                       :  1;        /* 11..11, 0x00000800 */
                FIELD  RSS_DCM_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  LMV_DCM_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  HDS_DCM_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  FLK_DCM_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  SGG3_DCM_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_DCM_STATUS                        :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_DCM_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_DCM_STATUS                        :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_DCM_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_DCM_STATUS                        :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_DCM_STATUS                         :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_DCM_STATUS                        :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_DCM_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_DCM_STATUS                       :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_DCM_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_DCM_STATUS                       :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_DCM_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_DCM_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_DCM_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW2_DCM_STATUS;    /* CAM_A_CTL_RAW2_DCM_STATUS */

typedef union _CAM_A_REG_CTL_RAW2_REQ_STATUS_
{
        struct    /* 0x1A0040E8 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  CPN_REQ_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DCPN_REQ_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  ADBS_REQ_STATUS                       :  1;        /* 10..10, 0x00000400 */
                FIELD  BMX2_REQ_STATUS                       :  1;        /* 11..11, 0x00000800 */
                FIELD  RSS_REQ_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  LMV_REQ_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  HDS_REQ_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  FLK_REQ_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  SGG3_REQ_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_REQ_STATUS                        :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_REQ_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  PDE_REQ_STATUS                        :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_REQ_STATUS                        :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_REQ_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_REQ_STATUS                        :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_REQ_STATUS                         :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_REQ_STATUS                        :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_REQ_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_REQ_STATUS                       :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_REQ_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_REQ_STATUS                       :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_REQ_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_REQ_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_REQ_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW2_REQ_STATUS;    /* CAM_A_CTL_RAW2_REQ_STATUS */

typedef union _CAM_A_REG_CTL_RAW2_RDY_STATUS_
{
        struct    /* 0x1A0040EC */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  CPN_RDY_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DCPN_RDY_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  ADBS_RDY_STATUS                       :  1;        /* 10..10, 0x00000400 */
                FIELD  BMX2_RDY_STATUS                       :  1;        /* 11..11, 0x00000800 */
                FIELD  RSS_RDY_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  LMV_RDY_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  HDS_RDY_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  FLK_RDY_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  SGG3_RDY_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_RDY_STATUS                        :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_RDY_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  PDE_RDY_STATUS                        :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_RDY_STATUS                        :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_RDY_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_RDY_STATUS                        :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_RDY_STATUS                         :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_RDY_STATUS                        :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_RDY_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_RDY_STATUS                       :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_RDY_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_RDY_STATUS                       :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_RDY_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_RDY_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_RDY_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CTL_RAW2_RDY_STATUS;    /* CAM_A_CTL_RAW2_RDY_STATUS */

typedef union _CAM_A_REG_FBC_IMGO_CTL1_
{
        struct    /* 0x1A004110 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_IMGO_CTL1;    /* CAM_A_FBC_IMGO_CTL1 */

typedef union _CAM_A_REG_FBC_IMGO_CTL2_
{
        struct    /* 0x1A004114 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_IMGO_CTL2;    /* CAM_A_FBC_IMGO_CTL2 */

typedef union _CAM_A_REG_FBC_RRZO_CTL1_
{
        struct    /* 0x1A004118 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_RRZO_CTL1;    /* CAM_A_FBC_RRZO_CTL1 */

typedef union _CAM_A_REG_FBC_RRZO_CTL2_
{
        struct    /* 0x1A00411C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_RRZO_CTL2;    /* CAM_A_FBC_RRZO_CTL2 */

typedef union _CAM_A_REG_FBC_UFEO_CTL1_
{
        struct    /* 0x1A004120 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_UFEO_CTL1;    /* CAM_A_FBC_UFEO_CTL1 */

typedef union _CAM_A_REG_FBC_UFEO_CTL2_
{
        struct    /* 0x1A004124 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_UFEO_CTL2;    /* CAM_A_FBC_UFEO_CTL2 */

typedef union _CAM_A_REG_FBC_LCSO_CTL1_
{
        struct    /* 0x1A004128 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_LCSO_CTL1;    /* CAM_A_FBC_LCSO_CTL1 */

typedef union _CAM_A_REG_FBC_LCSO_CTL2_
{
        struct    /* 0x1A00412C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_LCSO_CTL2;    /* CAM_A_FBC_LCSO_CTL2 */

typedef union _CAM_A_REG_FBC_AFO_CTL1_
{
        struct    /* 0x1A004130 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_AFO_CTL1;    /* CAM_A_FBC_AFO_CTL1 */

typedef union _CAM_A_REG_FBC_AFO_CTL2_
{
        struct    /* 0x1A004134 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_AFO_CTL2;    /* CAM_A_FBC_AFO_CTL2 */

typedef union _CAM_A_REG_FBC_AAO_CTL1_
{
        struct    /* 0x1A004138 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_AAO_CTL1;    /* CAM_A_FBC_AAO_CTL1 */

typedef union _CAM_A_REG_FBC_AAO_CTL2_
{
        struct    /* 0x1A00413C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_AAO_CTL2;    /* CAM_A_FBC_AAO_CTL2 */

typedef union _CAM_A_REG_FBC_PDO_CTL1_
{
        struct    /* 0x1A004140 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_PDO_CTL1;    /* CAM_A_FBC_PDO_CTL1 */

typedef union _CAM_A_REG_FBC_PDO_CTL2_
{
        struct    /* 0x1A004144 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_PDO_CTL2;    /* CAM_A_FBC_PDO_CTL2 */

typedef union _CAM_A_REG_FBC_PSO_CTL1_
{
        struct    /* 0x1A004148 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_PSO_CTL1;    /* CAM_A_FBC_PSO_CTL1 */

typedef union _CAM_A_REG_FBC_PSO_CTL2_
{
        struct    /* 0x1A00414C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_PSO_CTL2;    /* CAM_A_FBC_PSO_CTL2 */

typedef union _CAM_A_REG_FBC_FLKO_CTL1_
{
        struct    /* 0x1A004150 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_FLKO_CTL1;    /* CAM_A_FBC_FLKO_CTL1 */

typedef union _CAM_A_REG_FBC_FLKO_CTL2_
{
        struct    /* 0x1A004154 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_FLKO_CTL2;    /* CAM_A_FBC_FLKO_CTL2 */

typedef union _CAM_A_REG_FBC_LMVO_CTL1_
{
        struct    /* 0x1A004158 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_LMVO_CTL1;    /* CAM_A_FBC_LMVO_CTL1 */

typedef union _CAM_A_REG_FBC_LMVO_CTL2_
{
        struct    /* 0x1A00415C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_LMVO_CTL2;    /* CAM_A_FBC_LMVO_CTL2 */

typedef union _CAM_A_REG_FBC_RSSO_CTL1_
{
        struct    /* 0x1A004160 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_RSSO_CTL1;    /* CAM_A_FBC_RSSO_CTL1 */

typedef union _CAM_A_REG_FBC_RSSO_CTL2_
{
        struct    /* 0x1A004164 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_RSSO_CTL2;    /* CAM_A_FBC_RSSO_CTL2 */

typedef union _CAM_A_REG_FBC_UFGO_CTL1_
{
        struct    /* 0x1A004168 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_UFGO_CTL1;    /* CAM_A_FBC_UFGO_CTL1 */

typedef union _CAM_A_REG_FBC_UFGO_CTL2_
{
        struct    /* 0x1A00416C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FBC_UFGO_CTL2;    /* CAM_A_FBC_UFGO_CTL2 */

typedef union _CAM_A_REG_CQ_EN_
{
        struct    /* 0x1A004190 */
        {
                FIELD  CQ_APB_2T                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  CQ_DROP_FRAME_EN                      :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  CQ_DB_EN                              :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  CQ_DB_LOAD_MODE                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  CQ_RESET                              :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_EN;    /* CAM_A_CQ_EN */

typedef union _CAM_A_REG_CQ_THR0_CTL_
{
        struct    /* 0x1A004194 */
        {
                FIELD  CQ_THR0_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR0_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR0_DONE_SEL                      :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR0_CTL;    /* CAM_A_CQ_THR0_CTL */

typedef union _CAM_A_REG_CQ_THR0_BASEADDR_
{
        struct    /* 0x1A004198 */
        {
                FIELD  CQ_THR0_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR0_BASEADDR;    /* CAM_A_CQ_THR0_BASEADDR */

typedef union _CAM_A_REG_CQ_THR0_DESC_SIZE_
{
        struct    /* 0x1A00419C */
        {
                FIELD  CQ_THR0_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR0_DESC_SIZE;    /* CAM_A_CQ_THR0_DESC_SIZE */

typedef union _CAM_A_REG_CQ_THR1_CTL_
{
        struct    /* 0x1A0041A0 */
        {
                FIELD  CQ_THR1_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR1_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR1_DONE_SEL                      :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR1_CTL;    /* CAM_A_CQ_THR1_CTL */

typedef union _CAM_A_REG_CQ_THR1_BASEADDR_
{
        struct    /* 0x1A0041A4 */
        {
                FIELD  CQ_THR1_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR1_BASEADDR;    /* CAM_A_CQ_THR1_BASEADDR */

typedef union _CAM_A_REG_CQ_THR1_DESC_SIZE_
{
        struct    /* 0x1A0041A8 */
        {
                FIELD  CQ_THR1_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR1_DESC_SIZE;    /* CAM_A_CQ_THR1_DESC_SIZE */

typedef union _CAM_A_REG_CQ_THR2_CTL_
{
        struct    /* 0x1A0041AC */
        {
                FIELD  CQ_THR2_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR2_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR2_DONE_SEL                      :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR2_CTL;    /* CAM_A_CQ_THR2_CTL */

typedef union _CAM_A_REG_CQ_THR2_BASEADDR_
{
        struct    /* 0x1A0041B0 */
        {
                FIELD  CQ_THR2_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR2_BASEADDR;    /* CAM_A_CQ_THR2_BASEADDR */

typedef union _CAM_A_REG_CQ_THR2_DESC_SIZE_
{
        struct    /* 0x1A0041B4 */
        {
                FIELD  CQ_THR2_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR2_DESC_SIZE;    /* CAM_A_CQ_THR2_DESC_SIZE */

typedef union _CAM_A_REG_CQ_THR3_CTL_
{
        struct    /* 0x1A0041B8 */
        {
                FIELD  CQ_THR3_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR3_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR3_DONE_SEL                      :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR3_CTL;    /* CAM_A_CQ_THR3_CTL */

typedef union _CAM_A_REG_CQ_THR3_BASEADDR_
{
        struct    /* 0x1A0041BC */
        {
                FIELD  CQ_THR3_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR3_BASEADDR;    /* CAM_A_CQ_THR3_BASEADDR */

typedef union _CAM_A_REG_CQ_THR3_DESC_SIZE_
{
        struct    /* 0x1A0041C0 */
        {
                FIELD  CQ_THR3_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR3_DESC_SIZE;    /* CAM_A_CQ_THR3_DESC_SIZE */

typedef union _CAM_A_REG_CQ_THR4_CTL_
{
        struct    /* 0x1A0041C4 */
        {
                FIELD  CQ_THR4_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR4_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR4_DONE_SEL                      :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR4_CTL;    /* CAM_A_CQ_THR4_CTL */

typedef union _CAM_A_REG_CQ_THR4_BASEADDR_
{
        struct    /* 0x1A0041C8 */
        {
                FIELD  CQ_THR4_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR4_BASEADDR;    /* CAM_A_CQ_THR4_BASEADDR */

typedef union _CAM_A_REG_CQ_THR4_DESC_SIZE_
{
        struct    /* 0x1A0041CC */
        {
                FIELD  CQ_THR4_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR4_DESC_SIZE;    /* CAM_A_CQ_THR4_DESC_SIZE */

typedef union _CAM_A_REG_CQ_THR5_CTL_
{
        struct    /* 0x1A0041D0 */
        {
                FIELD  CQ_THR5_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR5_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR5_DONE_SEL                      :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR5_CTL;    /* CAM_A_CQ_THR5_CTL */

typedef union _CAM_A_REG_CQ_THR5_BASEADDR_
{
        struct    /* 0x1A0041D4 */
        {
                FIELD  CQ_THR5_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR5_BASEADDR;    /* CAM_A_CQ_THR5_BASEADDR */

typedef union _CAM_A_REG_CQ_THR5_DESC_SIZE_
{
        struct    /* 0x1A0041D8 */
        {
                FIELD  CQ_THR5_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR5_DESC_SIZE;    /* CAM_A_CQ_THR5_DESC_SIZE */

typedef union _CAM_A_REG_CQ_THR6_CTL_
{
        struct    /* 0x1A0041DC */
        {
                FIELD  CQ_THR6_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR6_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR6_DONE_SEL                      :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR6_CTL;    /* CAM_A_CQ_THR6_CTL */

typedef union _CAM_A_REG_CQ_THR6_BASEADDR_
{
        struct    /* 0x1A0041E0 */
        {
                FIELD  CQ_THR6_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR6_BASEADDR;    /* CAM_A_CQ_THR6_BASEADDR */

typedef union _CAM_A_REG_CQ_THR6_DESC_SIZE_
{
        struct    /* 0x1A0041E4 */
        {
                FIELD  CQ_THR6_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR6_DESC_SIZE;    /* CAM_A_CQ_THR6_DESC_SIZE */

typedef union _CAM_A_REG_CQ_THR7_CTL_
{
        struct    /* 0x1A0041E8 */
        {
                FIELD  CQ_THR7_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR7_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR7_DONE_SEL                      :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR7_CTL;    /* CAM_A_CQ_THR7_CTL */

typedef union _CAM_A_REG_CQ_THR7_BASEADDR_
{
        struct    /* 0x1A0041EC */
        {
                FIELD  CQ_THR7_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR7_BASEADDR;    /* CAM_A_CQ_THR7_BASEADDR */

typedef union _CAM_A_REG_CQ_THR7_DESC_SIZE_
{
        struct    /* 0x1A0041F0 */
        {
                FIELD  CQ_THR7_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR7_DESC_SIZE;    /* CAM_A_CQ_THR7_DESC_SIZE */

typedef union _CAM_A_REG_CQ_THR8_CTL_
{
        struct    /* 0x1A0041F4 */
        {
                FIELD  CQ_THR8_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR8_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR8_DONE_SEL                      :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR8_CTL;    /* CAM_A_CQ_THR8_CTL */

typedef union _CAM_A_REG_CQ_THR8_BASEADDR_
{
        struct    /* 0x1A0041F8 */
        {
                FIELD  CQ_THR8_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR8_BASEADDR;    /* CAM_A_CQ_THR8_BASEADDR */

typedef union _CAM_A_REG_CQ_THR8_DESC_SIZE_
{
        struct    /* 0x1A0041FC */
        {
                FIELD  CQ_THR8_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR8_DESC_SIZE;    /* CAM_A_CQ_THR8_DESC_SIZE */

typedef union _CAM_A_REG_CQ_THR9_CTL_
{
        struct    /* 0x1A004200 */
        {
                FIELD  CQ_THR9_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR9_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR9_DONE_SEL                      :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR9_CTL;    /* CAM_A_CQ_THR9_CTL */

typedef union _CAM_A_REG_CQ_THR9_BASEADDR_
{
        struct    /* 0x1A004204 */
        {
                FIELD  CQ_THR9_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR9_BASEADDR;    /* CAM_A_CQ_THR9_BASEADDR */

typedef union _CAM_A_REG_CQ_THR9_DESC_SIZE_
{
        struct    /* 0x1A004208 */
        {
                FIELD  CQ_THR9_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR9_DESC_SIZE;    /* CAM_A_CQ_THR9_DESC_SIZE */

typedef union _CAM_A_REG_CQ_THR10_CTL_
{
        struct    /* 0x1A00420C */
        {
                FIELD  CQ_THR10_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR10_MODE                         :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR10_DONE_SEL                     :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR10_CTL;    /* CAM_A_CQ_THR10_CTL */

typedef union _CAM_A_REG_CQ_THR10_BASEADDR_
{
        struct    /* 0x1A004210 */
        {
                FIELD  CQ_THR10_BASEADDR                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR10_BASEADDR;    /* CAM_A_CQ_THR10_BASEADDR */

typedef union _CAM_A_REG_CQ_THR10_DESC_SIZE_
{
        struct    /* 0x1A004214 */
        {
                FIELD  CQ_THR10_DESC_SIZE                    : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR10_DESC_SIZE;    /* CAM_A_CQ_THR10_DESC_SIZE */

typedef union _CAM_A_REG_CQ_THR11_CTL_
{
        struct    /* 0x1A004218 */
        {
                FIELD  CQ_THR11_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR11_MODE                         :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR11_DONE_SEL                     :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR11_CTL;    /* CAM_A_CQ_THR11_CTL */

typedef union _CAM_A_REG_CQ_THR11_BASEADDR_
{
        struct    /* 0x1A00421C */
        {
                FIELD  CQ_THR11_BASEADDR                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR11_BASEADDR;    /* CAM_A_CQ_THR11_BASEADDR */

typedef union _CAM_A_REG_CQ_THR11_DESC_SIZE_
{
        struct    /* 0x1A004220 */
        {
                FIELD  CQ_THR11_DESC_SIZE                    : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR11_DESC_SIZE;    /* CAM_A_CQ_THR11_DESC_SIZE */

typedef union _CAM_A_REG_CQ_THR12_CTL_
{
        struct    /* 0x1A004224 */
        {
                FIELD  CQ_THR12_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR12_MODE                         :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  CQ_THR12_DONE_SEL                     :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR12_CTL;    /* CAM_A_CQ_THR12_CTL */

typedef union _CAM_A_REG_CQ_THR12_BASEADDR_
{
        struct    /* 0x1A004228 */
        {
                FIELD  CQ_THR12_BASEADDR                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR12_BASEADDR;    /* CAM_A_CQ_THR12_BASEADDR */

typedef union _CAM_A_REG_CQ_THR12_DESC_SIZE_
{
        struct    /* 0x1A00422C */
        {
                FIELD  CQ_THR12_DESC_SIZE                    : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ_THR12_DESC_SIZE;    /* CAM_A_CQ_THR12_DESC_SIZE */

typedef union _CAM_A_REG_TG_SEN_MODE_
{
        struct    /* 0x1A004230 */
        {
                FIELD  CMOS_EN                               :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DBL_DATA_BUS                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SOT_MODE                              :  1;        /*  2.. 2, 0x00000004 */
                FIELD  SOT_CLR_MODE                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  SOF_SRC                               :  2;        /*  8.. 9, 0x00000300 */
                FIELD  EOF_SRC                               :  2;        /* 10..11, 0x00000C00 */
                FIELD  PXL_CNT_RST_SRC                       :  1;        /* 12..12, 0x00001000 */
                FIELD  DBL_DATA_BUS1                         :  1;        /* 13..13, 0x00002000 */
                FIELD  SOF_WAIT_CQ                           :  1;        /* 14..14, 0x00004000 */
                FIELD  FIFO_FULL_CTL_EN                      :  1;        /* 15..15, 0x00008000 */
                FIELD  TIME_STP_EN                           :  1;        /* 16..16, 0x00010000 */
                FIELD  VS_SUB_EN                             :  1;        /* 17..17, 0x00020000 */
                FIELD  SOF_SUB_EN                            :  1;        /* 18..18, 0x00040000 */
                FIELD  I2C_CQ_EN                             :  1;        /* 19..19, 0x00080000 */
                FIELD  EOF_ALS_RDY_EN                        :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_SEL                                :  1;        /* 21..21, 0x00200000 */
                FIELD  rsv_22                                : 10;        /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_SEN_MODE;    /* CAM_A_TG_SEN_MODE */

typedef union _CAM_A_REG_TG_VF_CON_
{
        struct    /* 0x1A004234 */
        {
                FIELD  VFDATA_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  SINGLE_MODE                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  FR_CON                                :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  SP_DELAY                              :  3;        /*  8..10, 0x00000700 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  SPDELAY_MODE                          :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_VF_CON;    /* CAM_A_TG_VF_CON */

typedef union _CAM_A_REG_TG_SEN_GRAB_PXL_
{
        struct    /* 0x1A004238 */
        {
                FIELD  PXL_S                                 : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  PXL_E                                 : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_SEN_GRAB_PXL;    /* CAM_A_TG_SEN_GRAB_PXL */

typedef union _CAM_A_REG_TG_SEN_GRAB_LIN_
{
        struct    /* 0x1A00423C */
        {
                FIELD  LIN_S                                 : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LIN_E                                 : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_SEN_GRAB_LIN;    /* CAM_A_TG_SEN_GRAB_LIN */

typedef union _CAM_A_REG_TG_PATH_CFG_
{
        struct    /* 0x1A004240 */
        {
                FIELD  SEN_IN_LSB                            :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  JPGINF_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  MEMIN_EN                              :  1;        /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                 :  1;        /*  6.. 6, 0x00000040 */
                FIELD  JPG_LINEND_EN                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  DB_LOAD_DIS                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DB_LOAD_SRC                           :  1;        /*  9.. 9, 0x00000200 */
                FIELD  DB_LOAD_VSPOL                         :  1;        /* 10..10, 0x00000400 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  YUV_U2S_DIS                           :  1;        /* 12..12, 0x00001000 */
                FIELD  YUV_BIN_EN                            :  1;        /* 13..13, 0x00002000 */
                FIELD  TG_ERR_SEL                            :  1;        /* 14..14, 0x00004000 */
                FIELD  TG_FULL_SEL                           :  1;        /* 15..15, 0x00008000 */
                FIELD  TG_FULL_SEL2                          :  1;        /* 16..16, 0x00010000 */
                FIELD  FLUSH_DISABLE                         :  1;        /* 17..17, 0x00020000 */
                FIELD  INT_BANK_DISABLE                      :  1;        /* 18..18, 0x00040000 */
                FIELD  EXP_ESC                               :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_PATH_CFG;    /* CAM_A_TG_PATH_CFG */

typedef union _CAM_A_REG_TG_MEMIN_CTL_
{
        struct    /* 0x1A004244 */
        {
                FIELD  MEMIN_DUMMYPXL                        :  8;        /*  0.. 7, 0x000000FF */
                FIELD  MEMIN_DUMMYLIN                        :  5;        /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_MEMIN_CTL;    /* CAM_A_TG_MEMIN_CTL */

typedef union _CAM_A_REG_TG_INT1_
{
        struct    /* 0x1A004248 */
        {
                FIELD  TG_INT1_LINENO                        : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  TG_INT1_PXLNO                         : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  VSYNC_INT_POL                         :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_INT1;    /* CAM_A_TG_INT1 */

typedef union _CAM_A_REG_TG_INT2_
{
        struct    /* 0x1A00424C */
        {
                FIELD  TG_INT2_LINENO                        : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  TG_INT2_PXLNO                         : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_INT2;    /* CAM_A_TG_INT2 */

typedef union _CAM_A_REG_TG_SOF_CNT_
{
        struct    /* 0x1A004250 */
        {
                FIELD  SOF_CNT                               : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_SOF_CNT;    /* CAM_A_TG_SOF_CNT */

typedef union _CAM_A_REG_TG_SOT_CNT_
{
        struct    /* 0x1A004254 */
        {
                FIELD  SOT_CNT                               : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_SOT_CNT;    /* CAM_A_TG_SOT_CNT */

typedef union _CAM_A_REG_TG_EOT_CNT_
{
        struct    /* 0x1A004258 */
        {
                FIELD  EOT_CNT                               : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_EOT_CNT;    /* CAM_A_TG_EOT_CNT */

typedef union _CAM_A_REG_TG_ERR_CTL_
{
        struct    /* 0x1A00425C */
        {
                FIELD  GRAB_ERR_FLIMIT_NO                    :  4;        /*  0.. 3, 0x0000000F */
                FIELD  GRAB_ERR_FLIMIT_EN                    :  1;        /*  4.. 4, 0x00000010 */
                FIELD  GRAB_ERR_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  REZ_OVRUN_FLIMIT_NO                   :  4;        /*  8..11, 0x00000F00 */
                FIELD  REZ_OVRUN_FLIMIT_EN                   :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  DBG_SRC_SEL                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_ERR_CTL;    /* CAM_A_TG_ERR_CTL */

typedef union _CAM_A_REG_TG_DAT_NO_
{
        struct    /* 0x1A004260 */
        {
                FIELD  DAT_NO                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_DAT_NO;    /* CAM_A_TG_DAT_NO */

typedef union _CAM_A_REG_TG_FRM_CNT_ST_
{
        struct    /* 0x1A004264 */
        {
                FIELD  REZ_OVRUN_FCNT                        :  4;        /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  GRAB_ERR_FCNT                         :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_FRM_CNT_ST;    /* CAM_A_TG_FRM_CNT_ST */

typedef union _CAM_A_REG_TG_FRMSIZE_ST_
{
        struct    /* 0x1A004268 */
        {
                FIELD  LINE_CNT                              : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PXL_CNT                               : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_FRMSIZE_ST;    /* CAM_A_TG_FRMSIZE_ST */

typedef union _CAM_A_REG_TG_INTER_ST_
{
        struct    /* 0x1A00426C */
        {
                FIELD  SYN_VF_DATA_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  OUT_RDY                               :  1;        /*  1.. 1, 0x00000002 */
                FIELD  OUT_REQ                               :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  5;        /*  3.. 7, 0x000000F8 */
                FIELD  TG_CAM_CS                             :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  CAM_FRM_CNT                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_INTER_ST;    /* CAM_A_TG_INTER_ST */

typedef union _CAM_A_REG_TG_FLASHA_CTL_
{
        struct    /* 0x1A004270 */
        {
                FIELD  FLASHA_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  FLASH_EN                              :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  FLASHA_STARTPNT                       :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FLASHA_END_FRM                        :  3;        /*  8..10, 0x00000700 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  FLASH_POL                             :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_FLASHA_CTL;    /* CAM_A_TG_FLASHA_CTL */

typedef union _CAM_A_REG_TG_FLASHA_LINE_CNT_
{
        struct    /* 0x1A004274 */
        {
                FIELD  FLASHA_LUNIT                          : 20;        /*  0..19, 0x000FFFFF */
                FIELD  FLASHA_LUNIT_NO                       :  4;        /* 20..23, 0x00F00000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_FLASHA_LINE_CNT;    /* CAM_A_TG_FLASHA_LINE_CNT */

typedef union _CAM_A_REG_TG_FLASHA_POS_
{
        struct    /* 0x1A004278 */
        {
                FIELD  FLASHA_PXL                            : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FLASHA_LINE                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_FLASHA_POS;    /* CAM_A_TG_FLASHA_POS */

typedef union _CAM_A_REG_TG_FLASHB_CTL_
{
        struct    /* 0x1A00427C */
        {
                FIELD  FLASHB_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  FLASHB_TRIG_SRC                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  FLASHB_STARTPNT                       :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FLASHB_START_FRM                      :  4;        /*  8..11, 0x00000F00 */
                FIELD  FLASHB_CONT_FRM                       :  3;        /* 12..14, 0x00007000 */
                FIELD  rsv_15                                : 17;        /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_FLASHB_CTL;    /* CAM_A_TG_FLASHB_CTL */

typedef union _CAM_A_REG_TG_FLASHB_LINE_CNT_
{
        struct    /* 0x1A004280 */
        {
                FIELD  FLASHB_LUNIT                          : 20;        /*  0..19, 0x000FFFFF */
                FIELD  FLASHB_LUNIT_NO                       :  4;        /* 20..23, 0x00F00000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_FLASHB_LINE_CNT;    /* CAM_A_TG_FLASHB_LINE_CNT */

typedef union _CAM_A_REG_TG_FLASHB_POS_
{
        struct    /* 0x1A004284 */
        {
                FIELD  FLASHB_PXL                            : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FLASHB_LINE                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_FLASHB_POS;    /* CAM_A_TG_FLASHB_POS */

typedef union _CAM_A_REG_TG_FLASHB_POS1_
{
        struct    /* 0x1A004288 */
        {
                FIELD  FLASHB_CYC_CNT                        : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_FLASHB_POS1;    /* CAM_A_TG_FLASHB_POS1 */

typedef union _CAM_A_REG_TG_I2C_CQ_TRIG_
{
        struct    /* 0x1A004290 */
        {
                FIELD  TG_I2C_CQ_TRIG                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 31;        /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_I2C_CQ_TRIG;    /* CAM_A_TG_I2C_CQ_TRIG */

typedef union _CAM_A_REG_TG_CQ_TIMING_
{
        struct    /* 0x1A004294 */
        {
                FIELD  TG_I2C_CQ_TIM                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_CQ_TIMING;    /* CAM_A_TG_CQ_TIMING */

typedef union _CAM_A_REG_TG_CQ_NUM_
{
        struct    /* 0x1A004298 */
        {
                FIELD  TG_CQ_NUM                             :  5;        /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_CQ_NUM;    /* CAM_A_TG_CQ_NUM */

typedef union _CAM_A_REG_TG_TIME_STAMP_
{
        struct    /* 0x1A0042A0 */
        {
                FIELD  TG_TIME_STAMP                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_TIME_STAMP;    /* CAM_A_TG_TIME_STAMP */

typedef union _CAM_A_REG_TG_SUB_PERIOD_
{
        struct    /* 0x1A0042A4 */
        {
                FIELD  VS_PERIOD                             :  5;        /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  SOF_PERIOD                            :  5;        /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_SUB_PERIOD;    /* CAM_A_TG_SUB_PERIOD */

typedef union _CAM_A_REG_TG_DAT_NO_R_
{
        struct    /* 0x1A0042A8 */
        {
                FIELD  DAT_NO                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_DAT_NO_R;    /* CAM_A_TG_DAT_NO_R */

typedef union _CAM_A_REG_TG_FRMSIZE_ST_R_
{
        struct    /* 0x1A0042AC */
        {
                FIELD  LINE_CNT                              : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PXL_CNT                               : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_FRMSIZE_ST_R;    /* CAM_A_TG_FRMSIZE_ST_R */

typedef union _CAM_A_REG_TG_TIME_STAMP_CTL_
{
        struct    /* 0x1A0042B0 */
        {
                FIELD  TG_TIME_STAMP_SEL                     :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  TG_TIME_STAMP_LOCK                    :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_TIME_STAMP_CTL;    /* CAM_A_TG_TIME_STAMP_CTL */

typedef union _CAM_A_REG_TG_TIME_STAMP_MSB_
{
        struct    /* 0x1A0042B4 */
        {
                FIELD  TG_TIME_STAMP                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_TG_TIME_STAMP_MSB;    /* CAM_A_TG_TIME_STAMP_MSB */

typedef union _CAM_A_REG_DMX_CTL_
{
        struct    /* 0x1A004330 */
        {
                FIELD  DMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  DMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 11;        /* 20..30, 0x7FF00000 */
                FIELD  DMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMX_CTL;    /* CAM_A_DMX_CTL */

typedef union _CAM_A_REG_DMX_CROP_
{
        struct    /* 0x1A004334 */
        {
                FIELD  DMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  DMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMX_CROP;    /* CAM_A_DMX_CROP */

typedef union _CAM_A_REG_DMX_VSIZE_
{
        struct    /* 0x1A004338 */
        {
                FIELD  DMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMX_VSIZE;    /* CAM_A_DMX_VSIZE */

typedef union _CAM_A_REG_RMG_HDR_CFG_
{
        struct    /* 0x1A004350 */
        {
                FIELD  RMG_IHDR_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RMG_IHDR_LE_FIRST                     :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  RMG_ZHDR_EN                           :  1;        /*  4.. 4, 0x00000010 */
                FIELD  RMG_ZHDR_RLE                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  RMG_ZHDR_GLE                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  RMG_ZHDR_BLE                          :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RMG_HDR_TH                            : 12;        /*  8..19, 0x000FFF00 */
                FIELD  RMG_OSC_TH                            : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMG_HDR_CFG;    /* CAM_A_RMG_HDR_CFG */

typedef union _CAM_A_REG_RMG_HDR_GAIN_
{
        struct    /* 0x1A004354 */
        {
                FIELD  RMG_HDR_GAIN                          :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  RMG_HDR_RATIO                         :  9;        /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                :  3;        /* 25..27, 0x0E000000 */
                FIELD  RMG_LE_INV_CTL                        :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMG_HDR_GAIN;    /* CAM_A_RMG_HDR_GAIN */

typedef union _CAM_A_REG_RMG_HDR_CFG2_
{
        struct    /* 0x1A004358 */
        {
                FIELD  RMG_HDR_THK                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMG_HDR_CFG2;    /* CAM_A_RMG_HDR_CFG2 */

typedef union _CAM_A_REG_RMM_OSC_
{
        struct    /* 0x1A004390 */
        {
                FIELD  RMM_OSC_TH                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  RMM_SEDIR_SL                          :  3;        /* 12..14, 0x00007000 */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  RMM_SEBLD_WD                          :  4;        /* 16..19, 0x000F0000 */
                FIELD  RMM_LEBLD_WD                          :  4;        /* 20..23, 0x00F00000 */
                FIELD  RMM_LE_INV_CTL                        :  4;        /* 24..27, 0x0F000000 */
                FIELD  RMM_EDGE                              :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMM_OSC;    /* CAM_A_RMM_OSC */

typedef union _CAM_A_REG_RMM_MC_
{
        struct    /* 0x1A004394 */
        {
                FIELD  RMM_MO_EDGE                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RMM_MO_EN                             :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_MOBLD_FT                          :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RMM_MOTH_RATIO                        :  5;        /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  RMM_HORI_ADDWT                        :  5;        /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                : 11;        /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMM_MC;    /* CAM_A_RMM_MC */

typedef union _CAM_A_REG_RMM_REVG_1_
{
        struct    /* 0x1A004398 */
        {
                FIELD  RMM_REVG_R                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  RMM_REVG_GR                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMM_REVG_1;    /* CAM_A_RMM_REVG_1 */

typedef union _CAM_A_REG_RMM_REVG_2_
{
        struct    /* 0x1A00439C */
        {
                FIELD  RMM_REVG_B                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  RMM_REVG_GB                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMM_REVG_2;    /* CAM_A_RMM_REVG_2 */

typedef union _CAM_A_REG_RMM_LEOS_
{
        struct    /* 0x1A0043A0 */
        {
                FIELD  RMM_LEOS_GRAY                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMM_LEOS;    /* CAM_A_RMM_LEOS */

typedef union _CAM_A_REG_RMM_MC2_
{
        struct    /* 0x1A0043A4 */
        {
                FIELD  RMM_MOSE_TH                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RMM_MOSE_BLDWD                        :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMM_MC2;    /* CAM_A_RMM_MC2 */

typedef union _CAM_A_REG_RMM_DIFF_LB_
{
        struct    /* 0x1A0043A8 */
        {
                FIELD  RMM_DIFF_LB                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMM_DIFF_LB;    /* CAM_A_RMM_DIFF_LB */

typedef union _CAM_A_REG_RMM_MA_
{
        struct    /* 0x1A0043AC */
        {
                FIELD  RMM_MASE_RATIO                        :  5;        /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  RMM_OSBLD_WD                          :  4;        /*  8..11, 0x00000F00 */
                FIELD  RMM_MASE_BLDWD                        :  4;        /* 12..15, 0x0000F000 */
                FIELD  RMM_SENOS_LEFAC                       :  5;        /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  RMM_SEYOS_LEFAC                       :  5;        /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMM_MA;    /* CAM_A_RMM_MA */

typedef union _CAM_A_REG_RMM_TUNE_
{
        struct    /* 0x1A0043B0 */
        {
                FIELD  RMM_PSHOR_SEEN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RMM_PS_BLUR                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  RMM_OSC_REPEN                         :  1;        /*  4.. 4, 0x00000010 */
                FIELD  RMM_SOFT_TH_EN                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  RMM_LE_LOWPA_EN                       :  1;        /*  6.. 6, 0x00000040 */
                FIELD  RMM_SE_LOWPA_EN                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RMM_PSSEC_ONLY                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  3;        /*  9..11, 0x00000E00 */
                FIELD  RMM_OSCLE_ONLY                        :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  RMM_PS_TH                             : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  RMM_MOLE_DIREN                        :  1;        /* 28..28, 0x10000000 */
                FIELD  RMM_MOSE_DIREN                        :  1;        /* 29..29, 0x20000000 */
                FIELD  RMM_MO_2DBLD_EN                       :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMM_TUNE;    /* CAM_A_RMM_TUNE */

typedef union _CAM_A_REG_OBC_OFFST0_
{
        struct    /* 0x1A0043F0 */
        {
                FIELD  OBC_OFST_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_OBC_OFFST0;    /* CAM_A_OBC_OFFST0 */

typedef union _CAM_A_REG_OBC_OFFST1_
{
        struct    /* 0x1A0043F4 */
        {
                FIELD  OBC_OFST_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_OBC_OFFST1;    /* CAM_A_OBC_OFFST1 */

typedef union _CAM_A_REG_OBC_OFFST2_
{
        struct    /* 0x1A0043F8 */
        {
                FIELD  OBC_OFST_GB                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_OBC_OFFST2;    /* CAM_A_OBC_OFFST2 */

typedef union _CAM_A_REG_OBC_OFFST3_
{
        struct    /* 0x1A0043FC */
        {
                FIELD  OBC_OFST_R                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_OBC_OFFST3;    /* CAM_A_OBC_OFFST3 */

typedef union _CAM_A_REG_OBC_GAIN0_
{
        struct    /* 0x1A004400 */
        {
                FIELD  OBC_GAIN_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_OBC_GAIN0;    /* CAM_A_OBC_GAIN0 */

typedef union _CAM_A_REG_OBC_GAIN1_
{
        struct    /* 0x1A004404 */
        {
                FIELD  OBC_GAIN_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_OBC_GAIN1;    /* CAM_A_OBC_GAIN1 */

typedef union _CAM_A_REG_OBC_GAIN2_
{
        struct    /* 0x1A004408 */
        {
                FIELD  OBC_GAIN_GB                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_OBC_GAIN2;    /* CAM_A_OBC_GAIN2 */

typedef union _CAM_A_REG_OBC_GAIN3_
{
        struct    /* 0x1A00440C */
        {
                FIELD  OBC_GAIN_R                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_OBC_GAIN3;    /* CAM_A_OBC_GAIN3 */

typedef union _CAM_A_REG_BNR_BPC_CON_
{
        struct    /* 0x1A004420 */
        {
                FIELD  BPC_EN                                :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  BPC_LUT_EN                            :  1;        /*  4.. 4, 0x00000010 */
                FIELD  BPC_TABLE_END_MODE                    :  1;        /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  BPC_AVG_MODE                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  3;        /*  9..11, 0x00000E00 */
                FIELD  BPC_DTC_MODE                          :  2;        /* 12..13, 0x00003000 */
                FIELD  BPC_CS_MODE                           :  2;        /* 14..15, 0x0000C000 */
                FIELD  BPC_CRC_MODE                          :  2;        /* 16..17, 0x00030000 */
                FIELD  BPC_EXC                               :  1;        /* 18..18, 0x00040000 */
                FIELD  BPC_BLD_MODE                          :  1;        /* 19..19, 0x00080000 */
                FIELD  BNR_LE_INV_CTL                        :  4;        /* 20..23, 0x00F00000 */
                FIELD  BNR_OSC_COUNT                         :  4;        /* 24..27, 0x0F000000 */
                FIELD  BNR_EDGE                              :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_BPC_CON;    /* CAM_A_BNR_BPC_CON */

typedef union _CAM_A_REG_BNR_BPC_TH1_
{
        struct    /* 0x1A004424 */
        {
                FIELD  BPC_TH_LWB                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_TH_Y                              : 12;        /* 12..23, 0x00FFF000 */
                FIELD  BPC_BLD_SLP0                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_BPC_TH1;    /* CAM_A_BNR_BPC_TH1 */

typedef union _CAM_A_REG_BNR_BPC_TH2_
{
        struct    /* 0x1A004428 */
        {
                FIELD  BPC_TH_UPB                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  BPC_BLD0                              :  7;        /* 16..22, 0x007F0000 */
                FIELD  rsv_23                                :  1;        /* 23..23, 0x00800000 */
                FIELD  BPC_BLD1                              :  7;        /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_BPC_TH2;    /* CAM_A_BNR_BPC_TH2 */

typedef union _CAM_A_REG_BNR_BPC_TH3_
{
        struct    /* 0x1A00442C */
        {
                FIELD  BPC_TH_XA                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_TH_XB                             : 12;        /* 12..23, 0x00FFF000 */
                FIELD  BPC_TH_SLA                            :  4;        /* 24..27, 0x0F000000 */
                FIELD  BPC_TH_SLB                            :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_BPC_TH3;    /* CAM_A_BNR_BPC_TH3 */

typedef union _CAM_A_REG_BNR_BPC_TH4_
{
        struct    /* 0x1A004430 */
        {
                FIELD  BPC_DK_TH_XA                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_DK_TH_XB                          : 12;        /* 12..23, 0x00FFF000 */
                FIELD  BPC_DK_TH_SLA                         :  4;        /* 24..27, 0x0F000000 */
                FIELD  BPC_DK_TH_SLB                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_BPC_TH4;    /* CAM_A_BNR_BPC_TH4 */

typedef union _CAM_A_REG_BNR_BPC_DTC_
{
        struct    /* 0x1A004434 */
        {
                FIELD  BPC_RNG                               :  4;        /*  0.. 3, 0x0000000F */
                FIELD  BPC_CS_RNG                            :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  BPC_CT_LV                             :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  BPC_TH_MUL                            :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                :  4;        /* 20..23, 0x00F00000 */
                FIELD  BPC_NO_LV                             :  3;        /* 24..26, 0x07000000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_BPC_DTC;    /* CAM_A_BNR_BPC_DTC */

typedef union _CAM_A_REG_BNR_BPC_COR_
{
        struct    /* 0x1A004438 */
        {
                FIELD  BPC_DIR_MAX                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  BPC_DIR_TH                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  BPC_RANK_IDXR                         :  3;        /* 16..18, 0x00070000 */
                FIELD  BPC_RANK_IDXG                         :  3;        /* 19..21, 0x00380000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  BPC_DIR_TH2                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_BPC_COR;    /* CAM_A_BNR_BPC_COR */

typedef union _CAM_A_REG_BNR_BPC_TBLI1_
{
        struct    /* 0x1A00443C */
        {
                FIELD  BPC_XOFFSET                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  BPC_YOFFSET                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_BPC_TBLI1;    /* CAM_A_BNR_BPC_TBLI1 */

typedef union _CAM_A_REG_BNR_BPC_TBLI2_
{
        struct    /* 0x1A004440 */
        {
                FIELD  BPC_XSIZE                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  BPC_YSIZE                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_BPC_TBLI2;    /* CAM_A_BNR_BPC_TBLI2 */

typedef union _CAM_A_REG_BNR_BPC_TH1_C_
{
        struct    /* 0x1A004444 */
        {
                FIELD  BPC_C_TH_LWB                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_C_TH_Y                            : 12;        /* 12..23, 0x00FFF000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_BPC_TH1_C;    /* CAM_A_BNR_BPC_TH1_C */

typedef union _CAM_A_REG_BNR_BPC_TH2_C_
{
        struct    /* 0x1A004448 */
        {
                FIELD  BPC_C_TH_UPB                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  1;        /* 12..12, 0x00001000 */
                FIELD  BPC_RANK_IDXB                         :  3;        /* 13..15, 0x0000E000 */
                FIELD  BPC_BLD_LWB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_BPC_TH2_C;    /* CAM_A_BNR_BPC_TH2_C */

typedef union _CAM_A_REG_BNR_BPC_TH3_C_
{
        struct    /* 0x1A00444C */
        {
                FIELD  BPC_C_TH_XA                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_C_TH_XB                           : 12;        /* 12..23, 0x00FFF000 */
                FIELD  BPC_C_TH_SLA                          :  4;        /* 24..27, 0x0F000000 */
                FIELD  BPC_C_TH_SLB                          :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_BPC_TH3_C;    /* CAM_A_BNR_BPC_TH3_C */

typedef union _CAM_A_REG_BNR_NR1_CON_
{
        struct    /* 0x1A004450 */
        {
                FIELD  rsv_0                                 :  4;        /*  0.. 3, 0x0000000F */
                FIELD  NR1_CT_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_NR1_CON;    /* CAM_A_BNR_NR1_CON */

typedef union _CAM_A_REG_BNR_NR1_CT_CON_
{
        struct    /* 0x1A004454 */
        {
                FIELD  NR1_CT_MD                             :  2;        /*  0.. 1, 0x00000003 */
                FIELD  NR1_CT_MD2                            :  2;        /*  2.. 3, 0x0000000C */
                FIELD  NR1_CT_THRD                           : 10;        /*  4..13, 0x00003FF0 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  NR1_MBND                              : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  2;        /* 26..27, 0x0C000000 */
                FIELD  NR1_CT_SLOPE                          :  2;        /* 28..29, 0x30000000 */
                FIELD  NR1_CT_DIV                            :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_NR1_CT_CON;    /* CAM_A_BNR_NR1_CT_CON */

typedef union _CAM_A_REG_BNR_NR1_CT_CON2_
{
        struct    /* 0x1A004458 */
        {
                FIELD  NR1_CT_LWB                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  NR1_CT_UPB                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_NR1_CT_CON2;    /* CAM_A_BNR_NR1_CT_CON2 */

typedef union _CAM_A_REG_BNR_NR1_CT_CON3_
{
        struct    /* 0x1A00445C */
        {
                FIELD  NR1_CT_LSP                            :  5;        /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  NR1_CT_USP                            :  5;        /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_NR1_CT_CON3;    /* CAM_A_BNR_NR1_CT_CON3 */

typedef union _CAM_A_REG_BNR_PDC_CON_
{
        struct    /* 0x1A004460 */
        {
                FIELD  PDC_EN                                :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  PDC_CT                                :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  PDC_MODE                              :  2;        /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  PDC_OUT                               :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_CON;    /* CAM_A_BNR_PDC_CON */

typedef union _CAM_A_REG_BNR_PDC_GAIN_L0_
{
        struct    /* 0x1A004464 */
        {
                FIELD  PDC_GCF_L00                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L10                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_GAIN_L0;    /* CAM_A_BNR_PDC_GAIN_L0 */

typedef union _CAM_A_REG_BNR_PDC_GAIN_L1_
{
        struct    /* 0x1A004468 */
        {
                FIELD  PDC_GCF_L01                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L20                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_GAIN_L1;    /* CAM_A_BNR_PDC_GAIN_L1 */

typedef union _CAM_A_REG_BNR_PDC_GAIN_L2_
{
        struct    /* 0x1A00446C */
        {
                FIELD  PDC_GCF_L11                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L02                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_GAIN_L2;    /* CAM_A_BNR_PDC_GAIN_L2 */

typedef union _CAM_A_REG_BNR_PDC_GAIN_L3_
{
        struct    /* 0x1A004470 */
        {
                FIELD  PDC_GCF_L30                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L21                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_GAIN_L3;    /* CAM_A_BNR_PDC_GAIN_L3 */

typedef union _CAM_A_REG_BNR_PDC_GAIN_L4_
{
        struct    /* 0x1A004474 */
        {
                FIELD  PDC_GCF_L12                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L03                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_GAIN_L4;    /* CAM_A_BNR_PDC_GAIN_L4 */

typedef union _CAM_A_REG_BNR_PDC_GAIN_R0_
{
        struct    /* 0x1A004478 */
        {
                FIELD  PDC_GCF_R00                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R10                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_GAIN_R0;    /* CAM_A_BNR_PDC_GAIN_R0 */

typedef union _CAM_A_REG_BNR_PDC_GAIN_R1_
{
        struct    /* 0x1A00447C */
        {
                FIELD  PDC_GCF_R01                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R20                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_GAIN_R1;    /* CAM_A_BNR_PDC_GAIN_R1 */

typedef union _CAM_A_REG_BNR_PDC_GAIN_R2_
{
        struct    /* 0x1A004480 */
        {
                FIELD  PDC_GCF_R11                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R02                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_GAIN_R2;    /* CAM_A_BNR_PDC_GAIN_R2 */

typedef union _CAM_A_REG_BNR_PDC_GAIN_R3_
{
        struct    /* 0x1A004484 */
        {
                FIELD  PDC_GCF_R30                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R21                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_GAIN_R3;    /* CAM_A_BNR_PDC_GAIN_R3 */

typedef union _CAM_A_REG_BNR_PDC_GAIN_R4_
{
        struct    /* 0x1A004488 */
        {
                FIELD  PDC_GCF_R12                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R03                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_GAIN_R4;    /* CAM_A_BNR_PDC_GAIN_R4 */

typedef union _CAM_A_REG_BNR_PDC_TH_GB_
{
        struct    /* 0x1A00448C */
        {
                FIELD  PDC_GTH                               : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_BTH                               : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_TH_GB;    /* CAM_A_BNR_PDC_TH_GB */

typedef union _CAM_A_REG_BNR_PDC_TH_IA_
{
        struct    /* 0x1A004490 */
        {
                FIELD  PDC_ITH                               : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_ATH                               : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_TH_IA;    /* CAM_A_BNR_PDC_TH_IA */

typedef union _CAM_A_REG_BNR_PDC_TH_HD_
{
        struct    /* 0x1A004494 */
        {
                FIELD  PDC_NTH                               : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_DTH                               : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_TH_HD;    /* CAM_A_BNR_PDC_TH_HD */

typedef union _CAM_A_REG_BNR_PDC_SL_
{
        struct    /* 0x1A004498 */
        {
                FIELD  PDC_GSL                               :  4;        /*  0.. 3, 0x0000000F */
                FIELD  PDC_BSL                               :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDC_ISL                               :  4;        /*  8..11, 0x00000F00 */
                FIELD  PDC_ASL                               :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_NORM                          :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_SL;    /* CAM_A_BNR_PDC_SL */

typedef union _CAM_A_REG_BNR_PDC_POS_
{
        struct    /* 0x1A00449C */
        {
                FIELD  PDC_XCENTER                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PDC_YCENTER                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BNR_PDC_POS;    /* CAM_A_BNR_PDC_POS */

typedef union _CAM_A_REG_STM_CFG0_
{
        struct    /* 0x1A0044A0 */
        {
                FIELD  STM_IHDR_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  STM_ZHDR_EN                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_STM_CFG0;    /* CAM_A_STM_CFG0 */

typedef union _CAM_A_REG_STM_CFG1_
{
        struct    /* 0x1A0044A4 */
        {
                FIELD  STM_IHDR_LE_FIRST                     :  1;        /*  0.. 0, 0x00000001 */
                FIELD  STM_ZHDR_RLE                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  STM_ZHDR_GLE                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  STM_ZHDR_BLE                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  STM_LIN_SEL                           :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  STM_LE_INV_CTL                        :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_STM_CFG1;    /* CAM_A_STM_CFG1 */

typedef union _CAM_A_REG_SCM_CFG0_
{
        struct    /* 0x1A0044B0 */
        {
                FIELD  SCM_IHDR_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  SCM_ZHDR_EN                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SCM_CFG0;    /* CAM_A_SCM_CFG0 */

typedef union _CAM_A_REG_SCM_CFG1_
{
        struct    /* 0x1A0044B4 */
        {
                FIELD  SCM_IHDR_LE_FIRST                     :  1;        /*  0.. 0, 0x00000001 */
                FIELD  SCM_ZHDR_RLE                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SCM_ZHDR_GLE                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  SCM_ZHDR_BLE                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  SCM_LIN_SEL                           :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  SCM_LE_INV_CTL                        :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SCM_CFG1;    /* CAM_A_SCM_CFG1 */

typedef union _CAM_A_REG_RPG_SATU_1_
{
        struct    /* 0x1A0044C0 */
        {
                FIELD  RPG_SATU_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RPG_SATU_GB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RPG_SATU_1;    /* CAM_A_RPG_SATU_1 */

typedef union _CAM_A_REG_RPG_SATU_2_
{
        struct    /* 0x1A0044C4 */
        {
                FIELD  RPG_SATU_GR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RPG_SATU_R                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RPG_SATU_2;    /* CAM_A_RPG_SATU_2 */

typedef union _CAM_A_REG_RPG_GAIN_1_
{
        struct    /* 0x1A0044C8 */
        {
                FIELD  RPG_GAIN_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  RPG_GAIN_GB                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RPG_GAIN_1;    /* CAM_A_RPG_GAIN_1 */

typedef union _CAM_A_REG_RPG_GAIN_2_
{
        struct    /* 0x1A0044CC */
        {
                FIELD  RPG_GAIN_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  RPG_GAIN_R                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RPG_GAIN_2;    /* CAM_A_RPG_GAIN_2 */

typedef union _CAM_A_REG_RPG_OFST_1_
{
        struct    /* 0x1A0044D0 */
        {
                FIELD  RPG_OFST_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RPG_OFST_GB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RPG_OFST_1;    /* CAM_A_RPG_OFST_1 */

typedef union _CAM_A_REG_RPG_OFST_2_
{
        struct    /* 0x1A0044D4 */
        {
                FIELD  RPG_OFST_GR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RPG_OFST_R                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RPG_OFST_2;    /* CAM_A_RPG_OFST_2 */

typedef union _CAM_A_REG_RRZ_CTL_
{
        struct    /* 0x1A0044E0 */
        {
                FIELD  RRZ_HORI_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZ_VERT_EN                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZ_OUTPUT_WAIT_EN                    :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RRZ_MONO                              :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RRZ_CL                                :  1;        /*  4.. 4, 0x00000010 */
                FIELD  RRZ_CL_HL                             :  1;        /*  5.. 5, 0x00000020 */
                FIELD  RRZ_NNIR                              :  1;        /*  6.. 6, 0x00000040 */
                FIELD  RRZ_VDM_VRZ_MODE                      :  1;        /*  7.. 7, 0x00000080 */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  RRZ_HORI_TBL_SEL                      :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  RRZ_VERT_TBL_SEL                      :  6;        /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_CTL;    /* CAM_A_RRZ_CTL */

typedef union _CAM_A_REG_RRZ_IN_IMG_
{
        struct    /* 0x1A0044E4 */
        {
                FIELD  RRZ_IN_WD                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RRZ_IN_HT                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_IN_IMG;    /* CAM_A_RRZ_IN_IMG */

typedef union _CAM_A_REG_RRZ_OUT_IMG_
{
        struct    /* 0x1A0044E8 */
        {
                FIELD  RRZ_OUT_WD                            : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RRZ_OUT_HT                            : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_OUT_IMG;    /* CAM_A_RRZ_OUT_IMG */

typedef union _CAM_A_REG_RRZ_HORI_STEP_
{
        struct    /* 0x1A0044EC */
        {
                FIELD  RRZ_HORI_STEP                         : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_HORI_STEP;    /* CAM_A_RRZ_HORI_STEP */

typedef union _CAM_A_REG_RRZ_VERT_STEP_
{
        struct    /* 0x1A0044F0 */
        {
                FIELD  RRZ_VERT_STEP                         : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_VERT_STEP;    /* CAM_A_RRZ_VERT_STEP */

typedef union _CAM_A_REG_RRZ_HORI_INT_OFST_
{
        struct    /* 0x1A0044F4 */
        {
                FIELD  RRZ_HORI_INT_OFST                     : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_HORI_INT_OFST;    /* CAM_A_RRZ_HORI_INT_OFST */

typedef union _CAM_A_REG_RRZ_HORI_SUB_OFST_
{
        struct    /* 0x1A0044F8 */
        {
                FIELD  RRZ_HORI_SUB_OFST                     : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                : 17;        /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_HORI_SUB_OFST;    /* CAM_A_RRZ_HORI_SUB_OFST */

typedef union _CAM_A_REG_RRZ_VERT_INT_OFST_
{
        struct    /* 0x1A0044FC */
        {
                FIELD  RRZ_VERT_INT_OFST                     : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_VERT_INT_OFST;    /* CAM_A_RRZ_VERT_INT_OFST */

typedef union _CAM_A_REG_RRZ_VERT_SUB_OFST_
{
        struct    /* 0x1A004500 */
        {
                FIELD  RRZ_VERT_SUB_OFST                     : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                : 17;        /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_VERT_SUB_OFST;    /* CAM_A_RRZ_VERT_SUB_OFST */

typedef union _CAM_A_REG_RRZ_MODE_TH_
{
        struct    /* 0x1A004504 */
        {
                FIELD  RRZ_TH_MD                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  RRZ_TH_HI                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  RRZ_TH_LO                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  RRZ_TH_MD2                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_MODE_TH;    /* CAM_A_RRZ_MODE_TH */

typedef union _CAM_A_REG_RRZ_MODE_CTL_
{
        struct    /* 0x1A004508 */
        {
                FIELD  RRZ_PRF_BLD                           :  9;        /*  0.. 8, 0x000001FF */
                FIELD  RRZ_PRF                               :  2;        /*  9..10, 0x00000600 */
                FIELD  RRZ_BLD_SL                            :  5;        /* 11..15, 0x0000F800 */
                FIELD  RRZ_CR_MODE                           :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_MODE_CTL;    /* CAM_A_RRZ_MODE_CTL */

typedef union _CAM_A_REG_RRZ_RLB_AOFST_
{
        struct    /* 0x1A00450C */
        {
                FIELD  RRZ_RLB_AOFST                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_RLB_AOFST;    /* CAM_A_RRZ_RLB_AOFST */

typedef union _CAM_A_REG_RRZ_LBLD_CFG_
{
        struct    /* 0x1A004510 */
        {
                FIELD  RRZ_LBLD_TH                           : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  RRZ_LBLD_SL                           :  5;        /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                : 11;        /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_LBLD_CFG;    /* CAM_A_RRZ_LBLD_CFG */

typedef union _CAM_A_REG_RRZ_NNIR_TBL_SEL_
{
        struct    /* 0x1A004514 */
        {
                FIELD  RRZ_HORI_TBL2_SEL                     :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  RRZ_VERT_TBL2_SEL                     :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                : 18;        /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZ_NNIR_TBL_SEL;    /* CAM_A_RRZ_NNIR_TBL_SEL */

typedef union _CAM_A_REG_RMX_CTL_
{
        struct    /* 0x1A004540 */
        {
                FIELD  RMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  RMX_SINGLE_MODE_1                     :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  RMX_SINGLE_MODE_2                     :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  6;        /* 25..30, 0x7E000000 */
                FIELD  RMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMX_CTL;    /* CAM_A_RMX_CTL */

typedef union _CAM_A_REG_RMX_CROP_
{
        struct    /* 0x1A004544 */
        {
                FIELD  RMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMX_CROP;    /* CAM_A_RMX_CROP */

typedef union _CAM_A_REG_RMX_VSIZE_
{
        struct    /* 0x1A004548 */
        {
                FIELD  RMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMX_VSIZE;    /* CAM_A_RMX_VSIZE */

typedef union _CAM_A_REG_BMX_CTL_
{
        struct    /* 0x1A004580 */
        {
                FIELD  BMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  BMX_SINGLE_MODE_1                     :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  BMX_SINGLE_MODE_2                     :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  6;        /* 25..30, 0x7E000000 */
                FIELD  BMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BMX_CTL;    /* CAM_A_BMX_CTL */

typedef union _CAM_A_REG_BMX_CROP_
{
        struct    /* 0x1A004584 */
        {
                FIELD  BMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BMX_CROP;    /* CAM_A_BMX_CROP */

typedef union _CAM_A_REG_BMX_VSIZE_
{
        struct    /* 0x1A004588 */
        {
                FIELD  BMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BMX_VSIZE;    /* CAM_A_BMX_VSIZE */

typedef union _CAM_A_REG_UFEG_CON_
{
        struct    /* 0x1A0045C0 */
        {
                FIELD  UFEG_FORCE_PCM                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  UFEG_TCCT_BYP                         :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEG_CON;    /* CAM_A_UFEG_CON */

typedef union _CAM_A_REG_LSC_CTL1_
{
        struct    /* 0x1A0045D0 */
        {
                FIELD  SDBLK_YOFST                           :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 : 10;        /*  6..15, 0x0000FFC0 */
                FIELD  SDBLK_XOFST                           :  6;        /* 16..21, 0x003F0000 */
                FIELD  LSC_EXTEND_COEF_MODE                  :  1;        /* 22..22, 0x00400000 */
                FIELD  rsv_23                                :  1;        /* 23..23, 0x00800000 */
                FIELD  SD_COEFRD_MODE                        :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  3;        /* 25..27, 0x0E000000 */
                FIELD  SD_ULTRA_MODE                         :  1;        /* 28..28, 0x10000000 */
                FIELD  LSC_PRC_MODE                          :  1;        /* 29..29, 0x20000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC_CTL1;    /* CAM_A_LSC_CTL1 */

typedef union _CAM_A_REG_LSC_CTL2_
{
        struct    /* 0x1A0045D4 */
        {
                FIELD  LSC_SDBLK_WIDTH                       : 13;        /*  0..12, 0x00001FFF */
                FIELD  LSC_SDBLK_XNUM                        :  5;        /* 13..17, 0x0003E000 */
                FIELD  LSC_OFLN                              :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC_CTL2;    /* CAM_A_LSC_CTL2 */

typedef union _CAM_A_REG_LSC_CTL3_
{
        struct    /* 0x1A0045D8 */
        {
                FIELD  LSC_SDBLK_HEIGHT                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  LSC_SDBLK_YNUM                        :  5;        /* 13..17, 0x0003E000 */
                FIELD  LSC_SPARE                             : 14;        /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC_CTL3;    /* CAM_A_LSC_CTL3 */

typedef union _CAM_A_REG_LSC_LBLOCK_
{
        struct    /* 0x1A0045DC */
        {
                FIELD  LSC_SDBLK_lHEIGHT                     : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LSC_SDBLK_lWIDTH                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC_LBLOCK;    /* CAM_A_LSC_LBLOCK */

typedef union _CAM_A_REG_LSC_RATIO_0_
{
        struct    /* 0x1A0045E0 */
        {
                FIELD  LSC_RA03                              :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  LSC_RA02                              :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_RA01                              :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  LSC_RA00                              :  6;        /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC_RATIO_0;    /* CAM_A_LSC_RATIO_0 */

typedef union _CAM_A_REG_LSC_TPIPE_OFST_
{
        struct    /* 0x1A0045E4 */
        {
                FIELD  LSC_TPIPE_OFST_Y                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LSC_TPIPE_OFST_X                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC_TPIPE_OFST;    /* CAM_A_LSC_TPIPE_OFST */

typedef union _CAM_A_REG_LSC_TPIPE_SIZE_
{
        struct    /* 0x1A0045E8 */
        {
                FIELD  LSC_TPIPE_SIZE_Y                      : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_TPIPE_SIZE_X                      : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC_TPIPE_SIZE;    /* CAM_A_LSC_TPIPE_SIZE */

typedef union _CAM_A_REG_LSC_GAIN_TH_
{
        struct    /* 0x1A0045EC */
        {
                FIELD  LSC_GAIN_TH2                          :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSC_GAIN_TH1                          :  9;        /* 10..18, 0x0007FC00 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  LSC_GAIN_TH0                          :  9;        /* 20..28, 0x1FF00000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC_GAIN_TH;    /* CAM_A_LSC_GAIN_TH */

typedef union _CAM_A_REG_LSC_RATIO_1_
{
        struct    /* 0x1A0045F0 */
        {
                FIELD  LSC_RA13                              :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  LSC_RA12                              :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_RA11                              :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  LSC_RA10                              :  6;        /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC_RATIO_1;    /* CAM_A_LSC_RATIO_1 */

typedef union _CAM_A_REG_LSC_UPB_B_GB_
{
        struct    /* 0x1A0045F4 */
        {
                FIELD  LSC_UPB_GB                            : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_UPB_B                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC_UPB_B_GB;    /* CAM_A_LSC_UPB_B_GB */

typedef union _CAM_A_REG_LSC_UPB_GR_R_
{
        struct    /* 0x1A0045F8 */
        {
                FIELD  LSC_UPB_R                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_UPB_GR                            : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC_UPB_GR_R;    /* CAM_A_LSC_UPB_GR_R */

typedef union _CAM_A_REG_AF_CON_
{
        struct    /* 0x1A004610 */
        {
                FIELD  AF_BLF_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  AF_BLF_D_LVL                          :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  AF_BLF_R_LVL                          :  4;        /*  8..11, 0x00000F00 */
                FIELD  AF_BLF_VFIR_MUX                       :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AF_H_GONLY                            :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_V_GONLY                            :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  AF_V_AVG_LVL                          :  2;        /* 20..21, 0x00300000 */
                FIELD  AF_EXT_STAT_EN                        :  1;        /* 22..22, 0x00400000 */
                FIELD  AF_VFLT_MODE                          :  1;        /* 23..23, 0x00800000 */
                FIELD  rsv_24                                :  4;        /* 24..27, 0x0F000000 */
                FIELD  RESERVED                              :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_CON;    /* CAM_A_AF_CON */

typedef union _CAM_A_REG_AF_TH_0_
{
        struct    /* 0x1A004614 */
        {
                FIELD  AF_H_TH_0                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_TH_0;    /* CAM_A_AF_TH_0 */

typedef union _CAM_A_REG_AF_TH_1_
{
        struct    /* 0x1A004618 */
        {
                FIELD  AF_V_TH                               :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_R_SAT_TH                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_G_SAT_TH                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_B_SAT_TH                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_TH_1;    /* CAM_A_AF_TH_1 */

typedef union _CAM_A_REG_AF_FLT_1_
{
        struct    /* 0x1A00461C */
        {
                FIELD  AF_HFLT0_P1                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT0_P2                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT0_P3                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT0_P4                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_FLT_1;    /* CAM_A_AF_FLT_1 */

typedef union _CAM_A_REG_AF_FLT_2_
{
        struct    /* 0x1A004620 */
        {
                FIELD  AF_HFLT0_P5                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT0_P6                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT0_P7                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT0_P8                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_FLT_2;    /* CAM_A_AF_FLT_2 */

typedef union _CAM_A_REG_AF_FLT_3_
{
        struct    /* 0x1A004624 */
        {
                FIELD  AF_HFLT0_P9                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT0_P10                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT0_P11                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT0_P12                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_FLT_3;    /* CAM_A_AF_FLT_3 */

typedef union _CAM_A_REG_AF_FLT_4_
{
        struct    /* 0x1A004628 */
        {
                FIELD  AF_HFLT1_P1                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT1_P2                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT1_P3                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT1_P4                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_FLT_4;    /* CAM_A_AF_FLT_4 */

typedef union _CAM_A_REG_AF_FLT_5_
{
        struct    /* 0x1A00462C */
        {
                FIELD  AF_HFLT1_P5                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT1_P6                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT1_P7                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT1_P8                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_FLT_5;    /* CAM_A_AF_FLT_5 */

typedef union _CAM_A_REG_AF_FLT_6_
{
        struct    /* 0x1A004630 */
        {
                FIELD  AF_HFLT1_P9                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT1_P10                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT1_P11                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT1_P12                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_FLT_6;    /* CAM_A_AF_FLT_6 */

typedef union _CAM_A_REG_AF_FLT_7_
{
        struct    /* 0x1A004634 */
        {
                FIELD  AF_VFLT_X0                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X1                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_FLT_7;    /* CAM_A_AF_FLT_7 */

typedef union _CAM_A_REG_AF_FLT_8_
{
        struct    /* 0x1A004638 */
        {
                FIELD  AF_VFLT_X2                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X3                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_FLT_8;    /* CAM_A_AF_FLT_8 */

typedef union _CAM_A_REG_AF_SIZE_
{
        struct    /* 0x1A004640 */
        {
                FIELD  AF_IMAGE_WD                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                : 18;        /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_SIZE;    /* CAM_A_AF_SIZE */

typedef union _CAM_A_REG_AF_VLD_
{
        struct    /* 0x1A004644 */
        {
                FIELD  AF_VLD_XSTART                         : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AF_VLD_YSTART                         : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_VLD;    /* CAM_A_AF_VLD */

typedef union _CAM_A_REG_AF_BLK_0_
{
        struct    /* 0x1A004648 */
        {
                FIELD  AF_BLK_XSIZE                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_BLK_YSIZE                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_BLK_0;    /* CAM_A_AF_BLK_0 */

typedef union _CAM_A_REG_AF_BLK_1_
{
        struct    /* 0x1A00464C */
        {
                FIELD  AF_BLK_XNUM                           :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  AF_BLK_YNUM                           :  9;        /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_BLK_1;    /* CAM_A_AF_BLK_1 */

typedef union _CAM_A_REG_AF_TH_2_
{
        struct    /* 0x1A004650 */
        {
                FIELD  AF_HFLT2_SAT_TH0                      :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT2_SAT_TH1                      :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT2_SAT_TH2                      :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT2_SAT_TH3                      :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_TH_2;    /* CAM_A_AF_TH_2 */

typedef union _CAM_A_REG_AF_FLT_9_
{
        struct    /* 0x1A004654 */
        {
                FIELD  AF_VFLT_X4                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X5                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_FLT_9;    /* CAM_A_AF_FLT_9 */

typedef union _CAM_A_REG_AF_FLT_10_
{
        struct    /* 0x1A004658 */
        {
                FIELD  AF_VFLT_X6                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X7                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_FLT_10;    /* CAM_A_AF_FLT_10 */

typedef union _CAM_A_REG_AF_FLT_11_
{
        struct    /* 0x1A00465C */
        {
                FIELD  AF_VFLT_X8                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X9                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_FLT_11;    /* CAM_A_AF_FLT_11 */

typedef union _CAM_A_REG_AF_FLT_12_
{
        struct    /* 0x1A004660 */
        {
                FIELD  AF_VFLT_X10                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X11                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_FLT_12;    /* CAM_A_AF_FLT_12 */

typedef union _CAM_A_REG_AF_LUT_H0_0_
{
        struct    /* 0x1A004670 */
        {
                FIELD  AF_H_TH_0_LUT_MODE                    :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AF_H_TH_0_GAIN                        :  9;        /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                : 22;        /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_H0_0;    /* CAM_A_AF_LUT_H0_0 */

typedef union _CAM_A_REG_AF_LUT_H0_1_
{
        struct    /* 0x1A004674 */
        {
                FIELD  AF_H_TH_0_D1                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D2                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D3                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D4                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_H0_1;    /* CAM_A_AF_LUT_H0_1 */

typedef union _CAM_A_REG_AF_LUT_H0_2_
{
        struct    /* 0x1A004678 */
        {
                FIELD  AF_H_TH_0_D5                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D6                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D7                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D8                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_H0_2;    /* CAM_A_AF_LUT_H0_2 */

typedef union _CAM_A_REG_AF_LUT_H0_3_
{
        struct    /* 0x1A00467C */
        {
                FIELD  AF_H_TH_0_D9                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D10                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D11                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D12                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_H0_3;    /* CAM_A_AF_LUT_H0_3 */

typedef union _CAM_A_REG_AF_LUT_H0_4_
{
        struct    /* 0x1A004680 */
        {
                FIELD  AF_H_TH_0_D13                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D14                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D15                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D16                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_H0_4;    /* CAM_A_AF_LUT_H0_4 */

typedef union _CAM_A_REG_AF_LUT_H1_0_
{
        struct    /* 0x1A004690 */
        {
                FIELD  AF_H_TH_1_LUT_MODE                    :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AF_H_TH_1_GAIN                        :  9;        /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                : 22;        /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_H1_0;    /* CAM_A_AF_LUT_H1_0 */

typedef union _CAM_A_REG_AF_LUT_H1_1_
{
        struct    /* 0x1A004694 */
        {
                FIELD  AF_H_TH_1_D1                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D2                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D3                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D4                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_H1_1;    /* CAM_A_AF_LUT_H1_1 */

typedef union _CAM_A_REG_AF_LUT_H1_2_
{
        struct    /* 0x1A004698 */
        {
                FIELD  AF_H_TH_1_D5                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D6                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D7                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D8                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_H1_2;    /* CAM_A_AF_LUT_H1_2 */

typedef union _CAM_A_REG_AF_LUT_H1_3_
{
        struct    /* 0x1A00469C */
        {
                FIELD  AF_H_TH_1_D9                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D10                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D11                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D12                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_H1_3;    /* CAM_A_AF_LUT_H1_3 */

typedef union _CAM_A_REG_AF_LUT_H1_4_
{
        struct    /* 0x1A0046A0 */
        {
                FIELD  AF_H_TH_1_D13                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D14                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D15                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D16                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_H1_4;    /* CAM_A_AF_LUT_H1_4 */

typedef union _CAM_A_REG_AF_LUT_V_0_
{
        struct    /* 0x1A0046B0 */
        {
                FIELD  AF_V_TH_LUT_MODE                      :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AF_V_TH_GAIN                          :  9;        /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                : 22;        /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_V_0;    /* CAM_A_AF_LUT_V_0 */

typedef union _CAM_A_REG_AF_LUT_V_1_
{
        struct    /* 0x1A0046B4 */
        {
                FIELD  AF_V_TH_D1                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D2                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D3                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D4                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_V_1;    /* CAM_A_AF_LUT_V_1 */

typedef union _CAM_A_REG_AF_LUT_V_2_
{
        struct    /* 0x1A0046B8 */
        {
                FIELD  AF_V_TH_D5                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D6                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D7                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D8                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_V_2;    /* CAM_A_AF_LUT_V_2 */

typedef union _CAM_A_REG_AF_LUT_V_3_
{
        struct    /* 0x1A0046BC */
        {
                FIELD  AF_V_TH_D9                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D10                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D11                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D12                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_V_3;    /* CAM_A_AF_LUT_V_3 */

typedef union _CAM_A_REG_AF_LUT_V_4_
{
        struct    /* 0x1A0046C0 */
        {
                FIELD  AF_V_TH_D13                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D14                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D15                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D16                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_LUT_V_4;    /* CAM_A_AF_LUT_V_4 */

typedef union _CAM_A_REG_AF_CON2_
{
        struct    /* 0x1A0046C4 */
        {
                FIELD  AF_DS_EN                              :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AF_H_FV1_ABS                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AF_H_FV2_ABS                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AF_V_FV_ABS                           :  1;        /*  3.. 3, 0x00000008 */
                FIELD  AF_H_MAXFV_ABS                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AF_H_WFV_ABS                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  AF_H_FV2_EN                           :  1;        /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                 : 25;        /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_CON2;    /* CAM_A_AF_CON2 */

typedef union _CAM_A_REG_AF_BLK_2_
{
        struct    /* 0x1A0046C8 */
        {
                FIELD  AF_PROT_BLK_XSIZE                     :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_PROT_BLK_YSIZE                     :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AF_BLK_2;    /* CAM_A_AF_BLK_2 */

typedef union _CAM_A_REG_HLR_CFG_
{
        struct    /* 0x1A004710 */
        {
                FIELD  HLR_DTH                               :  8;        /*  0.. 7, 0x000000FF */
                FIELD  HLR_DSL                               : 10;        /*  8..17, 0x0003FF00 */
                FIELD  rsv_18                                :  1;        /* 18..18, 0x00040000 */
                FIELD  HLR_SL_EN                             :  1;        /* 19..19, 0x00080000 */
                FIELD  HLR_RAT                               :  6;        /* 20..25, 0x03F00000 */
                FIELD  HLR_MODE                              :  2;        /* 26..27, 0x0C000000 */
                FIELD  HLR_EDGE                              :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_HLR_CFG;    /* CAM_A_HLR_CFG */

typedef union _CAM_A_REG_HLR_GAIN_
{
        struct    /* 0x1A004718 */
        {
                FIELD  HLR_GAIN_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  HLR_GAIN_GB                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_HLR_GAIN;    /* CAM_A_HLR_GAIN */

typedef union _CAM_A_REG_HLR_GAIN_1_
{
        struct    /* 0x1A00471C */
        {
                FIELD  HLR_GAIN_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  HLR_GAIN_R                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_HLR_GAIN_1;    /* CAM_A_HLR_GAIN_1 */

typedef union _CAM_A_REG_HLR_OFST_
{
        struct    /* 0x1A004720 */
        {
                FIELD  HLR_OFST_B                            : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  HLR_OFST_GB                           : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_HLR_OFST;    /* CAM_A_HLR_OFST */

typedef union _CAM_A_REG_HLR_OFST_1_
{
        struct    /* 0x1A004724 */
        {
                FIELD  HLR_OFST_GR                           : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  HLR_OFST_R                            : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_HLR_OFST_1;    /* CAM_A_HLR_OFST_1 */

typedef union _CAM_A_REG_HLR_IVGN_
{
        struct    /* 0x1A004728 */
        {
                FIELD  HLR_IVGN_B                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  HLR_IVGN_GB                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_HLR_IVGN;    /* CAM_A_HLR_IVGN */

typedef union _CAM_A_REG_HLR_IVGN_1_
{
        struct    /* 0x1A00472C */
        {
                FIELD  HLR_IVGN_GR                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  HLR_IVGN_R                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_HLR_IVGN_1;    /* CAM_A_HLR_IVGN_1 */

typedef union _CAM_A_REG_HLR_KC_
{
        struct    /* 0x1A004730 */
        {
                FIELD  HLR_KC_C0                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  HLR_KC_C1                             : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_HLR_KC;    /* CAM_A_HLR_KC */

typedef union _CAM_A_REG_HLR_CFG_1_
{
        struct    /* 0x1A004734 */
        {
                FIELD  HLR_STR                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 : 25;        /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_HLR_CFG_1;    /* CAM_A_HLR_CFG_1 */

typedef union _CAM_A_REG_HLR_SL_PARA_
{
        struct    /* 0x1A004738 */
        {
                FIELD  HLR_SL_Y1                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  HLR_SL_Y2                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_HLR_SL_PARA;    /* CAM_A_HLR_SL_PARA */

typedef union _CAM_A_REG_HLR_SL_PARA_1_
{
        struct    /* 0x1A00473C */
        {
                FIELD  HLR_SL_Y3                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  HLR_SL_Y4                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_HLR_SL_PARA_1;    /* CAM_A_HLR_SL_PARA_1 */

typedef union _CAM_A_REG_LCS25_CON_
{
        struct    /* 0x1A004790 */
        {
                FIELD  LCS25_LOG                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  7;        /*  1.. 7, 0x000000FE */
                FIELD  LCS25_OUT_WD                          :  9;        /*  8..16, 0x0001FF00 */
                FIELD  rsv_17                                :  3;        /* 17..19, 0x000E0000 */
                FIELD  LCS25_OUT_HT                          :  9;        /* 20..28, 0x1FF00000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_CON;    /* CAM_A_LCS25_CON */

typedef union _CAM_A_REG_LCS25_ST_
{
        struct    /* 0x1A004794 */
        {
                FIELD  LCS25_START_J                         : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_START_I                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_ST;    /* CAM_A_LCS25_ST */

typedef union _CAM_A_REG_LCS25_AWS_
{
        struct    /* 0x1A004798 */
        {
                FIELD  LCS25_IN_WD                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_IN_HT                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_AWS;    /* CAM_A_LCS25_AWS */

typedef union _CAM_A_REG_LCS25_FLR_
{
        struct    /* 0x1A00479C */
        {
                FIELD  LCS25_FLR_OFST                        :  8;        /*  0.. 7, 0x000000FF */
                FIELD  LCS25_FLR_GAIN                        : 12;        /*  8..19, 0x000FFF00 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_FLR;    /* CAM_A_LCS25_FLR */

typedef union _CAM_A_REG_LCS25_LRZR_1_
{
        struct    /* 0x1A0047A0 */
        {
                FIELD  LCS25_LRZR_X                          : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_LRZR_1;    /* CAM_A_LCS25_LRZR_1 */

typedef union _CAM_A_REG_LCS25_LRZR_2_
{
        struct    /* 0x1A0047A4 */
        {
                FIELD  LCS25_LRZR_Y                          : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_LRZR_2;    /* CAM_A_LCS25_LRZR_2 */

typedef union _CAM_A_REG_LCS25_SATU_1_
{
        struct    /* 0x1A0047A8 */
        {
                FIELD  LCS25_SATU_B                          : 16;        /*  0..15, 0x0000FFFF */
                FIELD  LCS25_SATU_GB                         : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_SATU_1;    /* CAM_A_LCS25_SATU_1 */

typedef union _CAM_A_REG_LCS25_SATU_2_
{
        struct    /* 0x1A0047AC */
        {
                FIELD  LCS25_SATU_GR                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  LCS25_SATU_R                          : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_SATU_2;    /* CAM_A_LCS25_SATU_2 */

typedef union _CAM_A_REG_LCS25_GAIN_1_
{
        struct    /* 0x1A0047B0 */
        {
                FIELD  LCS25_GAIN_B                          : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_GAIN_GB                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_GAIN_1;    /* CAM_A_LCS25_GAIN_1 */

typedef union _CAM_A_REG_LCS25_GAIN_2_
{
        struct    /* 0x1A0047B4 */
        {
                FIELD  LCS25_GAIN_GR                         : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_GAIN_R                          : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_GAIN_2;    /* CAM_A_LCS25_GAIN_2 */

typedef union _CAM_A_REG_LCS25_OFST_1_
{
        struct    /* 0x1A0047B8 */
        {
                FIELD  LCS25_OFST_B                          : 16;        /*  0..15, 0x0000FFFF */
                FIELD  LCS25_OFST_GB                         : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_OFST_1;    /* CAM_A_LCS25_OFST_1 */

typedef union _CAM_A_REG_LCS25_OFST_2_
{
        struct    /* 0x1A0047BC */
        {
                FIELD  LCS25_OFST_GR                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  LCS25_OFST_R                          : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_OFST_2;    /* CAM_A_LCS25_OFST_2 */

typedef union _CAM_A_REG_LCS25_G2G_CNV_1_
{
        struct    /* 0x1A0047C0 */
        {
                FIELD  LCS25_G2G_CNV_00                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_CNV_01                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_G2G_CNV_1;    /* CAM_A_LCS25_G2G_CNV_1 */

typedef union _CAM_A_REG_LCS25_G2G_CNV_2_
{
        struct    /* 0x1A0047C4 */
        {
                FIELD  LCS25_G2G_CNV_02                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_CNV_10                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_G2G_CNV_2;    /* CAM_A_LCS25_G2G_CNV_2 */

typedef union _CAM_A_REG_LCS25_G2G_CNV_3_
{
        struct    /* 0x1A0047C8 */
        {
                FIELD  LCS25_G2G_CNV_11                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_CNV_12                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_G2G_CNV_3;    /* CAM_A_LCS25_G2G_CNV_3 */

typedef union _CAM_A_REG_LCS25_G2G_CNV_4_
{
        struct    /* 0x1A0047CC */
        {
                FIELD  LCS25_G2G_CNV_20                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_CNV_21                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_G2G_CNV_4;    /* CAM_A_LCS25_G2G_CNV_4 */

typedef union _CAM_A_REG_LCS25_G2G_CNV_5_
{
        struct    /* 0x1A0047D0 */
        {
                FIELD  LCS25_G2G_CNV_22                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_ACC                         :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_G2G_CNV_5;    /* CAM_A_LCS25_G2G_CNV_5 */

typedef union _CAM_A_REG_LCS25_LPF_
{
        struct    /* 0x1A0047D4 */
        {
                FIELD  LCS25_LPF_EN                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 15;        /*  1..15, 0x0000FFFE */
                FIELD  LCS25_LPF_TH                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCS25_LPF;    /* CAM_A_LCS25_LPF */

typedef union _CAM_A_REG_RCP_CROP_CON1_
{
        struct    /* 0x1A004800 */
        {
                FIELD  RCP_STR_X                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  RCP_END_X                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RCP_CROP_CON1;    /* CAM_A_RCP_CROP_CON1 */

typedef union _CAM_A_REG_RCP_CROP_CON2_
{
        struct    /* 0x1A004804 */
        {
                FIELD  RCP_STR_Y                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  RCP_END_Y                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RCP_CROP_CON2;    /* CAM_A_RCP_CROP_CON2 */

typedef union _CAM_A_REG_SGG1_PGN_
{
        struct    /* 0x1A004810 */
        {
                FIELD  SGG_GAIN                              : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGG1_PGN;    /* CAM_A_SGG1_PGN */

typedef union _CAM_A_REG_SGG1_GMRC_1_
{
        struct    /* 0x1A004814 */
        {
                FIELD  SGG_GMR_1                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_2                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_3                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGG_GMR_4                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGG1_GMRC_1;    /* CAM_A_SGG1_GMRC_1 */

typedef union _CAM_A_REG_SGG1_GMRC_2_
{
        struct    /* 0x1A004818 */
        {
                FIELD  SGG_GMR_5                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_6                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_7                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGG1_GMRC_2;    /* CAM_A_SGG1_GMRC_2 */

typedef union _CAM_A_REG_QBN2_MODE_
{
        struct    /* 0x1A004820 */
        {
                FIELD  QBN_ACC                               :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  QBN_ACC_MODE                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_QBN2_MODE;    /* CAM_A_QBN2_MODE */

typedef union _CAM_A_REG_AWB_WIN_ORG_
{
        struct    /* 0x1A004830 */
        {
                FIELD  AWB_W_HORG                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AWB_W_VORG                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_WIN_ORG;    /* CAM_A_AWB_WIN_ORG */

typedef union _CAM_A_REG_AWB_WIN_SIZE_
{
        struct    /* 0x1A004834 */
        {
                FIELD  AWB_W_HSIZE                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AWB_W_VSIZE                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_WIN_SIZE;    /* CAM_A_AWB_WIN_SIZE */

typedef union _CAM_A_REG_AWB_WIN_PIT_
{
        struct    /* 0x1A004838 */
        {
                FIELD  AWB_W_HPIT                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AWB_W_VPIT                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_WIN_PIT;    /* CAM_A_AWB_WIN_PIT */

typedef union _CAM_A_REG_AWB_WIN_NUM_
{
        struct    /* 0x1A00483C */
        {
                FIELD  AWB_W_HNUM                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AWB_W_VNUM                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_WIN_NUM;    /* CAM_A_AWB_WIN_NUM */

typedef union _CAM_A_REG_AWB_GAIN1_0_
{
        struct    /* 0x1A004840 */
        {
                FIELD  AWB_GAIN1_R                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AWB_GAIN1_G                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_GAIN1_0;    /* CAM_A_AWB_GAIN1_0 */

typedef union _CAM_A_REG_AWB_GAIN1_1_
{
        struct    /* 0x1A004844 */
        {
                FIELD  AWB_GAIN1_B                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_GAIN1_1;    /* CAM_A_AWB_GAIN1_1 */

typedef union _CAM_A_REG_AWB_LMT1_0_
{
        struct    /* 0x1A004848 */
        {
                FIELD  AWB_LMT1_R                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_LMT1_G                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_LMT1_0;    /* CAM_A_AWB_LMT1_0 */

typedef union _CAM_A_REG_AWB_LMT1_1_
{
        struct    /* 0x1A00484C */
        {
                FIELD  AWB_LMT1_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_LMT1_1;    /* CAM_A_AWB_LMT1_1 */

typedef union _CAM_A_REG_AWB_LOW_THR_
{
        struct    /* 0x1A004850 */
        {
                FIELD  AWB_LOW_THR0                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AWB_LOW_THR1                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AWB_LOW_THR2                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_LOW_THR;    /* CAM_A_AWB_LOW_THR */

typedef union _CAM_A_REG_AWB_HI_THR_
{
        struct    /* 0x1A004854 */
        {
                FIELD  AWB_HI_THR0                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AWB_HI_THR1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AWB_HI_THR2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_HI_THR;    /* CAM_A_AWB_HI_THR */

typedef union _CAM_A_REG_AWB_PIXEL_CNT0_
{
        struct    /* 0x1A004858 */
        {
                FIELD  AWB_PIXEL_CNT0                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_PIXEL_CNT0;    /* CAM_A_AWB_PIXEL_CNT0 */

typedef union _CAM_A_REG_AWB_PIXEL_CNT1_
{
        struct    /* 0x1A00485C */
        {
                FIELD  AWB_PIXEL_CNT1                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_PIXEL_CNT1;    /* CAM_A_AWB_PIXEL_CNT1 */

typedef union _CAM_A_REG_AWB_PIXEL_CNT2_
{
        struct    /* 0x1A004860 */
        {
                FIELD  AWB_PIXEL_CNT2                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_PIXEL_CNT2;    /* CAM_A_AWB_PIXEL_CNT2 */

typedef union _CAM_A_REG_AWB_ERR_THR_
{
        struct    /* 0x1A004864 */
        {
                FIELD  AWB_ERR_THR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_ERR_SFT                           :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_ERR_THR;    /* CAM_A_AWB_ERR_THR */

typedef union _CAM_A_REG_AWB_ROT_
{
        struct    /* 0x1A004868 */
        {
                FIELD  AWB_C                                 : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  AWB_S                                 : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_ROT;    /* CAM_A_AWB_ROT */

typedef union _CAM_A_REG_AWB_L0_X_
{
        struct    /* 0x1A00486C */
        {
                FIELD  AWB_L0_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L0_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L0_X;    /* CAM_A_AWB_L0_X */

typedef union _CAM_A_REG_AWB_L0_Y_
{
        struct    /* 0x1A004870 */
        {
                FIELD  AWB_L0_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L0_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L0_Y;    /* CAM_A_AWB_L0_Y */

typedef union _CAM_A_REG_AWB_L1_X_
{
        struct    /* 0x1A004874 */
        {
                FIELD  AWB_L1_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L1_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L1_X;    /* CAM_A_AWB_L1_X */

typedef union _CAM_A_REG_AWB_L1_Y_
{
        struct    /* 0x1A004878 */
        {
                FIELD  AWB_L1_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L1_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L1_Y;    /* CAM_A_AWB_L1_Y */

typedef union _CAM_A_REG_AWB_L2_X_
{
        struct    /* 0x1A00487C */
        {
                FIELD  AWB_L2_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L2_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L2_X;    /* CAM_A_AWB_L2_X */

typedef union _CAM_A_REG_AWB_L2_Y_
{
        struct    /* 0x1A004880 */
        {
                FIELD  AWB_L2_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L2_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L2_Y;    /* CAM_A_AWB_L2_Y */

typedef union _CAM_A_REG_AWB_L3_X_
{
        struct    /* 0x1A004884 */
        {
                FIELD  AWB_L3_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L3_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L3_X;    /* CAM_A_AWB_L3_X */

typedef union _CAM_A_REG_AWB_L3_Y_
{
        struct    /* 0x1A004888 */
        {
                FIELD  AWB_L3_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L3_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L3_Y;    /* CAM_A_AWB_L3_Y */

typedef union _CAM_A_REG_AWB_L4_X_
{
        struct    /* 0x1A00488C */
        {
                FIELD  AWB_L4_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L4_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L4_X;    /* CAM_A_AWB_L4_X */

typedef union _CAM_A_REG_AWB_L4_Y_
{
        struct    /* 0x1A004890 */
        {
                FIELD  AWB_L4_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L4_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L4_Y;    /* CAM_A_AWB_L4_Y */

typedef union _CAM_A_REG_AWB_L5_X_
{
        struct    /* 0x1A004894 */
        {
                FIELD  AWB_L5_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L5_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L5_X;    /* CAM_A_AWB_L5_X */

typedef union _CAM_A_REG_AWB_L5_Y_
{
        struct    /* 0x1A004898 */
        {
                FIELD  AWB_L5_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L5_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L5_Y;    /* CAM_A_AWB_L5_Y */

typedef union _CAM_A_REG_AWB_L6_X_
{
        struct    /* 0x1A00489C */
        {
                FIELD  AWB_L6_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L6_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L6_X;    /* CAM_A_AWB_L6_X */

typedef union _CAM_A_REG_AWB_L6_Y_
{
        struct    /* 0x1A0048A0 */
        {
                FIELD  AWB_L6_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L6_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L6_Y;    /* CAM_A_AWB_L6_Y */

typedef union _CAM_A_REG_AWB_L7_X_
{
        struct    /* 0x1A0048A4 */
        {
                FIELD  AWB_L7_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L7_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L7_X;    /* CAM_A_AWB_L7_X */

typedef union _CAM_A_REG_AWB_L7_Y_
{
        struct    /* 0x1A0048A8 */
        {
                FIELD  AWB_L7_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L7_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L7_Y;    /* CAM_A_AWB_L7_Y */

typedef union _CAM_A_REG_AWB_L8_X_
{
        struct    /* 0x1A0048AC */
        {
                FIELD  AWB_L8_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L8_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L8_X;    /* CAM_A_AWB_L8_X */

typedef union _CAM_A_REG_AWB_L8_Y_
{
        struct    /* 0x1A0048B0 */
        {
                FIELD  AWB_L8_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L8_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L8_Y;    /* CAM_A_AWB_L8_Y */

typedef union _CAM_A_REG_AWB_L9_X_
{
        struct    /* 0x1A0048B4 */
        {
                FIELD  AWB_L9_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L9_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L9_X;    /* CAM_A_AWB_L9_X */

typedef union _CAM_A_REG_AWB_L9_Y_
{
        struct    /* 0x1A0048B8 */
        {
                FIELD  AWB_L9_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L9_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_L9_Y;    /* CAM_A_AWB_L9_Y */

typedef union _CAM_A_REG_AWB_SPARE_
{
        struct    /* 0x1A0048BC */
        {
                FIELD  AWB_SPARE                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_SPARE;    /* CAM_A_AWB_SPARE */

typedef union _CAM_A_REG_AWB_MOTION_THR_
{
        struct    /* 0x1A0048C0 */
        {
                FIELD  AWB_MOTION_THR                        : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_MOTION_MAP_EN                     :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_MOTION_THR;    /* CAM_A_AWB_MOTION_THR */

typedef union _CAM_A_REG_AWB_RC_CNV_0_
{
        struct    /* 0x1A0048C4 */
        {
                FIELD  AWB_RC_CNV00                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_RC_CNV01                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_RC_CNV_0;    /* CAM_A_AWB_RC_CNV_0 */

typedef union _CAM_A_REG_AWB_RC_CNV_1_
{
        struct    /* 0x1A0048C8 */
        {
                FIELD  AWB_RC_CNV02                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_RC_CNV10                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_RC_CNV_1;    /* CAM_A_AWB_RC_CNV_1 */

typedef union _CAM_A_REG_AWB_RC_CNV_2_
{
        struct    /* 0x1A0048CC */
        {
                FIELD  AWB_RC_CNV11                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_RC_CNV12                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_RC_CNV_2;    /* CAM_A_AWB_RC_CNV_2 */

typedef union _CAM_A_REG_AWB_RC_CNV_3_
{
        struct    /* 0x1A0048D0 */
        {
                FIELD  AWB_RC_CNV20                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_RC_CNV21                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_RC_CNV_3;    /* CAM_A_AWB_RC_CNV_3 */

typedef union _CAM_A_REG_AWB_RC_CNV_4_
{
        struct    /* 0x1A0048D4 */
        {
                FIELD  AWB_RC_CNV22                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_RC_ACC                            :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AWB_RC_CNV_4;    /* CAM_A_AWB_RC_CNV_4 */

typedef union _CAM_A_REG_AE_GAIN2_0_
{
        struct    /* 0x1A004900 */
        {
                FIELD  AE_GAIN2_R                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_GAIN2_G                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_GAIN2_0;    /* CAM_A_AE_GAIN2_0 */

typedef union _CAM_A_REG_AE_GAIN2_1_
{
        struct    /* 0x1A004904 */
        {
                FIELD  AE_GAIN2_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_GAIN2_1;    /* CAM_A_AE_GAIN2_1 */

typedef union _CAM_A_REG_AE_LMT2_0_
{
        struct    /* 0x1A004908 */
        {
                FIELD  AE_LMT2_R                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_LMT2_G                             : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_LMT2_0;    /* CAM_A_AE_LMT2_0 */

typedef union _CAM_A_REG_AE_LMT2_1_
{
        struct    /* 0x1A00490C */
        {
                FIELD  AE_LMT2_B                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_LMT2_1;    /* CAM_A_AE_LMT2_1 */

typedef union _CAM_A_REG_AE_RC_CNV_0_
{
        struct    /* 0x1A004910 */
        {
                FIELD  AE_RC_CNV00                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AE_RC_CNV01                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_RC_CNV_0;    /* CAM_A_AE_RC_CNV_0 */

typedef union _CAM_A_REG_AE_RC_CNV_1_
{
        struct    /* 0x1A004914 */
        {
                FIELD  AE_RC_CNV02                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AE_RC_CNV10                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_RC_CNV_1;    /* CAM_A_AE_RC_CNV_1 */

typedef union _CAM_A_REG_AE_RC_CNV_2_
{
        struct    /* 0x1A004918 */
        {
                FIELD  AE_RC_CNV11                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AE_RC_CNV12                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_RC_CNV_2;    /* CAM_A_AE_RC_CNV_2 */

typedef union _CAM_A_REG_AE_RC_CNV_3_
{
        struct    /* 0x1A00491C */
        {
                FIELD  AE_RC_CNV20                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AE_RC_CNV21                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_RC_CNV_3;    /* CAM_A_AE_RC_CNV_3 */

typedef union _CAM_A_REG_AE_RC_CNV_4_
{
        struct    /* 0x1A004920 */
        {
                FIELD  AE_RC_CNV22                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AE_RC_ACC                             :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_RC_CNV_4;    /* CAM_A_AE_RC_CNV_4 */

typedef union _CAM_A_REG_AE_YGAMMA_0_
{
        struct    /* 0x1A004924 */
        {
                FIELD  Y_GMR1                                :  8;        /*  0.. 7, 0x000000FF */
                FIELD  Y_GMR2                                :  8;        /*  8..15, 0x0000FF00 */
                FIELD  Y_GMR3                                :  8;        /* 16..23, 0x00FF0000 */
                FIELD  Y_GMR4                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_YGAMMA_0;    /* CAM_A_AE_YGAMMA_0 */

typedef union _CAM_A_REG_AE_YGAMMA_1_
{
        struct    /* 0x1A004928 */
        {
                FIELD  Y_GMR5                                :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_YGAMMA_1;    /* CAM_A_AE_YGAMMA_1 */

typedef union _CAM_A_REG_AE_OVER_EXPO_CFG_
{
        struct    /* 0x1A00492C */
        {
                FIELD  AE_OVER_EXPO_THR                      :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AE_OVER_EXPO_SFT                      :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_OVER_EXPO_CFG;    /* CAM_A_AE_OVER_EXPO_CFG */

typedef union _CAM_A_REG_AE_PIX_HST_CTL_
{
        struct    /* 0x1A004930 */
        {
                FIELD  AE_PIX_HST0_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_PIX_HST1_EN                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AE_PIX_HST2_EN                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AE_PIX_HST3_EN                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  AE_PIX_HST4_EN                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AE_PIX_HST5_EN                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST_CTL;    /* CAM_A_AE_PIX_HST_CTL */

typedef union _CAM_A_REG_AE_PIX_HST_SET_
{
        struct    /* 0x1A004934 */
        {
                FIELD  AE_PIX_BIN_MODE_0                     :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  AE_PIX_BIN_MODE_1                     :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  AE_PIX_BIN_MODE_2                     :  2;        /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                :  2;        /* 10..11, 0x00000C00 */
                FIELD  AE_PIX_BIN_MODE_3                     :  2;        /* 12..13, 0x00003000 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AE_PIX_COLOR_MODE_0                   :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  AE_PIX_COLOR_MODE_1                   :  3;        /* 20..22, 0x00700000 */
                FIELD  rsv_23                                :  1;        /* 23..23, 0x00800000 */
                FIELD  AE_PIX_COLOR_MODE_2                   :  3;        /* 24..26, 0x07000000 */
                FIELD  rsv_27                                :  1;        /* 27..27, 0x08000000 */
                FIELD  AE_PIX_COLOR_MODE_3                   :  3;        /* 28..30, 0x70000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST_SET;    /* CAM_A_AE_PIX_HST_SET */

typedef union _CAM_A_REG_AE_PIX_HST_SET_1_
{
        struct    /* 0x1A004938 */
        {
                FIELD  AE_PIX_BIN_MODE_4                     :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  AE_PIX_BIN_MODE_5                     :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  AE_PIX_COLOR_MODE_4                   :  3;        /*  8..10, 0x00000700 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  AE_PIX_COLOR_MODE_5                   :  4;        /* 12..15, 0x0000F000 */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST_SET_1;    /* CAM_A_AE_PIX_HST_SET_1 */

typedef union _CAM_A_REG_AE_PIX_HST0_YRNG_
{
        struct    /* 0x1A00493C */
        {
                FIELD  AE_PIX_Y_LOW_0                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_PIX_Y_HI_0                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST0_YRNG;    /* CAM_A_AE_PIX_HST0_YRNG */

typedef union _CAM_A_REG_AE_PIX_HST0_XRNG_
{
        struct    /* 0x1A004940 */
        {
                FIELD  AE_PIX_X_LOW_0                        : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AE_PIX_X_HI_0                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST0_XRNG;    /* CAM_A_AE_PIX_HST0_XRNG */

typedef union _CAM_A_REG_AE_PIX_HST1_YRNG_
{
        struct    /* 0x1A004944 */
        {
                FIELD  AE_PIX_Y_LOW_1                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_PIX_Y_HI_1                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST1_YRNG;    /* CAM_A_AE_PIX_HST1_YRNG */

typedef union _CAM_A_REG_AE_PIX_HST1_XRNG_
{
        struct    /* 0x1A004948 */
        {
                FIELD  AE_PIX_X_LOW_1                        : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AE_PIX_X_HI_1                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST1_XRNG;    /* CAM_A_AE_PIX_HST1_XRNG */

typedef union _CAM_A_REG_AE_PIX_HST2_YRNG_
{
        struct    /* 0x1A00494C */
        {
                FIELD  AE_PIX_Y_LOW_2                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_PIX_Y_HI_2                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST2_YRNG;    /* CAM_A_AE_PIX_HST2_YRNG */

typedef union _CAM_A_REG_AE_PIX_HST2_XRNG_
{
        struct    /* 0x1A004950 */
        {
                FIELD  AE_PIX_X_LOW_2                        : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AE_PIX_X_HI_2                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST2_XRNG;    /* CAM_A_AE_PIX_HST2_XRNG */

typedef union _CAM_A_REG_AE_PIX_HST3_YRNG_
{
        struct    /* 0x1A004954 */
        {
                FIELD  AE_PIX_Y_LOW_3                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_PIX_Y_HI_3                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST3_YRNG;    /* CAM_A_AE_PIX_HST3_YRNG */

typedef union _CAM_A_REG_AE_PIX_HST3_XRNG_
{
        struct    /* 0x1A004958 */
        {
                FIELD  AE_PIX_X_LOW_3                        : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AE_PIX_X_HI_3                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST3_XRNG;    /* CAM_A_AE_PIX_HST3_XRNG */

typedef union _CAM_A_REG_AE_PIX_HST4_YRNG_
{
        struct    /* 0x1A00495C */
        {
                FIELD  AE_PIX_Y_LOW_4                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_PIX_Y_HI_4                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST4_YRNG;    /* CAM_A_AE_PIX_HST4_YRNG */

typedef union _CAM_A_REG_AE_PIX_HST4_XRNG_
{
        struct    /* 0x1A004960 */
        {
                FIELD  AE_PIX_X_LOW_4                        : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AE_PIX_X_HI_4                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST4_XRNG;    /* CAM_A_AE_PIX_HST4_XRNG */

typedef union _CAM_A_REG_AE_PIX_HST5_YRNG_
{
        struct    /* 0x1A004964 */
        {
                FIELD  AE_PIX_Y_LOW_5                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_PIX_Y_HI_5                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST5_YRNG;    /* CAM_A_AE_PIX_HST5_YRNG */

typedef union _CAM_A_REG_AE_PIX_HST5_XRNG_
{
        struct    /* 0x1A004968 */
        {
                FIELD  AE_PIX_X_LOW_5                        : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AE_PIX_X_HI_5                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_PIX_HST5_XRNG;    /* CAM_A_AE_PIX_HST5_XRNG */

typedef union _CAM_A_REG_AE_STAT_EN_
{
        struct    /* 0x1A00496C */
        {
                FIELD  AE_TSF_STAT_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_OVERCNT_EN                         :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AE_HDR_STAT_EN                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AE_HST_DMA_OUT_EN                     :  1;        /*  3.. 3, 0x00000008 */
                FIELD  AE_LINEAR_STAT_EN                     :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_STAT_EN;    /* CAM_A_AE_STAT_EN */

typedef union _CAM_A_REG_AE_YCOEF_
{
        struct    /* 0x1A004970 */
        {
                FIELD  AE_YCOEF_R                            :  4;        /*  0.. 3, 0x0000000F */
                FIELD  AE_YCOEF_G                            :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  AE_YCOEF_B                            :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_YCOEF;    /* CAM_A_AE_YCOEF */

typedef union _CAM_A_REG_AE_CCU_HST_END_Y_
{
        struct    /* 0x1A004974 */
        {
                FIELD  AE_CCU_HST_END_Y                      :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_CCU_HST_END_Y;    /* CAM_A_AE_CCU_HST_END_Y */

typedef union _CAM_A_REG_AE_SPARE_
{
        struct    /* 0x1A004978 */
        {
                FIELD  AE_SPARE                              : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AE_SPARE;    /* CAM_A_AE_SPARE */

typedef union _CAM_A_REG_QBN1_MODE_
{
        struct    /* 0x1A0049D0 */
        {
                FIELD  QBN_ACC                               :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  QBN_ACC_MODE                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_QBN1_MODE;    /* CAM_A_QBN1_MODE */

typedef union _CAM_A_REG_CPG_SATU_1_
{
        struct    /* 0x1A0049E0 */
        {
                FIELD  CPG_SATU_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPG_SATU_GB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPG_SATU_1;    /* CAM_A_CPG_SATU_1 */

typedef union _CAM_A_REG_CPG_SATU_2_
{
        struct    /* 0x1A0049E4 */
        {
                FIELD  CPG_SATU_GR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPG_SATU_R                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPG_SATU_2;    /* CAM_A_CPG_SATU_2 */

typedef union _CAM_A_REG_CPG_GAIN_1_
{
        struct    /* 0x1A0049E8 */
        {
                FIELD  CPG_GAIN_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  CPG_GAIN_GB                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPG_GAIN_1;    /* CAM_A_CPG_GAIN_1 */

typedef union _CAM_A_REG_CPG_GAIN_2_
{
        struct    /* 0x1A0049EC */
        {
                FIELD  CPG_GAIN_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  CPG_GAIN_R                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPG_GAIN_2;    /* CAM_A_CPG_GAIN_2 */

typedef union _CAM_A_REG_CPG_OFST_1_
{
        struct    /* 0x1A0049F0 */
        {
                FIELD  CPG_OFST_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPG_OFST_GB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPG_OFST_1;    /* CAM_A_CPG_OFST_1 */

typedef union _CAM_A_REG_CPG_OFST_2_
{
        struct    /* 0x1A0049F4 */
        {
                FIELD  CPG_OFST_GR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPG_OFST_R                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPG_OFST_2;    /* CAM_A_CPG_OFST_2 */

typedef union _CAM_A_REG_VBN_GAIN_
{
        struct    /* 0x1A004A30 */
        {
                FIELD  VBN_GAIN                              : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_VBN_GAIN;    /* CAM_A_VBN_GAIN */

typedef union _CAM_A_REG_VBN_OFST_
{
        struct    /* 0x1A004A34 */
        {
                FIELD  VBN_OFST                              : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_VBN_OFST;    /* CAM_A_VBN_OFST */

typedef union _CAM_A_REG_VBN_TYPE_
{
        struct    /* 0x1A004A38 */
        {
                FIELD  VBN_TYPE                              :  1;        /*  0.. 0, 0x00000001 */
                FIELD  VBN_DIAG_SEL_EN                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_VBN_TYPE;    /* CAM_A_VBN_TYPE */

typedef union _CAM_A_REG_VBN_SPARE_
{
        struct    /* 0x1A004A3C */
        {
                FIELD  VBN_SPARE                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_VBN_SPARE;    /* CAM_A_VBN_SPARE */

typedef union _CAM_A_REG_AMX_CTL_
{
        struct    /* 0x1A004A50 */
        {
                FIELD  AMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  AMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  AMX_SINGLE_MODE_1                     :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  AMX_SINGLE_MODE_2                     :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  6;        /* 25..30, 0x7E000000 */
                FIELD  AMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AMX_CTL;    /* CAM_A_AMX_CTL */

typedef union _CAM_A_REG_AMX_CROP_
{
        struct    /* 0x1A004A54 */
        {
                FIELD  AMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  AMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AMX_CROP;    /* CAM_A_AMX_CROP */

typedef union _CAM_A_REG_AMX_VSIZE_
{
        struct    /* 0x1A004A58 */
        {
                FIELD  AMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AMX_VSIZE;    /* CAM_A_AMX_VSIZE */

typedef union _CAM_A_REG_BIN_CTL_
{
        struct    /* 0x1A004A70 */
        {
                FIELD  BIN_TYPE                              :  2;        /*  0.. 1, 0x00000003 */
                FIELD  BIN_MODE                              :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  BIN_DMD                               :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  BIN_OV_TH                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  BIN_LE_INV_CTL                        :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BIN_CTL;    /* CAM_A_BIN_CTL */

typedef union _CAM_A_REG_BIN_FTH_
{
        struct    /* 0x1A004A74 */
        {
                FIELD  BIN_FTH1                              :  8;        /*  0.. 7, 0x000000FF */
                FIELD  BIN_FTH2                              :  8;        /*  8..15, 0x0000FF00 */
                FIELD  BIN_FTH3                              :  8;        /* 16..23, 0x00FF0000 */
                FIELD  BIN_FTH4                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BIN_FTH;    /* CAM_A_BIN_FTH */

typedef union _CAM_A_REG_BIN_SPARE_
{
        struct    /* 0x1A004A78 */
        {
                FIELD  BIN_SPARE                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BIN_SPARE;    /* CAM_A_BIN_SPARE */

typedef union _CAM_A_REG_DBN_GAIN_
{
        struct    /* 0x1A004A90 */
        {
                FIELD  DBN_GAIN                              : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBN_GAIN;    /* CAM_A_DBN_GAIN */

typedef union _CAM_A_REG_DBN_OFST_
{
        struct    /* 0x1A004A94 */
        {
                FIELD  DBN_OFST                              : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBN_OFST;    /* CAM_A_DBN_OFST */

typedef union _CAM_A_REG_DBN_SPARE_
{
        struct    /* 0x1A004A98 */
        {
                FIELD  DBN_SPARE                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBN_SPARE;    /* CAM_A_DBN_SPARE */

typedef union _CAM_A_REG_PBN_TYPE_
{
        struct    /* 0x1A004AA0 */
        {
                FIELD  PBN_TYPE                              :  1;        /*  0.. 0, 0x00000001 */
                FIELD  PBN_SEP                               :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PBN_OBIT                              :  4;        /*  2.. 5, 0x0000003C */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PBN_TYPE;    /* CAM_A_PBN_TYPE */

typedef union _CAM_A_REG_PBN_LST_
{
        struct    /* 0x1A004AA4 */
        {
                FIELD  PBN_LST                               :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PBN_LST;    /* CAM_A_PBN_LST */

typedef union _CAM_A_REG_PBN_VSIZE_
{
        struct    /* 0x1A004AA8 */
        {
                FIELD  PBN_VSIZE                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PBN_VSIZE;    /* CAM_A_PBN_VSIZE */

typedef union _CAM_A_REG_RCP3_CROP_CON1_
{
        struct    /* 0x1A004AB0 */
        {
                FIELD  RCP_STR_X                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  RCP_END_X                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RCP3_CROP_CON1;    /* CAM_A_RCP3_CROP_CON1 */

typedef union _CAM_A_REG_RCP3_CROP_CON2_
{
        struct    /* 0x1A004AB4 */
        {
                FIELD  RCP_STR_Y                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  RCP_END_Y                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RCP3_CROP_CON2;    /* CAM_A_RCP3_CROP_CON2 */

typedef union _CAM_A_REG_DBS_SIGMA_
{
        struct    /* 0x1A004AC0 */
        {
                FIELD  DBS_OFST                              : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  DBS_SL                                :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_SIGMA;    /* CAM_A_DBS_SIGMA */

typedef union _CAM_A_REG_DBS_BSTBL_0_
{
        struct    /* 0x1A004AC4 */
        {
                FIELD  DBS_BIAS_Y0                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_BIAS_Y1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_BIAS_Y2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_BIAS_Y3                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_BSTBL_0;    /* CAM_A_DBS_BSTBL_0 */

typedef union _CAM_A_REG_DBS_BSTBL_1_
{
        struct    /* 0x1A004AC8 */
        {
                FIELD  DBS_BIAS_Y4                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_BIAS_Y5                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_BIAS_Y6                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_BIAS_Y7                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_BSTBL_1;    /* CAM_A_DBS_BSTBL_1 */

typedef union _CAM_A_REG_DBS_BSTBL_2_
{
        struct    /* 0x1A004ACC */
        {
                FIELD  DBS_BIAS_Y8                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_BIAS_Y9                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_BIAS_Y10                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_BIAS_Y11                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_BSTBL_2;    /* CAM_A_DBS_BSTBL_2 */

typedef union _CAM_A_REG_DBS_BSTBL_3_
{
        struct    /* 0x1A004AD0 */
        {
                FIELD  DBS_BIAS_Y12                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_BIAS_Y13                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_BIAS_Y14                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_BSTBL_3;    /* CAM_A_DBS_BSTBL_3 */

typedef union _CAM_A_REG_DBS_CTL_
{
        struct    /* 0x1A004AD4 */
        {
                FIELD  DBS_HDR_GNP                           :  3;        /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  DBS_SL_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  DBS_LE_INV_CTL                        :  4;        /*  8..11, 0x00000F00 */
                FIELD  DBS_EDGE                              :  4;        /* 12..15, 0x0000F000 */
                FIELD  DBS_HDR_GAIN                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_HDR_GAIN2                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_CTL;    /* CAM_A_DBS_CTL */

typedef union _CAM_A_REG_DBS_CTL_2_
{
        struct    /* 0x1A004AD8 */
        {
                FIELD  DBS_HDR_OSCTH                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_CTL_2;    /* CAM_A_DBS_CTL_2 */

typedef union _CAM_A_REG_DBS_SIGMA_2_
{
        struct    /* 0x1A004ADC */
        {
                FIELD  DBS_MUL_B                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_MUL_GB                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_MUL_GR                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_MUL_R                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_SIGMA_2;    /* CAM_A_DBS_SIGMA_2 */

typedef union _CAM_A_REG_DBS_YGN_
{
        struct    /* 0x1A004AE0 */
        {
                FIELD  DBS_YGN_B                             :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  DBS_YGN_GB                            :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  DBS_YGN_GR                            :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DBS_YGN_R                             :  6;        /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_YGN;    /* CAM_A_DBS_YGN */

typedef union _CAM_A_REG_DBS_SL_Y12_
{
        struct    /* 0x1A004AE4 */
        {
                FIELD  DBS_SL_Y1                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  DBS_SL_Y2                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_SL_Y12;    /* CAM_A_DBS_SL_Y12 */

typedef union _CAM_A_REG_DBS_SL_Y34_
{
        struct    /* 0x1A004AE8 */
        {
                FIELD  DBS_SL_Y3                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  DBS_SL_Y4                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_SL_Y34;    /* CAM_A_DBS_SL_Y34 */

typedef union _CAM_A_REG_DBS_SL_G12_
{
        struct    /* 0x1A004AEC */
        {
                FIELD  DBS_SL_G1                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  DBS_SL_G2                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_SL_G12;    /* CAM_A_DBS_SL_G12 */

typedef union _CAM_A_REG_DBS_SL_G34_
{
        struct    /* 0x1A004AF0 */
        {
                FIELD  DBS_SL_G3                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  DBS_SL_G4                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DBS_SL_G34;    /* CAM_A_DBS_SL_G34 */

typedef union _CAM_A_REG_SL2F_CEN_
{
        struct    /* 0x1A004B00 */
        {
                FIELD  SL2_CENTR_X                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_CENTR_Y                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2F_CEN;    /* CAM_A_SL2F_CEN */

typedef union _CAM_A_REG_SL2F_RR_CON0_
{
        struct    /* 0x1A004B04 */
        {
                FIELD  SL2_R_0                               : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_R_1                               : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2F_RR_CON0;    /* CAM_A_SL2F_RR_CON0 */

typedef union _CAM_A_REG_SL2F_RR_CON1_
{
        struct    /* 0x1A004B08 */
        {
                FIELD  SL2_R_2                               : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_GAIN_0                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SL2_GAIN_1                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2F_RR_CON1;    /* CAM_A_SL2F_RR_CON1 */

typedef union _CAM_A_REG_SL2F_GAIN_
{
        struct    /* 0x1A004B0C */
        {
                FIELD  SL2_GAIN_2                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SL2_GAIN_3                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SL2_GAIN_4                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SL2_SET_ZERO                          :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2F_GAIN;    /* CAM_A_SL2F_GAIN */

typedef union _CAM_A_REG_SL2F_RZ_
{
        struct    /* 0x1A004B10 */
        {
                FIELD  SL2_HRZ_COMP                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_VRZ_COMP                          : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2F_RZ;    /* CAM_A_SL2F_RZ */

typedef union _CAM_A_REG_SL2F_XOFF_
{
        struct    /* 0x1A004B14 */
        {
                FIELD  SL2_X_OFST                            : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2F_XOFF;    /* CAM_A_SL2F_XOFF */

typedef union _CAM_A_REG_SL2F_YOFF_
{
        struct    /* 0x1A004B18 */
        {
                FIELD  SL2_Y_OFST                            : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2F_YOFF;    /* CAM_A_SL2F_YOFF */

typedef union _CAM_A_REG_SL2F_SLP_CON0_
{
        struct    /* 0x1A004B1C */
        {
                FIELD  SL2_SLP_1                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2F_SLP_CON0;    /* CAM_A_SL2F_SLP_CON0 */

typedef union _CAM_A_REG_SL2F_SLP_CON1_
{
        struct    /* 0x1A004B20 */
        {
                FIELD  SL2_SLP_2                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2F_SLP_CON1;    /* CAM_A_SL2F_SLP_CON1 */

typedef union _CAM_A_REG_SL2F_SLP_CON2_
{
        struct    /* 0x1A004B24 */
        {
                FIELD  SL2_SLP_3                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2F_SLP_CON2;    /* CAM_A_SL2F_SLP_CON2 */

typedef union _CAM_A_REG_SL2F_SLP_CON3_
{
        struct    /* 0x1A004B28 */
        {
                FIELD  SL2_SLP_4                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2F_SLP_CON3;    /* CAM_A_SL2F_SLP_CON3 */

typedef union _CAM_A_REG_SL2F_SIZE_
{
        struct    /* 0x1A004B2C */
        {
                FIELD  SL2_TPIPE_WD                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_TPIPE_HT                          : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2F_SIZE;    /* CAM_A_SL2F_SIZE */

typedef union _CAM_A_REG_SL2J_CEN_
{
        struct    /* 0x1A004B40 */
        {
                FIELD  SL2_CENTR_X                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_CENTR_Y                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2J_CEN;    /* CAM_A_SL2J_CEN */

typedef union _CAM_A_REG_SL2J_RR_CON0_
{
        struct    /* 0x1A004B44 */
        {
                FIELD  SL2_R_0                               : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_R_1                               : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2J_RR_CON0;    /* CAM_A_SL2J_RR_CON0 */

typedef union _CAM_A_REG_SL2J_RR_CON1_
{
        struct    /* 0x1A004B48 */
        {
                FIELD  SL2_R_2                               : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_GAIN_0                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SL2_GAIN_1                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2J_RR_CON1;    /* CAM_A_SL2J_RR_CON1 */

typedef union _CAM_A_REG_SL2J_GAIN_
{
        struct    /* 0x1A004B4C */
        {
                FIELD  SL2_GAIN_2                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SL2_GAIN_3                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SL2_GAIN_4                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SL2_SET_ZERO                          :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2J_GAIN;    /* CAM_A_SL2J_GAIN */

typedef union _CAM_A_REG_SL2J_RZ_
{
        struct    /* 0x1A004B50 */
        {
                FIELD  SL2_HRZ_COMP                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_VRZ_COMP                          : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2J_RZ;    /* CAM_A_SL2J_RZ */

typedef union _CAM_A_REG_SL2J_XOFF_
{
        struct    /* 0x1A004B54 */
        {
                FIELD  SL2_X_OFST                            : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2J_XOFF;    /* CAM_A_SL2J_XOFF */

typedef union _CAM_A_REG_SL2J_YOFF_
{
        struct    /* 0x1A004B58 */
        {
                FIELD  SL2_Y_OFST                            : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2J_YOFF;    /* CAM_A_SL2J_YOFF */

typedef union _CAM_A_REG_SL2J_SLP_CON0_
{
        struct    /* 0x1A004B5C */
        {
                FIELD  SL2_SLP_1                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2J_SLP_CON0;    /* CAM_A_SL2J_SLP_CON0 */

typedef union _CAM_A_REG_SL2J_SLP_CON1_
{
        struct    /* 0x1A004B60 */
        {
                FIELD  SL2_SLP_2                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2J_SLP_CON1;    /* CAM_A_SL2J_SLP_CON1 */

typedef union _CAM_A_REG_SL2J_SLP_CON2_
{
        struct    /* 0x1A004B64 */
        {
                FIELD  SL2_SLP_3                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2J_SLP_CON2;    /* CAM_A_SL2J_SLP_CON2 */

typedef union _CAM_A_REG_SL2J_SLP_CON3_
{
        struct    /* 0x1A004B68 */
        {
                FIELD  SL2_SLP_4                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2J_SLP_CON3;    /* CAM_A_SL2J_SLP_CON3 */

typedef union _CAM_A_REG_SL2J_SIZE_
{
        struct    /* 0x1A004B6C */
        {
                FIELD  SL2_TPIPE_WD                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_TPIPE_HT                          : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SL2J_SIZE;    /* CAM_A_SL2J_SIZE */

typedef union _CAM_A_REG_PCP_CROP_CON1_
{
        struct    /* 0x1A004B80 */
        {
                FIELD  PCP_STR_X                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PCP_END_X                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PCP_CROP_CON1;    /* CAM_A_PCP_CROP_CON1 */

typedef union _CAM_A_REG_PCP_CROP_CON2_
{
        struct    /* 0x1A004B84 */
        {
                FIELD  PCP_STR_Y                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PCP_END_Y                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PCP_CROP_CON2;    /* CAM_A_PCP_CROP_CON2 */

typedef union _CAM_A_REG_SGG2_PGN_
{
        struct    /* 0x1A004B90 */
        {
                FIELD  SGG_GAIN                              : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGG2_PGN;    /* CAM_A_SGG2_PGN */

typedef union _CAM_A_REG_SGG2_GMRC_1_
{
        struct    /* 0x1A004B94 */
        {
                FIELD  SGG_GMR_1                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_2                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_3                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGG_GMR_4                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGG2_GMRC_1;    /* CAM_A_SGG2_GMRC_1 */

typedef union _CAM_A_REG_SGG2_GMRC_2_
{
        struct    /* 0x1A004B98 */
        {
                FIELD  SGG_GMR_5                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_6                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_7                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGG2_GMRC_2;    /* CAM_A_SGG2_GMRC_2 */

typedef union _CAM_A_REG_PSB_CON_
{
        struct    /* 0x1A004BA0 */
        {
                FIELD  PSB_MODE                              :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  PSB_STR                               :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSB_CON;    /* CAM_A_PSB_CON */

typedef union _CAM_A_REG_PSB_SIZE_
{
        struct    /* 0x1A004BA4 */
        {
                FIELD  PSB_WD                                : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PSB_HT                                : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSB_SIZE;    /* CAM_A_PSB_SIZE */

typedef union _CAM_A_REG_PDE_TBLI1_
{
        struct    /* 0x1A004BB0 */
        {
                FIELD  PDE_XOFFSET                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PDE_YOFFSET                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDE_TBLI1;    /* CAM_A_PDE_TBLI1 */

typedef union _CAM_A_REG_PDE_CTL_
{
        struct    /* 0x1A004BB4 */
        {
                FIELD  PDE_OBIT                              :  4;        /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                 : 28;        /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDE_CTL;    /* CAM_A_PDE_CTL */

typedef union _CAM_A_REG_RMB_MODE_
{
        struct    /* 0x1A004BC0 */
        {
                FIELD  ACC                                   :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  ACC_MODE                              :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  1;        /*  5.. 5, 0x00000020 */
                FIELD  SENSOR_TYPE                           :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RMB_MODE;    /* CAM_A_RMB_MODE */

typedef union _CAM_A_REG_PS_AWB_WIN_ORG_
{
        struct    /* 0x1A004BD0 */
        {
                FIELD  AWB_W_HORG                            : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_W_VORG                            : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_AWB_WIN_ORG;    /* CAM_A_PS_AWB_WIN_ORG */

typedef union _CAM_A_REG_PS_AWB_WIN_SIZE_
{
        struct    /* 0x1A004BD4 */
        {
                FIELD  AWB_W_HSIZE                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_W_VSIZE                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_AWB_WIN_SIZE;    /* CAM_A_PS_AWB_WIN_SIZE */

typedef union _CAM_A_REG_PS_AWB_WIN_PIT_
{
        struct    /* 0x1A004BD8 */
        {
                FIELD  AWB_W_HPIT                            : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_W_VPIT                            : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_AWB_WIN_PIT;    /* CAM_A_PS_AWB_WIN_PIT */

typedef union _CAM_A_REG_PS_AWB_WIN_NUM_
{
        struct    /* 0x1A004BDC */
        {
                FIELD  AWB_W_HNUM                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AWB_W_VNUM                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_AWB_WIN_NUM;    /* CAM_A_PS_AWB_WIN_NUM */

typedef union _CAM_A_REG_PS_AWB_PIXEL_CNT0_
{
        struct    /* 0x1A004BE0 */
        {
                FIELD  AWB_PIXEL_CNT0                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_AWB_PIXEL_CNT0;    /* CAM_A_PS_AWB_PIXEL_CNT0 */

typedef union _CAM_A_REG_PS_AWB_PIXEL_CNT1_
{
        struct    /* 0x1A004BE4 */
        {
                FIELD  AWB_PIXEL_CNT1                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_AWB_PIXEL_CNT1;    /* CAM_A_PS_AWB_PIXEL_CNT1 */

typedef union _CAM_A_REG_PS_AWB_PIXEL_CNT2_
{
        struct    /* 0x1A004BE8 */
        {
                FIELD  AWB_PIXEL_CNT2                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_AWB_PIXEL_CNT2;    /* CAM_A_PS_AWB_PIXEL_CNT2 */

typedef union _CAM_A_REG_PS_AWB_PIXEL_CNT3_
{
        struct    /* 0x1A004BEC */
        {
                FIELD  AWB_PIXEL_CNT3                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_AWB_PIXEL_CNT3;    /* CAM_A_PS_AWB_PIXEL_CNT3 */

typedef union _CAM_A_REG_PS_AE_YCOEF0_
{
        struct    /* 0x1A004BF0 */
        {
                FIELD  AE_YCOEF_R                            : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  AE_YCOEF_GR                           : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_AE_YCOEF0;    /* CAM_A_PS_AE_YCOEF0 */

typedef union _CAM_A_REG_PS_AE_YCOEF1_
{
        struct    /* 0x1A004BF4 */
        {
                FIELD  AE_YCOEF_GB                           : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  AE_YCOEF_B                            : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_AE_YCOEF1;    /* CAM_A_PS_AE_YCOEF1 */

typedef union _CAM_A_REG_PS_DATA_TYPE_
{
        struct    /* 0x1A004BF8 */
        {
                FIELD  SENSOR_TYPE                           :  2;        /*  0.. 1, 0x00000003 */
                FIELD  G_LE_FIRST                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  R_LE_FIRST                            :  1;        /*  3.. 3, 0x00000008 */
                FIELD  B_LE_FIRST                            :  1;        /*  4.. 4, 0x00000010 */
                FIELD  EXP_MODE                              :  2;        /*  5.. 6, 0x00000060 */
                FIELD  rsv_7                                 : 25;        /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_DATA_TYPE;    /* CAM_A_PS_DATA_TYPE */

typedef union _CAM_A_REG_PS_HST_CFG_
{
        struct    /* 0x1A004BFC */
        {
                FIELD  PS_HST_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_HST_SEP_G                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_HST_END_Y                      :  8;        /*  3..10, 0x000007F8 */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_HST_CFG;    /* CAM_A_PS_HST_CFG */

typedef union _CAM_A_REG_PS_HST_ROI_X_
{
        struct    /* 0x1A004C00 */
        {
                FIELD  PS_X_LOW                              : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PS_X_HI                               : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_HST_ROI_X;    /* CAM_A_PS_HST_ROI_X */

typedef union _CAM_A_REG_PS_HST_ROI_Y_
{
        struct    /* 0x1A004C04 */
        {
                FIELD  PS_Y_LOW                              : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PS_Y_HI                               : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PS_HST_ROI_Y;    /* CAM_A_PS_HST_ROI_Y */

typedef union _CAM_A_REG_QBN3_MODE_
{
        struct    /* 0x1A004C30 */
        {
                FIELD  QBN_ACC                               :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  QBN_ACC_MODE                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_QBN3_MODE;    /* CAM_A_QBN3_MODE */

typedef union _CAM_A_REG_SGG3_PGN_
{
        struct    /* 0x1A004C40 */
        {
                FIELD  SGG_GAIN                              : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGG3_PGN;    /* CAM_A_SGG3_PGN */

typedef union _CAM_A_REG_SGG3_GMRC_1_
{
        struct    /* 0x1A004C44 */
        {
                FIELD  SGG_GMR_1                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_2                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_3                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGG_GMR_4                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGG3_GMRC_1;    /* CAM_A_SGG3_GMRC_1 */

typedef union _CAM_A_REG_SGG3_GMRC_2_
{
        struct    /* 0x1A004C48 */
        {
                FIELD  SGG_GMR_5                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_6                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_7                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGG3_GMRC_2;    /* CAM_A_SGG3_GMRC_2 */

typedef union _CAM_A_REG_FLK_A_CON_
{
        struct    /* 0x1A004C50 */
        {
                FIELD  RESERVED                              :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 31;        /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLK_A_CON;    /* CAM_A_FLK_A_CON */

typedef union _CAM_A_REG_FLK_A_OFST_
{
        struct    /* 0x1A004C54 */
        {
                FIELD  FLK_OFST_X                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FLK_OFST_Y                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLK_A_OFST;    /* CAM_A_FLK_A_OFST */

typedef union _CAM_A_REG_FLK_A_SIZE_
{
        struct    /* 0x1A004C58 */
        {
                FIELD  FLK_SIZE_X                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FLK_SIZE_Y                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLK_A_SIZE;    /* CAM_A_FLK_A_SIZE */

typedef union _CAM_A_REG_FLK_A_NUM_
{
        struct    /* 0x1A004C5C */
        {
                FIELD  FLK_NUM_X                             :  3;        /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLK_NUM_Y                             :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 : 25;        /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLK_A_NUM;    /* CAM_A_FLK_A_NUM */

typedef union _CAM_A_REG_EIS_PREP_ME_CTRL1_
{
        struct    /* 0x1A004C70 */
        {
                FIELD  EIS_OP_HORI                           :  3;        /*  0.. 2, 0x00000007 */
                FIELD  EIS_OP_VERT                           :  3;        /*  3.. 5, 0x00000038 */
                FIELD  EIS_SUBG_EN                           :  1;        /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  EIS_NUM_HRP                           :  5;        /*  8..12, 0x00001F00 */
                FIELD  EIS_KNEE_2                            :  4;        /* 13..16, 0x0001E000 */
                FIELD  EIS_KNEE_1                            :  4;        /* 17..20, 0x001E0000 */
                FIELD  EIS_NUM_VRP                           :  4;        /* 21..24, 0x01E00000 */
                FIELD  EIS_NUM_HWIN                          :  3;        /* 25..27, 0x0E000000 */
                FIELD  EIS_NUM_VWIN                          :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_EIS_PREP_ME_CTRL1;    /* CAM_A_EIS_PREP_ME_CTRL1 */

typedef union _CAM_A_REG_EIS_PREP_ME_CTRL2_
{
        struct    /* 0x1A004C74 */
        {
                FIELD  EIS_PROC_GAIN                         :  2;        /*  0.. 1, 0x00000003 */
                FIELD  EIS_HORI_SHR                          :  3;        /*  2.. 4, 0x0000001C */
                FIELD  EIS_VERT_SHR                          :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  EIS_DC_DL                             :  6;        /*  8..13, 0x00003F00 */
                FIELD  EIS_RP_MODI                           :  1;        /* 14..14, 0x00004000 */
                FIELD  EIS_FIRST_FRM                         :  1;        /* 15..15, 0x00008000 */
                FIELD  EIS_SPARE                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_EIS_PREP_ME_CTRL2;    /* CAM_A_EIS_PREP_ME_CTRL2 */

typedef union _CAM_A_REG_EIS_LMV_TH_
{
        struct    /* 0x1A004C78 */
        {
                FIELD  LMV_TH_Y_SURROUND                     :  8;        /*  0.. 7, 0x000000FF */
                FIELD  LMV_TH_Y_CENTER                       :  8;        /*  8..15, 0x0000FF00 */
                FIELD  LMV_TH_X_SOURROUND                    :  8;        /* 16..23, 0x00FF0000 */
                FIELD  LMV_TH_X_CENTER                       :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_EIS_LMV_TH;    /* CAM_A_EIS_LMV_TH */

typedef union _CAM_A_REG_EIS_FL_OFFSET_
{
        struct    /* 0x1A004C7C */
        {
                FIELD  EIS_WIN_VOFST                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  EIS_WIN_HOFST                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_EIS_FL_OFFSET;    /* CAM_A_EIS_FL_OFFSET */

typedef union _CAM_A_REG_EIS_MB_OFFSET_
{
        struct    /* 0x1A004C80 */
        {
                FIELD  EIS_RP_VOFST                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  EIS_RP_HOFST                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_EIS_MB_OFFSET;    /* CAM_A_EIS_MB_OFFSET */

typedef union _CAM_A_REG_EIS_MB_INTERVAL_
{
        struct    /* 0x1A004C84 */
        {
                FIELD  EIS_WIN_VSIZE                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  EIS_WIN_HSIZE                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_EIS_MB_INTERVAL;    /* CAM_A_EIS_MB_INTERVAL */

typedef union _CAM_A_REG_EIS_GMV_
{
        struct    /* 0x1A004C88 */
        {
                FIELD  GMV_Y                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  GMV_X                                 : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_EIS_GMV;    /* CAM_A_EIS_GMV */

typedef union _CAM_A_REG_EIS_ERR_CTRL_
{
        struct    /* 0x1A004C8C */
        {
                FIELD  ERR_STATUS                            :  4;        /*  0.. 3, 0x0000000F */
                FIELD  CHK_SUM_EN                            :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  CHK_SUM_OUT                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ERR_MASK                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 11;        /* 20..30, 0x7FF00000 */
                FIELD  CLEAR_ERR                             :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_EIS_ERR_CTRL;    /* CAM_A_EIS_ERR_CTRL */

typedef union _CAM_A_REG_EIS_IMAGE_CTRL_
{
        struct    /* 0x1A004C90 */
        {
                FIELD  HEIGHT                                : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WIDTH                                 : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  1;        /* 30..30, 0x40000000 */
                FIELD  PIPE_MODE                             :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_EIS_IMAGE_CTRL;    /* CAM_A_EIS_IMAGE_CTRL */

typedef union _CAM_A_REG_SGG5_PGN_
{
        struct    /* 0x1A004CB0 */
        {
                FIELD  SGG_GAIN                              : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGG5_PGN;    /* CAM_A_SGG5_PGN */

typedef union _CAM_A_REG_SGG5_GMRC_1_
{
        struct    /* 0x1A004CB4 */
        {
                FIELD  SGG_GMR_1                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_2                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_3                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGG_GMR_4                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGG5_GMRC_1;    /* CAM_A_SGG5_GMRC_1 */

typedef union _CAM_A_REG_SGG5_GMRC_2_
{
        struct    /* 0x1A004CB8 */
        {
                FIELD  SGG_GMR_5                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_6                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_7                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGG5_GMRC_2;    /* CAM_A_SGG5_GMRC_2 */

typedef union _CAM_A_REG_HDS_MODE_
{
        struct    /* 0x1A004CC0 */
        {
                FIELD  HDS_DS                                :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_HDS_MODE;    /* CAM_A_HDS_MODE */

typedef union _CAM_A_REG_RSS_A_CONTROL_
{
        struct    /* 0x1A004CE0 */
        {
                FIELD  RSS_HORI_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RSS_VERT_EN                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RSS_OUTPUT_WAIT_EN                    :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RSS_VERT_FIRST                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 11;        /*  5..15, 0x0000FFE0 */
                FIELD  RSS_HORI_TBL_SEL                      :  5;        /* 16..20, 0x001F0000 */
                FIELD  RSS_VERT_TBL_SEL                      :  5;        /* 21..25, 0x03E00000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSS_A_CONTROL;    /* CAM_A_RSS_A_CONTROL */

typedef union _CAM_A_REG_RSS_A_IN_IMG_
{
        struct    /* 0x1A004CE4 */
        {
                FIELD  RSS_IN_WD                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RSS_IN_HT                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSS_A_IN_IMG;    /* CAM_A_RSS_A_IN_IMG */

typedef union _CAM_A_REG_RSS_A_OUT_IMG_
{
        struct    /* 0x1A004CE8 */
        {
                FIELD  RSS_OUT_WD                            : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RSS_OUT_HT                            : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSS_A_OUT_IMG;    /* CAM_A_RSS_A_OUT_IMG */

typedef union _CAM_A_REG_RSS_A_HORI_STEP_
{
        struct    /* 0x1A004CEC */
        {
                FIELD  RSS_HORI_STEP                         : 21;        /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                : 11;        /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSS_A_HORI_STEP;    /* CAM_A_RSS_A_HORI_STEP */

typedef union _CAM_A_REG_RSS_A_VERT_STEP_
{
        struct    /* 0x1A004CF0 */
        {
                FIELD  RSS_VERT_STEP                         : 21;        /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                : 11;        /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSS_A_VERT_STEP;    /* CAM_A_RSS_A_VERT_STEP */

typedef union _CAM_A_REG_RSS_A_HORI_INT_OFST_
{
        struct    /* 0x1A004CF4 */
        {
                FIELD  RSS_HORI_INT_OFST                     : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSS_A_HORI_INT_OFST;    /* CAM_A_RSS_A_HORI_INT_OFST */

typedef union _CAM_A_REG_RSS_A_HORI_SUB_OFST_
{
        struct    /* 0x1A004CF8 */
        {
                FIELD  RSS_HORI_SUB_OFST                     : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSS_A_HORI_SUB_OFST;    /* CAM_A_RSS_A_HORI_SUB_OFST */

typedef union _CAM_A_REG_RSS_A_VERT_INT_OFST_
{
        struct    /* 0x1A004CFC */
        {
                FIELD  RSS_VERT_INT_OFST                     : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSS_A_VERT_INT_OFST;    /* CAM_A_RSS_A_VERT_INT_OFST */

typedef union _CAM_A_REG_RSS_A_VERT_SUB_OFST_
{
        struct    /* 0x1A004D00 */
        {
                FIELD  RSS_VERT_SUB_OFST                     : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSS_A_VERT_SUB_OFST;    /* CAM_A_RSS_A_VERT_SUB_OFST */

typedef union _CAM_A_REG_UFE_CON_
{
        struct    /* 0x1A004D20 */
        {
                FIELD  UFE_FORCE_PCM                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  UFE_TCCT_BYP                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFE_CON;    /* CAM_A_UFE_CON */

typedef union _CAM_A_REG_BMX2_CTL_
{
        struct    /* 0x1A004D30 */
        {
                FIELD  BMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  BMX_SINGLE_MODE_1                     :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  BMX_SINGLE_MODE_2                     :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  6;        /* 25..30, 0x7E000000 */
                FIELD  BMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BMX2_CTL;    /* CAM_A_BMX2_CTL */

typedef union _CAM_A_REG_BMX2_CROP_
{
        struct    /* 0x1A004D34 */
        {
                FIELD  BMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BMX2_CROP;    /* CAM_A_BMX2_CROP */

typedef union _CAM_A_REG_BMX2_VSIZE_
{
        struct    /* 0x1A004D38 */
        {
                FIELD  BMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BMX2_VSIZE;    /* CAM_A_BMX2_VSIZE */

typedef union _CAM_A_REG_ADBS_CTL_
{
        struct    /* 0x1A004D50 */
        {
                FIELD  ADBS_EDGE                             :  4;        /*  0.. 3, 0x0000000F */
                FIELD  ADBS_LE_INV_CTL                       :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_CTL;    /* CAM_A_ADBS_CTL */

typedef union _CAM_A_REG_ADBS_GRAY_BLD_0_
{
        struct    /* 0x1A004D54 */
        {
                FIELD  ADBS_LUMA_MODE                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 15;        /*  1..15, 0x0000FFFE */
                FIELD  ADBS_BLD_MXRT                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_GRAY_BLD_0;    /* CAM_A_ADBS_GRAY_BLD_0 */

typedef union _CAM_A_REG_ADBS_GRAY_BLD_1_
{
        struct    /* 0x1A004D58 */
        {
                FIELD  ADBS_BLD_LOW                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  ADBS_BLD_SLP                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_GRAY_BLD_1;    /* CAM_A_ADBS_GRAY_BLD_1 */

typedef union _CAM_A_REG_ADBS_BIAS_LUT_R0_
{
        struct    /* 0x1A004D5C */
        {
                FIELD  ADBS_BIAS_R0                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_R1                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_R2                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_R3                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_BIAS_LUT_R0;    /* CAM_A_ADBS_BIAS_LUT_R0 */

typedef union _CAM_A_REG_ADBS_BIAS_LUT_R1_
{
        struct    /* 0x1A004D60 */
        {
                FIELD  ADBS_BIAS_R4                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_R5                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_R6                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_R7                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_BIAS_LUT_R1;    /* CAM_A_ADBS_BIAS_LUT_R1 */

typedef union _CAM_A_REG_ADBS_BIAS_LUT_R2_
{
        struct    /* 0x1A004D64 */
        {
                FIELD  ADBS_BIAS_R8                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_R9                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_R10                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_R11                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_BIAS_LUT_R2;    /* CAM_A_ADBS_BIAS_LUT_R2 */

typedef union _CAM_A_REG_ADBS_BIAS_LUT_R3_
{
        struct    /* 0x1A004D68 */
        {
                FIELD  ADBS_BIAS_R12                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_R13                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_R14                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_BIAS_LUT_R3;    /* CAM_A_ADBS_BIAS_LUT_R3 */

typedef union _CAM_A_REG_ADBS_BIAS_LUT_G0_
{
        struct    /* 0x1A004D6C */
        {
                FIELD  ADBS_BIAS_G0                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_G1                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_G2                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_G3                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_BIAS_LUT_G0;    /* CAM_A_ADBS_BIAS_LUT_G0 */

typedef union _CAM_A_REG_ADBS_BIAS_LUT_G1_
{
        struct    /* 0x1A004D70 */
        {
                FIELD  ADBS_BIAS_G4                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_G5                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_G6                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_G7                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_BIAS_LUT_G1;    /* CAM_A_ADBS_BIAS_LUT_G1 */

typedef union _CAM_A_REG_ADBS_BIAS_LUT_G2_
{
        struct    /* 0x1A004D74 */
        {
                FIELD  ADBS_BIAS_G8                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_G9                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_G10                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_G11                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_BIAS_LUT_G2;    /* CAM_A_ADBS_BIAS_LUT_G2 */

typedef union _CAM_A_REG_ADBS_BIAS_LUT_G3_
{
        struct    /* 0x1A004D78 */
        {
                FIELD  ADBS_BIAS_G12                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_G13                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_G14                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_BIAS_LUT_G3;    /* CAM_A_ADBS_BIAS_LUT_G3 */

typedef union _CAM_A_REG_ADBS_BIAS_LUT_B0_
{
        struct    /* 0x1A004D7C */
        {
                FIELD  ADBS_BIAS_B0                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_B1                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_B2                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_B3                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_BIAS_LUT_B0;    /* CAM_A_ADBS_BIAS_LUT_B0 */

typedef union _CAM_A_REG_ADBS_BIAS_LUT_B1_
{
        struct    /* 0x1A004D80 */
        {
                FIELD  ADBS_BIAS_B4                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_B5                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_B6                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_B7                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_BIAS_LUT_B1;    /* CAM_A_ADBS_BIAS_LUT_B1 */

typedef union _CAM_A_REG_ADBS_BIAS_LUT_B2_
{
        struct    /* 0x1A004D84 */
        {
                FIELD  ADBS_BIAS_B8                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_B9                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_B10                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_B11                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_BIAS_LUT_B2;    /* CAM_A_ADBS_BIAS_LUT_B2 */

typedef union _CAM_A_REG_ADBS_BIAS_LUT_B3_
{
        struct    /* 0x1A004D88 */
        {
                FIELD  ADBS_BIAS_B12                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_B13                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_B14                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_BIAS_LUT_B3;    /* CAM_A_ADBS_BIAS_LUT_B3 */

typedef union _CAM_A_REG_ADBS_GAIN_0_
{
        struct    /* 0x1A004D8C */
        {
                FIELD  ADBS_GAIN_R                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  ADBS_GAIN_B                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_GAIN_0;    /* CAM_A_ADBS_GAIN_0 */

typedef union _CAM_A_REG_ADBS_GAIN_1_
{
        struct    /* 0x1A004D90 */
        {
                FIELD  ADBS_GAIN_G                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_GAIN_1;    /* CAM_A_ADBS_GAIN_1 */

typedef union _CAM_A_REG_ADBS_IVGN_0_
{
        struct    /* 0x1A004D94 */
        {
                FIELD  ADBS_IVGN_R                           : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  ADBS_IVGN_B                           : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_IVGN_0;    /* CAM_A_ADBS_IVGN_0 */

typedef union _CAM_A_REG_ADBS_IVGN_1_
{
        struct    /* 0x1A004D98 */
        {
                FIELD  ADBS_IVGN_G                           : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                : 22;        /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_IVGN_1;    /* CAM_A_ADBS_IVGN_1 */

typedef union _CAM_A_REG_ADBS_HDR_
{
        struct    /* 0x1A004D9C */
        {
                FIELD  ADBS_HDR_GN                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_HDR_GN2                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_HDR_GNP                          :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  ADBS_HDR_OSCTH                        : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_HDR;    /* CAM_A_ADBS_HDR */

typedef union _CAM_A_REG_ADBS_CMDL_ONLY_1_
{
        struct    /* 0x1A004DA0 */
        {
                FIELD  rsv_0                                 : 29;        /*  0..28, 0x1FFFFFFF */
                FIELD  ADBS_EIGER_EN                         :  1;        /* 29..29, 0x20000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_ADBS_CMDL_ONLY_1;    /* CAM_A_ADBS_CMDL_ONLY_1 */

typedef union _CAM_A_REG_DCPN_HDR_EN_
{
        struct    /* 0x1A004DB0 */
        {
                FIELD  DCPN_HDR_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  DCPN_EDGE_INFO                        :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DCPN_HDR_EN;    /* CAM_A_DCPN_HDR_EN */

typedef union _CAM_A_REG_DCPN_IN_IMG_SIZE_
{
        struct    /* 0x1A004DB4 */
        {
                FIELD  DCPN_IN_IMG_H                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  DCPN_IN_IMG_W                         : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DCPN_IN_IMG_SIZE;    /* CAM_A_DCPN_IN_IMG_SIZE */

typedef union _CAM_A_REG_DCPN_ALGO_PARAM1_
{
        struct    /* 0x1A004DB8 */
        {
                FIELD  DCPN_HDR_RATIO                        :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  DCPN_HDR_GAIN                         :  9;        /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DCPN_ALGO_PARAM1;    /* CAM_A_DCPN_ALGO_PARAM1 */

typedef union _CAM_A_REG_DCPN_ALGO_PARAM2_
{
        struct    /* 0x1A004DBC */
        {
                FIELD  DCPN_HDR_TH_K                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  DCPN_HDR_TH_T                         : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DCPN_ALGO_PARAM2;    /* CAM_A_DCPN_ALGO_PARAM2 */

typedef union _CAM_A_REG_DCPN_GTM_X0_
{
        struct    /* 0x1A004DC0 */
        {
                FIELD  DCPN_GTM_X0                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DCPN_GTM_X0;    /* CAM_A_DCPN_GTM_X0 */

typedef union _CAM_A_REG_DCPN_GTM_Y0_
{
        struct    /* 0x1A004DC4 */
        {
                FIELD  DCPN_GTM_Y0                           : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DCPN_GTM_Y0;    /* CAM_A_DCPN_GTM_Y0 */

typedef union _CAM_A_REG_DCPN_GTM_S0_
{
        struct    /* 0x1A004DC8 */
        {
                FIELD  DCPN_GTM_S0                           : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DCPN_GTM_S0;    /* CAM_A_DCPN_GTM_S0 */

typedef union _CAM_A_REG_DCPN_GTM_S1_
{
        struct    /* 0x1A004DCC */
        {
                FIELD  DCPN_GTM_S1                           : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DCPN_GTM_S1;    /* CAM_A_DCPN_GTM_S1 */

typedef union _CAM_A_REG_CPN_HDR_CTL_EN_
{
        struct    /* 0x1A004DF0 */
        {
                FIELD  CPN_HDR_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  CPN_AALLE_EN                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  CPN_PSSE_EN                           :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  CPN_EDGE_INFO                         :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_HDR_CTL_EN;    /* CAM_A_CPN_HDR_CTL_EN */

typedef union _CAM_A_REG_CPN_IN_IMG_SIZE_
{
        struct    /* 0x1A004DF4 */
        {
                FIELD  CPN_IN_IMG_H                          : 16;        /*  0..15, 0x0000FFFF */
                FIELD  CPN_IN_IMG_W                          : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_IN_IMG_SIZE;    /* CAM_A_CPN_IN_IMG_SIZE */

typedef union _CAM_A_REG_CPN_ALGO_PARAM1_
{
        struct    /* 0x1A004DF8 */
        {
                FIELD  CPN_HDR_RATIO                         :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  CPN_HDR_GAIN                          :  9;        /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_ALGO_PARAM1;    /* CAM_A_CPN_ALGO_PARAM1 */

typedef union _CAM_A_REG_CPN_ALGO_PARAM2_
{
        struct    /* 0x1A004DFC */
        {
                FIELD  CPN_HDR_TH_K                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_HDR_TH_T                          : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_ALGO_PARAM2;    /* CAM_A_CPN_ALGO_PARAM2 */

typedef union _CAM_A_REG_CPN_GTM_X0X1_
{
        struct    /* 0x1A004E00 */
        {
                FIELD  CPN_GTM_X0                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_X1                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_GTM_X0X1;    /* CAM_A_CPN_GTM_X0X1 */

typedef union _CAM_A_REG_CPN_GTM_X2X3_
{
        struct    /* 0x1A004E04 */
        {
                FIELD  CPN_GTM_X2                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_X3                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_GTM_X2X3;    /* CAM_A_CPN_GTM_X2X3 */

typedef union _CAM_A_REG_CPN_GTM_X4X5_
{
        struct    /* 0x1A004E08 */
        {
                FIELD  CPN_GTM_X4                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_X5                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_GTM_X4X5;    /* CAM_A_CPN_GTM_X4X5 */

typedef union _CAM_A_REG_CPN_GTM_X6_
{
        struct    /* 0x1A004E0C */
        {
                FIELD  CPN_GTM_X6                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_GTM_X6;    /* CAM_A_CPN_GTM_X6 */

typedef union _CAM_A_REG_CPN_GTM_Y0Y1_
{
        struct    /* 0x1A004E10 */
        {
                FIELD  CPN_GTM_Y0                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_Y1                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_GTM_Y0Y1;    /* CAM_A_CPN_GTM_Y0Y1 */

typedef union _CAM_A_REG_CPN_GTM_Y2Y3_
{
        struct    /* 0x1A004E14 */
        {
                FIELD  CPN_GTM_Y2                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_Y3                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_GTM_Y2Y3;    /* CAM_A_CPN_GTM_Y2Y3 */

typedef union _CAM_A_REG_CPN_GTM_Y4Y5_
{
        struct    /* 0x1A004E18 */
        {
                FIELD  CPN_GTM_Y4                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_Y5                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_GTM_Y4Y5;    /* CAM_A_CPN_GTM_Y4Y5 */

typedef union _CAM_A_REG_CPN_GTM_Y6_
{
        struct    /* 0x1A004E1C */
        {
                FIELD  CPN_GTM_Y6                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_GTM_Y6;    /* CAM_A_CPN_GTM_Y6 */

typedef union _CAM_A_REG_CPN_GTM_S0S1_
{
        struct    /* 0x1A004E20 */
        {
                FIELD  CPN_GTM_S0                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_S1                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_GTM_S0S1;    /* CAM_A_CPN_GTM_S0S1 */

typedef union _CAM_A_REG_CPN_GTM_S2S3_
{
        struct    /* 0x1A004E24 */
        {
                FIELD  CPN_GTM_S2                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_S3                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_GTM_S2S3;    /* CAM_A_CPN_GTM_S2S3 */

typedef union _CAM_A_REG_CPN_GTM_S4S5_
{
        struct    /* 0x1A004E28 */
        {
                FIELD  CPN_GTM_S4                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_S5                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_GTM_S4S5;    /* CAM_A_CPN_GTM_S4S5 */

typedef union _CAM_A_REG_CPN_GTM_S6S7_
{
        struct    /* 0x1A004E2C */
        {
                FIELD  CPN_GTM_S6                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_S7                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CPN_GTM_S6S7;    /* CAM_A_CPN_GTM_S6S7 */

typedef union _CAM_A_REG_SGM_R_OFST_TABLE0_3_
{
        struct    /* 0x1A004FA0 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_R_OFST1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_R_OFST2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_R_OFST3                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGM_R_OFST_TABLE0_3;    /* CAM_A_SGM_R_OFST_TABLE0_3 */

typedef union _CAM_A_REG_SGM_R_OFST_TABLE4_7_
{
        struct    /* 0x1A004FA4 */
        {
                FIELD  SGM_R_OFST4                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_R_OFST5                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_R_OFST6                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_R_OFST7                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGM_R_OFST_TABLE4_7;    /* CAM_A_SGM_R_OFST_TABLE4_7 */

typedef union _CAM_A_REG_SGM_R_OFST_TABLE8_11_
{
        struct    /* 0x1A004FA8 */
        {
                FIELD  SGM_R_OFST8                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_R_OFST9                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_R_OFST10                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_R_OFST11                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGM_R_OFST_TABLE8_11;    /* CAM_A_SGM_R_OFST_TABLE8_11 */

typedef union _CAM_A_REG_SGM_R_OFST_TABLE12_15_
{
        struct    /* 0x1A004FAC */
        {
                FIELD  SGM_R_OFST12                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_R_OFST13                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_R_OFST14                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_R_OFST15                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGM_R_OFST_TABLE12_15;    /* CAM_A_SGM_R_OFST_TABLE12_15 */

typedef union _CAM_A_REG_SGM_G_OFST_TABLE0_3_
{
        struct    /* 0x1A004FB0 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_G_OFST1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_G_OFST2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_G_OFST3                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGM_G_OFST_TABLE0_3;    /* CAM_A_SGM_G_OFST_TABLE0_3 */

typedef union _CAM_A_REG_SGM_G_OFST_TABLE4_7_
{
        struct    /* 0x1A004FB4 */
        {
                FIELD  SGM_G_OFST4                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_G_OFST5                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_G_OFST6                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_G_OFST7                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGM_G_OFST_TABLE4_7;    /* CAM_A_SGM_G_OFST_TABLE4_7 */

typedef union _CAM_A_REG_SGM_G_OFST_TABLE8_11_
{
        struct    /* 0x1A004FB8 */
        {
                FIELD  SGM_G_OFST8                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_G_OFST9                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_G_OFST10                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_G_OFST11                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGM_G_OFST_TABLE8_11;    /* CAM_A_SGM_G_OFST_TABLE8_11 */

typedef union _CAM_A_REG_SGM_G_OFST_TABLE12_15_
{
        struct    /* 0x1A004FBC */
        {
                FIELD  SGM_G_OFST12                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_G_OFST13                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_G_OFST14                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_G_OFST15                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGM_G_OFST_TABLE12_15;    /* CAM_A_SGM_G_OFST_TABLE12_15 */

typedef union _CAM_A_REG_SGM_B_OFST_TABLE0_3_
{
        struct    /* 0x1A004FC0 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_B_OFST1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_B_OFST2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_B_OFST3                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGM_B_OFST_TABLE0_3;    /* CAM_A_SGM_B_OFST_TABLE0_3 */

typedef union _CAM_A_REG_SGM_B_OFST_TABLE4_7_
{
        struct    /* 0x1A004FC4 */
        {
                FIELD  SGM_B_OFST4                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_B_OFST5                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_B_OFST6                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_B_OFST7                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGM_B_OFST_TABLE4_7;    /* CAM_A_SGM_B_OFST_TABLE4_7 */

typedef union _CAM_A_REG_SGM_B_OFST_TABLE8_11_
{
        struct    /* 0x1A004FC8 */
        {
                FIELD  SGM_B_OFST8                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_B_OFST9                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_B_OFST10                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_B_OFST11                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGM_B_OFST_TABLE8_11;    /* CAM_A_SGM_B_OFST_TABLE8_11 */

typedef union _CAM_A_REG_SGM_B_OFST_TABLE12_15_
{
        struct    /* 0x1A004FCC */
        {
                FIELD  SGM_B_OFST12                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_B_OFST13                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_B_OFST14                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_B_OFST15                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SGM_B_OFST_TABLE12_15;    /* CAM_A_SGM_B_OFST_TABLE12_15 */

typedef union _CAM_A_REG_DMA_SOFT_RSTSTAT_
{
        struct    /* 0x1A005000 */
        {
                FIELD  IMGO_SOFT_RST_STAT                    :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_SOFT_RST_STAT                    :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_SOFT_RST_STAT                     :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_SOFT_RST_STAT                     :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_SOFT_RST_STAT                    :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_SOFT_RST_STAT                    :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_SOFT_RST_STAT                     :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_SOFT_RST_STAT                     :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_SOFT_RST_STAT                    :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_SOFT_RST_STAT                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_A_SOFT_RST_STAT                  :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_SOFT_RST_STAT                    :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_SOFT_RST_STAT                     :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_SOFT_RST_STAT                    :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_SOFT_RST_STAT                    :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_SOFT_RST_STAT                    :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_SOFT_RST_STAT                   :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_SOFT_RSTSTAT;    /* CAM_A_DMA_SOFT_RSTSTAT */

typedef union _CAM_A_REG_CQ0I_BASE_ADDR_
{
        struct    /* 0x1A005004 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ0I_BASE_ADDR;    /* CAM_A_CQ0I_BASE_ADDR */

typedef union _CAM_A_REG_CQ0I_XSIZE_
{
        struct    /* 0x1A005008 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CQ0I_XSIZE;    /* CAM_A_CQ0I_XSIZE */

typedef union _CAM_A_REG_VERTICAL_FLIP_EN_
{
        struct    /* 0x1A00500C */
        {
                FIELD  IMGO_V_FLIP_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_V_FLIP_EN                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_V_FLIP_EN                         :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_V_FLIP_EN                         :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_V_FLIP_EN                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_V_FLIP_EN                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_V_FLIP_EN                         :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_V_FLIP_EN                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_V_FLIP_EN                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_V_FLIP_EN                        :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_A_V_FLIP_EN                      :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_V_FLIP_EN                        :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_V_FLIP_EN                         :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_V_FLIP_EN                        :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_V_FLIP_EN                        :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_V_FLIP_EN                        :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_V_FLIP_EN                       :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_VERTICAL_FLIP_EN;    /* CAM_A_VERTICAL_FLIP_EN */

typedef union _CAM_A_REG_DMA_SOFT_RESET_
{
        struct    /* 0x1A005010 */
        {
                FIELD  IMGO_SOFT_RST                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_SOFT_RST                         :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_SOFT_RST                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_SOFT_RST                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_SOFT_RST                         :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_SOFT_RST                         :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_SOFT_RST                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_SOFT_RST                          :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_SOFT_RST                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_SOFT_RST                         :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_A_SOFT_RST                       :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_SOFT_RST                         :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_SOFT_RST                          :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_SOFT_RST                         :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_SOFT_RST                         :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_SOFT_RST                         :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_SOFT_RST                        :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 11;        /* 20..30, 0x7FF00000 */
                FIELD  SEPARATE_SOFT_RST_EN                  :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_SOFT_RESET;    /* CAM_A_DMA_SOFT_RESET */

typedef union _CAM_A_REG_LAST_ULTRA_EN_
{
        struct    /* 0x1A005014 */
        {
                FIELD  IMGO_LAST_ULTRA_EN                    :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_LAST_ULTRA_EN                    :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_LAST_ULTRA_EN                     :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_LAST_ULTRA_EN                     :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_LAST_ULTRA_EN                    :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_LAST_ULTRA_EN                    :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_LAST_ULTRA_EN                     :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_LAST_ULTRA_EN                     :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_LAST_ULTRA_EN                    :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_LAST_ULTRA_EN                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_A_LAST_ULTRA_EN                  :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_LAST_ULTRA_EN                    :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_LAST_ULTRA_EN                     :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_LAST_ULTRA_EN                    :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_LAST_ULTRA_EN                    :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_LAST_ULTRA_EN                    :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_LAST_ULTRA_EN                   :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LAST_ULTRA_EN;    /* CAM_A_LAST_ULTRA_EN */

typedef union _CAM_A_REG_SPECIAL_FUN_EN_
{
        struct    /* 0x1A005018 */
        {
                FIELD  rsv_0                                 : 20;        /*  0..19, 0x000FFFFF */
                FIELD  CONTINUOUS_COM_CON                    :  2;        /* 20..21, 0x00300000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  MULTI_PLANE_ID_EN                     :  1;        /* 24..24, 0x01000000 */
                FIELD  CONTINUOUS_COM_EN                     :  1;        /* 25..25, 0x02000000 */
                FIELD  FIFO_CHANGE_EN                        :  1;        /* 26..26, 0x04000000 */
                FIELD  GCLAST_EN                             :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_ULTRA_BPCI_EN                      :  1;        /* 28..28, 0x10000000 */
                FIELD  CQ_ULTRA_LSCI_EN                      :  1;        /* 29..29, 0x20000000 */
                FIELD  UFOG_RRZO_EN                          :  1;        /* 30..30, 0x40000000 */
                FIELD  UFO_IMGO_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_SPECIAL_FUN_EN;    /* CAM_A_SPECIAL_FUN_EN */

typedef union _CAM_A_REG_IMGO_BASE_ADDR_
{
        struct    /* 0x1A005020 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_BASE_ADDR;    /* CAM_A_IMGO_BASE_ADDR */

typedef union _CAM_A_REG_IMGO_OFST_ADDR_
{
        struct    /* 0x1A005028 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_OFST_ADDR;    /* CAM_A_IMGO_OFST_ADDR */

typedef union _CAM_A_REG_IMGO_DRS_
{
        struct    /* 0x1A00502C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_DRS;    /* CAM_A_IMGO_DRS */

typedef union _CAM_A_REG_IMGO_XSIZE_
{
        struct    /* 0x1A005030 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_XSIZE;    /* CAM_A_IMGO_XSIZE */

typedef union _CAM_A_REG_IMGO_YSIZE_
{
        struct    /* 0x1A005034 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_YSIZE;    /* CAM_A_IMGO_YSIZE */

typedef union _CAM_A_REG_IMGO_STRIDE_
{
        struct    /* 0x1A005038 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  FORMAT                                :  2;        /* 20..21, 0x00300000 */
                FIELD  rsv_22                                :  1;        /* 22..22, 0x00400000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_STRIDE;    /* CAM_A_IMGO_STRIDE */

typedef union _CAM_A_REG_IMGO_CON_
{
        struct    /* 0x1A00503C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_CON;    /* CAM_A_IMGO_CON */

typedef union _CAM_A_REG_IMGO_CON2_
{
        struct    /* 0x1A005040 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_CON2;    /* CAM_A_IMGO_CON2 */

typedef union _CAM_A_REG_IMGO_CON3_
{
        struct    /* 0x1A005044 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_CON3;    /* CAM_A_IMGO_CON3 */

typedef union _CAM_A_REG_IMGO_CROP_
{
        struct    /* 0x1A005048 */
        {
                FIELD  XOFFSET                               : 16;        /*  0..15, 0x0000FFFF */
                FIELD  YOFFSET                               : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_CROP;    /* CAM_A_IMGO_CROP */

typedef union _CAM_A_REG_IMGO_CON4_
{
        struct    /* 0x1A00504C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_CON4;    /* CAM_A_IMGO_CON4 */

typedef union _CAM_A_REG_RRZO_BASE_ADDR_
{
        struct    /* 0x1A005050 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_BASE_ADDR;    /* CAM_A_RRZO_BASE_ADDR */

typedef union _CAM_A_REG_RRZO_OFST_ADDR_
{
        struct    /* 0x1A005058 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_OFST_ADDR;    /* CAM_A_RRZO_OFST_ADDR */

typedef union _CAM_A_REG_RRZO_DRS_
{
        struct    /* 0x1A00505C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_DRS;    /* CAM_A_RRZO_DRS */

typedef union _CAM_A_REG_RRZO_XSIZE_
{
        struct    /* 0x1A005060 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_XSIZE;    /* CAM_A_RRZO_XSIZE */

typedef union _CAM_A_REG_RRZO_YSIZE_
{
        struct    /* 0x1A005064 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_YSIZE;    /* CAM_A_RRZO_YSIZE */

typedef union _CAM_A_REG_RRZO_STRIDE_
{
        struct    /* 0x1A005068 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  FORMAT                                :  2;        /* 20..21, 0x00300000 */
                FIELD  rsv_22                                :  1;        /* 22..22, 0x00400000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_STRIDE;    /* CAM_A_RRZO_STRIDE */

typedef union _CAM_A_REG_RRZO_CON_
{
        struct    /* 0x1A00506C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_CON;    /* CAM_A_RRZO_CON */

typedef union _CAM_A_REG_RRZO_CON2_
{
        struct    /* 0x1A005070 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_CON2;    /* CAM_A_RRZO_CON2 */

typedef union _CAM_A_REG_RRZO_CON3_
{
        struct    /* 0x1A005074 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_CON3;    /* CAM_A_RRZO_CON3 */

typedef union _CAM_A_REG_RRZO_CROP_
{
        struct    /* 0x1A005078 */
        {
                FIELD  XOFFSET                               : 16;        /*  0..15, 0x0000FFFF */
                FIELD  YOFFSET                               : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_CROP;    /* CAM_A_RRZO_CROP */

typedef union _CAM_A_REG_RRZO_CON4_
{
        struct    /* 0x1A00507C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_CON4;    /* CAM_A_RRZO_CON4 */

typedef union _CAM_A_REG_AAO_BASE_ADDR_
{
        struct    /* 0x1A005080 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_BASE_ADDR;    /* CAM_A_AAO_BASE_ADDR */

typedef union _CAM_A_REG_AAO_OFST_ADDR_
{
        struct    /* 0x1A005088 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_OFST_ADDR;    /* CAM_A_AAO_OFST_ADDR */

typedef union _CAM_A_REG_AAO_DRS_
{
        struct    /* 0x1A00508C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_DRS;    /* CAM_A_AAO_DRS */

typedef union _CAM_A_REG_AAO_XSIZE_
{
        struct    /* 0x1A005090 */
        {
                FIELD  XSIZE                                 : 19;        /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_XSIZE;    /* CAM_A_AAO_XSIZE */

typedef union _CAM_A_REG_AAO_YSIZE_
{
        struct    /* 0x1A005094 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_YSIZE;    /* CAM_A_AAO_YSIZE */

typedef union _CAM_A_REG_AAO_STRIDE_
{
        struct    /* 0x1A005098 */
        {
                FIELD  RSV                                   : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  6;        /* 18..23, 0x00FC0000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_STRIDE;    /* CAM_A_AAO_STRIDE */

typedef union _CAM_A_REG_AAO_CON_
{
        struct    /* 0x1A00509C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_CON;    /* CAM_A_AAO_CON */

typedef union _CAM_A_REG_AAO_CON2_
{
        struct    /* 0x1A0050A0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_CON2;    /* CAM_A_AAO_CON2 */

typedef union _CAM_A_REG_AAO_CON3_
{
        struct    /* 0x1A0050A4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_CON3;    /* CAM_A_AAO_CON3 */

typedef union _CAM_A_REG_AAO_CON4_
{
        struct    /* 0x1A0050AC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_CON4;    /* CAM_A_AAO_CON4 */

typedef union _CAM_A_REG_AFO_BASE_ADDR_
{
        struct    /* 0x1A0050B0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_BASE_ADDR;    /* CAM_A_AFO_BASE_ADDR */

typedef union _CAM_A_REG_AFO_OFST_ADDR_
{
        struct    /* 0x1A0050B8 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_OFST_ADDR;    /* CAM_A_AFO_OFST_ADDR */

typedef union _CAM_A_REG_AFO_DRS_
{
        struct    /* 0x1A0050BC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_DRS;    /* CAM_A_AFO_DRS */

typedef union _CAM_A_REG_AFO_XSIZE_
{
        struct    /* 0x1A0050C0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_XSIZE;    /* CAM_A_AFO_XSIZE */

typedef union _CAM_A_REG_AFO_YSIZE_
{
        struct    /* 0x1A0050C4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_YSIZE;    /* CAM_A_AFO_YSIZE */

typedef union _CAM_A_REG_AFO_STRIDE_
{
        struct    /* 0x1A0050C8 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_STRIDE;    /* CAM_A_AFO_STRIDE */

typedef union _CAM_A_REG_AFO_CON_
{
        struct    /* 0x1A0050CC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_CON;    /* CAM_A_AFO_CON */

typedef union _CAM_A_REG_AFO_CON2_
{
        struct    /* 0x1A0050D0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_CON2;    /* CAM_A_AFO_CON2 */

typedef union _CAM_A_REG_AFO_CON3_
{
        struct    /* 0x1A0050D4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_CON3;    /* CAM_A_AFO_CON3 */

typedef union _CAM_A_REG_AFO_CON4_
{
        struct    /* 0x1A0050DC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_CON4;    /* CAM_A_AFO_CON4 */

typedef union _CAM_A_REG_LCSO_BASE_ADDR_
{
        struct    /* 0x1A0050E0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_BASE_ADDR;    /* CAM_A_LCSO_BASE_ADDR */

typedef union _CAM_A_REG_LCSO_OFST_ADDR_
{
        struct    /* 0x1A0050E8 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_OFST_ADDR;    /* CAM_A_LCSO_OFST_ADDR */

typedef union _CAM_A_REG_LCSO_DRS_
{
        struct    /* 0x1A0050EC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_DRS;    /* CAM_A_LCSO_DRS */

typedef union _CAM_A_REG_LCSO_XSIZE_
{
        struct    /* 0x1A0050F0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_XSIZE;    /* CAM_A_LCSO_XSIZE */

typedef union _CAM_A_REG_LCSO_YSIZE_
{
        struct    /* 0x1A0050F4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_YSIZE;    /* CAM_A_LCSO_YSIZE */

typedef union _CAM_A_REG_LCSO_STRIDE_
{
        struct    /* 0x1A0050F8 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_STRIDE;    /* CAM_A_LCSO_STRIDE */

typedef union _CAM_A_REG_LCSO_CON_
{
        struct    /* 0x1A0050FC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_CON;    /* CAM_A_LCSO_CON */

typedef union _CAM_A_REG_LCSO_CON2_
{
        struct    /* 0x1A005100 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_CON2;    /* CAM_A_LCSO_CON2 */

typedef union _CAM_A_REG_LCSO_CON3_
{
        struct    /* 0x1A005104 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_CON3;    /* CAM_A_LCSO_CON3 */

typedef union _CAM_A_REG_LCSO_CON4_
{
        struct    /* 0x1A00510C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_CON4;    /* CAM_A_LCSO_CON4 */

typedef union _CAM_A_REG_UFEO_BASE_ADDR_
{
        struct    /* 0x1A005110 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_BASE_ADDR;    /* CAM_A_UFEO_BASE_ADDR */

typedef union _CAM_A_REG_UFEO_OFST_ADDR_
{
        struct    /* 0x1A005118 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_OFST_ADDR;    /* CAM_A_UFEO_OFST_ADDR */

typedef union _CAM_A_REG_UFEO_DRS_
{
        struct    /* 0x1A00511C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_DRS;    /* CAM_A_UFEO_DRS */

typedef union _CAM_A_REG_UFEO_XSIZE_
{
        struct    /* 0x1A005120 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_XSIZE;    /* CAM_A_UFEO_XSIZE */

typedef union _CAM_A_REG_UFEO_YSIZE_
{
        struct    /* 0x1A005124 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_YSIZE;    /* CAM_A_UFEO_YSIZE */

typedef union _CAM_A_REG_UFEO_STRIDE_
{
        struct    /* 0x1A005128 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_STRIDE;    /* CAM_A_UFEO_STRIDE */

typedef union _CAM_A_REG_UFEO_CON_
{
        struct    /* 0x1A00512C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_CON;    /* CAM_A_UFEO_CON */

typedef union _CAM_A_REG_UFEO_CON2_
{
        struct    /* 0x1A005130 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_CON2;    /* CAM_A_UFEO_CON2 */

typedef union _CAM_A_REG_UFEO_CON3_
{
        struct    /* 0x1A005134 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_CON3;    /* CAM_A_UFEO_CON3 */

typedef union _CAM_A_REG_UFEO_CON4_
{
        struct    /* 0x1A00513C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_CON4;    /* CAM_A_UFEO_CON4 */

typedef union _CAM_A_REG_PDO_BASE_ADDR_
{
        struct    /* 0x1A005140 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_BASE_ADDR;    /* CAM_A_PDO_BASE_ADDR */

typedef union _CAM_A_REG_PDO_OFST_ADDR_
{
        struct    /* 0x1A005148 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_OFST_ADDR;    /* CAM_A_PDO_OFST_ADDR */

typedef union _CAM_A_REG_PDO_DRS_
{
        struct    /* 0x1A00514C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_DRS;    /* CAM_A_PDO_DRS */

typedef union _CAM_A_REG_PDO_XSIZE_
{
        struct    /* 0x1A005150 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_XSIZE;    /* CAM_A_PDO_XSIZE */

typedef union _CAM_A_REG_PDO_YSIZE_
{
        struct    /* 0x1A005154 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_YSIZE;    /* CAM_A_PDO_YSIZE */

typedef union _CAM_A_REG_PDO_STRIDE_
{
        struct    /* 0x1A005158 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_STRIDE;    /* CAM_A_PDO_STRIDE */

typedef union _CAM_A_REG_PDO_CON_
{
        struct    /* 0x1A00515C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_CON;    /* CAM_A_PDO_CON */

typedef union _CAM_A_REG_PDO_CON2_
{
        struct    /* 0x1A005160 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_CON2;    /* CAM_A_PDO_CON2 */

typedef union _CAM_A_REG_PDO_CON3_
{
        struct    /* 0x1A005164 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_CON3;    /* CAM_A_PDO_CON3 */

typedef union _CAM_A_REG_PDO_CON4_
{
        struct    /* 0x1A00516C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_CON4;    /* CAM_A_PDO_CON4 */

typedef union _CAM_A_REG_BPCI_BASE_ADDR_
{
        struct    /* 0x1A005170 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BPCI_BASE_ADDR;    /* CAM_A_BPCI_BASE_ADDR */

typedef union _CAM_A_REG_BPCI_OFST_ADDR_
{
        struct    /* 0x1A005178 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BPCI_OFST_ADDR;    /* CAM_A_BPCI_OFST_ADDR */

typedef union _CAM_A_REG_BPCI_DRS_
{
        struct    /* 0x1A00517C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BPCI_DRS;    /* CAM_A_BPCI_DRS */

typedef union _CAM_A_REG_BPCI_XSIZE_
{
        struct    /* 0x1A005180 */
        {
                FIELD  XSIZE                                 : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BPCI_XSIZE;    /* CAM_A_BPCI_XSIZE */

typedef union _CAM_A_REG_BPCI_YSIZE_
{
        struct    /* 0x1A005184 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BPCI_YSIZE;    /* CAM_A_BPCI_YSIZE */

typedef union _CAM_A_REG_BPCI_STRIDE_
{
        struct    /* 0x1A005188 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BPCI_STRIDE;    /* CAM_A_BPCI_STRIDE */

typedef union _CAM_A_REG_BPCI_CON_
{
        struct    /* 0x1A00518C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BPCI_CON;    /* CAM_A_BPCI_CON */

typedef union _CAM_A_REG_BPCI_CON2_
{
        struct    /* 0x1A005190 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BPCI_CON2;    /* CAM_A_BPCI_CON2 */

typedef union _CAM_A_REG_BPCI_CON3_
{
        struct    /* 0x1A005194 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BPCI_CON3;    /* CAM_A_BPCI_CON3 */

typedef union _CAM_A_REG_BPCI_CON4_
{
        struct    /* 0x1A00519C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BPCI_CON4;    /* CAM_A_BPCI_CON4 */

typedef union _CAM_A_REG_CACI_BASE_ADDR_
{
        struct    /* 0x1A0051A0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CACI_BASE_ADDR;    /* CAM_A_CACI_BASE_ADDR */

typedef union _CAM_A_REG_CACI_OFST_ADDR_
{
        struct    /* 0x1A0051A8 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CACI_OFST_ADDR;    /* CAM_A_CACI_OFST_ADDR */

typedef union _CAM_A_REG_CACI_DRS_
{
        struct    /* 0x1A0051AC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CACI_DRS;    /* CAM_A_CACI_DRS */

typedef union _CAM_A_REG_CACI_XSIZE_
{
        struct    /* 0x1A0051B0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CACI_XSIZE;    /* CAM_A_CACI_XSIZE */

typedef union _CAM_A_REG_CACI_YSIZE_
{
        struct    /* 0x1A0051B4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CACI_YSIZE;    /* CAM_A_CACI_YSIZE */

typedef union _CAM_A_REG_CACI_STRIDE_
{
        struct    /* 0x1A0051B8 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CACI_STRIDE;    /* CAM_A_CACI_STRIDE */

typedef union _CAM_A_REG_CACI_CON_
{
        struct    /* 0x1A0051BC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CACI_CON;    /* CAM_A_CACI_CON */

typedef union _CAM_A_REG_CACI_CON2_
{
        struct    /* 0x1A0051C0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CACI_CON2;    /* CAM_A_CACI_CON2 */

typedef union _CAM_A_REG_CACI_CON3_
{
        struct    /* 0x1A0051C4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CACI_CON3;    /* CAM_A_CACI_CON3 */

typedef union _CAM_A_REG_CACI_CON4_
{
        struct    /* 0x1A0051CC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CACI_CON4;    /* CAM_A_CACI_CON4 */

typedef union _CAM_A_REG_LSCI_BASE_ADDR_
{
        struct    /* 0x1A0051D0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSCI_BASE_ADDR;    /* CAM_A_LSCI_BASE_ADDR */

typedef union _CAM_A_REG_LSCI_OFST_ADDR_
{
        struct    /* 0x1A0051D8 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSCI_OFST_ADDR;    /* CAM_A_LSCI_OFST_ADDR */

typedef union _CAM_A_REG_LSCI_DRS_
{
        struct    /* 0x1A0051DC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSCI_DRS;    /* CAM_A_LSCI_DRS */

typedef union _CAM_A_REG_LSCI_XSIZE_
{
        struct    /* 0x1A0051E0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSCI_XSIZE;    /* CAM_A_LSCI_XSIZE */

typedef union _CAM_A_REG_LSCI_YSIZE_
{
        struct    /* 0x1A0051E4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSCI_YSIZE;    /* CAM_A_LSCI_YSIZE */

typedef union _CAM_A_REG_LSCI_STRIDE_
{
        struct    /* 0x1A0051E8 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSCI_STRIDE;    /* CAM_A_LSCI_STRIDE */

typedef union _CAM_A_REG_LSCI_CON_
{
        struct    /* 0x1A0051EC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSCI_CON;    /* CAM_A_LSCI_CON */

typedef union _CAM_A_REG_LSCI_CON2_
{
        struct    /* 0x1A0051F0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSCI_CON2;    /* CAM_A_LSCI_CON2 */

typedef union _CAM_A_REG_LSCI_CON3_
{
        struct    /* 0x1A0051F4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSCI_CON3;    /* CAM_A_LSCI_CON3 */

typedef union _CAM_A_REG_LSCI_CON4_
{
        struct    /* 0x1A0051FC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSCI_CON4;    /* CAM_A_LSCI_CON4 */

typedef union _CAM_A_REG_LSC3I_BASE_ADDR_
{
        struct    /* 0x1A005200 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC3I_BASE_ADDR;    /* CAM_A_LSC3I_BASE_ADDR */

typedef union _CAM_A_REG_LSC3I_OFST_ADDR_
{
        struct    /* 0x1A005208 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC3I_OFST_ADDR;    /* CAM_A_LSC3I_OFST_ADDR */

typedef union _CAM_A_REG_LSC3I_DRS_
{
        struct    /* 0x1A00520C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC3I_DRS;    /* CAM_A_LSC3I_DRS */

typedef union _CAM_A_REG_LSC3I_XSIZE_
{
        struct    /* 0x1A005210 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC3I_XSIZE;    /* CAM_A_LSC3I_XSIZE */

typedef union _CAM_A_REG_LSC3I_YSIZE_
{
        struct    /* 0x1A005214 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC3I_YSIZE;    /* CAM_A_LSC3I_YSIZE */

typedef union _CAM_A_REG_LSC3I_STRIDE_
{
        struct    /* 0x1A005218 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC3I_STRIDE;    /* CAM_A_LSC3I_STRIDE */

typedef union _CAM_A_REG_LSC3I_CON_
{
        struct    /* 0x1A00521C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC3I_CON;    /* CAM_A_LSC3I_CON */

typedef union _CAM_A_REG_LSC3I_CON2_
{
        struct    /* 0x1A005220 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC3I_CON2;    /* CAM_A_LSC3I_CON2 */

typedef union _CAM_A_REG_LSC3I_CON3_
{
        struct    /* 0x1A005224 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC3I_CON3;    /* CAM_A_LSC3I_CON3 */

typedef union _CAM_A_REG_LSC3I_CON4_
{
        struct    /* 0x1A00522C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC3I_CON4;    /* CAM_A_LSC3I_CON4 */

typedef union _CAM_A_REG_PDI_BASE_ADDR_
{
        struct    /* 0x1A005230 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDI_BASE_ADDR;    /* CAM_A_PDI_BASE_ADDR */

typedef union _CAM_A_REG_PDI_OFST_ADDR_
{
        struct    /* 0x1A005234 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDI_OFST_ADDR;    /* CAM_A_PDI_OFST_ADDR */

typedef union _CAM_A_REG_PDI_DRS_
{
        struct    /* 0x1A00523C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDI_DRS;    /* CAM_A_PDI_DRS */

typedef union _CAM_A_REG_PDI_XSIZE_
{
        struct    /* 0x1A005240 */
        {
                FIELD  XSIZE                                 : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDI_XSIZE;    /* CAM_A_PDI_XSIZE */

typedef union _CAM_A_REG_PDI_YSIZE_
{
        struct    /* 0x1A005244 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDI_YSIZE;    /* CAM_A_PDI_YSIZE */

typedef union _CAM_A_REG_PDI_STRIDE_
{
        struct    /* 0x1A005248 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDI_STRIDE;    /* CAM_A_PDI_STRIDE */

typedef union _CAM_A_REG_PDI_CON_
{
        struct    /* 0x1A00524C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDI_CON;    /* CAM_A_PDI_CON */

typedef union _CAM_A_REG_PDI_CON2_
{
        struct    /* 0x1A005250 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDI_CON2;    /* CAM_A_PDI_CON2 */

typedef union _CAM_A_REG_PDI_CON3_
{
        struct    /* 0x1A005254 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDI_CON3;    /* CAM_A_PDI_CON3 */

typedef union _CAM_A_REG_PDI_CON4_
{
        struct    /* 0x1A00525C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDI_CON4;    /* CAM_A_PDI_CON4 */

typedef union _CAM_A_REG_PSO_BASE_ADDR_
{
        struct    /* 0x1A005260 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_BASE_ADDR;    /* CAM_A_PSO_BASE_ADDR */

typedef union _CAM_A_REG_PSO_OFST_ADDR_
{
        struct    /* 0x1A005264 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_OFST_ADDR;    /* CAM_A_PSO_OFST_ADDR */

typedef union _CAM_A_REG_PSO_DRS_
{
        struct    /* 0x1A00526C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_DRS;    /* CAM_A_PSO_DRS */

typedef union _CAM_A_REG_PSO_XSIZE_
{
        struct    /* 0x1A005270 */
        {
                FIELD  XSIZE                                 : 19;        /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_XSIZE;    /* CAM_A_PSO_XSIZE */

typedef union _CAM_A_REG_PSO_YSIZE_
{
        struct    /* 0x1A005274 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_YSIZE;    /* CAM_A_PSO_YSIZE */

typedef union _CAM_A_REG_PSO_STRIDE_
{
        struct    /* 0x1A005278 */
        {
                FIELD  RSV                                   : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  6;        /* 18..23, 0x00FC0000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_STRIDE;    /* CAM_A_PSO_STRIDE */

typedef union _CAM_A_REG_PSO_CON_
{
        struct    /* 0x1A00527C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_CON;    /* CAM_A_PSO_CON */

typedef union _CAM_A_REG_PSO_CON2_
{
        struct    /* 0x1A005280 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_CON2;    /* CAM_A_PSO_CON2 */

typedef union _CAM_A_REG_PSO_CON3_
{
        struct    /* 0x1A005284 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_CON3;    /* CAM_A_PSO_CON3 */

typedef union _CAM_A_REG_PSO_CON4_
{
        struct    /* 0x1A00528C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_CON4;    /* CAM_A_PSO_CON4 */

typedef union _CAM_A_REG_LMVO_BASE_ADDR_
{
        struct    /* 0x1A005290 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_BASE_ADDR;    /* CAM_A_LMVO_BASE_ADDR */

typedef union _CAM_A_REG_LMVO_OFST_ADDR_
{
        struct    /* 0x1A005294 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_OFST_ADDR;    /* CAM_A_LMVO_OFST_ADDR */

typedef union _CAM_A_REG_LMVO_DRS_
{
        struct    /* 0x1A00529C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_DRS;    /* CAM_A_LMVO_DRS */

typedef union _CAM_A_REG_LMVO_XSIZE_
{
        struct    /* 0x1A0052A0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_XSIZE;    /* CAM_A_LMVO_XSIZE */

typedef union _CAM_A_REG_LMVO_YSIZE_
{
        struct    /* 0x1A0052A4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_YSIZE;    /* CAM_A_LMVO_YSIZE */

typedef union _CAM_A_REG_LMVO_STRIDE_
{
        struct    /* 0x1A0052A8 */
        {
                FIELD  RSV                                   : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                :  5;        /* 19..23, 0x00F80000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_STRIDE;    /* CAM_A_LMVO_STRIDE */

typedef union _CAM_A_REG_LMVO_CON_
{
        struct    /* 0x1A0052AC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_CON;    /* CAM_A_LMVO_CON */

typedef union _CAM_A_REG_LMVO_CON2_
{
        struct    /* 0x1A0052B0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_CON2;    /* CAM_A_LMVO_CON2 */

typedef union _CAM_A_REG_LMVO_CON3_
{
        struct    /* 0x1A0052B4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_CON3;    /* CAM_A_LMVO_CON3 */

typedef union _CAM_A_REG_LMVO_CON4_
{
        struct    /* 0x1A0052BC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_CON4;    /* CAM_A_LMVO_CON4 */

typedef union _CAM_A_REG_FLKO_BASE_ADDR_
{
        struct    /* 0x1A0052C0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_BASE_ADDR;    /* CAM_A_FLKO_BASE_ADDR */

typedef union _CAM_A_REG_FLKO_OFST_ADDR_
{
        struct    /* 0x1A0052C4 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_OFST_ADDR;    /* CAM_A_FLKO_OFST_ADDR */

typedef union _CAM_A_REG_FLKO_DRS_
{
        struct    /* 0x1A0052CC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_DRS;    /* CAM_A_FLKO_DRS */

typedef union _CAM_A_REG_FLKO_XSIZE_
{
        struct    /* 0x1A0052D0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_XSIZE;    /* CAM_A_FLKO_XSIZE */

typedef union _CAM_A_REG_FLKO_YSIZE_
{
        struct    /* 0x1A0052D4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_YSIZE;    /* CAM_A_FLKO_YSIZE */

typedef union _CAM_A_REG_FLKO_STRIDE_
{
        struct    /* 0x1A0052D8 */
        {
                FIELD  RSV                                   : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                :  7;        /* 17..23, 0x00FE0000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_STRIDE;    /* CAM_A_FLKO_STRIDE */

typedef union _CAM_A_REG_FLKO_CON_
{
        struct    /* 0x1A0052DC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_CON;    /* CAM_A_FLKO_CON */

typedef union _CAM_A_REG_FLKO_CON2_
{
        struct    /* 0x1A0052E0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_CON2;    /* CAM_A_FLKO_CON2 */

typedef union _CAM_A_REG_FLKO_CON3_
{
        struct    /* 0x1A0052E4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_CON3;    /* CAM_A_FLKO_CON3 */

typedef union _CAM_A_REG_FLKO_CON4_
{
        struct    /* 0x1A0052EC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_CON4;    /* CAM_A_FLKO_CON4 */

typedef union _CAM_A_REG_RSSO_A_BASE_ADDR_
{
        struct    /* 0x1A0052F0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_BASE_ADDR;    /* CAM_A_RSSO_A_BASE_ADDR */

typedef union _CAM_A_REG_RSSO_A_OFST_ADDR_
{
        struct    /* 0x1A0052F4 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_OFST_ADDR;    /* CAM_A_RSSO_A_OFST_ADDR */

typedef union _CAM_A_REG_RSSO_A_DRS_
{
        struct    /* 0x1A0052FC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_DRS;    /* CAM_A_RSSO_A_DRS */

typedef union _CAM_A_REG_RSSO_A_XSIZE_
{
        struct    /* 0x1A005300 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_XSIZE;    /* CAM_A_RSSO_A_XSIZE */

typedef union _CAM_A_REG_RSSO_A_YSIZE_
{
        struct    /* 0x1A005304 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_YSIZE;    /* CAM_A_RSSO_A_YSIZE */

typedef union _CAM_A_REG_RSSO_A_STRIDE_
{
        struct    /* 0x1A005308 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_STRIDE;    /* CAM_A_RSSO_A_STRIDE */

typedef union _CAM_A_REG_RSSO_A_CON_
{
        struct    /* 0x1A00530C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_CON;    /* CAM_A_RSSO_A_CON */

typedef union _CAM_A_REG_RSSO_A_CON2_
{
        struct    /* 0x1A005310 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_CON2;    /* CAM_A_RSSO_A_CON2 */

typedef union _CAM_A_REG_RSSO_A_CON3_
{
        struct    /* 0x1A005314 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_CON3;    /* CAM_A_RSSO_A_CON3 */

typedef union _CAM_A_REG_RSSO_A_CON4_
{
        struct    /* 0x1A00531C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_CON4;    /* CAM_A_RSSO_A_CON4 */

typedef union _CAM_A_REG_UFGO_BASE_ADDR_
{
        struct    /* 0x1A005320 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_BASE_ADDR;    /* CAM_A_UFGO_BASE_ADDR */

typedef union _CAM_A_REG_UFGO_OFST_ADDR_
{
        struct    /* 0x1A005324 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_OFST_ADDR;    /* CAM_A_UFGO_OFST_ADDR */

typedef union _CAM_A_REG_UFGO_DRS_
{
        struct    /* 0x1A00532C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_DRS;    /* CAM_A_UFGO_DRS */

typedef union _CAM_A_REG_UFGO_XSIZE_
{
        struct    /* 0x1A005330 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_XSIZE;    /* CAM_A_UFGO_XSIZE */

typedef union _CAM_A_REG_UFGO_YSIZE_
{
        struct    /* 0x1A005334 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_YSIZE;    /* CAM_A_UFGO_YSIZE */

typedef union _CAM_A_REG_UFGO_STRIDE_
{
        struct    /* 0x1A005338 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_STRIDE;    /* CAM_A_UFGO_STRIDE */

typedef union _CAM_A_REG_UFGO_CON_
{
        struct    /* 0x1A00533C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_CON;    /* CAM_A_UFGO_CON */

typedef union _CAM_A_REG_UFGO_CON2_
{
        struct    /* 0x1A005340 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_CON2;    /* CAM_A_UFGO_CON2 */

typedef union _CAM_A_REG_UFGO_CON3_
{
        struct    /* 0x1A005344 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_CON3;    /* CAM_A_UFGO_CON3 */

typedef union _CAM_A_REG_UFGO_CON4_
{
        struct    /* 0x1A00534C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_CON4;    /* CAM_A_UFGO_CON4 */

typedef union _CAM_A_REG_DMA_ERR_CTRL_
{
        struct    /* 0x1A005350 */
        {
                FIELD  IMGO_A_ERR                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_A_ERR                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_A_ERR                             :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_A_ERR                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_A_ERR                            :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_A_ERR                            :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_A_ERR                             :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_A_ERR                             :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_A_ERR                            :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_A_ERR                            :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_A_ERR                            :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_A_ERR                            :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_A_ERR                             :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_A_ERR                            :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_A_ERR                            :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_A_ERR                            :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_A_ERR                           :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 11;        /* 20..30, 0x7FF00000 */
                FIELD  ERR_CLR_MD                            :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_ERR_CTRL;    /* CAM_A_DMA_ERR_CTRL */

typedef union _CAM_A_REG_IMGO_ERR_STAT_
{
        struct    /* 0x1A005360 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_ERR_STAT;    /* CAM_A_IMGO_ERR_STAT */

typedef union _CAM_A_REG_RRZO_ERR_STAT_
{
        struct    /* 0x1A005364 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_ERR_STAT;    /* CAM_A_RRZO_ERR_STAT */

typedef union _CAM_A_REG_AAO_ERR_STAT_
{
        struct    /* 0x1A005368 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_ERR_STAT;    /* CAM_A_AAO_ERR_STAT */

typedef union _CAM_A_REG_AFO_ERR_STAT_
{
        struct    /* 0x1A00536C */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_ERR_STAT;    /* CAM_A_AFO_ERR_STAT */

typedef union _CAM_A_REG_LCSO_ERR_STAT_
{
        struct    /* 0x1A005370 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_ERR_STAT;    /* CAM_A_LCSO_ERR_STAT */

typedef union _CAM_A_REG_UFEO_ERR_STAT_
{
        struct    /* 0x1A005374 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_ERR_STAT;    /* CAM_A_UFEO_ERR_STAT */

typedef union _CAM_A_REG_PDO_ERR_STAT_
{
        struct    /* 0x1A005378 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_ERR_STAT;    /* CAM_A_PDO_ERR_STAT */

typedef union _CAM_A_REG_BPCI_ERR_STAT_
{
        struct    /* 0x1A00537C */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_BPCI_ERR_STAT;    /* CAM_A_BPCI_ERR_STAT */

typedef union _CAM_A_REG_CACI_ERR_STAT_
{
        struct    /* 0x1A005380 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_CACI_ERR_STAT;    /* CAM_A_CACI_ERR_STAT */

typedef union _CAM_A_REG_LSCI_ERR_STAT_
{
        struct    /* 0x1A005384 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSCI_ERR_STAT;    /* CAM_A_LSCI_ERR_STAT */

typedef union _CAM_A_REG_LSC3I_ERR_STAT_
{
        struct    /* 0x1A005388 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LSC3I_ERR_STAT;    /* CAM_A_LSC3I_ERR_STAT */

typedef union _CAM_A_REG_PDI_ERR_STAT_
{
        struct    /* 0x1A00538C */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDI_ERR_STAT;    /* CAM_A_PDI_ERR_STAT */

typedef union _CAM_A_REG_LMVO_ERR_STAT_
{
        struct    /* 0x1A005390 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_ERR_STAT;    /* CAM_A_LMVO_ERR_STAT */

typedef union _CAM_A_REG_FLKO_ERR_STAT_
{
        struct    /* 0x1A005394 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_ERR_STAT;    /* CAM_A_FLKO_ERR_STAT */

typedef union _CAM_A_REG_RSSO_A_ERR_STAT_
{
        struct    /* 0x1A005398 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_ERR_STAT;    /* CAM_A_RSSO_A_ERR_STAT */

typedef union _CAM_A_REG_UFGO_ERR_STAT_
{
        struct    /* 0x1A00539C */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_ERR_STAT;    /* CAM_A_UFGO_ERR_STAT */

typedef union _CAM_A_REG_PSO_ERR_STAT_
{
        struct    /* 0x1A0053A0 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_ERR_STAT;    /* CAM_A_PSO_ERR_STAT */

typedef union _CAM_A_REG_DMA_DEBUG_ADDR_
{
        struct    /* 0x1A0053AC */
        {
                FIELD  DEBUG_ADDR                            : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_DEBUG_ADDR;    /* CAM_A_DMA_DEBUG_ADDR */

typedef union _CAM_A_REG_DMA_RSV1_
{
        struct    /* 0x1A0053B0 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_RSV1;    /* CAM_A_DMA_RSV1 */

typedef union _CAM_A_REG_DMA_RSV2_
{
        struct    /* 0x1A0053B4 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_RSV2;    /* CAM_A_DMA_RSV2 */

typedef union _CAM_A_REG_DMA_RSV3_
{
        struct    /* 0x1A0053B8 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_RSV3;    /* CAM_A_DMA_RSV3 */

typedef union _CAM_A_REG_DMA_RSV4_
{
        struct    /* 0x1A0053BC */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_RSV4;    /* CAM_A_DMA_RSV4 */

typedef union _CAM_A_REG_DMA_RSV5_
{
        struct    /* 0x1A0053C0 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_RSV5;    /* CAM_A_DMA_RSV5 */

typedef union _CAM_A_REG_DMA_RSV6_
{
        struct    /* 0x1A0053C4 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_RSV6;    /* CAM_A_DMA_RSV6 */

typedef union _CAM_A_REG_DMA_DEBUG_SEL_
{
        struct    /* 0x1A0053C8 */
        {
                FIELD  DMA_TOP_SEL                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  R_W_DMA_TOP_SEL                       :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SUB_MODULE_SEL                        :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  4;        /* 24..27, 0x0F000000 */
                FIELD  PDO_FIFO_FULL_XSIZE                   :  1;        /* 28..28, 0x10000000 */
                FIELD  IMGO_UFE_FIFO_FULL_XSIZE              :  1;        /* 29..29, 0x20000000 */
                FIELD  ARBITER_BVALID_FULL                   :  1;        /* 30..30, 0x40000000 */
                FIELD  ARBITER_COM_FULL                      :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_DEBUG_SEL;    /* CAM_A_DMA_DEBUG_SEL */

typedef union _CAM_A_REG_DMA_BW_SELF_TEST_
{
        struct    /* 0x1A0053CC */
        {
                FIELD  BW_SELF_TEST_EN_IMGO                  :  1;        /*  0.. 0, 0x00000001 */
                FIELD  BW_SELF_TEST_EN_RRZO                  :  1;        /*  1.. 1, 0x00000002 */
                FIELD  BW_SELF_TEST_EN_AAO                   :  1;        /*  2.. 2, 0x00000004 */
                FIELD  BW_SELF_TEST_EN_AFO                   :  1;        /*  3.. 3, 0x00000008 */
                FIELD  BW_SELF_TEST_EN_LCSO                  :  1;        /*  4.. 4, 0x00000010 */
                FIELD  BW_SELF_TEST_EN_UFEO                  :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BW_SELF_TEST_EN_PDO                   :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BW_SELF_TEST_EN_PSO                   :  1;        /*  7.. 7, 0x00000080 */
                FIELD  BW_SELF_TEST_EN_LMVO                  :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BW_SELF_TEST_EN_FLKO                  :  1;        /*  9.. 9, 0x00000200 */
                FIELD  BW_SELF_TEST_EN_RSSO_A                :  1;        /* 10..10, 0x00000400 */
                FIELD  BW_SELF_TEST_EN_UFGO                  :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_BW_SELF_TEST;    /* CAM_A_DMA_BW_SELF_TEST */

typedef union _CAM_A_REG_DMA_FRAME_HEADER_EN_
{
        struct    /* 0x1A005400 */
        {
                FIELD  FRAME_HEADER_EN_IMGO                  :  1;        /*  0.. 0, 0x00000001 */
                FIELD  FRAME_HEADER_EN_RRZO                  :  1;        /*  1.. 1, 0x00000002 */
                FIELD  FRAME_HEADER_EN_AAO                   :  1;        /*  2.. 2, 0x00000004 */
                FIELD  FRAME_HEADER_EN_AFO                   :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FRAME_HEADER_EN_LCSO                  :  1;        /*  4.. 4, 0x00000010 */
                FIELD  FRAME_HEADER_EN_UFEO                  :  1;        /*  5.. 5, 0x00000020 */
                FIELD  FRAME_HEADER_EN_PDO                   :  1;        /*  6.. 6, 0x00000040 */
                FIELD  FRAME_HEADER_EN_PSO                   :  1;        /*  7.. 7, 0x00000080 */
                FIELD  FRAME_HEADER_EN_LMVO                  :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FRAME_HEADER_EN_FLKO                  :  1;        /*  9.. 9, 0x00000200 */
                FIELD  FRAME_HEADER_EN_RSSO_A                :  1;        /* 10..10, 0x00000400 */
                FIELD  FRAME_HEADER_EN_UFGO                  :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_DMA_FRAME_HEADER_EN;    /* CAM_A_DMA_FRAME_HEADER_EN */

typedef union _CAM_A_REG_IMGO_FH_BASE_ADDR_
{
        struct    /* 0x1A005404 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_BASE_ADDR;    /* CAM_A_IMGO_FH_BASE_ADDR */

typedef union _CAM_A_REG_RRZO_FH_BASE_ADDR_
{
        struct    /* 0x1A005408 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_BASE_ADDR;    /* CAM_A_RRZO_FH_BASE_ADDR */

typedef union _CAM_A_REG_AAO_FH_BASE_ADDR_
{
        struct    /* 0x1A00540C */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_BASE_ADDR;    /* CAM_A_AAO_FH_BASE_ADDR */

typedef union _CAM_A_REG_AFO_FH_BASE_ADDR_
{
        struct    /* 0x1A005410 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_BASE_ADDR;    /* CAM_A_AFO_FH_BASE_ADDR */

typedef union _CAM_A_REG_LCSO_FH_BASE_ADDR_
{
        struct    /* 0x1A005414 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_BASE_ADDR;    /* CAM_A_LCSO_FH_BASE_ADDR */

typedef union _CAM_A_REG_UFEO_FH_BASE_ADDR_
{
        struct    /* 0x1A005418 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_BASE_ADDR;    /* CAM_A_UFEO_FH_BASE_ADDR */

typedef union _CAM_A_REG_PDO_FH_BASE_ADDR_
{
        struct    /* 0x1A00541C */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_BASE_ADDR;    /* CAM_A_PDO_FH_BASE_ADDR */

typedef union _CAM_A_REG_PSO_FH_BASE_ADDR_
{
        struct    /* 0x1A005420 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_BASE_ADDR;    /* CAM_A_PSO_FH_BASE_ADDR */

typedef union _CAM_A_REG_LMVO_FH_BASE_ADDR_
{
        struct    /* 0x1A005424 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_BASE_ADDR;    /* CAM_A_LMVO_FH_BASE_ADDR */

typedef union _CAM_A_REG_FLKO_FH_BASE_ADDR_
{
        struct    /* 0x1A005428 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_BASE_ADDR;    /* CAM_A_FLKO_FH_BASE_ADDR */

typedef union _CAM_A_REG_RSSO_A_FH_BASE_ADDR_
{
        struct    /* 0x1A00542C */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_BASE_ADDR;    /* CAM_A_RSSO_A_FH_BASE_ADDR */

typedef union _CAM_A_REG_UFGO_FH_BASE_ADDR_
{
        struct    /* 0x1A005430 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_BASE_ADDR;    /* CAM_A_UFGO_FH_BASE_ADDR */

typedef union _CAM_A_REG_IMGO_FH_SPARE_2_
{
        struct    /* 0x1A005434 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_2;    /* CAM_A_IMGO_FH_SPARE_2 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_3_
{
        struct    /* 0x1A005438 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_3;    /* CAM_A_IMGO_FH_SPARE_3 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_4_
{
        struct    /* 0x1A00543C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_4;    /* CAM_A_IMGO_FH_SPARE_4 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_5_
{
        struct    /* 0x1A005440 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_5;    /* CAM_A_IMGO_FH_SPARE_5 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_6_
{
        struct    /* 0x1A005444 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_6;    /* CAM_A_IMGO_FH_SPARE_6 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_7_
{
        struct    /* 0x1A005448 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_7;    /* CAM_A_IMGO_FH_SPARE_7 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_8_
{
        struct    /* 0x1A00544C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_8;    /* CAM_A_IMGO_FH_SPARE_8 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_9_
{
        struct    /* 0x1A005450 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_9;    /* CAM_A_IMGO_FH_SPARE_9 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_10_
{
        struct    /* 0x1A005454 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_10;    /* CAM_A_IMGO_FH_SPARE_10 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_11_
{
        struct    /* 0x1A005458 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_11;    /* CAM_A_IMGO_FH_SPARE_11 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_12_
{
        struct    /* 0x1A00545C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_12;    /* CAM_A_IMGO_FH_SPARE_12 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_13_
{
        struct    /* 0x1A005460 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_13;    /* CAM_A_IMGO_FH_SPARE_13 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_14_
{
        struct    /* 0x1A005464 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_14;    /* CAM_A_IMGO_FH_SPARE_14 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_15_
{
        struct    /* 0x1A005468 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_15;    /* CAM_A_IMGO_FH_SPARE_15 */

typedef union _CAM_A_REG_IMGO_FH_SPARE_16_
{
        struct    /* 0x1A00546C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_IMGO_FH_SPARE_16;    /* CAM_A_IMGO_FH_SPARE_16 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_2_
{
        struct    /* 0x1A005474 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_2;    /* CAM_A_RRZO_FH_SPARE_2 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_3_
{
        struct    /* 0x1A005478 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_3;    /* CAM_A_RRZO_FH_SPARE_3 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_4_
{
        struct    /* 0x1A00547C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_4;    /* CAM_A_RRZO_FH_SPARE_4 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_5_
{
        struct    /* 0x1A005480 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_5;    /* CAM_A_RRZO_FH_SPARE_5 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_6_
{
        struct    /* 0x1A005484 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_6;    /* CAM_A_RRZO_FH_SPARE_6 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_7_
{
        struct    /* 0x1A005488 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_7;    /* CAM_A_RRZO_FH_SPARE_7 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_8_
{
        struct    /* 0x1A00548C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_8;    /* CAM_A_RRZO_FH_SPARE_8 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_9_
{
        struct    /* 0x1A005490 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_9;    /* CAM_A_RRZO_FH_SPARE_9 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_10_
{
        struct    /* 0x1A005494 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_10;    /* CAM_A_RRZO_FH_SPARE_10 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_11_
{
        struct    /* 0x1A005498 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_11;    /* CAM_A_RRZO_FH_SPARE_11 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_12_
{
        struct    /* 0x1A00549C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_12;    /* CAM_A_RRZO_FH_SPARE_12 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_13_
{
        struct    /* 0x1A0054A0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_13;    /* CAM_A_RRZO_FH_SPARE_13 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_14_
{
        struct    /* 0x1A0054A4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_14;    /* CAM_A_RRZO_FH_SPARE_14 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_15_
{
        struct    /* 0x1A0054A8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_15;    /* CAM_A_RRZO_FH_SPARE_15 */

typedef union _CAM_A_REG_RRZO_FH_SPARE_16_
{
        struct    /* 0x1A0054AC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RRZO_FH_SPARE_16;    /* CAM_A_RRZO_FH_SPARE_16 */

typedef union _CAM_A_REG_AAO_FH_SPARE_2_
{
        struct    /* 0x1A0054B4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_2;    /* CAM_A_AAO_FH_SPARE_2 */

typedef union _CAM_A_REG_AAO_FH_SPARE_3_
{
        struct    /* 0x1A0054B8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_3;    /* CAM_A_AAO_FH_SPARE_3 */

typedef union _CAM_A_REG_AAO_FH_SPARE_4_
{
        struct    /* 0x1A0054BC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_4;    /* CAM_A_AAO_FH_SPARE_4 */

typedef union _CAM_A_REG_AAO_FH_SPARE_5_
{
        struct    /* 0x1A0054C0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_5;    /* CAM_A_AAO_FH_SPARE_5 */

typedef union _CAM_A_REG_AAO_FH_SPARE_6_
{
        struct    /* 0x1A0054C4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_6;    /* CAM_A_AAO_FH_SPARE_6 */

typedef union _CAM_A_REG_AAO_FH_SPARE_7_
{
        struct    /* 0x1A0054C8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_7;    /* CAM_A_AAO_FH_SPARE_7 */

typedef union _CAM_A_REG_AAO_FH_SPARE_8_
{
        struct    /* 0x1A0054CC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_8;    /* CAM_A_AAO_FH_SPARE_8 */

typedef union _CAM_A_REG_AAO_FH_SPARE_9_
{
        struct    /* 0x1A0054D0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_9;    /* CAM_A_AAO_FH_SPARE_9 */

typedef union _CAM_A_REG_AAO_FH_SPARE_10_
{
        struct    /* 0x1A0054D4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_10;    /* CAM_A_AAO_FH_SPARE_10 */

typedef union _CAM_A_REG_AAO_FH_SPARE_11_
{
        struct    /* 0x1A0054D8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_11;    /* CAM_A_AAO_FH_SPARE_11 */

typedef union _CAM_A_REG_AAO_FH_SPARE_12_
{
        struct    /* 0x1A0054DC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_12;    /* CAM_A_AAO_FH_SPARE_12 */

typedef union _CAM_A_REG_AAO_FH_SPARE_13_
{
        struct    /* 0x1A0054E0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_13;    /* CAM_A_AAO_FH_SPARE_13 */

typedef union _CAM_A_REG_AAO_FH_SPARE_14_
{
        struct    /* 0x1A0054E4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_14;    /* CAM_A_AAO_FH_SPARE_14 */

typedef union _CAM_A_REG_AAO_FH_SPARE_15_
{
        struct    /* 0x1A0054E8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_15;    /* CAM_A_AAO_FH_SPARE_15 */

typedef union _CAM_A_REG_AAO_FH_SPARE_16_
{
        struct    /* 0x1A0054EC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AAO_FH_SPARE_16;    /* CAM_A_AAO_FH_SPARE_16 */

typedef union _CAM_A_REG_AFO_FH_SPARE_2_
{
        struct    /* 0x1A0054F4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_2;    /* CAM_A_AFO_FH_SPARE_2 */

typedef union _CAM_A_REG_AFO_FH_SPARE_3_
{
        struct    /* 0x1A0054F8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_3;    /* CAM_A_AFO_FH_SPARE_3 */

typedef union _CAM_A_REG_AFO_FH_SPARE_4_
{
        struct    /* 0x1A0054FC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_4;    /* CAM_A_AFO_FH_SPARE_4 */

typedef union _CAM_A_REG_AFO_FH_SPARE_5_
{
        struct    /* 0x1A005500 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_5;    /* CAM_A_AFO_FH_SPARE_5 */

typedef union _CAM_A_REG_AFO_FH_SPARE_6_
{
        struct    /* 0x1A005504 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_6;    /* CAM_A_AFO_FH_SPARE_6 */

typedef union _CAM_A_REG_AFO_FH_SPARE_7_
{
        struct    /* 0x1A005508 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_7;    /* CAM_A_AFO_FH_SPARE_7 */

typedef union _CAM_A_REG_AFO_FH_SPARE_8_
{
        struct    /* 0x1A00550C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_8;    /* CAM_A_AFO_FH_SPARE_8 */

typedef union _CAM_A_REG_AFO_FH_SPARE_9_
{
        struct    /* 0x1A005510 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_9;    /* CAM_A_AFO_FH_SPARE_9 */

typedef union _CAM_A_REG_AFO_FH_SPARE_10_
{
        struct    /* 0x1A005514 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_10;    /* CAM_A_AFO_FH_SPARE_10 */

typedef union _CAM_A_REG_AFO_FH_SPARE_11_
{
        struct    /* 0x1A005518 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_11;    /* CAM_A_AFO_FH_SPARE_11 */

typedef union _CAM_A_REG_AFO_FH_SPARE_12_
{
        struct    /* 0x1A00551C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_12;    /* CAM_A_AFO_FH_SPARE_12 */

typedef union _CAM_A_REG_AFO_FH_SPARE_13_
{
        struct    /* 0x1A005520 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_13;    /* CAM_A_AFO_FH_SPARE_13 */

typedef union _CAM_A_REG_AFO_FH_SPARE_14_
{
        struct    /* 0x1A005524 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_14;    /* CAM_A_AFO_FH_SPARE_14 */

typedef union _CAM_A_REG_AFO_FH_SPARE_15_
{
        struct    /* 0x1A005528 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_15;    /* CAM_A_AFO_FH_SPARE_15 */

typedef union _CAM_A_REG_AFO_FH_SPARE_16_
{
        struct    /* 0x1A00552C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_AFO_FH_SPARE_16;    /* CAM_A_AFO_FH_SPARE_16 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_2_
{
        struct    /* 0x1A005534 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_2;    /* CAM_A_LCSO_FH_SPARE_2 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_3_
{
        struct    /* 0x1A005538 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_3;    /* CAM_A_LCSO_FH_SPARE_3 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_4_
{
        struct    /* 0x1A00553C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_4;    /* CAM_A_LCSO_FH_SPARE_4 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_5_
{
        struct    /* 0x1A005540 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_5;    /* CAM_A_LCSO_FH_SPARE_5 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_6_
{
        struct    /* 0x1A005544 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_6;    /* CAM_A_LCSO_FH_SPARE_6 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_7_
{
        struct    /* 0x1A005548 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_7;    /* CAM_A_LCSO_FH_SPARE_7 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_8_
{
        struct    /* 0x1A00554C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_8;    /* CAM_A_LCSO_FH_SPARE_8 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_9_
{
        struct    /* 0x1A005550 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_9;    /* CAM_A_LCSO_FH_SPARE_9 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_10_
{
        struct    /* 0x1A005554 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_10;    /* CAM_A_LCSO_FH_SPARE_10 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_11_
{
        struct    /* 0x1A005558 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_11;    /* CAM_A_LCSO_FH_SPARE_11 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_12_
{
        struct    /* 0x1A00555C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_12;    /* CAM_A_LCSO_FH_SPARE_12 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_13_
{
        struct    /* 0x1A005560 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_13;    /* CAM_A_LCSO_FH_SPARE_13 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_14_
{
        struct    /* 0x1A005564 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_14;    /* CAM_A_LCSO_FH_SPARE_14 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_15_
{
        struct    /* 0x1A005568 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_15;    /* CAM_A_LCSO_FH_SPARE_15 */

typedef union _CAM_A_REG_LCSO_FH_SPARE_16_
{
        struct    /* 0x1A00556C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LCSO_FH_SPARE_16;    /* CAM_A_LCSO_FH_SPARE_16 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_2_
{
        struct    /* 0x1A005574 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_2;    /* CAM_A_UFEO_FH_SPARE_2 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_3_
{
        struct    /* 0x1A005578 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_3;    /* CAM_A_UFEO_FH_SPARE_3 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_4_
{
        struct    /* 0x1A00557C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_4;    /* CAM_A_UFEO_FH_SPARE_4 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_5_
{
        struct    /* 0x1A005580 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_5;    /* CAM_A_UFEO_FH_SPARE_5 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_6_
{
        struct    /* 0x1A005584 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_6;    /* CAM_A_UFEO_FH_SPARE_6 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_7_
{
        struct    /* 0x1A005588 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_7;    /* CAM_A_UFEO_FH_SPARE_7 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_8_
{
        struct    /* 0x1A00558C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_8;    /* CAM_A_UFEO_FH_SPARE_8 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_9_
{
        struct    /* 0x1A005590 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_9;    /* CAM_A_UFEO_FH_SPARE_9 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_10_
{
        struct    /* 0x1A005594 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_10;    /* CAM_A_UFEO_FH_SPARE_10 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_11_
{
        struct    /* 0x1A005598 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_11;    /* CAM_A_UFEO_FH_SPARE_11 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_12_
{
        struct    /* 0x1A00559C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_12;    /* CAM_A_UFEO_FH_SPARE_12 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_13_
{
        struct    /* 0x1A0055A0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_13;    /* CAM_A_UFEO_FH_SPARE_13 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_14_
{
        struct    /* 0x1A0055A4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_14;    /* CAM_A_UFEO_FH_SPARE_14 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_15_
{
        struct    /* 0x1A0055A8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_15;    /* CAM_A_UFEO_FH_SPARE_15 */

typedef union _CAM_A_REG_UFEO_FH_SPARE_16_
{
        struct    /* 0x1A0055AC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFEO_FH_SPARE_16;    /* CAM_A_UFEO_FH_SPARE_16 */

typedef union _CAM_A_REG_PDO_FH_SPARE_2_
{
        struct    /* 0x1A0055B4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_2;    /* CAM_A_PDO_FH_SPARE_2 */

typedef union _CAM_A_REG_PDO_FH_SPARE_3_
{
        struct    /* 0x1A0055B8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_3;    /* CAM_A_PDO_FH_SPARE_3 */

typedef union _CAM_A_REG_PDO_FH_SPARE_4_
{
        struct    /* 0x1A0055BC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_4;    /* CAM_A_PDO_FH_SPARE_4 */

typedef union _CAM_A_REG_PDO_FH_SPARE_5_
{
        struct    /* 0x1A0055C0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_5;    /* CAM_A_PDO_FH_SPARE_5 */

typedef union _CAM_A_REG_PDO_FH_SPARE_6_
{
        struct    /* 0x1A0055C4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_6;    /* CAM_A_PDO_FH_SPARE_6 */

typedef union _CAM_A_REG_PDO_FH_SPARE_7_
{
        struct    /* 0x1A0055C8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_7;    /* CAM_A_PDO_FH_SPARE_7 */

typedef union _CAM_A_REG_PDO_FH_SPARE_8_
{
        struct    /* 0x1A0055CC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_8;    /* CAM_A_PDO_FH_SPARE_8 */

typedef union _CAM_A_REG_PDO_FH_SPARE_9_
{
        struct    /* 0x1A0055D0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_9;    /* CAM_A_PDO_FH_SPARE_9 */

typedef union _CAM_A_REG_PDO_FH_SPARE_10_
{
        struct    /* 0x1A0055D4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_10;    /* CAM_A_PDO_FH_SPARE_10 */

typedef union _CAM_A_REG_PDO_FH_SPARE_11_
{
        struct    /* 0x1A0055D8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_11;    /* CAM_A_PDO_FH_SPARE_11 */

typedef union _CAM_A_REG_PDO_FH_SPARE_12_
{
        struct    /* 0x1A0055DC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_12;    /* CAM_A_PDO_FH_SPARE_12 */

typedef union _CAM_A_REG_PDO_FH_SPARE_13_
{
        struct    /* 0x1A0055E0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_13;    /* CAM_A_PDO_FH_SPARE_13 */

typedef union _CAM_A_REG_PDO_FH_SPARE_14_
{
        struct    /* 0x1A0055E4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_14;    /* CAM_A_PDO_FH_SPARE_14 */

typedef union _CAM_A_REG_PDO_FH_SPARE_15_
{
        struct    /* 0x1A0055E8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_15;    /* CAM_A_PDO_FH_SPARE_15 */

typedef union _CAM_A_REG_PDO_FH_SPARE_16_
{
        struct    /* 0x1A0055EC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PDO_FH_SPARE_16;    /* CAM_A_PDO_FH_SPARE_16 */

typedef union _CAM_A_REG_PSO_FH_SPARE_4_
{
        struct    /* 0x1A0055F0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_4;    /* CAM_A_PSO_FH_SPARE_4 */

typedef union _CAM_A_REG_PSO_FH_SPARE_2_
{
        struct    /* 0x1A0055F4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_2;    /* CAM_A_PSO_FH_SPARE_2 */

typedef union _CAM_A_REG_PSO_FH_SPARE_3_
{
        struct    /* 0x1A0055F8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_3;    /* CAM_A_PSO_FH_SPARE_3 */

typedef union _CAM_A_REG_PSO_FH_SPARE_5_
{
        struct    /* 0x1A005600 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_5;    /* CAM_A_PSO_FH_SPARE_5 */

typedef union _CAM_A_REG_PSO_FH_SPARE_6_
{
        struct    /* 0x1A005604 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_6;    /* CAM_A_PSO_FH_SPARE_6 */

typedef union _CAM_A_REG_PSO_FH_SPARE_7_
{
        struct    /* 0x1A005608 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_7;    /* CAM_A_PSO_FH_SPARE_7 */

typedef union _CAM_A_REG_PSO_FH_SPARE_8_
{
        struct    /* 0x1A00560C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_8;    /* CAM_A_PSO_FH_SPARE_8 */

typedef union _CAM_A_REG_PSO_FH_SPARE_9_
{
        struct    /* 0x1A005614 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_9;    /* CAM_A_PSO_FH_SPARE_9 */

typedef union _CAM_A_REG_PSO_FH_SPARE_10_
{
        struct    /* 0x1A005618 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_10;    /* CAM_A_PSO_FH_SPARE_10 */

typedef union _CAM_A_REG_PSO_FH_SPARE_11_
{
        struct    /* 0x1A00561C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_11;    /* CAM_A_PSO_FH_SPARE_11 */

typedef union _CAM_A_REG_PSO_FH_SPARE_12_
{
        struct    /* 0x1A005620 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_12;    /* CAM_A_PSO_FH_SPARE_12 */

typedef union _CAM_A_REG_PSO_FH_SPARE_13_
{
        struct    /* 0x1A005624 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_13;    /* CAM_A_PSO_FH_SPARE_13 */

typedef union _CAM_A_REG_PSO_FH_SPARE_14_
{
        struct    /* 0x1A005628 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_14;    /* CAM_A_PSO_FH_SPARE_14 */

typedef union _CAM_A_REG_PSO_FH_SPARE_15_
{
        struct    /* 0x1A00562C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_15;    /* CAM_A_PSO_FH_SPARE_15 */

typedef union _CAM_A_REG_PSO_FH_SPARE_16_
{
        struct    /* 0x1A005630 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_PSO_FH_SPARE_16;    /* CAM_A_PSO_FH_SPARE_16 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_2_
{
        struct    /* 0x1A005634 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_2;    /* CAM_A_LMVO_FH_SPARE_2 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_3_
{
        struct    /* 0x1A005638 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_3;    /* CAM_A_LMVO_FH_SPARE_3 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_4_
{
        struct    /* 0x1A00563C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_4;    /* CAM_A_LMVO_FH_SPARE_4 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_5_
{
        struct    /* 0x1A005640 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_5;    /* CAM_A_LMVO_FH_SPARE_5 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_6_
{
        struct    /* 0x1A005644 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_6;    /* CAM_A_LMVO_FH_SPARE_6 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_7_
{
        struct    /* 0x1A005648 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_7;    /* CAM_A_LMVO_FH_SPARE_7 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_8_
{
        struct    /* 0x1A00564C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_8;    /* CAM_A_LMVO_FH_SPARE_8 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_9_
{
        struct    /* 0x1A005654 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_9;    /* CAM_A_LMVO_FH_SPARE_9 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_10_
{
        struct    /* 0x1A005658 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_10;    /* CAM_A_LMVO_FH_SPARE_10 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_11_
{
        struct    /* 0x1A00565C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_11;    /* CAM_A_LMVO_FH_SPARE_11 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_12_
{
        struct    /* 0x1A005660 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_12;    /* CAM_A_LMVO_FH_SPARE_12 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_13_
{
        struct    /* 0x1A005664 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_13;    /* CAM_A_LMVO_FH_SPARE_13 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_14_
{
        struct    /* 0x1A005668 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_14;    /* CAM_A_LMVO_FH_SPARE_14 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_15_
{
        struct    /* 0x1A00566C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_15;    /* CAM_A_LMVO_FH_SPARE_15 */

typedef union _CAM_A_REG_LMVO_FH_SPARE_16_
{
        struct    /* 0x1A005670 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_LMVO_FH_SPARE_16;    /* CAM_A_LMVO_FH_SPARE_16 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_2_
{
        struct    /* 0x1A005674 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_2;    /* CAM_A_FLKO_FH_SPARE_2 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_3_
{
        struct    /* 0x1A005678 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_3;    /* CAM_A_FLKO_FH_SPARE_3 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_4_
{
        struct    /* 0x1A00567C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_4;    /* CAM_A_FLKO_FH_SPARE_4 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_5_
{
        struct    /* 0x1A005680 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_5;    /* CAM_A_FLKO_FH_SPARE_5 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_6_
{
        struct    /* 0x1A005684 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_6;    /* CAM_A_FLKO_FH_SPARE_6 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_7_
{
        struct    /* 0x1A005688 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_7;    /* CAM_A_FLKO_FH_SPARE_7 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_8_
{
        struct    /* 0x1A00568C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_8;    /* CAM_A_FLKO_FH_SPARE_8 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_9_
{
        struct    /* 0x1A005694 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_9;    /* CAM_A_FLKO_FH_SPARE_9 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_10_
{
        struct    /* 0x1A005698 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_10;    /* CAM_A_FLKO_FH_SPARE_10 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_11_
{
        struct    /* 0x1A00569C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_11;    /* CAM_A_FLKO_FH_SPARE_11 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_12_
{
        struct    /* 0x1A0056A0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_12;    /* CAM_A_FLKO_FH_SPARE_12 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_13_
{
        struct    /* 0x1A0056A4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_13;    /* CAM_A_FLKO_FH_SPARE_13 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_14_
{
        struct    /* 0x1A0056A8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_14;    /* CAM_A_FLKO_FH_SPARE_14 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_15_
{
        struct    /* 0x1A0056AC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_15;    /* CAM_A_FLKO_FH_SPARE_15 */

typedef union _CAM_A_REG_FLKO_FH_SPARE_16_
{
        struct    /* 0x1A0056B0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_FLKO_FH_SPARE_16;    /* CAM_A_FLKO_FH_SPARE_16 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_2_
{
        struct    /* 0x1A0056B4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_2;    /* CAM_A_RSSO_A_FH_SPARE_2 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_3_
{
        struct    /* 0x1A0056B8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_3;    /* CAM_A_RSSO_A_FH_SPARE_3 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_4_
{
        struct    /* 0x1A0056BC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_4;    /* CAM_A_RSSO_A_FH_SPARE_4 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_5_
{
        struct    /* 0x1A0056E0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_5;    /* CAM_A_RSSO_A_FH_SPARE_5 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_6_
{
        struct    /* 0x1A0056E4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_6;    /* CAM_A_RSSO_A_FH_SPARE_6 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_7_
{
        struct    /* 0x1A0056E8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_7;    /* CAM_A_RSSO_A_FH_SPARE_7 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_8_
{
        struct    /* 0x1A0056EC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_8;    /* CAM_A_RSSO_A_FH_SPARE_8 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_9_
{
        struct    /* 0x1A0056F4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_9;    /* CAM_A_RSSO_A_FH_SPARE_9 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_10_
{
        struct    /* 0x1A0056F8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_10;    /* CAM_A_RSSO_A_FH_SPARE_10 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_11_
{
        struct    /* 0x1A0056FC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_11;    /* CAM_A_RSSO_A_FH_SPARE_11 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_12_
{
        struct    /* 0x1A005700 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_12;    /* CAM_A_RSSO_A_FH_SPARE_12 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_13_
{
        struct    /* 0x1A005704 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_13;    /* CAM_A_RSSO_A_FH_SPARE_13 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_14_
{
        struct    /* 0x1A005708 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_14;    /* CAM_A_RSSO_A_FH_SPARE_14 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_15_
{
        struct    /* 0x1A00570C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_15;    /* CAM_A_RSSO_A_FH_SPARE_15 */

typedef union _CAM_A_REG_RSSO_A_FH_SPARE_16_
{
        struct    /* 0x1A005710 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_RSSO_A_FH_SPARE_16;    /* CAM_A_RSSO_A_FH_SPARE_16 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_2_
{
        struct    /* 0x1A005714 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_2;    /* CAM_A_UFGO_FH_SPARE_2 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_3_
{
        struct    /* 0x1A005718 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_3;    /* CAM_A_UFGO_FH_SPARE_3 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_4_
{
        struct    /* 0x1A00571C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_4;    /* CAM_A_UFGO_FH_SPARE_4 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_5_
{
        struct    /* 0x1A005720 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_5;    /* CAM_A_UFGO_FH_SPARE_5 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_6_
{
        struct    /* 0x1A005724 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_6;    /* CAM_A_UFGO_FH_SPARE_6 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_7_
{
        struct    /* 0x1A005728 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_7;    /* CAM_A_UFGO_FH_SPARE_7 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_8_
{
        struct    /* 0x1A00572C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_8;    /* CAM_A_UFGO_FH_SPARE_8 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_9_
{
        struct    /* 0x1A005730 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_9;    /* CAM_A_UFGO_FH_SPARE_9 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_10_
{
        struct    /* 0x1A005734 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_10;    /* CAM_A_UFGO_FH_SPARE_10 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_11_
{
        struct    /* 0x1A005738 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_11;    /* CAM_A_UFGO_FH_SPARE_11 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_12_
{
        struct    /* 0x1A00573C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_12;    /* CAM_A_UFGO_FH_SPARE_12 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_13_
{
        struct    /* 0x1A005740 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_13;    /* CAM_A_UFGO_FH_SPARE_13 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_14_
{
        struct    /* 0x1A005744 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_14;    /* CAM_A_UFGO_FH_SPARE_14 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_15_
{
        struct    /* 0x1A005748 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_15;    /* CAM_A_UFGO_FH_SPARE_15 */

typedef union _CAM_A_REG_UFGO_FH_SPARE_16_
{
        struct    /* 0x1A00574C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_A_REG_UFGO_FH_SPARE_16;    /* CAM_A_UFGO_FH_SPARE_16 */

typedef union _CAM_B_REG_CTL_START_
{
        struct    /* 0x1A006000 */
        {
                FIELD  CQ_THR0_START                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  CQ_THR1_START                         :  1;        /*  1.. 1, 0x00000002 */
                FIELD  CQ_THR2_START                         :  1;        /*  2.. 2, 0x00000004 */
                FIELD  CQ_THR3_START                         :  1;        /*  3.. 3, 0x00000008 */
                FIELD  CQ_THR4_START                         :  1;        /*  4.. 4, 0x00000010 */
                FIELD  CQ_THR5_START                         :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_THR6_START                         :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_THR7_START                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_THR8_START                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CQ_THR9_START                         :  1;        /*  9.. 9, 0x00000200 */
                FIELD  CQ_THR10_START                        :  1;        /* 10..10, 0x00000400 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  CQ_THR12_START                        :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_START;    /* CAM_B_CTL_START */

typedef union _CAM_B_REG_CTL_EN_
{
        struct    /* 0x1A006004 */
        {
                FIELD  TG_EN                                 :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_EN                                :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_EN                                :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_EN                                :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_EN                                :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_EN                                :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_EN                                :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_EN                                :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_EN                                :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_EN                                :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_EN                                :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_EN                                :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_EN                               :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_EN                                :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_EN                                :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_EN                                :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_EN                                 :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_EN                               :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_EN                                 :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_EN                              :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_EN                                :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_EN                              :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_EN                                :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_EN                               :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  2;        /* 25..26, 0x06000000 */
                FIELD  BIN_EN                                :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_EN                                :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_EN                                :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_EN                                :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_EN                               :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_EN;    /* CAM_B_CTL_EN */

typedef union _CAM_B_REG_CTL_DMA_EN_
{
        struct    /* 0x1A006008 */
        {
                FIELD  IMGO_EN                               :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_EN                               :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_EN                               :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_EN                                :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_EN                               :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_EN                                :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_EN                                :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_EN                               :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_EN                               :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_EN                               :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_EN                                :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_EN                              :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_EN                                :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_EN                               :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_EN                               :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_EN                               :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_EN                               :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_DMA_EN;    /* CAM_B_CTL_DMA_EN */

typedef union _CAM_B_REG_CTL_FMT_SEL_
{
        struct    /* 0x1A00600C */
        {
                FIELD  PIX_ID                                :  2;        /*  0.. 1, 0x00000003 */
                FIELD  RRZO_FMT                              :  2;        /*  2.. 3, 0x0000000C */
                FIELD  IMGO_FMT                              :  5;        /*  4.. 8, 0x000001F0 */
                FIELD  rsv_9                                 :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PIX_BUS_DMXO                          :  2;        /* 10..11, 0x00000C00 */
                FIELD  TG_FMT                                :  3;        /* 12..14, 0x00007000 */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  TG_SWAP                               :  2;        /* 16..17, 0x00030000 */
                FIELD  HLR_MODE                              :  2;        /* 18..19, 0x000C0000 */
                FIELD  DMX_ID                                :  2;        /* 20..21, 0x00300000 */
                FIELD  PIX_BUS_AMXO                          :  2;        /* 22..23, 0x00C00000 */
                FIELD  PIX_BUS_DMXI                          :  2;        /* 24..25, 0x03000000 */
                FIELD  PIX_BUS_BMXO                          :  2;        /* 26..27, 0x0C000000 */
                FIELD  PIX_BUS_RMXO                          :  2;        /* 28..29, 0x30000000 */
                FIELD  RRZO_FG_MODE                          :  1;        /* 30..30, 0x40000000 */
                FIELD  LP_MODE                               :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_FMT_SEL;    /* CAM_B_CTL_FMT_SEL */

typedef union _CAM_B_REG_CTL_SEL_
{
        struct    /* 0x1A006010 */
        {
                FIELD  DMX_SEL                               :  3;        /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  HDS1_SEL                              :  1;        /*  4.. 4, 0x00000010 */
                FIELD  DMX_POS_SEL                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  RMBN_SEL                              :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  STM_SEL                               :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  1;        /*  9.. 9, 0x00000200 */
                FIELD  AA_SEL                                :  1;        /* 10..10, 0x00000400 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  SGG_SEL                               :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                :  1;        /* 13..13, 0x00002000 */
                FIELD  LCS_SEL                               :  1;        /* 14..14, 0x00004000 */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  IMG_SEL                               :  2;        /* 16..17, 0x00030000 */
                FIELD  UFE_SEL                               :  2;        /* 18..19, 0x000C0000 */
                FIELD  FLK1_SEL                              :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  1;        /* 21..21, 0x00200000 */
                FIELD  PDO_SEL                               :  1;        /* 22..22, 0x00400000 */
                FIELD  rsv_23                                :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_SEL                              :  2;        /* 24..25, 0x03000000 */
                FIELD  UFEG_SEL                              :  1;        /* 26..26, 0x04000000 */
                FIELD  rsv_27                                :  1;        /* 27..27, 0x08000000 */
                FIELD  RCP_SEL                               :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  1;        /* 29..29, 0x20000000 */
                FIELD  AAO_SEL                               :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_SEL;    /* CAM_B_CTL_SEL */

typedef union _CAM_B_REG_CTL_MISC_
{
        struct    /* 0x1A006014 */
        {
                FIELD  DB_LOAD_HOLD                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  DB_EN                                 :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  APB_CLK_GATE_BYPASS                   :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  3;        /*  9..11, 0x00000E00 */
                FIELD  AF_DB_LOAD_HOLD                       :  1;        /* 12..12, 0x00001000 */
                FIELD  AA_DB_LOAD_HOLD                       :  1;        /* 13..13, 0x00002000 */
                FIELD  rsv_14                                : 18;        /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_MISC;    /* CAM_B_CTL_MISC */

typedef union _CAM_B_REG_CTL_EN2_
{
        struct    /* 0x1A006018 */
        {
                FIELD  SGG3_EN                               :  1;        /*  0.. 0, 0x00000001 */
                FIELD  FLK_EN                                :  1;        /*  1.. 1, 0x00000002 */
                FIELD  HDS_EN                                :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMV_EN                                :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RSS_EN                                :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  8;        /*  5..12, 0x00001FE0 */
                FIELD  CPN_EN                                :  1;        /* 13..13, 0x00002000 */
                FIELD  DCPN_EN                               :  1;        /* 14..14, 0x00004000 */
                FIELD  ADBS_EN                               :  1;        /* 15..15, 0x00008000 */
                FIELD  BMX2_EN                               :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_EN                                :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_EN                               :  1;        /* 18..18, 0x00040000 */
                FIELD  PDE_EN                                :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_EN                                :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_EN                                :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_EN                                :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_EN                                 :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_EN                                :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_EN                                :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_EN                               :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_EN                                :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_EN                               :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_EN                                :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_EN                                :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_EN                               :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_EN2;    /* CAM_B_CTL_EN2 */

typedef union _CAM_B_REG_CTL_RAW_INT_EN_
{
        struct    /* 0x1A006020 */
        {
                FIELD  VS_INT_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_EN                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_EN                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_EN                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_EN                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_EN                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_EN                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_EN                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_EN                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_EN                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_EN                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_EN                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_EN                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_EN                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_EN                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_EN                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_EN                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_EN                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_EN                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_EN                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_EN                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BPC_ERR_EN                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_EN                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_EN                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_EN                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_EN                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_EN                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_EN                       :  1;        /* 30..30, 0x40000000 */
                FIELD  INT_WCLR_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_INT_EN;    /* CAM_B_CTL_RAW_INT_EN */

typedef union _CAM_B_REG_CTL_RAW_INT_STATUS_
{
        struct    /* 0x1A006024 */
        {
                FIELD  VS_INT_ST                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_ST                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_ST                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_ST                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_ST                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_ST                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_ST                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_ST                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_ST                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_ST                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_ST                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_ST                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_ST                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_ST                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_ST                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_ST                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_ST                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_ST                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_ST                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_ST                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BNR_ERR_ST                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_ST                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_ST                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_ST                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_ST                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_ST                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_ST                       :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_INT_STATUS;    /* CAM_B_CTL_RAW_INT_STATUS */

typedef union _CAM_B_REG_CTL_RAW_INT_STATUSX_
{
        struct    /* 0x1A006028 */
        {
                FIELD  VS_INT_ST                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_ST                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_ST                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_ST                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_ST                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_ST                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_ST                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_ST                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_ST                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_ST                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_ST                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_ST                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_ST                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_ST                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_ST                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_ST                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_ST                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_ST                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_ST                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_ST                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BNR_ERR_ST                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_ST                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_ST                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_ST                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_ST                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_ST                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_ST                       :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_INT_STATUSX;    /* CAM_B_CTL_RAW_INT_STATUSX */

typedef union _CAM_B_REG_CTL_RAW_INT2_EN_
{
        struct    /* 0x1A006030 */
        {
                FIELD  IMGO_DONE_EN                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_EN                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_EN                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EISO_DONE_EN                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_EN                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DONE_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_EN                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_EN                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_EN                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_EN                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_EN                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_EN                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_EN                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_EN                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_EN                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_EN                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_EN                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_EN                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_EN                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_EN                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_EN                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_EN                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_EN                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_EN                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_EN                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_EN                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_EN                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_EN                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_INT2_EN;    /* CAM_B_CTL_RAW_INT2_EN */

typedef union _CAM_B_REG_CTL_RAW_INT2_STATUS_
{
        struct    /* 0x1A006034 */
        {
                FIELD  IMGO_DONE_ST                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_ST                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_ST                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EISO_DONE_ST                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_ST                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DEONE_ST                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_ST                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_ST                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_ST                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_ST                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_ST                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_ST                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_ST                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_ST                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_ST                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_ST                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_ST                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_ST                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_ST                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_ST                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_ST                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_ST                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_ST                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_ST                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_ST                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_ST                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_INT2_STATUS;    /* CAM_B_CTL_RAW_INT2_STATUS */

typedef union _CAM_B_REG_CTL_RAW_INT2_STATUSX_
{
        struct    /* 0x1A006038 */
        {
                FIELD  IMGO_DONE_ST                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_ST                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_ST                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EISO_DONE_ST                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_ST                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DEONE_ST                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_ST                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_ST                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_ST                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_ST                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_ST                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_ST                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_ST                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_ST                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_ST                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_ST                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_ST                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_ST                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_ST                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_ST                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_ST                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_ST                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_ST                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_ST                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_ST                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_ST                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_INT2_STATUSX;    /* CAM_B_CTL_RAW_INT2_STATUSX */

typedef union _CAM_B_REG_CTL_SW_CTL_
{
        struct    /* 0x1A006040 */
        {
                FIELD  SW_RST_Trig                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  SW_RST_ST                             :  1;        /*  1.. 1, 0x00000002 */
                FIELD  HW_RST                                :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 : 29;        /*  3..31, 0xFFFFFFF8 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_SW_CTL;    /* CAM_B_CTL_SW_CTL */

typedef union _CAM_B_REG_CTL_AB_DONE_SEL_
{
        struct    /* 0x1A006044 */
        {
                FIELD  IMGO_A_DONE_SEL                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_A_DONE_SEL                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_A_DONE_SEL                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_A_DONE_SEL                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_A_DONE_SEL                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_A_DONE_SEL                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_A_DONE_SEL                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_A_DONE_SEL                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_A_DONE_SEL                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  UFGO_A_DONE_SEL                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_A_DONE_SEL                        :  1;        /* 10..10, 0x00000400 */
                FIELD  TG_A_DONE_SEL                         :  1;        /* 11..11, 0x00000800 */
                FIELD  LSC3I_A_DONE_SEL                      :  1;        /* 12..12, 0x00001000 */
                FIELD  PDI_A_DONE_SEL                        :  1;        /* 13..13, 0x00002000 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  IMGO_B_DONE_SEL                       :  1;        /* 16..16, 0x00010000 */
                FIELD  UFEO_B_DONE_SEL                       :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_B_DONE_SEL                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_B_DONE_SEL                        :  1;        /* 19..19, 0x00080000 */
                FIELD  LCSO_B_DONE_SEL                       :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_B_DONE_SEL                        :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_B_DONE_SEL                        :  1;        /* 22..22, 0x00400000 */
                FIELD  BPCI_B_DONE_SEL                       :  1;        /* 23..23, 0x00800000 */
                FIELD  LSCI_B_DONE_SEL                       :  1;        /* 24..24, 0x01000000 */
                FIELD  UFGO_B_DONE_SEL                       :  1;        /* 25..25, 0x02000000 */
                FIELD  PDO_B_DONE_SEL                        :  1;        /* 26..26, 0x04000000 */
                FIELD  TG_B_DONE_SEL                         :  1;        /* 27..27, 0x08000000 */
                FIELD  LSC3I_B_DONE_SEL                      :  1;        /* 28..28, 0x10000000 */
                FIELD  PDI_B_DONE_SEL                        :  1;        /* 29..29, 0x20000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_AB_DONE_SEL;    /* CAM_B_CTL_AB_DONE_SEL */

typedef union _CAM_B_REG_CTL_CD_DONE_SEL_
{
        struct    /* 0x1A006048 */
        {
                FIELD  IMGO_C_DONE_SEL                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_C_DONE_SEL                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_C_DONE_SEL                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_C_DONE_SEL                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_C_DONE_SEL                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_C_DONE_SEL                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_C_DONE_SEL                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_C_DONE_SEL                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_C_DONE_SEL                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  UFGO_C_DONE_SEL                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_C_DONE_SEL                        :  1;        /* 10..10, 0x00000400 */
                FIELD  TG_C_DONE_SEL                         :  1;        /* 11..11, 0x00000800 */
                FIELD  LSC3I_C_DONE_SEL                      :  1;        /* 12..12, 0x00001000 */
                FIELD  PDI_C_DONE_SEL                        :  1;        /* 13..13, 0x00002000 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  IMGO_D_DONE_SEL                       :  1;        /* 16..16, 0x00010000 */
                FIELD  UFEO_D_DONE_SEL                       :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_D_DONE_SEL                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_D_DONE_SEL                        :  1;        /* 19..19, 0x00080000 */
                FIELD  LCSO_D_DONE_SEL                       :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_D_DONE_SEL                        :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_D_DONE_SEL                        :  1;        /* 22..22, 0x00400000 */
                FIELD  BPCI_D_DONE_SEL                       :  1;        /* 23..23, 0x00800000 */
                FIELD  LSCI_D_DONE_SEL                       :  1;        /* 24..24, 0x01000000 */
                FIELD  UFGO_D_DONE_SEL                       :  1;        /* 25..25, 0x02000000 */
                FIELD  PDO_D_DONE_SEL                        :  1;        /* 26..26, 0x04000000 */
                FIELD  TG_D_DONE_SEL                         :  1;        /* 27..27, 0x08000000 */
                FIELD  LSC3I_D_DONE_SEL                      :  1;        /* 28..28, 0x10000000 */
                FIELD  PDI_D_DONE_SEL                        :  1;        /* 29..29, 0x20000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_CD_DONE_SEL;    /* CAM_B_CTL_CD_DONE_SEL */

typedef union _CAM_B_REG_CTL_UNI_DONE_SEL_
{
        struct    /* 0x1A00604C */
        {
                FIELD  DONE_SEL_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RSSO_A_DONE_SEL                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EISO_A_DONE_SEL                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_A_DONE_SEL                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  4;        /*  5.. 8, 0x000001E0 */
                FIELD  RSSO_C_DONE_SEL                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  rsv_10                                :  1;        /* 10..10, 0x00000400 */
                FIELD  LMVO_C_DONE_SEL                       :  1;        /* 11..11, 0x00000800 */
                FIELD  FLKO_C_DONE_SEL                       :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 15;        /* 13..27, 0x0FFFE000 */
                FIELD  ADL_A_DONE_SEL                        :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_UNI_DONE_SEL;    /* CAM_B_CTL_UNI_DONE_SEL */

typedef union _CAM_B_REG_CTL_SPARE0_
{
        struct    /* 0x1A006050 */
        {
                FIELD  SPARE0                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_SPARE0;    /* CAM_B_CTL_SPARE0 */

typedef union _CAM_B_REG_CTL_SPARE1_
{
        struct    /* 0x1A006054 */
        {
                FIELD  SPARE1                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_SPARE1;    /* CAM_B_CTL_SPARE1 */

typedef union _CAM_B_REG_CTL_SPARE2_
{
        struct    /* 0x1A006058 */
        {
                FIELD  SPARE2                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_SPARE2;    /* CAM_B_CTL_SPARE2 */

typedef union _CAM_B_REG_CTL_SW_PASS1_DONE_
{
        struct    /* 0x1A00605C */
        {
                FIELD  DOWN_SAMPLE_PERIOD                    :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  DOWN_SAMPLE_EN                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_FIFO_FULL_DROP                   :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_FIFO_FULL_DROP                   :  1;        /* 10..10, 0x00000400 */
                FIELD  LCSO_FIFO_FULL_DROP                   :  1;        /* 11..11, 0x00000800 */
                FIELD  UFEO_FIFO_FULL_DROP                   :  1;        /* 12..12, 0x00001000 */
                FIELD  EISO_FIFO_FULL_DROP                   :  1;        /* 13..13, 0x00002000 */
                FIELD  RSSO_FIFO_FULL_DROP                   :  1;        /* 14..14, 0x00004000 */
                FIELD  UFGO_FIFO_FULL_DROP                   :  1;        /* 15..15, 0x00008000 */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_SW_PASS1_DONE;    /* CAM_B_CTL_SW_PASS1_DONE */

typedef union _CAM_B_REG_CTL_FBC_RCNT_INC_
{
        struct    /* 0x1A006060 */
        {
                FIELD  IMGO_RCNT_INC                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_RCNT_INC                         :  1;        /*  1.. 1, 0x00000002 */
                FIELD  LCSO_RCNT_INC                         :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AAO_RCNT_INC                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  PDO_A_RCNT_INC                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_A_RCNT_INC                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  AFO_B_RCNT_INC                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AFO_C_RCNT_INC                        :  1;        /*  7.. 7, 0x00000080 */
                FIELD  AFO_D_RCNT_INC                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  UFEO_RCNT_INC                         :  1;        /*  9.. 9, 0x00000200 */
                FIELD  EISO_RCNT_INC                         :  1;        /* 10..10, 0x00000400 */
                FIELD  RSSO_RCNT_INC                         :  1;        /* 11..11, 0x00000800 */
                FIELD  FLKO_RCNT_INC                         :  1;        /* 12..12, 0x00001000 */
                FIELD  PSO_RCNT_INC                          :  1;        /* 13..13, 0x00002000 */
                FIELD  UFGO_RCNT_INC                         :  1;        /* 14..14, 0x00004000 */
                FIELD  rsv_15                                : 17;        /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_FBC_RCNT_INC;    /* CAM_B_CTL_FBC_RCNT_INC */

typedef union _CAM_B_REG_CTL_DBG_SET_
{
        struct    /* 0x1A006070 */
        {
                FIELD  DEBUG_MOD_SEL                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DEBUG_SEL                             :  4;        /*  8..11, 0x00000F00 */
                FIELD  DEBUG_TOP_SEL                         :  4;        /* 12..15, 0x0000F000 */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_DBG_SET;    /* CAM_B_CTL_DBG_SET */

typedef union _CAM_B_REG_CTL_DBG_PORT_
{
        struct    /* 0x1A006074 */
        {
                FIELD  CTL_DBG_PORT                          : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_DBG_PORT;    /* CAM_B_CTL_DBG_PORT */

typedef union _CAM_B_REG_CTL_DATE_CODE_
{
        struct    /* 0x1A006078 */
        {
                FIELD  CTL_DATE_CODE                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_DATE_CODE;    /* CAM_B_CTL_DATE_CODE */

typedef union _CAM_B_REG_CTL_PROJ_CODE_
{
        struct    /* 0x1A00607C */
        {
                FIELD  CTL_PROJ_CODE                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_PROJ_CODE;    /* CAM_B_CTL_PROJ_CODE */

typedef union _CAM_B_REG_CTL_RAW_DCM_DIS_
{
        struct    /* 0x1A006080 */
        {
                FIELD  TG_DCM_DIS                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_DCM_DIS                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_DCM_DIS                           :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_DCM_DIS                           :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_DCM_DIS                           :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_DCM_DIS                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_DCM_DIS                           :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_DCM_DIS                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_DCM_DIS                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_DCM_DIS                           :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_DCM_DIS                           :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_DCM_DIS                           :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_DCM_DIS                          :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_DCM_DIS                           :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_DCM_DIS                           :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_DCM_DIS                           :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_DCM_DIS                           :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_DCM_DIS                            :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_DCM_DIS                          :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_DCM_DIS                            :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_DCM_DIS                         :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_DCM_DIS                           :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_DCM_DIS                         :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_DCM_DIS                           :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_DCM_DIS                          :  1;        /* 24..24, 0x01000000 */
                FIELD  PMX_DCM_DIS                           :  1;        /* 25..25, 0x02000000 */
                FIELD  PKP_DCM_DIS                           :  1;        /* 26..26, 0x04000000 */
                FIELD  BIN_DCM_DIS                           :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_DCM_DIS                           :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_DCM_DIS                           :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_DCM_DIS                           :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_DCM_DIS                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_DCM_DIS;    /* CAM_B_CTL_RAW_DCM_DIS */

typedef union _CAM_B_REG_CTL_DMA_DCM_DIS_
{
        struct    /* 0x1A006084 */
        {
                FIELD  IMGO_DCM_DIS                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DCM_DIS                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DCM_DIS                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_DCM_DIS                           :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_DCM_DIS                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_DCM_DIS                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_DCM_DIS                           :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_DCM_DIS                          :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_DCM_DIS                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_DCM_DIS                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_DCM_DIS                           :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_DCM_DIS                         :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_DCM_DIS                           :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_DCM_DIS                          :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_DCM_DIS                          :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DCM_DIS                          :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_DCM_DIS                          :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_DMA_DCM_DIS;    /* CAM_B_CTL_DMA_DCM_DIS */

typedef union _CAM_B_REG_CTL_TOP_DCM_DIS_
{
        struct    /* 0x1A006088 */
        {
                FIELD  TOP_DCM_DIS                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 31;        /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_TOP_DCM_DIS;    /* CAM_B_CTL_TOP_DCM_DIS */

typedef union _CAM_B_REG_CTL_RAW_DCM_STATUS_
{
        struct    /* 0x1A006090 */
        {
                FIELD  TG_DCM_STATUS                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_DCM_STATUS                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_DCM_STATUS                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_DCM_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_DCM_STATUS                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_DCM_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_DCM_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_DCM_STATUS                        :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_DCM_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_DCM_STATUS                        :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_DCM_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_DCM_STATUS                        :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_DCM_STATUS                       :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_DCM_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_DCM_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_DCM_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_DCM_STATUS                        :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_DCM_STATUS                         :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_DCM_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_DCM_STATUS                         :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_DCM_STATUS                      :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_DCM_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_DCM_STATUS                      :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_DCM_DIS                           :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_DCM_STATUS                       :  1;        /* 24..24, 0x01000000 */
                FIELD  PMX_DCM_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  PKP_DCM_STATUS                        :  1;        /* 26..26, 0x04000000 */
                FIELD  BIN_DCM_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_DCM_STATUS                        :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_DCM_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_DCM_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_DCM_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_DCM_STATUS;    /* CAM_B_CTL_RAW_DCM_STATUS */

typedef union _CAM_B_REG_CTL_DMA_DCM_STATUS_
{
        struct    /* 0x1A006094 */
        {
                FIELD  IMGO_DCM_STATUS                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DCM_STATUS                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DCM_STATUS                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_DCM_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_DCM_STATUS                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_DCM_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_DCM_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_DCM_STATUS                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_DCM_STATUS                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_DCM_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_DCM_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_DCM_STATUS                      :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_DCM_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_DCM_DIS                          :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_DCM_DIS                          :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DCM_STATUS                       :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_DCM_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_DMA_DCM_STATUS;    /* CAM_B_CTL_DMA_DCM_STATUS */

typedef union _CAM_B_REG_CTL_TOP_DCM_STATUS_
{
        struct    /* 0x1A006098 */
        {
                FIELD  TOP_DCM_STATUS                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 31;        /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_TOP_DCM_STATUS;    /* CAM_B_CTL_TOP_DCM_STATUS */

typedef union _CAM_B_REG_CTL_RAW_REQ_STATUS_
{
        struct    /* 0x1A0060A0 */
        {
                FIELD  TG_REQ_STATUS                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_REQ_STATUS                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_REQ_STATUS                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_REQ_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_REQ_STATUS                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_REQ_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_REQ_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_REQ_STATUS                        :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_REQ_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_REQ_STATUS                        :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_REQ_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_REQ_STATUS                        :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_REQ_STATUS                       :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_REQ_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_REQ_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_REQ_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_REQ_STATUS                        :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_REQ_STATUS                         :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_REQ_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_REQ_STATUS                         :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_REQ_STATUS                      :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_REQ_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_REQ_STATUS                      :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_REQ_DIS                           :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_REQ_STATUS                       :  1;        /* 24..24, 0x01000000 */
                FIELD  PMX_REQ_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  PKP_REQ_STATUS                        :  1;        /* 26..26, 0x04000000 */
                FIELD  BIN_REQ_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_REQ_STATUS                        :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_REQ_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_REQ_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_REQ_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_REQ_STATUS;    /* CAM_B_CTL_RAW_REQ_STATUS */

typedef union _CAM_B_REG_CTL_DMA_REQ_STATUS_
{
        struct    /* 0x1A0060A4 */
        {
                FIELD  IMGO_REQ_STATUS                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_REQ_STATUS                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_REQ_STATUS                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_REQ_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_REQ_STATUS                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_REQ_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_REQ_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_REQ_STATUS                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_REQ_STATUS                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_REQ_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_REQ_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_REQ_STATUS                      :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_REQ_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_REQ_STATUS                       :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_REQ_STATUS                       :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_REQ_STATUS                       :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_REQ_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_DMA_REQ_STATUS;    /* CAM_B_CTL_DMA_REQ_STATUS */

typedef union _CAM_B_REG_CTL_RAW_RDY_STATUS_
{
        struct    /* 0x1A0060A8 */
        {
                FIELD  TG_RDY_STATUS                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_RDY_STATUS                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_RDY_STATUS                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_RDY_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_RDY_STATUS                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_RDY_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_RDY_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_RDY_STATUS                        :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_RDY_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_RDY_STATUS                        :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_RDY_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_RDY_STATUS                        :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_RDY_STATUS                       :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_RDY_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_RDY_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_RDY_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_RDY_STATUS                        :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_RDY_STATUS                         :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_RDY_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_RDY_STATUS                         :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_RDY_STATUS                      :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_RDY_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_RDY_STATUS                      :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_RDY_STATUS                        :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_RDY_STATUS                       :  1;        /* 24..24, 0x01000000 */
                FIELD  PMX_RDY_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  PKP_RDY_STATUS                        :  1;        /* 26..26, 0x04000000 */
                FIELD  BIN_RDY_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_RDY_STATUS                        :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_RDY_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_RDY_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_RDY_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_RDY_STATUS;    /* CAM_B_CTL_RAW_RDY_STATUS */

typedef union _CAM_B_REG_CTL_DMA_RDY_STATUS_
{
        struct    /* 0x1A0060AC */
        {
                FIELD  IMGO_RDY_STATUS                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_RDY_STATUS                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_RDY_STATUS                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_RDY_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_RDY_STATUS                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_RDY_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_RDY_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_RDY_STATUS                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_RDY_STATUS                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_RDY_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_RDY_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_RDY_STATUS                      :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_RDY_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_RDY_STATUS                       :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_RDY_STATUS                       :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_RDY_STATUS                       :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_RDY_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_DMA_RDY_STATUS;    /* CAM_B_CTL_DMA_RDY_STATUS */

typedef union _CAM_B_REG_CTL_RAW_CCU_INT_EN_
{
        struct    /* 0x1A0060B0 */
        {
                FIELD  VS_INT_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_EN                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_EN                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_EN                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_EN                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_EN                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_EN                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_EN                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_EN                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_EN                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_EN                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_EN                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_EN                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_EN                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_EN                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_EN                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_EN                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_EN                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_EN                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_EN                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_EN                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BPC_ERR_EN                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_EN                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_EN                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_EN                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_EN                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_EN                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_EN                       :  1;        /* 30..30, 0x40000000 */
                FIELD  INT_WCLR_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_CCU_INT_EN;    /* CAM_B_CTL_RAW_CCU_INT_EN */

typedef union _CAM_B_REG_CTL_RAW_CCU_INT_STATUS_
{
        struct    /* 0x1A0060B4 */
        {
                FIELD  VS_INT_ST                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_ST                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_ST                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_ST                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_ST                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_ST                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_ST                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_ST                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_ST                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_ST                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_ST                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_ST                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_ST                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_ST                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_ST                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_ST                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_ST                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_ST                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_ST                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_ST                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BNR_ERR_ST                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_ST                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_ST                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_ST                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_ST                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_ST                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_ST                       :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_CCU_INT_STATUS;    /* CAM_B_CTL_RAW_CCU_INT_STATUS */

typedef union _CAM_B_REG_CTL_RAW_CCU_INT2_EN_
{
        struct    /* 0x1A0060B8 */
        {
                FIELD  IMGO_DONE_EN                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_EN                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_EN                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EISO_DONE_EN                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_EN                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DONE_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_EN                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_EN                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_EN                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_EN                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_EN                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_EN                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_EN                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_EN                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_EN                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_EN                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_EN                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_EN                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_EN                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_EN                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_EN                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_EN                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_EN                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_EN                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_EN                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_EN                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_EN                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_EN                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_CCU_INT2_EN;    /* CAM_B_CTL_RAW_CCU_INT2_EN */

typedef union _CAM_B_REG_CTL_RAW_CCU_INT2_STATUS_
{
        struct    /* 0x1A0060BC */
        {
                FIELD  IMGO_DONE_ST                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_ST                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_ST                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EISO_DONE_ST                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_ST                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DEONE_ST                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_ST                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_ST                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_ST                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_ST                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_ST                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_ST                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_ST                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_ST                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_ST                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_ST                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_ST                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_ST                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_ST                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_ST                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_ST                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_ST                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_ST                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_ST                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_ST                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_ST                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_CCU_INT2_STATUS;    /* CAM_B_CTL_RAW_CCU_INT2_STATUS */

typedef union _CAM_B_REG_CTL_RAW_INT3_EN_
{
        struct    /* 0x1A0060C0 */
        {
                FIELD  AE_CCU_READ_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_EN                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_EN                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_EN                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_EN                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_EN                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_EN                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_EN                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_INT3_EN;    /* CAM_B_CTL_RAW_INT3_EN */

typedef union _CAM_B_REG_CTL_RAW_INT3_STATUS_
{
        struct    /* 0x1A0060C4 */
        {
                FIELD  AE_CCU_READ_ST                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_ST                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_ST                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_ST                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_ST                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_ST                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_ST                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_INT3_STATUS;    /* CAM_B_CTL_RAW_INT3_STATUS */

typedef union _CAM_B_REG_CTL_RAW_INT3_STATUSX_
{
        struct    /* 0x1A0060C8 */
        {
                FIELD  AE_CCU_READ_ST                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_ST                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_ST                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_ST                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_ST                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_ST                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_ST                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_INT3_STATUSX;    /* CAM_B_CTL_RAW_INT3_STATUSX */

typedef union _CAM_B_REG_CTL_RAW_CCU_INT3_EN_
{
        struct    /* 0x1A0060D0 */
        {
                FIELD  AE_CCU_READ_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_EN                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_EN                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_EN                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_EN                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_EN                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_EN                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_EN                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_CCU_INT3_EN;    /* CAM_B_CTL_RAW_CCU_INT3_EN */

typedef union _CAM_B_REG_CTL_RAW_CCU_INT3_STATUS_
{
        struct    /* 0x1A0060D4 */
        {
                FIELD  AE_CCU_READ_ST                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_ST                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_ST                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_ST                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_ST                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_ST                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_ST                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW_CCU_INT3_STATUS;    /* CAM_B_CTL_RAW_CCU_INT3_STATUS */

typedef union _CAM_B_REG_CTL_UNI_B_DONE_SEL_
{
        struct    /* 0x1A0060D8 */
        {
                FIELD  rsv_0                                 :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RSSO_B_DONE_SEL                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_B_DONE_SEL                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_B_DONE_SEL                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  4;        /*  5.. 8, 0x000001E0 */
                FIELD  RSSO_D_DONE_SEL                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  rsv_10                                :  1;        /* 10..10, 0x00000400 */
                FIELD  LMVO_D_DONE_SEL                       :  1;        /* 11..11, 0x00000800 */
                FIELD  FLKO_D_DONE_SEL                       :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_UNI_B_DONE_SEL;    /* CAM_B_CTL_UNI_B_DONE_SEL */

typedef union _CAM_B_REG_CTL_RAW2_DCM_DIS_
{
        struct    /* 0x1A0060E0 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  CPN_DCM_DIS                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DCPN_DCM_DIS                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  ADBS_DCM_DIS                          :  1;        /* 10..10, 0x00000400 */
                FIELD  BMX2_DCM_DIS                          :  1;        /* 11..11, 0x00000800 */
                FIELD  RSS_DCM_DIS                           :  1;        /* 12..12, 0x00001000 */
                FIELD  LMV_DCM_DIS                           :  1;        /* 13..13, 0x00002000 */
                FIELD  HDS_DCM_DIS                           :  1;        /* 14..14, 0x00004000 */
                FIELD  FLK_DCM_DIS                           :  1;        /* 15..15, 0x00008000 */
                FIELD  SGG3_DCM_DIS                          :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_DCM_DIS                           :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_DCM_DIS                          :  1;        /* 18..18, 0x00040000 */
                FIELD  PDE_DCM_DIS                           :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_DCM_DIS                           :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_DCM_DIS                           :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_DCM_DIS                           :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_DCM_DIS                            :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_DCM_DIS                           :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_DCM_DIS                           :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_DCM_DIS                          :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_DCM_DIS                           :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_DCM_DIS                          :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_DCM_DIS                           :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_DCM_DIS                           :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_DCM_DIS                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW2_DCM_DIS;    /* CAM_B_CTL_RAW2_DCM_DIS */

typedef union _CAM_B_REG_CTL_RAW2_DCM_STATUS_
{
        struct    /* 0x1A0060E4 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  CPN_DCM_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DCPN_DCM_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  ADBS_DCM_STATUS                       :  1;        /* 10..10, 0x00000400 */
                FIELD  BMX2_DCM_STATUS                       :  1;        /* 11..11, 0x00000800 */
                FIELD  RSS_DCM_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  LMV_DCM_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  HDS_DCM_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  FLK_DCM_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  SGG3_DCM_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_DCM_STATUS                        :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_DCM_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_DCM_STATUS                        :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_DCM_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_DCM_STATUS                        :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_DCM_STATUS                         :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_DCM_STATUS                        :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_DCM_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_DCM_STATUS                       :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_DCM_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_DCM_STATUS                       :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_DCM_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_DCM_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_DCM_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW2_DCM_STATUS;    /* CAM_B_CTL_RAW2_DCM_STATUS */

typedef union _CAM_B_REG_CTL_RAW2_REQ_STATUS_
{
        struct    /* 0x1A0060E8 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  CPN_REQ_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DCPN_REQ_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  ADBS_REQ_STATUS                       :  1;        /* 10..10, 0x00000400 */
                FIELD  BMX2_REQ_STATUS                       :  1;        /* 11..11, 0x00000800 */
                FIELD  RSS_REQ_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  LMV_REQ_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  HDS_REQ_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  FLK_REQ_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  SGG3_REQ_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_REQ_STATUS                        :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_REQ_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  PDE_REQ_STATUS                        :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_REQ_STATUS                        :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_REQ_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_REQ_STATUS                        :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_REQ_STATUS                         :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_REQ_STATUS                        :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_REQ_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_REQ_STATUS                       :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_REQ_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_REQ_STATUS                       :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_REQ_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_REQ_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_REQ_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW2_REQ_STATUS;    /* CAM_B_CTL_RAW2_REQ_STATUS */

typedef union _CAM_B_REG_CTL_RAW2_RDY_STATUS_
{
        struct    /* 0x1A0060EC */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  CPN_RDY_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DCPN_RDY_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  ADBS_RDY_STATUS                       :  1;        /* 10..10, 0x00000400 */
                FIELD  BMX2_RDY_STATUS                       :  1;        /* 11..11, 0x00000800 */
                FIELD  RSS_RDY_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  LMV_RDY_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  HDS_RDY_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  FLK_RDY_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  SGG3_RDY_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_RDY_STATUS                        :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_RDY_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  PDE_RDY_STATUS                        :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_RDY_STATUS                        :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_RDY_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_RDY_STATUS                        :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_RDY_STATUS                         :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_RDY_STATUS                        :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_RDY_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_RDY_STATUS                       :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_RDY_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_RDY_STATUS                       :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_RDY_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_RDY_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_RDY_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CTL_RAW2_RDY_STATUS;    /* CAM_B_CTL_RAW2_RDY_STATUS */

typedef union _CAM_B_REG_FBC_IMGO_CTL1_
{
        struct    /* 0x1A006110 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_IMGO_CTL1;    /* CAM_B_FBC_IMGO_CTL1 */

typedef union _CAM_B_REG_FBC_IMGO_CTL2_
{
        struct    /* 0x1A006114 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_IMGO_CTL2;    /* CAM_B_FBC_IMGO_CTL2 */

typedef union _CAM_B_REG_FBC_RRZO_CTL1_
{
        struct    /* 0x1A006118 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_RRZO_CTL1;    /* CAM_B_FBC_RRZO_CTL1 */

typedef union _CAM_B_REG_FBC_RRZO_CTL2_
{
        struct    /* 0x1A00611C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_RRZO_CTL2;    /* CAM_B_FBC_RRZO_CTL2 */

typedef union _CAM_B_REG_FBC_UFEO_CTL1_
{
        struct    /* 0x1A006120 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_UFEO_CTL1;    /* CAM_B_FBC_UFEO_CTL1 */

typedef union _CAM_B_REG_FBC_UFEO_CTL2_
{
        struct    /* 0x1A006124 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_UFEO_CTL2;    /* CAM_B_FBC_UFEO_CTL2 */

typedef union _CAM_B_REG_FBC_LCSO_CTL1_
{
        struct    /* 0x1A006128 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_LCSO_CTL1;    /* CAM_B_FBC_LCSO_CTL1 */

typedef union _CAM_B_REG_FBC_LCSO_CTL2_
{
        struct    /* 0x1A00612C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_LCSO_CTL2;    /* CAM_B_FBC_LCSO_CTL2 */

typedef union _CAM_B_REG_FBC_AFO_CTL1_
{
        struct    /* 0x1A006130 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_AFO_CTL1;    /* CAM_B_FBC_AFO_CTL1 */

typedef union _CAM_B_REG_FBC_AFO_CTL2_
{
        struct    /* 0x1A006134 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_AFO_CTL2;    /* CAM_B_FBC_AFO_CTL2 */

typedef union _CAM_B_REG_FBC_AAO_CTL1_
{
        struct    /* 0x1A006138 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_AAO_CTL1;    /* CAM_B_FBC_AAO_CTL1 */

typedef union _CAM_B_REG_FBC_AAO_CTL2_
{
        struct    /* 0x1A00613C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_AAO_CTL2;    /* CAM_B_FBC_AAO_CTL2 */

typedef union _CAM_B_REG_FBC_PDO_CTL1_
{
        struct    /* 0x1A006140 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_PDO_CTL1;    /* CAM_B_FBC_PDO_CTL1 */

typedef union _CAM_B_REG_FBC_PDO_CTL2_
{
        struct    /* 0x1A006144 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_PDO_CTL2;    /* CAM_B_FBC_PDO_CTL2 */

typedef union _CAM_B_REG_FBC_PSO_CTL1_
{
        struct    /* 0x1A006148 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_PSO_CTL1;    /* CAM_B_FBC_PSO_CTL1 */

typedef union _CAM_B_REG_FBC_PSO_CTL2_
{
        struct    /* 0x1A00614C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_PSO_CTL2;    /* CAM_B_FBC_PSO_CTL2 */

typedef union _CAM_B_REG_FBC_FLKO_CTL1_
{
        struct    /* 0x1A006150 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_FLKO_CTL1;    /* CAM_B_FBC_FLKO_CTL1 */

typedef union _CAM_B_REG_FBC_FLKO_CTL2_
{
        struct    /* 0x1A006154 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_FLKO_CTL2;    /* CAM_B_FBC_FLKO_CTL2 */

typedef union _CAM_B_REG_FBC_LMVO_CTL1_
{
        struct    /* 0x1A006158 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_LMVO_CTL1;    /* CAM_B_FBC_LMVO_CTL1 */

typedef union _CAM_B_REG_FBC_LMVO_CTL2_
{
        struct    /* 0x1A00615C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_LMVO_CTL2;    /* CAM_B_FBC_LMVO_CTL2 */

typedef union _CAM_B_REG_FBC_RSSO_CTL1_
{
        struct    /* 0x1A006160 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_RSSO_CTL1;    /* CAM_B_FBC_RSSO_CTL1 */

typedef union _CAM_B_REG_FBC_RSSO_CTL2_
{
        struct    /* 0x1A006164 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_RSSO_CTL2;    /* CAM_B_FBC_RSSO_CTL2 */

typedef union _CAM_B_REG_FBC_UFGO_CTL1_
{
        struct    /* 0x1A006168 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_UFGO_CTL1;    /* CAM_B_FBC_UFGO_CTL1 */

typedef union _CAM_B_REG_FBC_UFGO_CTL2_
{
        struct    /* 0x1A00616C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FBC_UFGO_CTL2;    /* CAM_B_FBC_UFGO_CTL2 */

typedef union _CAM_B_REG_CQ_EN_
{
        struct    /* 0x1A006190 */
        {
                FIELD  CQ_APB_2T                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  CQ_DROP_FRAME_EN                      :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  CQ_DB_EN                              :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  CQ_DB_LOAD_MODE                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  CQ_RESET                              :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_EN;    /* CAM_B_CQ_EN */

typedef union _CAM_B_REG_CQ_THR0_CTL_
{
        struct    /* 0x1A006194 */
        {
                FIELD  CQ_THR0_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR0_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR0_CTL;    /* CAM_B_CQ_THR0_CTL */

typedef union _CAM_B_REG_CQ_THR0_BASEADDR_
{
        struct    /* 0x1A006198 */
        {
                FIELD  CQ_THR0_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR0_BASEADDR;    /* CAM_B_CQ_THR0_BASEADDR */

typedef union _CAM_B_REG_CQ_THR0_DESC_SIZE_
{
        struct    /* 0x1A00619C */
        {
                FIELD  CQ_THR0_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR0_DESC_SIZE;    /* CAM_B_CQ_THR0_DESC_SIZE */

typedef union _CAM_B_REG_CQ_THR1_CTL_
{
        struct    /* 0x1A0061A0 */
        {
                FIELD  CQ_THR1_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR1_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR1_CTL;    /* CAM_B_CQ_THR1_CTL */

typedef union _CAM_B_REG_CQ_THR1_BASEADDR_
{
        struct    /* 0x1A0061A4 */
        {
                FIELD  CQ_THR1_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR1_BASEADDR;    /* CAM_B_CQ_THR1_BASEADDR */

typedef union _CAM_B_REG_CQ_THR1_DESC_SIZE_
{
        struct    /* 0x1A0061A8 */
        {
                FIELD  CQ_THR1_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR1_DESC_SIZE;    /* CAM_B_CQ_THR1_DESC_SIZE */

typedef union _CAM_B_REG_CQ_THR2_CTL_
{
        struct    /* 0x1A0061AC */
        {
                FIELD  CQ_THR2_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR2_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR2_CTL;    /* CAM_B_CQ_THR2_CTL */

typedef union _CAM_B_REG_CQ_THR2_BASEADDR_
{
        struct    /* 0x1A0061B0 */
        {
                FIELD  CQ_THR2_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR2_BASEADDR;    /* CAM_B_CQ_THR2_BASEADDR */

typedef union _CAM_B_REG_CQ_THR2_DESC_SIZE_
{
        struct    /* 0x1A0061B4 */
        {
                FIELD  CQ_THR2_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR2_DESC_SIZE;    /* CAM_B_CQ_THR2_DESC_SIZE */

typedef union _CAM_B_REG_CQ_THR3_CTL_
{
        struct    /* 0x1A0061B8 */
        {
                FIELD  CQ_THR3_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR3_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR3_CTL;    /* CAM_B_CQ_THR3_CTL */

typedef union _CAM_B_REG_CQ_THR3_BASEADDR_
{
        struct    /* 0x1A0061BC */
        {
                FIELD  CQ_THR3_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR3_BASEADDR;    /* CAM_B_CQ_THR3_BASEADDR */

typedef union _CAM_B_REG_CQ_THR3_DESC_SIZE_
{
        struct    /* 0x1A0061C0 */
        {
                FIELD  CQ_THR3_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR3_DESC_SIZE;    /* CAM_B_CQ_THR3_DESC_SIZE */

typedef union _CAM_B_REG_CQ_THR4_CTL_
{
        struct    /* 0x1A0061C4 */
        {
                FIELD  CQ_THR4_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR4_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR4_CTL;    /* CAM_B_CQ_THR4_CTL */

typedef union _CAM_B_REG_CQ_THR4_BASEADDR_
{
        struct    /* 0x1A0061C8 */
        {
                FIELD  CQ_THR4_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR4_BASEADDR;    /* CAM_B_CQ_THR4_BASEADDR */

typedef union _CAM_B_REG_CQ_THR4_DESC_SIZE_
{
        struct    /* 0x1A0061CC */
        {
                FIELD  CQ_THR4_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR4_DESC_SIZE;    /* CAM_B_CQ_THR4_DESC_SIZE */

typedef union _CAM_B_REG_CQ_THR5_CTL_
{
        struct    /* 0x1A0061D0 */
        {
                FIELD  CQ_THR5_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR5_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR5_CTL;    /* CAM_B_CQ_THR5_CTL */

typedef union _CAM_B_REG_CQ_THR5_BASEADDR_
{
        struct    /* 0x1A0061D4 */
        {
                FIELD  CQ_THR5_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR5_BASEADDR;    /* CAM_B_CQ_THR5_BASEADDR */

typedef union _CAM_B_REG_CQ_THR5_DESC_SIZE_
{
        struct    /* 0x1A0061D8 */
        {
                FIELD  CQ_THR5_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR5_DESC_SIZE;    /* CAM_B_CQ_THR5_DESC_SIZE */

typedef union _CAM_B_REG_CQ_THR6_CTL_
{
        struct    /* 0x1A0061DC */
        {
                FIELD  CQ_THR6_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR6_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR6_CTL;    /* CAM_B_CQ_THR6_CTL */

typedef union _CAM_B_REG_CQ_THR6_BASEADDR_
{
        struct    /* 0x1A0061E0 */
        {
                FIELD  CQ_THR6_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR6_BASEADDR;    /* CAM_B_CQ_THR6_BASEADDR */

typedef union _CAM_B_REG_CQ_THR6_DESC_SIZE_
{
        struct    /* 0x1A0061E4 */
        {
                FIELD  CQ_THR6_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR6_DESC_SIZE;    /* CAM_B_CQ_THR6_DESC_SIZE */

typedef union _CAM_B_REG_CQ_THR7_CTL_
{
        struct    /* 0x1A0061E8 */
        {
                FIELD  CQ_THR7_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR7_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR7_CTL;    /* CAM_B_CQ_THR7_CTL */

typedef union _CAM_B_REG_CQ_THR7_BASEADDR_
{
        struct    /* 0x1A0061EC */
        {
                FIELD  CQ_THR7_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR7_BASEADDR;    /* CAM_B_CQ_THR7_BASEADDR */

typedef union _CAM_B_REG_CQ_THR7_DESC_SIZE_
{
        struct    /* 0x1A0061F0 */
        {
                FIELD  CQ_THR7_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR7_DESC_SIZE;    /* CAM_B_CQ_THR7_DESC_SIZE */

typedef union _CAM_B_REG_CQ_THR8_CTL_
{
        struct    /* 0x1A0061F4 */
        {
                FIELD  CQ_THR8_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR8_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR8_CTL;    /* CAM_B_CQ_THR8_CTL */

typedef union _CAM_B_REG_CQ_THR8_BASEADDR_
{
        struct    /* 0x1A0061F8 */
        {
                FIELD  CQ_THR8_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR8_BASEADDR;    /* CAM_B_CQ_THR8_BASEADDR */

typedef union _CAM_B_REG_CQ_THR8_DESC_SIZE_
{
        struct    /* 0x1A0061FC */
        {
                FIELD  CQ_THR8_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR8_DESC_SIZE;    /* CAM_B_CQ_THR8_DESC_SIZE */

typedef union _CAM_B_REG_CQ_THR9_CTL_
{
        struct    /* 0x1A006200 */
        {
                FIELD  CQ_THR9_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR9_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR9_CTL;    /* CAM_B_CQ_THR9_CTL */

typedef union _CAM_B_REG_CQ_THR9_BASEADDR_
{
        struct    /* 0x1A006204 */
        {
                FIELD  CQ_THR9_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR9_BASEADDR;    /* CAM_B_CQ_THR9_BASEADDR */

typedef union _CAM_B_REG_CQ_THR9_DESC_SIZE_
{
        struct    /* 0x1A006208 */
        {
                FIELD  CQ_THR9_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR9_DESC_SIZE;    /* CAM_B_CQ_THR9_DESC_SIZE */

typedef union _CAM_B_REG_CQ_THR10_CTL_
{
        struct    /* 0x1A00620C */
        {
                FIELD  CQ_THR10_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR10_MODE                         :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR10_CTL;    /* CAM_B_CQ_THR10_CTL */

typedef union _CAM_B_REG_CQ_THR10_BASEADDR_
{
        struct    /* 0x1A006210 */
        {
                FIELD  CQ_THR10_BASEADDR                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR10_BASEADDR;    /* CAM_B_CQ_THR10_BASEADDR */

typedef union _CAM_B_REG_CQ_THR10_DESC_SIZE_
{
        struct    /* 0x1A006214 */
        {
                FIELD  CQ_THR10_DESC_SIZE                    : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR10_DESC_SIZE;    /* CAM_B_CQ_THR10_DESC_SIZE */

typedef union _CAM_B_REG_CQ_THR11_CTL_
{
        struct    /* 0x1A006218 */
        {
                FIELD  CQ_THR11_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR11_MODE                         :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR11_CTL;    /* CAM_B_CQ_THR11_CTL */

typedef union _CAM_B_REG_CQ_THR11_BASEADDR_
{
        struct    /* 0x1A00621C */
        {
                FIELD  CQ_THR11_BASEADDR                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR11_BASEADDR;    /* CAM_B_CQ_THR11_BASEADDR */

typedef union _CAM_B_REG_CQ_THR11_DESC_SIZE_
{
        struct    /* 0x1A006220 */
        {
                FIELD  CQ_THR11_DESC_SIZE                    : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR11_DESC_SIZE;    /* CAM_B_CQ_THR11_DESC_SIZE */

typedef union _CAM_B_REG_CQ_THR12_CTL_
{
        struct    /* 0x1A006224 */
        {
                FIELD  CQ_THR12_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR12_MODE                         :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR12_CTL;    /* CAM_B_CQ_THR12_CTL */

typedef union _CAM_B_REG_CQ_THR12_BASEADDR_
{
        struct    /* 0x1A006228 */
        {
                FIELD  CQ_THR12_BASEADDR                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR12_BASEADDR;    /* CAM_B_CQ_THR12_BASEADDR */

typedef union _CAM_B_REG_CQ_THR12_DESC_SIZE_
{
        struct    /* 0x1A00622C */
        {
                FIELD  CQ_THR12_DESC_SIZE                    : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ_THR12_DESC_SIZE;    /* CAM_B_CQ_THR12_DESC_SIZE */

typedef union _CAM_B_REG_TG_SEN_MODE_
{
        struct    /* 0x1A006230 */
        {
                FIELD  CMOS_EN                               :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DBL_DATA_BUS                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SOT_MODE                              :  1;        /*  2.. 2, 0x00000004 */
                FIELD  SOT_CLR_MODE                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  SOF_SRC                               :  2;        /*  8.. 9, 0x00000300 */
                FIELD  EOF_SRC                               :  2;        /* 10..11, 0x00000C00 */
                FIELD  PXL_CNT_RST_SRC                       :  1;        /* 12..12, 0x00001000 */
                FIELD  DBL_DATA_BUS1                         :  1;        /* 13..13, 0x00002000 */
                FIELD  SOF_WAIT_CQ                           :  1;        /* 14..14, 0x00004000 */
                FIELD  FIFO_FULL_CTL_EN                      :  1;        /* 15..15, 0x00008000 */
                FIELD  TIME_STP_EN                           :  1;        /* 16..16, 0x00010000 */
                FIELD  VS_SUB_EN                             :  1;        /* 17..17, 0x00020000 */
                FIELD  SOF_SUB_EN                            :  1;        /* 18..18, 0x00040000 */
                FIELD  I2C_CQ_EN                             :  1;        /* 19..19, 0x00080000 */
                FIELD  EOF_ALS_RDY_EN                        :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_SEL                                :  1;        /* 21..21, 0x00200000 */
                FIELD  rsv_22                                : 10;        /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_SEN_MODE;    /* CAM_B_TG_SEN_MODE */

typedef union _CAM_B_REG_TG_VF_CON_
{
        struct    /* 0x1A006234 */
        {
                FIELD  VFDATA_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  SINGLE_MODE                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  FR_CON                                :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  SP_DELAY                              :  3;        /*  8..10, 0x00000700 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  SPDELAY_MODE                          :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_VF_CON;    /* CAM_B_TG_VF_CON */

typedef union _CAM_B_REG_TG_SEN_GRAB_PXL_
{
        struct    /* 0x1A006238 */
        {
                FIELD  PXL_S                                 : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  PXL_E                                 : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_SEN_GRAB_PXL;    /* CAM_B_TG_SEN_GRAB_PXL */

typedef union _CAM_B_REG_TG_SEN_GRAB_LIN_
{
        struct    /* 0x1A00623C */
        {
                FIELD  LIN_S                                 : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LIN_E                                 : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_SEN_GRAB_LIN;    /* CAM_B_TG_SEN_GRAB_LIN */

typedef union _CAM_B_REG_TG_PATH_CFG_
{
        struct    /* 0x1A006240 */
        {
                FIELD  SEN_IN_LSB                            :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  JPGINF_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  MEMIN_EN                              :  1;        /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                 :  1;        /*  6.. 6, 0x00000040 */
                FIELD  JPG_LINEND_EN                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  DB_LOAD_DIS                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DB_LOAD_SRC                           :  1;        /*  9.. 9, 0x00000200 */
                FIELD  DB_LOAD_VSPOL                         :  1;        /* 10..10, 0x00000400 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  YUV_U2S_DIS                           :  1;        /* 12..12, 0x00001000 */
                FIELD  YUV_BIN_EN                            :  1;        /* 13..13, 0x00002000 */
                FIELD  TG_ERR_SEL                            :  1;        /* 14..14, 0x00004000 */
                FIELD  TG_FULL_SEL                           :  1;        /* 15..15, 0x00008000 */
                FIELD  TG_FULL_SEL2                          :  1;        /* 16..16, 0x00010000 */
                FIELD  FLUSH_DISABLE                         :  1;        /* 17..17, 0x00020000 */
                FIELD  INT_BANK_DISABLE                      :  1;        /* 18..18, 0x00040000 */
                FIELD  EXP_ESC                               :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_PATH_CFG;    /* CAM_B_TG_PATH_CFG */

typedef union _CAM_B_REG_TG_MEMIN_CTL_
{
        struct    /* 0x1A006244 */
        {
                FIELD  MEMIN_DUMMYPXL                        :  8;        /*  0.. 7, 0x000000FF */
                FIELD  MEMIN_DUMMYLIN                        :  5;        /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_MEMIN_CTL;    /* CAM_B_TG_MEMIN_CTL */

typedef union _CAM_B_REG_TG_INT1_
{
        struct    /* 0x1A006248 */
        {
                FIELD  TG_INT1_LINENO                        : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  TG_INT1_PXLNO                         : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  VSYNC_INT_POL                         :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_INT1;    /* CAM_B_TG_INT1 */

typedef union _CAM_B_REG_TG_INT2_
{
        struct    /* 0x1A00624C */
        {
                FIELD  TG_INT2_LINENO                        : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  TG_INT2_PXLNO                         : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_INT2;    /* CAM_B_TG_INT2 */

typedef union _CAM_B_REG_TG_SOF_CNT_
{
        struct    /* 0x1A006250 */
        {
                FIELD  SOF_CNT                               : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_SOF_CNT;    /* CAM_B_TG_SOF_CNT */

typedef union _CAM_B_REG_TG_SOT_CNT_
{
        struct    /* 0x1A006254 */
        {
                FIELD  SOT_CNT                               : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_SOT_CNT;    /* CAM_B_TG_SOT_CNT */

typedef union _CAM_B_REG_TG_EOT_CNT_
{
        struct    /* 0x1A006258 */
        {
                FIELD  EOT_CNT                               : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_EOT_CNT;    /* CAM_B_TG_EOT_CNT */

typedef union _CAM_B_REG_TG_ERR_CTL_
{
        struct    /* 0x1A00625C */
        {
                FIELD  GRAB_ERR_FLIMIT_NO                    :  4;        /*  0.. 3, 0x0000000F */
                FIELD  GRAB_ERR_FLIMIT_EN                    :  1;        /*  4.. 4, 0x00000010 */
                FIELD  GRAB_ERR_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  REZ_OVRUN_FLIMIT_NO                   :  4;        /*  8..11, 0x00000F00 */
                FIELD  REZ_OVRUN_FLIMIT_EN                   :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  DBG_SRC_SEL                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_ERR_CTL;    /* CAM_B_TG_ERR_CTL */

typedef union _CAM_B_REG_TG_DAT_NO_
{
        struct    /* 0x1A006260 */
        {
                FIELD  DAT_NO                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_DAT_NO;    /* CAM_B_TG_DAT_NO */

typedef union _CAM_B_REG_TG_FRM_CNT_ST_
{
        struct    /* 0x1A006264 */
        {
                FIELD  REZ_OVRUN_FCNT                        :  4;        /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  GRAB_ERR_FCNT                         :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_FRM_CNT_ST;    /* CAM_B_TG_FRM_CNT_ST */

typedef union _CAM_B_REG_TG_FRMSIZE_ST_
{
        struct    /* 0x1A006268 */
        {
                FIELD  LINE_CNT                              : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PXL_CNT                               : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_FRMSIZE_ST;    /* CAM_B_TG_FRMSIZE_ST */

typedef union _CAM_B_REG_TG_INTER_ST_
{
        struct    /* 0x1A00626C */
        {
                FIELD  SYN_VF_DATA_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  OUT_RDY                               :  1;        /*  1.. 1, 0x00000002 */
                FIELD  OUT_REQ                               :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  5;        /*  3.. 7, 0x000000F8 */
                FIELD  TG_CAM_CS                             :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  CAM_FRM_CNT                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_INTER_ST;    /* CAM_B_TG_INTER_ST */

typedef union _CAM_B_REG_TG_FLASHA_CTL_
{
        struct    /* 0x1A006270 */
        {
                FIELD  FLASHA_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  FLASH_EN                              :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  FLASHA_STARTPNT                       :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FLASHA_END_FRM                        :  3;        /*  8..10, 0x00000700 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  FLASH_POL                             :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_FLASHA_CTL;    /* CAM_B_TG_FLASHA_CTL */

typedef union _CAM_B_REG_TG_FLASHA_LINE_CNT_
{
        struct    /* 0x1A006274 */
        {
                FIELD  FLASHA_LUNIT                          : 20;        /*  0..19, 0x000FFFFF */
                FIELD  FLASHA_LUNIT_NO                       :  4;        /* 20..23, 0x00F00000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_FLASHA_LINE_CNT;    /* CAM_B_TG_FLASHA_LINE_CNT */

typedef union _CAM_B_REG_TG_FLASHA_POS_
{
        struct    /* 0x1A006278 */
        {
                FIELD  FLASHA_PXL                            : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FLASHA_LINE                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_FLASHA_POS;    /* CAM_B_TG_FLASHA_POS */

typedef union _CAM_B_REG_TG_FLASHB_CTL_
{
        struct    /* 0x1A00627C */
        {
                FIELD  FLASHB_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  FLASHB_TRIG_SRC                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  FLASHB_STARTPNT                       :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FLASHB_START_FRM                      :  4;        /*  8..11, 0x00000F00 */
                FIELD  FLASHB_CONT_FRM                       :  3;        /* 12..14, 0x00007000 */
                FIELD  rsv_15                                : 17;        /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_FLASHB_CTL;    /* CAM_B_TG_FLASHB_CTL */

typedef union _CAM_B_REG_TG_FLASHB_LINE_CNT_
{
        struct    /* 0x1A006280 */
        {
                FIELD  FLASHB_LUNIT                          : 20;        /*  0..19, 0x000FFFFF */
                FIELD  FLASHB_LUNIT_NO                       :  4;        /* 20..23, 0x00F00000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_FLASHB_LINE_CNT;    /* CAM_B_TG_FLASHB_LINE_CNT */

typedef union _CAM_B_REG_TG_FLASHB_POS_
{
        struct    /* 0x1A006284 */
        {
                FIELD  FLASHB_PXL                            : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FLASHB_LINE                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_FLASHB_POS;    /* CAM_B_TG_FLASHB_POS */

typedef union _CAM_B_REG_TG_FLASHB_POS1_
{
        struct    /* 0x1A006288 */
        {
                FIELD  FLASHB_CYC_CNT                        : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_FLASHB_POS1;    /* CAM_B_TG_FLASHB_POS1 */

typedef union _CAM_B_REG_TG_I2C_CQ_TRIG_
{
        struct    /* 0x1A006290 */
        {
                FIELD  TG_I2C_CQ_TRIG                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 31;        /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_I2C_CQ_TRIG;    /* CAM_B_TG_I2C_CQ_TRIG */

typedef union _CAM_B_REG_TG_CQ_TIMING_
{
        struct    /* 0x1A006294 */
        {
                FIELD  TG_I2C_CQ_TIM                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_CQ_TIMING;    /* CAM_B_TG_CQ_TIMING */

typedef union _CAM_B_REG_TG_CQ_NUM_
{
        struct    /* 0x1A006298 */
        {
                FIELD  TG_CQ_NUM                             :  5;        /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_CQ_NUM;    /* CAM_B_TG_CQ_NUM */

typedef union _CAM_B_REG_TG_TIME_STAMP_
{
        struct    /* 0x1A0062A0 */
        {
                FIELD  TG_TIME_STAMP                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_TIME_STAMP;    /* CAM_B_TG_TIME_STAMP */

typedef union _CAM_B_REG_TG_SUB_PERIOD_
{
        struct    /* 0x1A0062A4 */
        {
                FIELD  VS_PERIOD                             :  5;        /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  SOF_PERIOD                            :  5;        /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_SUB_PERIOD;    /* CAM_B_TG_SUB_PERIOD */

typedef union _CAM_B_REG_TG_DAT_NO_R_
{
        struct    /* 0x1A0062A8 */
        {
                FIELD  DAT_NO                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_DAT_NO_R;    /* CAM_B_TG_DAT_NO_R */

typedef union _CAM_B_REG_TG_FRMSIZE_ST_R_
{
        struct    /* 0x1A0062AC */
        {
                FIELD  LINE_CNT                              : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PXL_CNT                               : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_FRMSIZE_ST_R;    /* CAM_B_TG_FRMSIZE_ST_R */

typedef union _CAM_B_REG_TG_TIME_STAMP_CTL_
{
        struct    /* 0x1A0062B0 */
        {
                FIELD  TG_TIME_STAMP_SEL                     :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  TG_TIME_STAMP_LOCK                    :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_TIME_STAMP_CTL;    /* CAM_B_TG_TIME_STAMP_CTL */

typedef union _CAM_B_REG_TG_TIME_STAMP_MSB_
{
        struct    /* 0x1A0062B4 */
        {
                FIELD  TG_TIME_STAMP                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_TG_TIME_STAMP_MSB;    /* CAM_B_TG_TIME_STAMP_MSB */

typedef union _CAM_B_REG_DMX_CTL_
{
        struct    /* 0x1A006330 */
        {
                FIELD  DMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  DMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 11;        /* 20..30, 0x7FF00000 */
                FIELD  DMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMX_CTL;    /* CAM_B_DMX_CTL */

typedef union _CAM_B_REG_DMX_CROP_
{
        struct    /* 0x1A006334 */
        {
                FIELD  DMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  DMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMX_CROP;    /* CAM_B_DMX_CROP */

typedef union _CAM_B_REG_DMX_VSIZE_
{
        struct    /* 0x1A006338 */
        {
                FIELD  DMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMX_VSIZE;    /* CAM_B_DMX_VSIZE */

typedef union _CAM_B_REG_RMG_HDR_CFG_
{
        struct    /* 0x1A006350 */
        {
                FIELD  RMG_IHDR_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RMG_IHDR_LE_FIRST                     :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  RMG_ZHDR_EN                           :  1;        /*  4.. 4, 0x00000010 */
                FIELD  RMG_ZHDR_RLE                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  RMG_ZHDR_GLE                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  RMG_ZHDR_BLE                          :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RMG_HDR_TH                            : 12;        /*  8..19, 0x000FFF00 */
                FIELD  RMG_OSC_TH                            : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMG_HDR_CFG;    /* CAM_B_RMG_HDR_CFG */

typedef union _CAM_B_REG_RMG_HDR_GAIN_
{
        struct    /* 0x1A006354 */
        {
                FIELD  RMG_HDR_GAIN                          :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  RMG_HDR_RATIO                         :  9;        /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                :  3;        /* 25..27, 0x0E000000 */
                FIELD  RMG_LE_INV_CTL                        :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMG_HDR_GAIN;    /* CAM_B_RMG_HDR_GAIN */

typedef union _CAM_B_REG_RMG_HDR_CFG2_
{
        struct    /* 0x1A006358 */
        {
                FIELD  RMG_HDR_THK                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMG_HDR_CFG2;    /* CAM_B_RMG_HDR_CFG2 */

typedef union _CAM_B_REG_RMM_OSC_
{
        struct    /* 0x1A006390 */
        {
                FIELD  RMM_OSC_TH                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  RMM_SEDIR_SL                          :  3;        /* 12..14, 0x00007000 */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  RMM_SEBLD_WD                          :  4;        /* 16..19, 0x000F0000 */
                FIELD  RMM_LEBLD_WD                          :  4;        /* 20..23, 0x00F00000 */
                FIELD  RMM_LE_INV_CTL                        :  4;        /* 24..27, 0x0F000000 */
                FIELD  RMM_EDGE                              :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMM_OSC;    /* CAM_B_RMM_OSC */

typedef union _CAM_B_REG_RMM_MC_
{
        struct    /* 0x1A006394 */
        {
                FIELD  RMM_MO_EDGE                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RMM_MO_EN                             :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_MOBLD_FT                          :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RMM_MOTH_RATIO                        :  5;        /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  RMM_HORI_ADDWT                        :  5;        /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                : 11;        /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMM_MC;    /* CAM_B_RMM_MC */

typedef union _CAM_B_REG_RMM_REVG_1_
{
        struct    /* 0x1A006398 */
        {
                FIELD  RMM_REVG_R                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  RMM_REVG_GR                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMM_REVG_1;    /* CAM_B_RMM_REVG_1 */

typedef union _CAM_B_REG_RMM_REVG_2_
{
        struct    /* 0x1A00639C */
        {
                FIELD  RMM_REVG_B                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  RMM_REVG_GB                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMM_REVG_2;    /* CAM_B_RMM_REVG_2 */

typedef union _CAM_B_REG_RMM_LEOS_
{
        struct    /* 0x1A0063A0 */
        {
                FIELD  RMM_LEOS_GRAY                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMM_LEOS;    /* CAM_B_RMM_LEOS */

typedef union _CAM_B_REG_RMM_MC2_
{
        struct    /* 0x1A0063A4 */
        {
                FIELD  RMM_MOSE_TH                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RMM_MOSE_BLDWD                        :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMM_MC2;    /* CAM_B_RMM_MC2 */

typedef union _CAM_B_REG_RMM_DIFF_LB_
{
        struct    /* 0x1A0063A8 */
        {
                FIELD  RMM_DIFF_LB                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMM_DIFF_LB;    /* CAM_B_RMM_DIFF_LB */

typedef union _CAM_B_REG_RMM_MA_
{
        struct    /* 0x1A0063AC */
        {
                FIELD  RMM_MASE_RATIO                        :  5;        /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  RMM_OSBLD_WD                          :  4;        /*  8..11, 0x00000F00 */
                FIELD  RMM_MASE_BLDWD                        :  4;        /* 12..15, 0x0000F000 */
                FIELD  RMM_SENOS_LEFAC                       :  5;        /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  RMM_SEYOS_LEFAC                       :  5;        /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMM_MA;    /* CAM_B_RMM_MA */

typedef union _CAM_B_REG_RMM_TUNE_
{
        struct    /* 0x1A0063B0 */
        {
                FIELD  RMM_PSHOR_SEEN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RMM_PS_BLUR                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  RMM_OSC_REPEN                         :  1;        /*  4.. 4, 0x00000010 */
                FIELD  RMM_SOFT_TH_EN                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  RMM_LE_LOWPA_EN                       :  1;        /*  6.. 6, 0x00000040 */
                FIELD  RMM_SE_LOWPA_EN                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RMM_PSSEC_ONLY                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  3;        /*  9..11, 0x00000E00 */
                FIELD  RMM_OSCLE_ONLY                        :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  RMM_PS_TH                             : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  RMM_MOLE_DIREN                        :  1;        /* 28..28, 0x10000000 */
                FIELD  RMM_MOSE_DIREN                        :  1;        /* 29..29, 0x20000000 */
                FIELD  RMM_MO_2DBLD_EN                       :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMM_TUNE;    /* CAM_B_RMM_TUNE */

typedef union _CAM_B_REG_OBC_OFFST0_
{
        struct    /* 0x1A0063F0 */
        {
                FIELD  OBC_OFST_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_OBC_OFFST0;    /* CAM_B_OBC_OFFST0 */

typedef union _CAM_B_REG_OBC_OFFST1_
{
        struct    /* 0x1A0063F4 */
        {
                FIELD  OBC_OFST_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_OBC_OFFST1;    /* CAM_B_OBC_OFFST1 */

typedef union _CAM_B_REG_OBC_OFFST2_
{
        struct    /* 0x1A0063F8 */
        {
                FIELD  OBC_OFST_GB                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_OBC_OFFST2;    /* CAM_B_OBC_OFFST2 */

typedef union _CAM_B_REG_OBC_OFFST3_
{
        struct    /* 0x1A0063FC */
        {
                FIELD  OBC_OFST_R                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_OBC_OFFST3;    /* CAM_B_OBC_OFFST3 */

typedef union _CAM_B_REG_OBC_GAIN0_
{
        struct    /* 0x1A006400 */
        {
                FIELD  OBC_GAIN_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_OBC_GAIN0;    /* CAM_B_OBC_GAIN0 */

typedef union _CAM_B_REG_OBC_GAIN1_
{
        struct    /* 0x1A006404 */
        {
                FIELD  OBC_GAIN_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_OBC_GAIN1;    /* CAM_B_OBC_GAIN1 */

typedef union _CAM_B_REG_OBC_GAIN2_
{
        struct    /* 0x1A006408 */
        {
                FIELD  OBC_GAIN_GB                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_OBC_GAIN2;    /* CAM_B_OBC_GAIN2 */

typedef union _CAM_B_REG_OBC_GAIN3_
{
        struct    /* 0x1A00640C */
        {
                FIELD  OBC_GAIN_R                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_OBC_GAIN3;    /* CAM_B_OBC_GAIN3 */

typedef union _CAM_B_REG_BNR_BPC_CON_
{
        struct    /* 0x1A006420 */
        {
                FIELD  BPC_EN                                :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  BPC_LUT_EN                            :  1;        /*  4.. 4, 0x00000010 */
                FIELD  BPC_TABLE_END_MODE                    :  1;        /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  BPC_AVG_MODE                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  3;        /*  9..11, 0x00000E00 */
                FIELD  BPC_DTC_MODE                          :  2;        /* 12..13, 0x00003000 */
                FIELD  BPC_CS_MODE                           :  2;        /* 14..15, 0x0000C000 */
                FIELD  BPC_CRC_MODE                          :  2;        /* 16..17, 0x00030000 */
                FIELD  BPC_EXC                               :  1;        /* 18..18, 0x00040000 */
                FIELD  BPC_BLD_MODE                          :  1;        /* 19..19, 0x00080000 */
                FIELD  BNR_LE_INV_CTL                        :  4;        /* 20..23, 0x00F00000 */
                FIELD  BNR_OSC_COUNT                         :  4;        /* 24..27, 0x0F000000 */
                FIELD  BNR_EDGE                              :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_BPC_CON;    /* CAM_B_BNR_BPC_CON */

typedef union _CAM_B_REG_BNR_BPC_TH1_
{
        struct    /* 0x1A006424 */
        {
                FIELD  BPC_TH_LWB                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_TH_Y                              : 12;        /* 12..23, 0x00FFF000 */
                FIELD  BPC_BLD_SLP0                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_BPC_TH1;    /* CAM_B_BNR_BPC_TH1 */

typedef union _CAM_B_REG_BNR_BPC_TH2_
{
        struct    /* 0x1A006428 */
        {
                FIELD  BPC_TH_UPB                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  BPC_BLD0                              :  7;        /* 16..22, 0x007F0000 */
                FIELD  rsv_23                                :  1;        /* 23..23, 0x00800000 */
                FIELD  BPC_BLD1                              :  7;        /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_BPC_TH2;    /* CAM_B_BNR_BPC_TH2 */

typedef union _CAM_B_REG_BNR_BPC_TH3_
{
        struct    /* 0x1A00642C */
        {
                FIELD  BPC_TH_XA                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_TH_XB                             : 12;        /* 12..23, 0x00FFF000 */
                FIELD  BPC_TH_SLA                            :  4;        /* 24..27, 0x0F000000 */
                FIELD  BPC_TH_SLB                            :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_BPC_TH3;    /* CAM_B_BNR_BPC_TH3 */

typedef union _CAM_B_REG_BNR_BPC_TH4_
{
        struct    /* 0x1A006430 */
        {
                FIELD  BPC_DK_TH_XA                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_DK_TH_XB                          : 12;        /* 12..23, 0x00FFF000 */
                FIELD  BPC_DK_TH_SLA                         :  4;        /* 24..27, 0x0F000000 */
                FIELD  BPC_DK_TH_SLB                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_BPC_TH4;    /* CAM_B_BNR_BPC_TH4 */

typedef union _CAM_B_REG_BNR_BPC_DTC_
{
        struct    /* 0x1A006434 */
        {
                FIELD  BPC_RNG                               :  4;        /*  0.. 3, 0x0000000F */
                FIELD  BPC_CS_RNG                            :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  BPC_CT_LV                             :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  BPC_TH_MUL                            :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                :  4;        /* 20..23, 0x00F00000 */
                FIELD  BPC_NO_LV                             :  3;        /* 24..26, 0x07000000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_BPC_DTC;    /* CAM_B_BNR_BPC_DTC */

typedef union _CAM_B_REG_BNR_BPC_COR_
{
        struct    /* 0x1A006438 */
        {
                FIELD  BPC_DIR_MAX                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  BPC_DIR_TH                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  BPC_RANK_IDXR                         :  3;        /* 16..18, 0x00070000 */
                FIELD  BPC_RANK_IDXG                         :  3;        /* 19..21, 0x00380000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  BPC_DIR_TH2                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_BPC_COR;    /* CAM_B_BNR_BPC_COR */

typedef union _CAM_B_REG_BNR_BPC_TBLI1_
{
        struct    /* 0x1A00643C */
        {
                FIELD  BPC_XOFFSET                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  BPC_YOFFSET                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_BPC_TBLI1;    /* CAM_B_BNR_BPC_TBLI1 */

typedef union _CAM_B_REG_BNR_BPC_TBLI2_
{
        struct    /* 0x1A006440 */
        {
                FIELD  BPC_XSIZE                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  BPC_YSIZE                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_BPC_TBLI2;    /* CAM_B_BNR_BPC_TBLI2 */

typedef union _CAM_B_REG_BNR_BPC_TH1_C_
{
        struct    /* 0x1A006444 */
        {
                FIELD  BPC_C_TH_LWB                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_C_TH_Y                            : 12;        /* 12..23, 0x00FFF000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_BPC_TH1_C;    /* CAM_B_BNR_BPC_TH1_C */

typedef union _CAM_B_REG_BNR_BPC_TH2_C_
{
        struct    /* 0x1A006448 */
        {
                FIELD  BPC_C_TH_UPB                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  1;        /* 12..12, 0x00001000 */
                FIELD  BPC_RANK_IDXB                         :  3;        /* 13..15, 0x0000E000 */
                FIELD  BPC_BLD_LWB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_BPC_TH2_C;    /* CAM_B_BNR_BPC_TH2_C */

typedef union _CAM_B_REG_BNR_BPC_TH3_C_
{
        struct    /* 0x1A00644C */
        {
                FIELD  BPC_C_TH_XA                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_C_TH_XB                           : 12;        /* 12..23, 0x00FFF000 */
                FIELD  BPC_C_TH_SLA                          :  4;        /* 24..27, 0x0F000000 */
                FIELD  BPC_C_TH_SLB                          :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_BPC_TH3_C;    /* CAM_B_BNR_BPC_TH3_C */

typedef union _CAM_B_REG_BNR_NR1_CON_
{
        struct    /* 0x1A006450 */
        {
                FIELD  rsv_0                                 :  4;        /*  0.. 3, 0x0000000F */
                FIELD  NR1_CT_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_NR1_CON;    /* CAM_B_BNR_NR1_CON */

typedef union _CAM_B_REG_BNR_NR1_CT_CON_
{
        struct    /* 0x1A006454 */
        {
                FIELD  NR1_CT_MD                             :  2;        /*  0.. 1, 0x00000003 */
                FIELD  NR1_CT_MD2                            :  2;        /*  2.. 3, 0x0000000C */
                FIELD  NR1_CT_THRD                           : 10;        /*  4..13, 0x00003FF0 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  NR1_MBND                              : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  2;        /* 26..27, 0x0C000000 */
                FIELD  NR1_CT_SLOPE                          :  2;        /* 28..29, 0x30000000 */
                FIELD  NR1_CT_DIV                            :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_NR1_CT_CON;    /* CAM_B_BNR_NR1_CT_CON */

typedef union _CAM_B_REG_BNR_NR1_CT_CON2_
{
        struct    /* 0x1A006458 */
        {
                FIELD  NR1_CT_LWB                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  NR1_CT_UPB                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_NR1_CT_CON2;    /* CAM_B_BNR_NR1_CT_CON2 */

typedef union _CAM_B_REG_BNR_NR1_CT_CON3_
{
        struct    /* 0x1A00645C */
        {
                FIELD  NR1_CT_LSP                            :  5;        /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  NR1_CT_USP                            :  5;        /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_NR1_CT_CON3;    /* CAM_B_BNR_NR1_CT_CON3 */

typedef union _CAM_B_REG_BNR_PDC_CON_
{
        struct    /* 0x1A006460 */
        {
                FIELD  PDC_EN                                :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  PDC_CT                                :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  PDC_MODE                              :  2;        /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  PDC_OUT                               :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_CON;    /* CAM_B_BNR_PDC_CON */

typedef union _CAM_B_REG_BNR_PDC_GAIN_L0_
{
        struct    /* 0x1A006464 */
        {
                FIELD  PDC_GCF_L00                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L10                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_GAIN_L0;    /* CAM_B_BNR_PDC_GAIN_L0 */

typedef union _CAM_B_REG_BNR_PDC_GAIN_L1_
{
        struct    /* 0x1A006468 */
        {
                FIELD  PDC_GCF_L01                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L20                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_GAIN_L1;    /* CAM_B_BNR_PDC_GAIN_L1 */

typedef union _CAM_B_REG_BNR_PDC_GAIN_L2_
{
        struct    /* 0x1A00646C */
        {
                FIELD  PDC_GCF_L11                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L02                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_GAIN_L2;    /* CAM_B_BNR_PDC_GAIN_L2 */

typedef union _CAM_B_REG_BNR_PDC_GAIN_L3_
{
        struct    /* 0x1A006470 */
        {
                FIELD  PDC_GCF_L30                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L21                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_GAIN_L3;    /* CAM_B_BNR_PDC_GAIN_L3 */

typedef union _CAM_B_REG_BNR_PDC_GAIN_L4_
{
        struct    /* 0x1A006474 */
        {
                FIELD  PDC_GCF_L12                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L03                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_GAIN_L4;    /* CAM_B_BNR_PDC_GAIN_L4 */

typedef union _CAM_B_REG_BNR_PDC_GAIN_R0_
{
        struct    /* 0x1A006478 */
        {
                FIELD  PDC_GCF_R00                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R10                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_GAIN_R0;    /* CAM_B_BNR_PDC_GAIN_R0 */

typedef union _CAM_B_REG_BNR_PDC_GAIN_R1_
{
        struct    /* 0x1A00647C */
        {
                FIELD  PDC_GCF_R01                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R20                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_GAIN_R1;    /* CAM_B_BNR_PDC_GAIN_R1 */

typedef union _CAM_B_REG_BNR_PDC_GAIN_R2_
{
        struct    /* 0x1A006480 */
        {
                FIELD  PDC_GCF_R11                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R02                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_GAIN_R2;    /* CAM_B_BNR_PDC_GAIN_R2 */

typedef union _CAM_B_REG_BNR_PDC_GAIN_R3_
{
        struct    /* 0x1A006484 */
        {
                FIELD  PDC_GCF_R30                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R21                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_GAIN_R3;    /* CAM_B_BNR_PDC_GAIN_R3 */

typedef union _CAM_B_REG_BNR_PDC_GAIN_R4_
{
        struct    /* 0x1A006488 */
        {
                FIELD  PDC_GCF_R12                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R03                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_GAIN_R4;    /* CAM_B_BNR_PDC_GAIN_R4 */

typedef union _CAM_B_REG_BNR_PDC_TH_GB_
{
        struct    /* 0x1A00648C */
        {
                FIELD  PDC_GTH                               : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_BTH                               : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_TH_GB;    /* CAM_B_BNR_PDC_TH_GB */

typedef union _CAM_B_REG_BNR_PDC_TH_IA_
{
        struct    /* 0x1A006490 */
        {
                FIELD  PDC_ITH                               : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_ATH                               : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_TH_IA;    /* CAM_B_BNR_PDC_TH_IA */

typedef union _CAM_B_REG_BNR_PDC_TH_HD_
{
        struct    /* 0x1A006494 */
        {
                FIELD  PDC_NTH                               : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_DTH                               : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_TH_HD;    /* CAM_B_BNR_PDC_TH_HD */

typedef union _CAM_B_REG_BNR_PDC_SL_
{
        struct    /* 0x1A006498 */
        {
                FIELD  PDC_GSL                               :  4;        /*  0.. 3, 0x0000000F */
                FIELD  PDC_BSL                               :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDC_ISL                               :  4;        /*  8..11, 0x00000F00 */
                FIELD  PDC_ASL                               :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_NORM                          :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_SL;    /* CAM_B_BNR_PDC_SL */

typedef union _CAM_B_REG_BNR_PDC_POS_
{
        struct    /* 0x1A00649C */
        {
                FIELD  PDC_XCENTER                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PDC_YCENTER                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BNR_PDC_POS;    /* CAM_B_BNR_PDC_POS */

typedef union _CAM_B_REG_STM_CFG0_
{
        struct    /* 0x1A0064A0 */
        {
                FIELD  STM_IHDR_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  STM_ZHDR_EN                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_STM_CFG0;    /* CAM_B_STM_CFG0 */

typedef union _CAM_B_REG_STM_CFG1_
{
        struct    /* 0x1A0064A4 */
        {
                FIELD  STM_IHDR_LE_FIRST                     :  1;        /*  0.. 0, 0x00000001 */
                FIELD  STM_ZHDR_RLE                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  STM_ZHDR_GLE                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  STM_ZHDR_BLE                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  STM_LIN_SEL                           :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  STM_LE_INV_CTL                        :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_STM_CFG1;    /* CAM_B_STM_CFG1 */

typedef union _CAM_B_REG_SCM_CFG0_
{
        struct    /* 0x1A0064B0 */
        {
                FIELD  SCM_IHDR_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  SCM_ZHDR_EN                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SCM_CFG0;    /* CAM_B_SCM_CFG0 */

typedef union _CAM_B_REG_SCM_CFG1_
{
        struct    /* 0x1A0064B4 */
        {
                FIELD  SCM_IHDR_LE_FIRST                     :  1;        /*  0.. 0, 0x00000001 */
                FIELD  SCM_ZHDR_RLE                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SCM_ZHDR_GLE                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  SCM_ZHDR_BLE                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  SCM_LIN_SEL                           :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  SCM_LE_INV_CTL                        :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SCM_CFG1;    /* CAM_B_SCM_CFG1 */

typedef union _CAM_B_REG_RPG_SATU_1_
{
        struct    /* 0x1A0064C0 */
        {
                FIELD  RPG_SATU_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RPG_SATU_GB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RPG_SATU_1;    /* CAM_B_RPG_SATU_1 */

typedef union _CAM_B_REG_RPG_SATU_2_
{
        struct    /* 0x1A0064C4 */
        {
                FIELD  RPG_SATU_GR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RPG_SATU_R                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RPG_SATU_2;    /* CAM_B_RPG_SATU_2 */

typedef union _CAM_B_REG_RPG_GAIN_1_
{
        struct    /* 0x1A0064C8 */
        {
                FIELD  RPG_GAIN_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  RPG_GAIN_GB                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RPG_GAIN_1;    /* CAM_B_RPG_GAIN_1 */

typedef union _CAM_B_REG_RPG_GAIN_2_
{
        struct    /* 0x1A0064CC */
        {
                FIELD  RPG_GAIN_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  RPG_GAIN_R                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RPG_GAIN_2;    /* CAM_B_RPG_GAIN_2 */

typedef union _CAM_B_REG_RPG_OFST_1_
{
        struct    /* 0x1A0064D0 */
        {
                FIELD  RPG_OFST_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RPG_OFST_GB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RPG_OFST_1;    /* CAM_B_RPG_OFST_1 */

typedef union _CAM_B_REG_RPG_OFST_2_
{
        struct    /* 0x1A0064D4 */
        {
                FIELD  RPG_OFST_GR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RPG_OFST_R                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RPG_OFST_2;    /* CAM_B_RPG_OFST_2 */

typedef union _CAM_B_REG_RRZ_CTL_
{
        struct    /* 0x1A0064E0 */
        {
                FIELD  RRZ_HORI_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZ_VERT_EN                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZ_OUTPUT_WAIT_EN                    :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RRZ_MONO                              :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RRZ_CL                                :  1;        /*  4.. 4, 0x00000010 */
                FIELD  RRZ_CL_HL                             :  1;        /*  5.. 5, 0x00000020 */
                FIELD  RRZ_NNIR                              :  1;        /*  6.. 6, 0x00000040 */
                FIELD  RRZ_VDM_VRZ_MODE                      :  1;        /*  7.. 7, 0x00000080 */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  RRZ_HORI_TBL_SEL                      :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  RRZ_VERT_TBL_SEL                      :  6;        /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_CTL;    /* CAM_B_RRZ_CTL */

typedef union _CAM_B_REG_RRZ_IN_IMG_
{
        struct    /* 0x1A0064E4 */
        {
                FIELD  RRZ_IN_WD                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RRZ_IN_HT                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_IN_IMG;    /* CAM_B_RRZ_IN_IMG */

typedef union _CAM_B_REG_RRZ_OUT_IMG_
{
        struct    /* 0x1A0064E8 */
        {
                FIELD  RRZ_OUT_WD                            : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RRZ_OUT_HT                            : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_OUT_IMG;    /* CAM_B_RRZ_OUT_IMG */

typedef union _CAM_B_REG_RRZ_HORI_STEP_
{
        struct    /* 0x1A0064EC */
        {
                FIELD  RRZ_HORI_STEP                         : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_HORI_STEP;    /* CAM_B_RRZ_HORI_STEP */

typedef union _CAM_B_REG_RRZ_VERT_STEP_
{
        struct    /* 0x1A0064F0 */
        {
                FIELD  RRZ_VERT_STEP                         : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_VERT_STEP;    /* CAM_B_RRZ_VERT_STEP */

typedef union _CAM_B_REG_RRZ_HORI_INT_OFST_
{
        struct    /* 0x1A0064F4 */
        {
                FIELD  RRZ_HORI_INT_OFST                     : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_HORI_INT_OFST;    /* CAM_B_RRZ_HORI_INT_OFST */

typedef union _CAM_B_REG_RRZ_HORI_SUB_OFST_
{
        struct    /* 0x1A0064F8 */
        {
                FIELD  RRZ_HORI_SUB_OFST                     : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                : 17;        /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_HORI_SUB_OFST;    /* CAM_B_RRZ_HORI_SUB_OFST */

typedef union _CAM_B_REG_RRZ_VERT_INT_OFST_
{
        struct    /* 0x1A0064FC */
        {
                FIELD  RRZ_VERT_INT_OFST                     : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_VERT_INT_OFST;    /* CAM_B_RRZ_VERT_INT_OFST */

typedef union _CAM_B_REG_RRZ_VERT_SUB_OFST_
{
        struct    /* 0x1A006500 */
        {
                FIELD  RRZ_VERT_SUB_OFST                     : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                : 17;        /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_VERT_SUB_OFST;    /* CAM_B_RRZ_VERT_SUB_OFST */

typedef union _CAM_B_REG_RRZ_MODE_TH_
{
        struct    /* 0x1A006504 */
        {
                FIELD  RRZ_TH_MD                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  RRZ_TH_HI                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  RRZ_TH_LO                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  RRZ_TH_MD2                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_MODE_TH;    /* CAM_B_RRZ_MODE_TH */

typedef union _CAM_B_REG_RRZ_MODE_CTL_
{
        struct    /* 0x1A006508 */
        {
                FIELD  RRZ_PRF_BLD                           :  9;        /*  0.. 8, 0x000001FF */
                FIELD  RRZ_PRF                               :  2;        /*  9..10, 0x00000600 */
                FIELD  RRZ_BLD_SL                            :  5;        /* 11..15, 0x0000F800 */
                FIELD  RRZ_CR_MODE                           :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_MODE_CTL;    /* CAM_B_RRZ_MODE_CTL */

typedef union _CAM_B_REG_RRZ_RLB_AOFST_
{
        struct    /* 0x1A00650C */
        {
                FIELD  RRZ_RLB_AOFST                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_RLB_AOFST;    /* CAM_B_RRZ_RLB_AOFST */

typedef union _CAM_B_REG_RRZ_LBLD_CFG_
{
        struct    /* 0x1A006510 */
        {
                FIELD  RRZ_LBLD_TH                           : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  RRZ_LBLD_SL                           :  5;        /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                : 11;        /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_LBLD_CFG;    /* CAM_B_RRZ_LBLD_CFG */

typedef union _CAM_B_REG_RRZ_NNIR_TBL_SEL_
{
        struct    /* 0x1A006514 */
        {
                FIELD  RRZ_HORI_TBL2_SEL                     :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  RRZ_VERT_TBL2_SEL                     :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                : 18;        /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZ_NNIR_TBL_SEL;    /* CAM_B_RRZ_NNIR_TBL_SEL */

typedef union _CAM_B_REG_RMX_CTL_
{
        struct    /* 0x1A006540 */
        {
                FIELD  RMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  RMX_SINGLE_MODE_1                     :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  RMX_SINGLE_MODE_2                     :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  6;        /* 25..30, 0x7E000000 */
                FIELD  RMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMX_CTL;    /* CAM_B_RMX_CTL */

typedef union _CAM_B_REG_RMX_CROP_
{
        struct    /* 0x1A006544 */
        {
                FIELD  RMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMX_CROP;    /* CAM_B_RMX_CROP */

typedef union _CAM_B_REG_RMX_VSIZE_
{
        struct    /* 0x1A006548 */
        {
                FIELD  RMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMX_VSIZE;    /* CAM_B_RMX_VSIZE */

typedef union _CAM_B_REG_BMX_CTL_
{
        struct    /* 0x1A006580 */
        {
                FIELD  BMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  BMX_SINGLE_MODE_1                     :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  BMX_SINGLE_MODE_2                     :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  6;        /* 25..30, 0x7E000000 */
                FIELD  BMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BMX_CTL;    /* CAM_B_BMX_CTL */

typedef union _CAM_B_REG_BMX_CROP_
{
        struct    /* 0x1A006584 */
        {
                FIELD  BMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BMX_CROP;    /* CAM_B_BMX_CROP */

typedef union _CAM_B_REG_BMX_VSIZE_
{
        struct    /* 0x1A006588 */
        {
                FIELD  BMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BMX_VSIZE;    /* CAM_B_BMX_VSIZE */

typedef union _CAM_B_REG_UFEG_CON_
{
        struct    /* 0x1A0065C0 */
        {
                FIELD  UFEG_FORCE_PCM                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  UFEG_TCCT_BYP                         :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEG_CON;    /* CAM_B_UFEG_CON */

typedef union _CAM_B_REG_LSC_CTL1_
{
        struct    /* 0x1A0065D0 */
        {
                FIELD  SDBLK_YOFST                           :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 : 10;        /*  6..15, 0x0000FFC0 */
                FIELD  SDBLK_XOFST                           :  6;        /* 16..21, 0x003F0000 */
                FIELD  LSC_EXTEND_COEF_MODE                  :  1;        /* 22..22, 0x00400000 */
                FIELD  rsv_23                                :  1;        /* 23..23, 0x00800000 */
                FIELD  SD_COEFRD_MODE                        :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  3;        /* 25..27, 0x0E000000 */
                FIELD  SD_ULTRA_MODE                         :  1;        /* 28..28, 0x10000000 */
                FIELD  LSC_PRC_MODE                          :  1;        /* 29..29, 0x20000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC_CTL1;    /* CAM_B_LSC_CTL1 */

typedef union _CAM_B_REG_LSC_CTL2_
{
        struct    /* 0x1A0065D4 */
        {
                FIELD  LSC_SDBLK_WIDTH                       : 13;        /*  0..12, 0x00001FFF */
                FIELD  LSC_SDBLK_XNUM                        :  5;        /* 13..17, 0x0003E000 */
                FIELD  LSC_OFLN                              :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC_CTL2;    /* CAM_B_LSC_CTL2 */

typedef union _CAM_B_REG_LSC_CTL3_
{
        struct    /* 0x1A0065D8 */
        {
                FIELD  LSC_SDBLK_HEIGHT                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  LSC_SDBLK_YNUM                        :  5;        /* 13..17, 0x0003E000 */
                FIELD  LSC_SPARE                             : 14;        /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC_CTL3;    /* CAM_B_LSC_CTL3 */

typedef union _CAM_B_REG_LSC_LBLOCK_
{
        struct    /* 0x1A0065DC */
        {
                FIELD  LSC_SDBLK_lHEIGHT                     : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LSC_SDBLK_lWIDTH                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC_LBLOCK;    /* CAM_B_LSC_LBLOCK */

typedef union _CAM_B_REG_LSC_RATIO_0_
{
        struct    /* 0x1A0065E0 */
        {
                FIELD  LSC_RA03                              :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  LSC_RA02                              :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_RA01                              :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  LSC_RA00                              :  6;        /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC_RATIO_0;    /* CAM_B_LSC_RATIO_0 */

typedef union _CAM_B_REG_LSC_TPIPE_OFST_
{
        struct    /* 0x1A0065E4 */
        {
                FIELD  LSC_TPIPE_OFST_Y                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LSC_TPIPE_OFST_X                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC_TPIPE_OFST;    /* CAM_B_LSC_TPIPE_OFST */

typedef union _CAM_B_REG_LSC_TPIPE_SIZE_
{
        struct    /* 0x1A0065E8 */
        {
                FIELD  LSC_TPIPE_SIZE_Y                      : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_TPIPE_SIZE_X                      : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC_TPIPE_SIZE;    /* CAM_B_LSC_TPIPE_SIZE */

typedef union _CAM_B_REG_LSC_GAIN_TH_
{
        struct    /* 0x1A0065EC */
        {
                FIELD  LSC_GAIN_TH2                          :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSC_GAIN_TH1                          :  9;        /* 10..18, 0x0007FC00 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  LSC_GAIN_TH0                          :  9;        /* 20..28, 0x1FF00000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC_GAIN_TH;    /* CAM_B_LSC_GAIN_TH */

typedef union _CAM_B_REG_LSC_RATIO_1_
{
        struct    /* 0x1A0065F0 */
        {
                FIELD  LSC_RA13                              :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  LSC_RA12                              :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_RA11                              :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  LSC_RA10                              :  6;        /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC_RATIO_1;    /* CAM_B_LSC_RATIO_1 */

typedef union _CAM_B_REG_LSC_UPB_B_GB_
{
        struct    /* 0x1A0065F4 */
        {
                FIELD  LSC_UPB_GB                            : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_UPB_B                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC_UPB_B_GB;    /* CAM_B_LSC_UPB_B_GB */

typedef union _CAM_B_REG_LSC_UPB_GR_R_
{
        struct    /* 0x1A0065F8 */
        {
                FIELD  LSC_UPB_R                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_UPB_GR                            : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC_UPB_GR_R;    /* CAM_B_LSC_UPB_GR_R */

typedef union _CAM_B_REG_AF_CON_
{
        struct    /* 0x1A006610 */
        {
                FIELD  AF_BLF_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  AF_BLF_D_LVL                          :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  AF_BLF_R_LVL                          :  4;        /*  8..11, 0x00000F00 */
                FIELD  AF_BLF_VFIR_MUX                       :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AF_H_GONLY                            :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_V_GONLY                            :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  AF_V_AVG_LVL                          :  2;        /* 20..21, 0x00300000 */
                FIELD  AF_EXT_STAT_EN                        :  1;        /* 22..22, 0x00400000 */
                FIELD  AF_VFLT_MODE                          :  1;        /* 23..23, 0x00800000 */
                FIELD  rsv_24                                :  4;        /* 24..27, 0x0F000000 */
                FIELD  RESERVED                              :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_CON;    /* CAM_B_AF_CON */

typedef union _CAM_B_REG_AF_TH_0_
{
        struct    /* 0x1A006614 */
        {
                FIELD  AF_H_TH_0                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_TH_0;    /* CAM_B_AF_TH_0 */

typedef union _CAM_B_REG_AF_TH_1_
{
        struct    /* 0x1A006618 */
        {
                FIELD  AF_V_TH                               :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_R_SAT_TH                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_G_SAT_TH                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_B_SAT_TH                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_TH_1;    /* CAM_B_AF_TH_1 */

typedef union _CAM_B_REG_AF_FLT_1_
{
        struct    /* 0x1A00661C */
        {
                FIELD  AF_HFLT0_P1                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT0_P2                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT0_P3                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT0_P4                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_FLT_1;    /* CAM_B_AF_FLT_1 */

typedef union _CAM_B_REG_AF_FLT_2_
{
        struct    /* 0x1A006620 */
        {
                FIELD  AF_HFLT0_P5                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT0_P6                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT0_P7                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT0_P8                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_FLT_2;    /* CAM_B_AF_FLT_2 */

typedef union _CAM_B_REG_AF_FLT_3_
{
        struct    /* 0x1A006624 */
        {
                FIELD  AF_HFLT0_P9                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT0_P10                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT0_P11                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT0_P12                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_FLT_3;    /* CAM_B_AF_FLT_3 */

typedef union _CAM_B_REG_AF_FLT_4_
{
        struct    /* 0x1A006628 */
        {
                FIELD  AF_HFLT1_P1                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT1_P2                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT1_P3                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT1_P4                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_FLT_4;    /* CAM_B_AF_FLT_4 */

typedef union _CAM_B_REG_AF_FLT_5_
{
        struct    /* 0x1A00662C */
        {
                FIELD  AF_HFLT1_P5                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT1_P6                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT1_P7                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT1_P8                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_FLT_5;    /* CAM_B_AF_FLT_5 */

typedef union _CAM_B_REG_AF_FLT_6_
{
        struct    /* 0x1A006630 */
        {
                FIELD  AF_HFLT1_P9                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT1_P10                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT1_P11                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT1_P12                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_FLT_6;    /* CAM_B_AF_FLT_6 */

typedef union _CAM_B_REG_AF_FLT_7_
{
        struct    /* 0x1A006634 */
        {
                FIELD  AF_VFLT_X0                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X1                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_FLT_7;    /* CAM_B_AF_FLT_7 */

typedef union _CAM_B_REG_AF_FLT_8_
{
        struct    /* 0x1A006638 */
        {
                FIELD  AF_VFLT_X2                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X3                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_FLT_8;    /* CAM_B_AF_FLT_8 */

typedef union _CAM_B_REG_AF_SIZE_
{
        struct    /* 0x1A006640 */
        {
                FIELD  AF_IMAGE_WD                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                : 18;        /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_SIZE;    /* CAM_B_AF_SIZE */

typedef union _CAM_B_REG_AF_VLD_
{
        struct    /* 0x1A006644 */
        {
                FIELD  AF_VLD_XSTART                         : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AF_VLD_YSTART                         : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_VLD;    /* CAM_B_AF_VLD */

typedef union _CAM_B_REG_AF_BLK_0_
{
        struct    /* 0x1A006648 */
        {
                FIELD  AF_BLK_XSIZE                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_BLK_YSIZE                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_BLK_0;    /* CAM_B_AF_BLK_0 */

typedef union _CAM_B_REG_AF_BLK_1_
{
        struct    /* 0x1A00664C */
        {
                FIELD  AF_BLK_XNUM                           :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  AF_BLK_YNUM                           :  9;        /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_BLK_1;    /* CAM_B_AF_BLK_1 */

typedef union _CAM_B_REG_AF_TH_2_
{
        struct    /* 0x1A006650 */
        {
                FIELD  AF_HFLT2_SAT_TH0                      :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT2_SAT_TH1                      :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT2_SAT_TH2                      :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT2_SAT_TH3                      :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_TH_2;    /* CAM_B_AF_TH_2 */

typedef union _CAM_B_REG_AF_FLT_9_
{
        struct    /* 0x1A006654 */
        {
                FIELD  AF_VFLT_X4                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X5                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_FLT_9;    /* CAM_B_AF_FLT_9 */

typedef union _CAM_B_REG_AF_FLT_10_
{
        struct    /* 0x1A006658 */
        {
                FIELD  AF_VFLT_X6                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X7                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_FLT_10;    /* CAM_B_AF_FLT_10 */

typedef union _CAM_B_REG_AF_FLT_11_
{
        struct    /* 0x1A00665C */
        {
                FIELD  AF_VFLT_X8                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X9                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_FLT_11;    /* CAM_B_AF_FLT_11 */

typedef union _CAM_B_REG_AF_FLT_12_
{
        struct    /* 0x1A006660 */
        {
                FIELD  AF_VFLT_X10                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X11                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_FLT_12;    /* CAM_B_AF_FLT_12 */

typedef union _CAM_B_REG_AF_LUT_H0_0_
{
        struct    /* 0x1A006670 */
        {
                FIELD  AF_H_TH_0_LUT_MODE                    :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AF_H_TH_0_GAIN                        :  9;        /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                : 22;        /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_H0_0;    /* CAM_B_AF_LUT_H0_0 */

typedef union _CAM_B_REG_AF_LUT_H0_1_
{
        struct    /* 0x1A006674 */
        {
                FIELD  AF_H_TH_0_D1                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D2                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D3                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D4                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_H0_1;    /* CAM_B_AF_LUT_H0_1 */

typedef union _CAM_B_REG_AF_LUT_H0_2_
{
        struct    /* 0x1A006678 */
        {
                FIELD  AF_H_TH_0_D5                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D6                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D7                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D8                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_H0_2;    /* CAM_B_AF_LUT_H0_2 */

typedef union _CAM_B_REG_AF_LUT_H0_3_
{
        struct    /* 0x1A00667C */
        {
                FIELD  AF_H_TH_0_D9                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D10                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D11                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D12                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_H0_3;    /* CAM_B_AF_LUT_H0_3 */

typedef union _CAM_B_REG_AF_LUT_H0_4_
{
        struct    /* 0x1A006680 */
        {
                FIELD  AF_H_TH_0_D13                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D14                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D15                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D16                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_H0_4;    /* CAM_B_AF_LUT_H0_4 */

typedef union _CAM_B_REG_AF_LUT_H1_0_
{
        struct    /* 0x1A006690 */
        {
                FIELD  AF_H_TH_1_LUT_MODE                    :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AF_H_TH_1_GAIN                        :  9;        /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                : 22;        /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_H1_0;    /* CAM_B_AF_LUT_H1_0 */

typedef union _CAM_B_REG_AF_LUT_H1_1_
{
        struct    /* 0x1A006694 */
        {
                FIELD  AF_H_TH_1_D1                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D2                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D3                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D4                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_H1_1;    /* CAM_B_AF_LUT_H1_1 */

typedef union _CAM_B_REG_AF_LUT_H1_2_
{
        struct    /* 0x1A006698 */
        {
                FIELD  AF_H_TH_1_D5                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D6                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D7                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D8                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_H1_2;    /* CAM_B_AF_LUT_H1_2 */

typedef union _CAM_B_REG_AF_LUT_H1_3_
{
        struct    /* 0x1A00669C */
        {
                FIELD  AF_H_TH_1_D9                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D10                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D11                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D12                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_H1_3;    /* CAM_B_AF_LUT_H1_3 */

typedef union _CAM_B_REG_AF_LUT_H1_4_
{
        struct    /* 0x1A0066A0 */
        {
                FIELD  AF_H_TH_1_D13                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D14                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D15                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D16                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_H1_4;    /* CAM_B_AF_LUT_H1_4 */

typedef union _CAM_B_REG_AF_LUT_V_0_
{
        struct    /* 0x1A0066B0 */
        {
                FIELD  AF_V_TH_LUT_MODE                      :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AF_V_TH_GAIN                          :  9;        /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                : 22;        /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_V_0;    /* CAM_B_AF_LUT_V_0 */

typedef union _CAM_B_REG_AF_LUT_V_1_
{
        struct    /* 0x1A0066B4 */
        {
                FIELD  AF_V_TH_D1                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D2                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D3                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D4                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_V_1;    /* CAM_B_AF_LUT_V_1 */

typedef union _CAM_B_REG_AF_LUT_V_2_
{
        struct    /* 0x1A0066B8 */
        {
                FIELD  AF_V_TH_D5                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D6                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D7                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D8                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_V_2;    /* CAM_B_AF_LUT_V_2 */

typedef union _CAM_B_REG_AF_LUT_V_3_
{
        struct    /* 0x1A0066BC */
        {
                FIELD  AF_V_TH_D9                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D10                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D11                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D12                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_V_3;    /* CAM_B_AF_LUT_V_3 */

typedef union _CAM_B_REG_AF_LUT_V_4_
{
        struct    /* 0x1A0066C0 */
        {
                FIELD  AF_V_TH_D13                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D14                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D15                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D16                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_LUT_V_4;    /* CAM_B_AF_LUT_V_4 */

typedef union _CAM_B_REG_AF_CON2_
{
        struct    /* 0x1A0066C4 */
        {
                FIELD  AF_DS_EN                              :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AF_H_FV1_ABS                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AF_H_FV2_ABS                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AF_V_FV_ABS                           :  1;        /*  3.. 3, 0x00000008 */
                FIELD  AF_H_MAXFV_ABS                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AF_H_WFV_ABS                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  AF_H_FV2_EN                           :  1;        /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                 : 25;        /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_CON2;    /* CAM_B_AF_CON2 */

typedef union _CAM_B_REG_AF_BLK_2_
{
        struct    /* 0x1A0066C8 */
        {
                FIELD  AF_PROT_BLK_XSIZE                     :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_PROT_BLK_YSIZE                     :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AF_BLK_2;    /* CAM_B_AF_BLK_2 */

typedef union _CAM_B_REG_HLR_CFG_
{
        struct    /* 0x1A006710 */
        {
                FIELD  HLR_DTH                               :  8;        /*  0.. 7, 0x000000FF */
                FIELD  HLR_DSL                               : 10;        /*  8..17, 0x0003FF00 */
                FIELD  rsv_18                                :  1;        /* 18..18, 0x00040000 */
                FIELD  HLR_SL_EN                             :  1;        /* 19..19, 0x00080000 */
                FIELD  HLR_RAT                               :  6;        /* 20..25, 0x03F00000 */
                FIELD  HLR_MODE                              :  2;        /* 26..27, 0x0C000000 */
                FIELD  HLR_EDGE                              :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_HLR_CFG;    /* CAM_B_HLR_CFG */

typedef union _CAM_B_REG_HLR_GAIN_
{
        struct    /* 0x1A006718 */
        {
                FIELD  HLR_GAIN_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  HLR_GAIN_GB                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_HLR_GAIN;    /* CAM_B_HLR_GAIN */

typedef union _CAM_B_REG_HLR_GAIN_1_
{
        struct    /* 0x1A00671C */
        {
                FIELD  HLR_GAIN_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  HLR_GAIN_R                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_HLR_GAIN_1;    /* CAM_B_HLR_GAIN_1 */

typedef union _CAM_B_REG_HLR_OFST_
{
        struct    /* 0x1A006720 */
        {
                FIELD  HLR_OFST_B                            : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  HLR_OFST_GB                           : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_HLR_OFST;    /* CAM_B_HLR_OFST */

typedef union _CAM_B_REG_HLR_OFST_1_
{
        struct    /* 0x1A006724 */
        {
                FIELD  HLR_OFST_GR                           : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  HLR_OFST_R                            : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_HLR_OFST_1;    /* CAM_B_HLR_OFST_1 */

typedef union _CAM_B_REG_HLR_IVGN_
{
        struct    /* 0x1A006728 */
        {
                FIELD  HLR_IVGN_B                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  HLR_IVGN_GB                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_HLR_IVGN;    /* CAM_B_HLR_IVGN */

typedef union _CAM_B_REG_HLR_IVGN_1_
{
        struct    /* 0x1A00672C */
        {
                FIELD  HLR_IVGN_GR                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  HLR_IVGN_R                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_HLR_IVGN_1;    /* CAM_B_HLR_IVGN_1 */

typedef union _CAM_B_REG_HLR_KC_
{
        struct    /* 0x1A006730 */
        {
                FIELD  HLR_KC_C0                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  HLR_KC_C1                             : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_HLR_KC;    /* CAM_B_HLR_KC */

typedef union _CAM_B_REG_HLR_CFG_1_
{
        struct    /* 0x1A006734 */
        {
                FIELD  HLR_STR                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 : 25;        /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_HLR_CFG_1;    /* CAM_B_HLR_CFG_1 */

typedef union _CAM_B_REG_HLR_SL_PARA_
{
        struct    /* 0x1A006738 */
        {
                FIELD  HLR_SL_Y1                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  HLR_SL_Y2                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_HLR_SL_PARA;    /* CAM_B_HLR_SL_PARA */

typedef union _CAM_B_REG_HLR_SL_PARA_1_
{
        struct    /* 0x1A00673C */
        {
                FIELD  HLR_SL_Y3                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  HLR_SL_Y4                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_HLR_SL_PARA_1;    /* CAM_B_HLR_SL_PARA_1 */

typedef union _CAM_B_REG_LCS25_CON_
{
        struct    /* 0x1A006790 */
        {
                FIELD  LCS25_LOG                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  7;        /*  1.. 7, 0x000000FE */
                FIELD  LCS25_OUT_WD                          :  9;        /*  8..16, 0x0001FF00 */
                FIELD  rsv_17                                :  3;        /* 17..19, 0x000E0000 */
                FIELD  LCS25_OUT_HT                          :  9;        /* 20..28, 0x1FF00000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_CON;    /* CAM_B_LCS25_CON */

typedef union _CAM_B_REG_LCS25_ST_
{
        struct    /* 0x1A006794 */
        {
                FIELD  LCS25_START_J                         : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_START_I                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_ST;    /* CAM_B_LCS25_ST */

typedef union _CAM_B_REG_LCS25_AWS_
{
        struct    /* 0x1A006798 */
        {
                FIELD  LCS25_IN_WD                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_IN_HT                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_AWS;    /* CAM_B_LCS25_AWS */

typedef union _CAM_B_REG_LCS25_FLR_
{
        struct    /* 0x1A00679C */
        {
                FIELD  LCS25_FLR_OFST                        :  8;        /*  0.. 7, 0x000000FF */
                FIELD  LCS25_FLR_GAIN                        : 12;        /*  8..19, 0x000FFF00 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_FLR;    /* CAM_B_LCS25_FLR */

typedef union _CAM_B_REG_LCS25_LRZR_1_
{
        struct    /* 0x1A0067A0 */
        {
                FIELD  LCS25_LRZR_X                          : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_LRZR_1;    /* CAM_B_LCS25_LRZR_1 */

typedef union _CAM_B_REG_LCS25_LRZR_2_
{
        struct    /* 0x1A0067A4 */
        {
                FIELD  LCS25_LRZR_Y                          : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_LRZR_2;    /* CAM_B_LCS25_LRZR_2 */

typedef union _CAM_B_REG_LCS25_SATU_1_
{
        struct    /* 0x1A0067A8 */
        {
                FIELD  LCS25_SATU_B                          : 16;        /*  0..15, 0x0000FFFF */
                FIELD  LCS25_SATU_GB                         : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_SATU_1;    /* CAM_B_LCS25_SATU_1 */

typedef union _CAM_B_REG_LCS25_SATU_2_
{
        struct    /* 0x1A0067AC */
        {
                FIELD  LCS25_SATU_GR                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  LCS25_SATU_R                          : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_SATU_2;    /* CAM_B_LCS25_SATU_2 */

typedef union _CAM_B_REG_LCS25_GAIN_1_
{
        struct    /* 0x1A0067B0 */
        {
                FIELD  LCS25_GAIN_B                          : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_GAIN_GB                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_GAIN_1;    /* CAM_B_LCS25_GAIN_1 */

typedef union _CAM_B_REG_LCS25_GAIN_2_
{
        struct    /* 0x1A0067B4 */
        {
                FIELD  LCS25_GAIN_GR                         : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_GAIN_R                          : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_GAIN_2;    /* CAM_B_LCS25_GAIN_2 */

typedef union _CAM_B_REG_LCS25_OFST_1_
{
        struct    /* 0x1A0067B8 */
        {
                FIELD  LCS25_OFST_B                          : 16;        /*  0..15, 0x0000FFFF */
                FIELD  LCS25_OFST_GB                         : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_OFST_1;    /* CAM_B_LCS25_OFST_1 */

typedef union _CAM_B_REG_LCS25_OFST_2_
{
        struct    /* 0x1A0067BC */
        {
                FIELD  LCS25_OFST_GR                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  LCS25_OFST_R                          : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_OFST_2;    /* CAM_B_LCS25_OFST_2 */

typedef union _CAM_B_REG_LCS25_G2G_CNV_1_
{
        struct    /* 0x1A0067C0 */
        {
                FIELD  LCS25_G2G_CNV_00                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_CNV_01                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_G2G_CNV_1;    /* CAM_B_LCS25_G2G_CNV_1 */

typedef union _CAM_B_REG_LCS25_G2G_CNV_2_
{
        struct    /* 0x1A0067C4 */
        {
                FIELD  LCS25_G2G_CNV_02                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_CNV_10                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_G2G_CNV_2;    /* CAM_B_LCS25_G2G_CNV_2 */

typedef union _CAM_B_REG_LCS25_G2G_CNV_3_
{
        struct    /* 0x1A0067C8 */
        {
                FIELD  LCS25_G2G_CNV_11                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_CNV_12                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_G2G_CNV_3;    /* CAM_B_LCS25_G2G_CNV_3 */

typedef union _CAM_B_REG_LCS25_G2G_CNV_4_
{
        struct    /* 0x1A0067CC */
        {
                FIELD  LCS25_G2G_CNV_20                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_CNV_21                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_G2G_CNV_4;    /* CAM_B_LCS25_G2G_CNV_4 */

typedef union _CAM_B_REG_LCS25_G2G_CNV_5_
{
        struct    /* 0x1A0067D0 */
        {
                FIELD  LCS25_G2G_CNV_22                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_ACC                         :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_G2G_CNV_5;    /* CAM_B_LCS25_G2G_CNV_5 */

typedef union _CAM_B_REG_LCS25_LPF_
{
        struct    /* 0x1A0067D4 */
        {
                FIELD  LCS25_LPF_EN                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 15;        /*  1..15, 0x0000FFFE */
                FIELD  LCS25_LPF_TH                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCS25_LPF;    /* CAM_B_LCS25_LPF */

typedef union _CAM_B_REG_RCP_CROP_CON1_
{
        struct    /* 0x1A006800 */
        {
                FIELD  RCP_STR_X                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  RCP_END_X                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RCP_CROP_CON1;    /* CAM_B_RCP_CROP_CON1 */

typedef union _CAM_B_REG_RCP_CROP_CON2_
{
        struct    /* 0x1A006804 */
        {
                FIELD  RCP_STR_Y                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  RCP_END_Y                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RCP_CROP_CON2;    /* CAM_B_RCP_CROP_CON2 */

typedef union _CAM_B_REG_SGG1_PGN_
{
        struct    /* 0x1A006810 */
        {
                FIELD  SGG_GAIN                              : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGG1_PGN;    /* CAM_B_SGG1_PGN */

typedef union _CAM_B_REG_SGG1_GMRC_1_
{
        struct    /* 0x1A006814 */
        {
                FIELD  SGG_GMR_1                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_2                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_3                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGG_GMR_4                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGG1_GMRC_1;    /* CAM_B_SGG1_GMRC_1 */

typedef union _CAM_B_REG_SGG1_GMRC_2_
{
        struct    /* 0x1A006818 */
        {
                FIELD  SGG_GMR_5                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_6                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_7                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGG1_GMRC_2;    /* CAM_B_SGG1_GMRC_2 */

typedef union _CAM_B_REG_QBN2_MODE_
{
        struct    /* 0x1A006820 */
        {
                FIELD  QBN_ACC                               :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  QBN_ACC_MODE                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_QBN2_MODE;    /* CAM_B_QBN2_MODE */

typedef union _CAM_B_REG_AWB_WIN_ORG_
{
        struct    /* 0x1A006830 */
        {
                FIELD  AWB_W_HORG                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AWB_W_VORG                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_WIN_ORG;    /* CAM_B_AWB_WIN_ORG */

typedef union _CAM_B_REG_AWB_WIN_SIZE_
{
        struct    /* 0x1A006834 */
        {
                FIELD  AWB_W_HSIZE                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AWB_W_VSIZE                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_WIN_SIZE;    /* CAM_B_AWB_WIN_SIZE */

typedef union _CAM_B_REG_AWB_WIN_PIT_
{
        struct    /* 0x1A006838 */
        {
                FIELD  AWB_W_HPIT                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AWB_W_VPIT                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_WIN_PIT;    /* CAM_B_AWB_WIN_PIT */

typedef union _CAM_B_REG_AWB_WIN_NUM_
{
        struct    /* 0x1A00683C */
        {
                FIELD  AWB_W_HNUM                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AWB_W_VNUM                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_WIN_NUM;    /* CAM_B_AWB_WIN_NUM */

typedef union _CAM_B_REG_AWB_GAIN1_0_
{
        struct    /* 0x1A006840 */
        {
                FIELD  AWB_GAIN1_R                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AWB_GAIN1_G                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_GAIN1_0;    /* CAM_B_AWB_GAIN1_0 */

typedef union _CAM_B_REG_AWB_GAIN1_1_
{
        struct    /* 0x1A006844 */
        {
                FIELD  AWB_GAIN1_B                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_GAIN1_1;    /* CAM_B_AWB_GAIN1_1 */

typedef union _CAM_B_REG_AWB_LMT1_0_
{
        struct    /* 0x1A006848 */
        {
                FIELD  AWB_LMT1_R                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_LMT1_G                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_LMT1_0;    /* CAM_B_AWB_LMT1_0 */

typedef union _CAM_B_REG_AWB_LMT1_1_
{
        struct    /* 0x1A00684C */
        {
                FIELD  AWB_LMT1_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_LMT1_1;    /* CAM_B_AWB_LMT1_1 */

typedef union _CAM_B_REG_AWB_LOW_THR_
{
        struct    /* 0x1A006850 */
        {
                FIELD  AWB_LOW_THR0                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AWB_LOW_THR1                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AWB_LOW_THR2                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_LOW_THR;    /* CAM_B_AWB_LOW_THR */

typedef union _CAM_B_REG_AWB_HI_THR_
{
        struct    /* 0x1A006854 */
        {
                FIELD  AWB_HI_THR0                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AWB_HI_THR1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AWB_HI_THR2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_HI_THR;    /* CAM_B_AWB_HI_THR */

typedef union _CAM_B_REG_AWB_PIXEL_CNT0_
{
        struct    /* 0x1A006858 */
        {
                FIELD  AWB_PIXEL_CNT0                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_PIXEL_CNT0;    /* CAM_B_AWB_PIXEL_CNT0 */

typedef union _CAM_B_REG_AWB_PIXEL_CNT1_
{
        struct    /* 0x1A00685C */
        {
                FIELD  AWB_PIXEL_CNT1                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_PIXEL_CNT1;    /* CAM_B_AWB_PIXEL_CNT1 */

typedef union _CAM_B_REG_AWB_PIXEL_CNT2_
{
        struct    /* 0x1A006860 */
        {
                FIELD  AWB_PIXEL_CNT2                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_PIXEL_CNT2;    /* CAM_B_AWB_PIXEL_CNT2 */

typedef union _CAM_B_REG_AWB_ERR_THR_
{
        struct    /* 0x1A006864 */
        {
                FIELD  AWB_ERR_THR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_ERR_SFT                           :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_ERR_THR;    /* CAM_B_AWB_ERR_THR */

typedef union _CAM_B_REG_AWB_ROT_
{
        struct    /* 0x1A006868 */
        {
                FIELD  AWB_C                                 : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  AWB_S                                 : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_ROT;    /* CAM_B_AWB_ROT */

typedef union _CAM_B_REG_AWB_L0_X_
{
        struct    /* 0x1A00686C */
        {
                FIELD  AWB_L0_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L0_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L0_X;    /* CAM_B_AWB_L0_X */

typedef union _CAM_B_REG_AWB_L0_Y_
{
        struct    /* 0x1A006870 */
        {
                FIELD  AWB_L0_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L0_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L0_Y;    /* CAM_B_AWB_L0_Y */

typedef union _CAM_B_REG_AWB_L1_X_
{
        struct    /* 0x1A006874 */
        {
                FIELD  AWB_L1_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L1_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L1_X;    /* CAM_B_AWB_L1_X */

typedef union _CAM_B_REG_AWB_L1_Y_
{
        struct    /* 0x1A006878 */
        {
                FIELD  AWB_L1_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L1_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L1_Y;    /* CAM_B_AWB_L1_Y */

typedef union _CAM_B_REG_AWB_L2_X_
{
        struct    /* 0x1A00687C */
        {
                FIELD  AWB_L2_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L2_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L2_X;    /* CAM_B_AWB_L2_X */

typedef union _CAM_B_REG_AWB_L2_Y_
{
        struct    /* 0x1A006880 */
        {
                FIELD  AWB_L2_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L2_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L2_Y;    /* CAM_B_AWB_L2_Y */

typedef union _CAM_B_REG_AWB_L3_X_
{
        struct    /* 0x1A006884 */
        {
                FIELD  AWB_L3_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L3_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L3_X;    /* CAM_B_AWB_L3_X */

typedef union _CAM_B_REG_AWB_L3_Y_
{
        struct    /* 0x1A006888 */
        {
                FIELD  AWB_L3_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L3_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L3_Y;    /* CAM_B_AWB_L3_Y */

typedef union _CAM_B_REG_AWB_L4_X_
{
        struct    /* 0x1A00688C */
        {
                FIELD  AWB_L4_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L4_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L4_X;    /* CAM_B_AWB_L4_X */

typedef union _CAM_B_REG_AWB_L4_Y_
{
        struct    /* 0x1A006890 */
        {
                FIELD  AWB_L4_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L4_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L4_Y;    /* CAM_B_AWB_L4_Y */

typedef union _CAM_B_REG_AWB_L5_X_
{
        struct    /* 0x1A006894 */
        {
                FIELD  AWB_L5_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L5_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L5_X;    /* CAM_B_AWB_L5_X */

typedef union _CAM_B_REG_AWB_L5_Y_
{
        struct    /* 0x1A006898 */
        {
                FIELD  AWB_L5_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L5_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L5_Y;    /* CAM_B_AWB_L5_Y */

typedef union _CAM_B_REG_AWB_L6_X_
{
        struct    /* 0x1A00689C */
        {
                FIELD  AWB_L6_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L6_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L6_X;    /* CAM_B_AWB_L6_X */

typedef union _CAM_B_REG_AWB_L6_Y_
{
        struct    /* 0x1A0068A0 */
        {
                FIELD  AWB_L6_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L6_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L6_Y;    /* CAM_B_AWB_L6_Y */

typedef union _CAM_B_REG_AWB_L7_X_
{
        struct    /* 0x1A0068A4 */
        {
                FIELD  AWB_L7_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L7_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L7_X;    /* CAM_B_AWB_L7_X */

typedef union _CAM_B_REG_AWB_L7_Y_
{
        struct    /* 0x1A0068A8 */
        {
                FIELD  AWB_L7_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L7_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L7_Y;    /* CAM_B_AWB_L7_Y */

typedef union _CAM_B_REG_AWB_L8_X_
{
        struct    /* 0x1A0068AC */
        {
                FIELD  AWB_L8_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L8_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L8_X;    /* CAM_B_AWB_L8_X */

typedef union _CAM_B_REG_AWB_L8_Y_
{
        struct    /* 0x1A0068B0 */
        {
                FIELD  AWB_L8_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L8_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L8_Y;    /* CAM_B_AWB_L8_Y */

typedef union _CAM_B_REG_AWB_L9_X_
{
        struct    /* 0x1A0068B4 */
        {
                FIELD  AWB_L9_X_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L9_X_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L9_X;    /* CAM_B_AWB_L9_X */

typedef union _CAM_B_REG_AWB_L9_Y_
{
        struct    /* 0x1A0068B8 */
        {
                FIELD  AWB_L9_Y_LOW                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_L9_Y_UP                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_L9_Y;    /* CAM_B_AWB_L9_Y */

typedef union _CAM_B_REG_AWB_SPARE_
{
        struct    /* 0x1A0068BC */
        {
                FIELD  AWB_SPARE                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_SPARE;    /* CAM_B_AWB_SPARE */

typedef union _CAM_B_REG_AWB_MOTION_THR_
{
        struct    /* 0x1A0068C0 */
        {
                FIELD  AWB_MOTION_THR                        : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_MOTION_MAP_EN                     :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_MOTION_THR;    /* CAM_B_AWB_MOTION_THR */

typedef union _CAM_B_REG_AWB_RC_CNV_0_
{
        struct    /* 0x1A0068C4 */
        {
                FIELD  AWB_RC_CNV00                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_RC_CNV01                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_RC_CNV_0;    /* CAM_B_AWB_RC_CNV_0 */

typedef union _CAM_B_REG_AWB_RC_CNV_1_
{
        struct    /* 0x1A0068C8 */
        {
                FIELD  AWB_RC_CNV02                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_RC_CNV10                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_RC_CNV_1;    /* CAM_B_AWB_RC_CNV_1 */

typedef union _CAM_B_REG_AWB_RC_CNV_2_
{
        struct    /* 0x1A0068CC */
        {
                FIELD  AWB_RC_CNV11                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_RC_CNV12                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_RC_CNV_2;    /* CAM_B_AWB_RC_CNV_2 */

typedef union _CAM_B_REG_AWB_RC_CNV_3_
{
        struct    /* 0x1A0068D0 */
        {
                FIELD  AWB_RC_CNV20                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_RC_CNV21                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_RC_CNV_3;    /* CAM_B_AWB_RC_CNV_3 */

typedef union _CAM_B_REG_AWB_RC_CNV_4_
{
        struct    /* 0x1A0068D4 */
        {
                FIELD  AWB_RC_CNV22                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AWB_RC_ACC                            :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AWB_RC_CNV_4;    /* CAM_B_AWB_RC_CNV_4 */

typedef union _CAM_B_REG_AE_GAIN2_0_
{
        struct    /* 0x1A006900 */
        {
                FIELD  AE_GAIN2_R                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_GAIN2_G                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_GAIN2_0;    /* CAM_B_AE_GAIN2_0 */

typedef union _CAM_B_REG_AE_GAIN2_1_
{
        struct    /* 0x1A006904 */
        {
                FIELD  AE_GAIN2_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_GAIN2_1;    /* CAM_B_AE_GAIN2_1 */

typedef union _CAM_B_REG_AE_LMT2_0_
{
        struct    /* 0x1A006908 */
        {
                FIELD  AE_LMT2_R                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_LMT2_G                             : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_LMT2_0;    /* CAM_B_AE_LMT2_0 */

typedef union _CAM_B_REG_AE_LMT2_1_
{
        struct    /* 0x1A00690C */
        {
                FIELD  AE_LMT2_B                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_LMT2_1;    /* CAM_B_AE_LMT2_1 */

typedef union _CAM_B_REG_AE_RC_CNV_0_
{
        struct    /* 0x1A006910 */
        {
                FIELD  AE_RC_CNV00                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AE_RC_CNV01                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_RC_CNV_0;    /* CAM_B_AE_RC_CNV_0 */

typedef union _CAM_B_REG_AE_RC_CNV_1_
{
        struct    /* 0x1A006914 */
        {
                FIELD  AE_RC_CNV02                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AE_RC_CNV10                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_RC_CNV_1;    /* CAM_B_AE_RC_CNV_1 */

typedef union _CAM_B_REG_AE_RC_CNV_2_
{
        struct    /* 0x1A006918 */
        {
                FIELD  AE_RC_CNV11                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AE_RC_CNV12                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_RC_CNV_2;    /* CAM_B_AE_RC_CNV_2 */

typedef union _CAM_B_REG_AE_RC_CNV_3_
{
        struct    /* 0x1A00691C */
        {
                FIELD  AE_RC_CNV20                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AE_RC_CNV21                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_RC_CNV_3;    /* CAM_B_AE_RC_CNV_3 */

typedef union _CAM_B_REG_AE_RC_CNV_4_
{
        struct    /* 0x1A006920 */
        {
                FIELD  AE_RC_CNV22                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AE_RC_ACC                             :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_RC_CNV_4;    /* CAM_B_AE_RC_CNV_4 */

typedef union _CAM_B_REG_AE_YGAMMA_0_
{
        struct    /* 0x1A006924 */
        {
                FIELD  Y_GMR1                                :  8;        /*  0.. 7, 0x000000FF */
                FIELD  Y_GMR2                                :  8;        /*  8..15, 0x0000FF00 */
                FIELD  Y_GMR3                                :  8;        /* 16..23, 0x00FF0000 */
                FIELD  Y_GMR4                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_YGAMMA_0;    /* CAM_B_AE_YGAMMA_0 */

typedef union _CAM_B_REG_AE_YGAMMA_1_
{
        struct    /* 0x1A006928 */
        {
                FIELD  Y_GMR5                                :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_YGAMMA_1;    /* CAM_B_AE_YGAMMA_1 */

typedef union _CAM_B_REG_AE_OVER_EXPO_CFG_
{
        struct    /* 0x1A00692C */
        {
                FIELD  AE_OVER_EXPO_THR                      :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AE_OVER_EXPO_SFT                      :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 : 23;        /*  9..31, 0xFFFFFE00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_OVER_EXPO_CFG;    /* CAM_B_AE_OVER_EXPO_CFG */

typedef union _CAM_B_REG_AE_PIX_HST_CTL_
{
        struct    /* 0x1A006930 */
        {
                FIELD  AE_PIX_HST0_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_PIX_HST1_EN                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AE_PIX_HST2_EN                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AE_PIX_HST3_EN                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  AE_PIX_HST4_EN                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AE_PIX_HST5_EN                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST_CTL;    /* CAM_B_AE_PIX_HST_CTL */

typedef union _CAM_B_REG_AE_PIX_HST_SET_
{
        struct    /* 0x1A006934 */
        {
                FIELD  AE_PIX_BIN_MODE_0                     :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  AE_PIX_BIN_MODE_1                     :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  AE_PIX_BIN_MODE_2                     :  2;        /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                :  2;        /* 10..11, 0x00000C00 */
                FIELD  AE_PIX_BIN_MODE_3                     :  2;        /* 12..13, 0x00003000 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AE_PIX_COLOR_MODE_0                   :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  AE_PIX_COLOR_MODE_1                   :  3;        /* 20..22, 0x00700000 */
                FIELD  rsv_23                                :  1;        /* 23..23, 0x00800000 */
                FIELD  AE_PIX_COLOR_MODE_2                   :  3;        /* 24..26, 0x07000000 */
                FIELD  rsv_27                                :  1;        /* 27..27, 0x08000000 */
                FIELD  AE_PIX_COLOR_MODE_3                   :  3;        /* 28..30, 0x70000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST_SET;    /* CAM_B_AE_PIX_HST_SET */

typedef union _CAM_B_REG_AE_PIX_HST_SET_1_
{
        struct    /* 0x1A006938 */
        {
                FIELD  AE_PIX_BIN_MODE_4                     :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  AE_PIX_BIN_MODE_5                     :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  AE_PIX_COLOR_MODE_4                   :  3;        /*  8..10, 0x00000700 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  AE_PIX_COLOR_MODE_5                   :  4;        /* 12..15, 0x0000F000 */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST_SET_1;    /* CAM_B_AE_PIX_HST_SET_1 */

typedef union _CAM_B_REG_AE_PIX_HST0_YRNG_
{
        struct    /* 0x1A00693C */
        {
                FIELD  AE_PIX_Y_LOW_0                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_PIX_Y_HI_0                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST0_YRNG;    /* CAM_B_AE_PIX_HST0_YRNG */

typedef union _CAM_B_REG_AE_PIX_HST0_XRNG_
{
        struct    /* 0x1A006940 */
        {
                FIELD  AE_PIX_X_LOW_0                        : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AE_PIX_X_HI_0                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST0_XRNG;    /* CAM_B_AE_PIX_HST0_XRNG */

typedef union _CAM_B_REG_AE_PIX_HST1_YRNG_
{
        struct    /* 0x1A006944 */
        {
                FIELD  AE_PIX_Y_LOW_1                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_PIX_Y_HI_1                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST1_YRNG;    /* CAM_B_AE_PIX_HST1_YRNG */

typedef union _CAM_B_REG_AE_PIX_HST1_XRNG_
{
        struct    /* 0x1A006948 */
        {
                FIELD  AE_PIX_X_LOW_1                        : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AE_PIX_X_HI_1                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST1_XRNG;    /* CAM_B_AE_PIX_HST1_XRNG */

typedef union _CAM_B_REG_AE_PIX_HST2_YRNG_
{
        struct    /* 0x1A00694C */
        {
                FIELD  AE_PIX_Y_LOW_2                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_PIX_Y_HI_2                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST2_YRNG;    /* CAM_B_AE_PIX_HST2_YRNG */

typedef union _CAM_B_REG_AE_PIX_HST2_XRNG_
{
        struct    /* 0x1A006950 */
        {
                FIELD  AE_PIX_X_LOW_2                        : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AE_PIX_X_HI_2                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST2_XRNG;    /* CAM_B_AE_PIX_HST2_XRNG */

typedef union _CAM_B_REG_AE_PIX_HST3_YRNG_
{
        struct    /* 0x1A006954 */
        {
                FIELD  AE_PIX_Y_LOW_3                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_PIX_Y_HI_3                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST3_YRNG;    /* CAM_B_AE_PIX_HST3_YRNG */

typedef union _CAM_B_REG_AE_PIX_HST3_XRNG_
{
        struct    /* 0x1A006958 */
        {
                FIELD  AE_PIX_X_LOW_3                        : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AE_PIX_X_HI_3                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST3_XRNG;    /* CAM_B_AE_PIX_HST3_XRNG */

typedef union _CAM_B_REG_AE_PIX_HST4_YRNG_
{
        struct    /* 0x1A00695C */
        {
                FIELD  AE_PIX_Y_LOW_4                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_PIX_Y_HI_4                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST4_YRNG;    /* CAM_B_AE_PIX_HST4_YRNG */

typedef union _CAM_B_REG_AE_PIX_HST4_XRNG_
{
        struct    /* 0x1A006960 */
        {
                FIELD  AE_PIX_X_LOW_4                        : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AE_PIX_X_HI_4                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST4_XRNG;    /* CAM_B_AE_PIX_HST4_XRNG */

typedef union _CAM_B_REG_AE_PIX_HST5_YRNG_
{
        struct    /* 0x1A006964 */
        {
                FIELD  AE_PIX_Y_LOW_5                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  AE_PIX_Y_HI_5                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST5_YRNG;    /* CAM_B_AE_PIX_HST5_YRNG */

typedef union _CAM_B_REG_AE_PIX_HST5_XRNG_
{
        struct    /* 0x1A006968 */
        {
                FIELD  AE_PIX_X_LOW_5                        : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AE_PIX_X_HI_5                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_PIX_HST5_XRNG;    /* CAM_B_AE_PIX_HST5_XRNG */

typedef union _CAM_B_REG_AE_STAT_EN_
{
        struct    /* 0x1A00696C */
        {
                FIELD  AE_TSF_STAT_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_OVERCNT_EN                         :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AE_HDR_STAT_EN                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AE_HST_DMA_OUT_EN                     :  1;        /*  3.. 3, 0x00000008 */
                FIELD  AE_LINEAR_STAT_EN                     :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_STAT_EN;    /* CAM_B_AE_STAT_EN */

typedef union _CAM_B_REG_AE_YCOEF_
{
        struct    /* 0x1A006970 */
        {
                FIELD  AE_YCOEF_R                            :  4;        /*  0.. 3, 0x0000000F */
                FIELD  AE_YCOEF_G                            :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  AE_YCOEF_B                            :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_YCOEF;    /* CAM_B_AE_YCOEF */

typedef union _CAM_B_REG_AE_CCU_HST_END_Y_
{
        struct    /* 0x1A006974 */
        {
                FIELD  AE_CCU_HST_END_Y                      :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_CCU_HST_END_Y;    /* CAM_B_AE_CCU_HST_END_Y */

typedef union _CAM_B_REG_AE_SPARE_
{
        struct    /* 0x1A006978 */
        {
                FIELD  AE_SPARE                              : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AE_SPARE;    /* CAM_B_AE_SPARE */

typedef union _CAM_B_REG_QBN1_MODE_
{
        struct    /* 0x1A0069D0 */
        {
                FIELD  QBN_ACC                               :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  QBN_ACC_MODE                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_QBN1_MODE;    /* CAM_B_QBN1_MODE */

typedef union _CAM_B_REG_CPG_SATU_1_
{
        struct    /* 0x1A0069E0 */
        {
                FIELD  CPG_SATU_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPG_SATU_GB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPG_SATU_1;    /* CAM_B_CPG_SATU_1 */

typedef union _CAM_B_REG_CPG_SATU_2_
{
        struct    /* 0x1A0069E4 */
        {
                FIELD  CPG_SATU_GR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPG_SATU_R                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPG_SATU_2;    /* CAM_B_CPG_SATU_2 */

typedef union _CAM_B_REG_CPG_GAIN_1_
{
        struct    /* 0x1A0069E8 */
        {
                FIELD  CPG_GAIN_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  CPG_GAIN_GB                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPG_GAIN_1;    /* CAM_B_CPG_GAIN_1 */

typedef union _CAM_B_REG_CPG_GAIN_2_
{
        struct    /* 0x1A0069EC */
        {
                FIELD  CPG_GAIN_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  CPG_GAIN_R                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPG_GAIN_2;    /* CAM_B_CPG_GAIN_2 */

typedef union _CAM_B_REG_CPG_OFST_1_
{
        struct    /* 0x1A0069F0 */
        {
                FIELD  CPG_OFST_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPG_OFST_GB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPG_OFST_1;    /* CAM_B_CPG_OFST_1 */

typedef union _CAM_B_REG_CPG_OFST_2_
{
        struct    /* 0x1A0069F4 */
        {
                FIELD  CPG_OFST_GR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPG_OFST_R                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPG_OFST_2;    /* CAM_B_CPG_OFST_2 */

typedef union _CAM_B_REG_VBN_GAIN_
{
        struct    /* 0x1A006A30 */
        {
                FIELD  VBN_GAIN                              : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_VBN_GAIN;    /* CAM_B_VBN_GAIN */

typedef union _CAM_B_REG_VBN_OFST_
{
        struct    /* 0x1A006A34 */
        {
                FIELD  VBN_OFST                              : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_VBN_OFST;    /* CAM_B_VBN_OFST */

typedef union _CAM_B_REG_VBN_TYPE_
{
        struct    /* 0x1A006A38 */
        {
                FIELD  VBN_TYPE                              :  1;        /*  0.. 0, 0x00000001 */
                FIELD  VBN_DIAG_SEL_EN                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_VBN_TYPE;    /* CAM_B_VBN_TYPE */

typedef union _CAM_B_REG_VBN_SPARE_
{
        struct    /* 0x1A006A3C */
        {
                FIELD  VBN_SPARE                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_VBN_SPARE;    /* CAM_B_VBN_SPARE */

typedef union _CAM_B_REG_AMX_CTL_
{
        struct    /* 0x1A006A50 */
        {
                FIELD  AMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  AMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  AMX_SINGLE_MODE_1                     :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  AMX_SINGLE_MODE_2                     :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  6;        /* 25..30, 0x7E000000 */
                FIELD  AMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AMX_CTL;    /* CAM_B_AMX_CTL */

typedef union _CAM_B_REG_AMX_CROP_
{
        struct    /* 0x1A006A54 */
        {
                FIELD  AMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  AMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AMX_CROP;    /* CAM_B_AMX_CROP */

typedef union _CAM_B_REG_AMX_VSIZE_
{
        struct    /* 0x1A006A58 */
        {
                FIELD  AMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AMX_VSIZE;    /* CAM_B_AMX_VSIZE */

typedef union _CAM_B_REG_BIN_CTL_
{
        struct    /* 0x1A006A70 */
        {
                FIELD  BIN_TYPE                              :  2;        /*  0.. 1, 0x00000003 */
                FIELD  BIN_MODE                              :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  BIN_DMD                               :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  BIN_OV_TH                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  BIN_LE_INV_CTL                        :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BIN_CTL;    /* CAM_B_BIN_CTL */

typedef union _CAM_B_REG_BIN_FTH_
{
        struct    /* 0x1A006A74 */
        {
                FIELD  BIN_FTH1                              :  8;        /*  0.. 7, 0x000000FF */
                FIELD  BIN_FTH2                              :  8;        /*  8..15, 0x0000FF00 */
                FIELD  BIN_FTH3                              :  8;        /* 16..23, 0x00FF0000 */
                FIELD  BIN_FTH4                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BIN_FTH;    /* CAM_B_BIN_FTH */

typedef union _CAM_B_REG_BIN_SPARE_
{
        struct    /* 0x1A006A78 */
        {
                FIELD  BIN_SPARE                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BIN_SPARE;    /* CAM_B_BIN_SPARE */

typedef union _CAM_B_REG_DBN_GAIN_
{
        struct    /* 0x1A006A90 */
        {
                FIELD  DBN_GAIN                              : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBN_GAIN;    /* CAM_B_DBN_GAIN */

typedef union _CAM_B_REG_DBN_OFST_
{
        struct    /* 0x1A006A94 */
        {
                FIELD  DBN_OFST                              : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBN_OFST;    /* CAM_B_DBN_OFST */

typedef union _CAM_B_REG_DBN_SPARE_
{
        struct    /* 0x1A006A98 */
        {
                FIELD  DBN_SPARE                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBN_SPARE;    /* CAM_B_DBN_SPARE */

typedef union _CAM_B_REG_PBN_TYPE_
{
        struct    /* 0x1A006AA0 */
        {
                FIELD  PBN_TYPE                              :  1;        /*  0.. 0, 0x00000001 */
                FIELD  PBN_SEP                               :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PBN_OBIT                              :  4;        /*  2.. 5, 0x0000003C */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PBN_TYPE;    /* CAM_B_PBN_TYPE */

typedef union _CAM_B_REG_PBN_LST_
{
        struct    /* 0x1A006AA4 */
        {
                FIELD  PBN_LST                               :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PBN_LST;    /* CAM_B_PBN_LST */

typedef union _CAM_B_REG_PBN_VSIZE_
{
        struct    /* 0x1A006AA8 */
        {
                FIELD  PBN_VSIZE                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PBN_VSIZE;    /* CAM_B_PBN_VSIZE */

typedef union _CAM_B_REG_RCP3_CROP_CON1_
{
        struct    /* 0x1A006AB0 */
        {
                FIELD  RCP_STR_X                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  RCP_END_X                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RCP3_CROP_CON1;    /* CAM_B_RCP3_CROP_CON1 */

typedef union _CAM_B_REG_RCP3_CROP_CON2_
{
        struct    /* 0x1A006AB4 */
        {
                FIELD  RCP_STR_Y                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  RCP_END_Y                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RCP3_CROP_CON2;    /* CAM_B_RCP3_CROP_CON2 */

typedef union _CAM_B_REG_DBS_SIGMA_
{
        struct    /* 0x1A006AC0 */
        {
                FIELD  DBS_OFST                              : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  DBS_SL                                :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_SIGMA;    /* CAM_B_DBS_SIGMA */

typedef union _CAM_B_REG_DBS_BSTBL_0_
{
        struct    /* 0x1A006AC4 */
        {
                FIELD  DBS_BIAS_Y0                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_BIAS_Y1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_BIAS_Y2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_BIAS_Y3                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_BSTBL_0;    /* CAM_B_DBS_BSTBL_0 */

typedef union _CAM_B_REG_DBS_BSTBL_1_
{
        struct    /* 0x1A006AC8 */
        {
                FIELD  DBS_BIAS_Y4                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_BIAS_Y5                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_BIAS_Y6                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_BIAS_Y7                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_BSTBL_1;    /* CAM_B_DBS_BSTBL_1 */

typedef union _CAM_B_REG_DBS_BSTBL_2_
{
        struct    /* 0x1A006ACC */
        {
                FIELD  DBS_BIAS_Y8                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_BIAS_Y9                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_BIAS_Y10                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_BIAS_Y11                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_BSTBL_2;    /* CAM_B_DBS_BSTBL_2 */

typedef union _CAM_B_REG_DBS_BSTBL_3_
{
        struct    /* 0x1A006AD0 */
        {
                FIELD  DBS_BIAS_Y12                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_BIAS_Y13                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_BIAS_Y14                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_BSTBL_3;    /* CAM_B_DBS_BSTBL_3 */

typedef union _CAM_B_REG_DBS_CTL_
{
        struct    /* 0x1A006AD4 */
        {
                FIELD  DBS_HDR_GNP                           :  3;        /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  DBS_SL_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  DBS_LE_INV_CTL                        :  4;        /*  8..11, 0x00000F00 */
                FIELD  DBS_EDGE                              :  4;        /* 12..15, 0x0000F000 */
                FIELD  DBS_HDR_GAIN                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_HDR_GAIN2                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_CTL;    /* CAM_B_DBS_CTL */

typedef union _CAM_B_REG_DBS_CTL_2_
{
        struct    /* 0x1A006AD8 */
        {
                FIELD  DBS_HDR_OSCTH                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_CTL_2;    /* CAM_B_DBS_CTL_2 */

typedef union _CAM_B_REG_DBS_SIGMA_2_
{
        struct    /* 0x1A006ADC */
        {
                FIELD  DBS_MUL_B                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_MUL_GB                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_MUL_GR                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_MUL_R                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_SIGMA_2;    /* CAM_B_DBS_SIGMA_2 */

typedef union _CAM_B_REG_DBS_YGN_
{
        struct    /* 0x1A006AE0 */
        {
                FIELD  DBS_YGN_B                             :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  DBS_YGN_GB                            :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  DBS_YGN_GR                            :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DBS_YGN_R                             :  6;        /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_YGN;    /* CAM_B_DBS_YGN */

typedef union _CAM_B_REG_DBS_SL_Y12_
{
        struct    /* 0x1A006AE4 */
        {
                FIELD  DBS_SL_Y1                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  DBS_SL_Y2                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_SL_Y12;    /* CAM_B_DBS_SL_Y12 */

typedef union _CAM_B_REG_DBS_SL_Y34_
{
        struct    /* 0x1A006AE8 */
        {
                FIELD  DBS_SL_Y3                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  DBS_SL_Y4                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_SL_Y34;    /* CAM_B_DBS_SL_Y34 */

typedef union _CAM_B_REG_DBS_SL_G12_
{
        struct    /* 0x1A006AEC */
        {
                FIELD  DBS_SL_G1                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  DBS_SL_G2                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_SL_G12;    /* CAM_B_DBS_SL_G12 */

typedef union _CAM_B_REG_DBS_SL_G34_
{
        struct    /* 0x1A006AF0 */
        {
                FIELD  DBS_SL_G3                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  DBS_SL_G4                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DBS_SL_G34;    /* CAM_B_DBS_SL_G34 */

typedef union _CAM_B_REG_SL2F_CEN_
{
        struct    /* 0x1A006B00 */
        {
                FIELD  SL2_CENTR_X                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_CENTR_Y                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2F_CEN;    /* CAM_B_SL2F_CEN */

typedef union _CAM_B_REG_SL2F_RR_CON0_
{
        struct    /* 0x1A006B04 */
        {
                FIELD  SL2_R_0                               : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_R_1                               : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2F_RR_CON0;    /* CAM_B_SL2F_RR_CON0 */

typedef union _CAM_B_REG_SL2F_RR_CON1_
{
        struct    /* 0x1A006B08 */
        {
                FIELD  SL2_R_2                               : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_GAIN_0                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SL2_GAIN_1                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2F_RR_CON1;    /* CAM_B_SL2F_RR_CON1 */

typedef union _CAM_B_REG_SL2F_GAIN_
{
        struct    /* 0x1A006B0C */
        {
                FIELD  SL2_GAIN_2                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SL2_GAIN_3                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SL2_GAIN_4                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SL2_SET_ZERO                          :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2F_GAIN;    /* CAM_B_SL2F_GAIN */

typedef union _CAM_B_REG_SL2F_RZ_
{
        struct    /* 0x1A006B10 */
        {
                FIELD  SL2_HRZ_COMP                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_VRZ_COMP                          : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2F_RZ;    /* CAM_B_SL2F_RZ */

typedef union _CAM_B_REG_SL2F_XOFF_
{
        struct    /* 0x1A006B14 */
        {
                FIELD  SL2_X_OFST                            : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2F_XOFF;    /* CAM_B_SL2F_XOFF */

typedef union _CAM_B_REG_SL2F_YOFF_
{
        struct    /* 0x1A006B18 */
        {
                FIELD  SL2_Y_OFST                            : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2F_YOFF;    /* CAM_B_SL2F_YOFF */

typedef union _CAM_B_REG_SL2F_SLP_CON0_
{
        struct    /* 0x1A006B1C */
        {
                FIELD  SL2_SLP_1                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2F_SLP_CON0;    /* CAM_B_SL2F_SLP_CON0 */

typedef union _CAM_B_REG_SL2F_SLP_CON1_
{
        struct    /* 0x1A006B20 */
        {
                FIELD  SL2_SLP_2                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2F_SLP_CON1;    /* CAM_B_SL2F_SLP_CON1 */

typedef union _CAM_B_REG_SL2F_SLP_CON2_
{
        struct    /* 0x1A006B24 */
        {
                FIELD  SL2_SLP_3                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2F_SLP_CON2;    /* CAM_B_SL2F_SLP_CON2 */

typedef union _CAM_B_REG_SL2F_SLP_CON3_
{
        struct    /* 0x1A006B28 */
        {
                FIELD  SL2_SLP_4                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2F_SLP_CON3;    /* CAM_B_SL2F_SLP_CON3 */

typedef union _CAM_B_REG_SL2F_SIZE_
{
        struct    /* 0x1A006B2C */
        {
                FIELD  SL2_TPIPE_WD                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_TPIPE_HT                          : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2F_SIZE;    /* CAM_B_SL2F_SIZE */

typedef union _CAM_B_REG_SL2J_CEN_
{
        struct    /* 0x1A006B40 */
        {
                FIELD  SL2_CENTR_X                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_CENTR_Y                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2J_CEN;    /* CAM_B_SL2J_CEN */

typedef union _CAM_B_REG_SL2J_RR_CON0_
{
        struct    /* 0x1A006B44 */
        {
                FIELD  SL2_R_0                               : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_R_1                               : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2J_RR_CON0;    /* CAM_B_SL2J_RR_CON0 */

typedef union _CAM_B_REG_SL2J_RR_CON1_
{
        struct    /* 0x1A006B48 */
        {
                FIELD  SL2_R_2                               : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_GAIN_0                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SL2_GAIN_1                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2J_RR_CON1;    /* CAM_B_SL2J_RR_CON1 */

typedef union _CAM_B_REG_SL2J_GAIN_
{
        struct    /* 0x1A006B4C */
        {
                FIELD  SL2_GAIN_2                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SL2_GAIN_3                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SL2_GAIN_4                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SL2_SET_ZERO                          :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2J_GAIN;    /* CAM_B_SL2J_GAIN */

typedef union _CAM_B_REG_SL2J_RZ_
{
        struct    /* 0x1A006B50 */
        {
                FIELD  SL2_HRZ_COMP                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_VRZ_COMP                          : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2J_RZ;    /* CAM_B_SL2J_RZ */

typedef union _CAM_B_REG_SL2J_XOFF_
{
        struct    /* 0x1A006B54 */
        {
                FIELD  SL2_X_OFST                            : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2J_XOFF;    /* CAM_B_SL2J_XOFF */

typedef union _CAM_B_REG_SL2J_YOFF_
{
        struct    /* 0x1A006B58 */
        {
                FIELD  SL2_Y_OFST                            : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2J_YOFF;    /* CAM_B_SL2J_YOFF */

typedef union _CAM_B_REG_SL2J_SLP_CON0_
{
        struct    /* 0x1A006B5C */
        {
                FIELD  SL2_SLP_1                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2J_SLP_CON0;    /* CAM_B_SL2J_SLP_CON0 */

typedef union _CAM_B_REG_SL2J_SLP_CON1_
{
        struct    /* 0x1A006B60 */
        {
                FIELD  SL2_SLP_2                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2J_SLP_CON1;    /* CAM_B_SL2J_SLP_CON1 */

typedef union _CAM_B_REG_SL2J_SLP_CON2_
{
        struct    /* 0x1A006B64 */
        {
                FIELD  SL2_SLP_3                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2J_SLP_CON2;    /* CAM_B_SL2J_SLP_CON2 */

typedef union _CAM_B_REG_SL2J_SLP_CON3_
{
        struct    /* 0x1A006B68 */
        {
                FIELD  SL2_SLP_4                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2J_SLP_CON3;    /* CAM_B_SL2J_SLP_CON3 */

typedef union _CAM_B_REG_SL2J_SIZE_
{
        struct    /* 0x1A006B6C */
        {
                FIELD  SL2_TPIPE_WD                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_TPIPE_HT                          : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SL2J_SIZE;    /* CAM_B_SL2J_SIZE */

typedef union _CAM_B_REG_PCP_CROP_CON1_
{
        struct    /* 0x1A006B80 */
        {
                FIELD  PCP_STR_X                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PCP_END_X                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PCP_CROP_CON1;    /* CAM_B_PCP_CROP_CON1 */

typedef union _CAM_B_REG_PCP_CROP_CON2_
{
        struct    /* 0x1A006B84 */
        {
                FIELD  PCP_STR_Y                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PCP_END_Y                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PCP_CROP_CON2;    /* CAM_B_PCP_CROP_CON2 */

typedef union _CAM_B_REG_SGG2_PGN_
{
        struct    /* 0x1A006B90 */
        {
                FIELD  SGG_GAIN                              : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGG2_PGN;    /* CAM_B_SGG2_PGN */

typedef union _CAM_B_REG_SGG2_GMRC_1_
{
        struct    /* 0x1A006B94 */
        {
                FIELD  SGG_GMR_1                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_2                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_3                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGG_GMR_4                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGG2_GMRC_1;    /* CAM_B_SGG2_GMRC_1 */

typedef union _CAM_B_REG_SGG2_GMRC_2_
{
        struct    /* 0x1A006B98 */
        {
                FIELD  SGG_GMR_5                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_6                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_7                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGG2_GMRC_2;    /* CAM_B_SGG2_GMRC_2 */

typedef union _CAM_B_REG_PSB_CON_
{
        struct    /* 0x1A006BA0 */
        {
                FIELD  PSB_MODE                              :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  PSB_STR                               :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSB_CON;    /* CAM_B_PSB_CON */

typedef union _CAM_B_REG_PSB_SIZE_
{
        struct    /* 0x1A006BA4 */
        {
                FIELD  PSB_WD                                : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PSB_HT                                : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSB_SIZE;    /* CAM_B_PSB_SIZE */

typedef union _CAM_B_REG_PDE_TBLI1_
{
        struct    /* 0x1A006BB0 */
        {
                FIELD  PDE_XOFFSET                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PDE_YOFFSET                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDE_TBLI1;    /* CAM_B_PDE_TBLI1 */

typedef union _CAM_B_REG_PDE_CTL_
{
        struct    /* 0x1A006BB4 */
        {
                FIELD  PDE_OBIT                              :  4;        /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                 : 28;        /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDE_CTL;    /* CAM_B_PDE_CTL */

typedef union _CAM_B_REG_RMB_MODE_
{
        struct    /* 0x1A006BC0 */
        {
                FIELD  ACC                                   :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  ACC_MODE                              :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  1;        /*  5.. 5, 0x00000020 */
                FIELD  SENSOR_TYPE                           :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RMB_MODE;    /* CAM_B_RMB_MODE */

typedef union _CAM_B_REG_PS_AWB_WIN_ORG_
{
        struct    /* 0x1A006BD0 */
        {
                FIELD  AWB_W_HORG                            : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_W_VORG                            : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_AWB_WIN_ORG;    /* CAM_B_PS_AWB_WIN_ORG */

typedef union _CAM_B_REG_PS_AWB_WIN_SIZE_
{
        struct    /* 0x1A006BD4 */
        {
                FIELD  AWB_W_HSIZE                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_W_VSIZE                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_AWB_WIN_SIZE;    /* CAM_B_PS_AWB_WIN_SIZE */

typedef union _CAM_B_REG_PS_AWB_WIN_PIT_
{
        struct    /* 0x1A006BD8 */
        {
                FIELD  AWB_W_HPIT                            : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_W_VPIT                            : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_AWB_WIN_PIT;    /* CAM_B_PS_AWB_WIN_PIT */

typedef union _CAM_B_REG_PS_AWB_WIN_NUM_
{
        struct    /* 0x1A006BDC */
        {
                FIELD  AWB_W_HNUM                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AWB_W_VNUM                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_AWB_WIN_NUM;    /* CAM_B_PS_AWB_WIN_NUM */

typedef union _CAM_B_REG_PS_AWB_PIXEL_CNT0_
{
        struct    /* 0x1A006BE0 */
        {
                FIELD  AWB_PIXEL_CNT0                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_AWB_PIXEL_CNT0;    /* CAM_B_PS_AWB_PIXEL_CNT0 */

typedef union _CAM_B_REG_PS_AWB_PIXEL_CNT1_
{
        struct    /* 0x1A006BE4 */
        {
                FIELD  AWB_PIXEL_CNT1                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_AWB_PIXEL_CNT1;    /* CAM_B_PS_AWB_PIXEL_CNT1 */

typedef union _CAM_B_REG_PS_AWB_PIXEL_CNT2_
{
        struct    /* 0x1A006BE8 */
        {
                FIELD  AWB_PIXEL_CNT2                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_AWB_PIXEL_CNT2;    /* CAM_B_PS_AWB_PIXEL_CNT2 */

typedef union _CAM_B_REG_PS_AWB_PIXEL_CNT3_
{
        struct    /* 0x1A006BEC */
        {
                FIELD  AWB_PIXEL_CNT3                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_AWB_PIXEL_CNT3;    /* CAM_B_PS_AWB_PIXEL_CNT3 */

typedef union _CAM_B_REG_PS_AE_YCOEF0_
{
        struct    /* 0x1A006BF0 */
        {
                FIELD  AE_YCOEF_R                            : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  AE_YCOEF_GR                           : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_AE_YCOEF0;    /* CAM_B_PS_AE_YCOEF0 */

typedef union _CAM_B_REG_PS_AE_YCOEF1_
{
        struct    /* 0x1A006BF4 */
        {
                FIELD  AE_YCOEF_GB                           : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  AE_YCOEF_B                            : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_AE_YCOEF1;    /* CAM_B_PS_AE_YCOEF1 */

typedef union _CAM_B_REG_PS_DATA_TYPE_
{
        struct    /* 0x1A006BF8 */
        {
                FIELD  SENSOR_TYPE                           :  2;        /*  0.. 1, 0x00000003 */
                FIELD  G_LE_FIRST                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  R_LE_FIRST                            :  1;        /*  3.. 3, 0x00000008 */
                FIELD  B_LE_FIRST                            :  1;        /*  4.. 4, 0x00000010 */
                FIELD  EXP_MODE                              :  2;        /*  5.. 6, 0x00000060 */
                FIELD  rsv_7                                 : 25;        /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_DATA_TYPE;    /* CAM_B_PS_DATA_TYPE */

typedef union _CAM_B_REG_PS_HST_CFG_
{
        struct    /* 0x1A006BFC */
        {
                FIELD  PS_HST_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_HST_SEP_G                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_HST_END_Y                      :  8;        /*  3..10, 0x000007F8 */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_HST_CFG;    /* CAM_B_PS_HST_CFG */

typedef union _CAM_B_REG_PS_HST_ROI_X_
{
        struct    /* 0x1A006C00 */
        {
                FIELD  PS_X_LOW                              : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PS_X_HI                               : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_HST_ROI_X;    /* CAM_B_PS_HST_ROI_X */

typedef union _CAM_B_REG_PS_HST_ROI_Y_
{
        struct    /* 0x1A006C04 */
        {
                FIELD  PS_Y_LOW                              : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PS_Y_HI                               : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PS_HST_ROI_Y;    /* CAM_B_PS_HST_ROI_Y */

typedef union _CAM_B_REG_QBN3_MODE_
{
        struct    /* 0x1A006C30 */
        {
                FIELD  QBN_ACC                               :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  QBN_ACC_MODE                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_QBN3_MODE;    /* CAM_B_QBN3_MODE */

typedef union _CAM_B_REG_SGG3_PGN_
{
        struct    /* 0x1A006C40 */
        {
                FIELD  SGG_GAIN                              : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGG3_PGN;    /* CAM_B_SGG3_PGN */

typedef union _CAM_B_REG_SGG3_GMRC_1_
{
        struct    /* 0x1A006C44 */
        {
                FIELD  SGG_GMR_1                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_2                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_3                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGG_GMR_4                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGG3_GMRC_1;    /* CAM_B_SGG3_GMRC_1 */

typedef union _CAM_B_REG_SGG3_GMRC_2_
{
        struct    /* 0x1A006C48 */
        {
                FIELD  SGG_GMR_5                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_6                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_7                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGG3_GMRC_2;    /* CAM_B_SGG3_GMRC_2 */

typedef union _CAM_B_REG_FLK_A_CON_
{
        struct    /* 0x1A006C50 */
        {
                FIELD  RESERVED                              :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 31;        /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLK_A_CON;    /* CAM_B_FLK_A_CON */

typedef union _CAM_B_REG_FLK_A_OFST_
{
        struct    /* 0x1A006C54 */
        {
                FIELD  FLK_OFST_X                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FLK_OFST_Y                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLK_A_OFST;    /* CAM_B_FLK_A_OFST */

typedef union _CAM_B_REG_FLK_A_SIZE_
{
        struct    /* 0x1A006C58 */
        {
                FIELD  FLK_SIZE_X                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FLK_SIZE_Y                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLK_A_SIZE;    /* CAM_B_FLK_A_SIZE */

typedef union _CAM_B_REG_FLK_A_NUM_
{
        struct    /* 0x1A006C5C */
        {
                FIELD  FLK_NUM_X                             :  3;        /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLK_NUM_Y                             :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 : 25;        /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLK_A_NUM;    /* CAM_B_FLK_A_NUM */

typedef union _CAM_B_REG_EIS_PREP_ME_CTRL1_
{
        struct    /* 0x1A006C70 */
        {
                FIELD  EIS_OP_HORI                           :  3;        /*  0.. 2, 0x00000007 */
                FIELD  EIS_OP_VERT                           :  3;        /*  3.. 5, 0x00000038 */
                FIELD  EIS_SUBG_EN                           :  1;        /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  EIS_NUM_HRP                           :  5;        /*  8..12, 0x00001F00 */
                FIELD  EIS_KNEE_2                            :  4;        /* 13..16, 0x0001E000 */
                FIELD  EIS_KNEE_1                            :  4;        /* 17..20, 0x001E0000 */
                FIELD  EIS_NUM_VRP                           :  4;        /* 21..24, 0x01E00000 */
                FIELD  EIS_NUM_HWIN                          :  3;        /* 25..27, 0x0E000000 */
                FIELD  EIS_NUM_VWIN                          :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_EIS_PREP_ME_CTRL1;    /* CAM_B_EIS_PREP_ME_CTRL1 */

typedef union _CAM_B_REG_EIS_PREP_ME_CTRL2_
{
        struct    /* 0x1A006C74 */
        {
                FIELD  EIS_PROC_GAIN                         :  2;        /*  0.. 1, 0x00000003 */
                FIELD  EIS_HORI_SHR                          :  3;        /*  2.. 4, 0x0000001C */
                FIELD  EIS_VERT_SHR                          :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  EIS_DC_DL                             :  6;        /*  8..13, 0x00003F00 */
                FIELD  EIS_RP_MODI                           :  1;        /* 14..14, 0x00004000 */
                FIELD  EIS_FIRST_FRM                         :  1;        /* 15..15, 0x00008000 */
                FIELD  EIS_SPARE                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_EIS_PREP_ME_CTRL2;    /* CAM_B_EIS_PREP_ME_CTRL2 */

typedef union _CAM_B_REG_EIS_LMV_TH_
{
        struct    /* 0x1A006C78 */
        {
                FIELD  LMV_TH_Y_SURROUND                     :  8;        /*  0.. 7, 0x000000FF */
                FIELD  LMV_TH_Y_CENTER                       :  8;        /*  8..15, 0x0000FF00 */
                FIELD  LMV_TH_X_SOURROUND                    :  8;        /* 16..23, 0x00FF0000 */
                FIELD  LMV_TH_X_CENTER                       :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_EIS_LMV_TH;    /* CAM_B_EIS_LMV_TH */

typedef union _CAM_B_REG_EIS_FL_OFFSET_
{
        struct    /* 0x1A006C7C */
        {
                FIELD  EIS_WIN_VOFST                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  EIS_WIN_HOFST                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_EIS_FL_OFFSET;    /* CAM_B_EIS_FL_OFFSET */

typedef union _CAM_B_REG_EIS_MB_OFFSET_
{
        struct    /* 0x1A006C80 */
        {
                FIELD  EIS_RP_VOFST                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  EIS_RP_HOFST                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_EIS_MB_OFFSET;    /* CAM_B_EIS_MB_OFFSET */

typedef union _CAM_B_REG_EIS_MB_INTERVAL_
{
        struct    /* 0x1A006C84 */
        {
                FIELD  EIS_WIN_VSIZE                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  EIS_WIN_HSIZE                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_EIS_MB_INTERVAL;    /* CAM_B_EIS_MB_INTERVAL */

typedef union _CAM_B_REG_EIS_GMV_
{
        struct    /* 0x1A006C88 */
        {
                FIELD  GMV_Y                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  GMV_X                                 : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_EIS_GMV;    /* CAM_B_EIS_GMV */

typedef union _CAM_B_REG_EIS_ERR_CTRL_
{
        struct    /* 0x1A006C8C */
        {
                FIELD  ERR_STATUS                            :  4;        /*  0.. 3, 0x0000000F */
                FIELD  CHK_SUM_EN                            :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  CHK_SUM_OUT                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ERR_MASK                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 11;        /* 20..30, 0x7FF00000 */
                FIELD  CLEAR_ERR                             :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_EIS_ERR_CTRL;    /* CAM_B_EIS_ERR_CTRL */

typedef union _CAM_B_REG_EIS_IMAGE_CTRL_
{
        struct    /* 0x1A006C90 */
        {
                FIELD  HEIGHT                                : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WIDTH                                 : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  1;        /* 30..30, 0x40000000 */
                FIELD  PIPE_MODE                             :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_EIS_IMAGE_CTRL;    /* CAM_B_EIS_IMAGE_CTRL */

typedef union _CAM_B_REG_SGG5_PGN_
{
        struct    /* 0x1A006CB0 */
        {
                FIELD  SGG_GAIN                              : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGG5_PGN;    /* CAM_B_SGG5_PGN */

typedef union _CAM_B_REG_SGG5_GMRC_1_
{
        struct    /* 0x1A006CB4 */
        {
                FIELD  SGG_GMR_1                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_2                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_3                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGG_GMR_4                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGG5_GMRC_1;    /* CAM_B_SGG5_GMRC_1 */

typedef union _CAM_B_REG_SGG5_GMRC_2_
{
        struct    /* 0x1A006CB8 */
        {
                FIELD  SGG_GMR_5                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_6                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_7                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGG5_GMRC_2;    /* CAM_B_SGG5_GMRC_2 */

typedef union _CAM_B_REG_HDS_MODE_
{
        struct    /* 0x1A006CC0 */
        {
                FIELD  HDS_DS                                :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_HDS_MODE;    /* CAM_B_HDS_MODE */

typedef union _CAM_B_REG_RSS_B_CONTROL_
{
        struct    /* 0x1A006CE0 */
        {
                FIELD  RSS_HORI_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RSS_VERT_EN                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RSS_OUTPUT_WAIT_EN                    :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RSS_VERT_FIRST                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 11;        /*  5..15, 0x0000FFE0 */
                FIELD  RSS_HORI_TBL_SEL                      :  5;        /* 16..20, 0x001F0000 */
                FIELD  RSS_VERT_TBL_SEL                      :  5;        /* 21..25, 0x03E00000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSS_B_CONTROL;    /* CAM_B_RSS_B_CONTROL */

typedef union _CAM_B_REG_RSS_B_IN_IMG_
{
        struct    /* 0x1A006CE4 */
        {
                FIELD  RSS_IN_WD                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RSS_IN_HT                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSS_B_IN_IMG;    /* CAM_B_RSS_B_IN_IMG */

typedef union _CAM_B_REG_RSS_B_OUT_IMG_
{
        struct    /* 0x1A006CE8 */
        {
                FIELD  RSS_OUT_WD                            : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RSS_OUT_HT                            : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSS_B_OUT_IMG;    /* CAM_B_RSS_B_OUT_IMG */

typedef union _CAM_B_REG_RSS_B_HORI_STEP_
{
        struct    /* 0x1A006CEC */
        {
                FIELD  RSS_HORI_STEP                         : 21;        /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                : 11;        /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSS_B_HORI_STEP;    /* CAM_B_RSS_B_HORI_STEP */

typedef union _CAM_B_REG_RSS_B_VERT_STEP_
{
        struct    /* 0x1A006CF0 */
        {
                FIELD  RSS_VERT_STEP                         : 21;        /*  0..20, 0x001FFFFF */
                FIELD  rsv_21                                : 11;        /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSS_B_VERT_STEP;    /* CAM_B_RSS_B_VERT_STEP */

typedef union _CAM_B_REG_RSS_B_HORI_INT_OFST_
{
        struct    /* 0x1A006CF4 */
        {
                FIELD  RSS_HORI_INT_OFST                     : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSS_B_HORI_INT_OFST;    /* CAM_B_RSS_B_HORI_INT_OFST */

typedef union _CAM_B_REG_RSS_B_HORI_SUB_OFST_
{
        struct    /* 0x1A006CF8 */
        {
                FIELD  RSS_HORI_SUB_OFST                     : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSS_B_HORI_SUB_OFST;    /* CAM_B_RSS_B_HORI_SUB_OFST */

typedef union _CAM_B_REG_RSS_B_VERT_INT_OFST_
{
        struct    /* 0x1A006CFC */
        {
                FIELD  RSS_VERT_INT_OFST                     : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSS_B_VERT_INT_OFST;    /* CAM_B_RSS_B_VERT_INT_OFST */

typedef union _CAM_B_REG_RSS_B_VERT_SUB_OFST_
{
        struct    /* 0x1A006D00 */
        {
                FIELD  RSS_VERT_SUB_OFST                     : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSS_B_VERT_SUB_OFST;    /* CAM_B_RSS_B_VERT_SUB_OFST */

typedef union _CAM_B_REG_UFE_CON_
{
        struct    /* 0x1A006D20 */
        {
                FIELD  UFE_FORCE_PCM                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  UFE_TCCT_BYP                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFE_CON;    /* CAM_B_UFE_CON */

typedef union _CAM_B_REG_BMX2_CTL_
{
        struct    /* 0x1A006D30 */
        {
                FIELD  BMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  BMX_SINGLE_MODE_1                     :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  BMX_SINGLE_MODE_2                     :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  6;        /* 25..30, 0x7E000000 */
                FIELD  BMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BMX2_CTL;    /* CAM_B_BMX2_CTL */

typedef union _CAM_B_REG_BMX2_CROP_
{
        struct    /* 0x1A006D34 */
        {
                FIELD  BMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BMX2_CROP;    /* CAM_B_BMX2_CROP */

typedef union _CAM_B_REG_BMX2_VSIZE_
{
        struct    /* 0x1A006D38 */
        {
                FIELD  BMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BMX2_VSIZE;    /* CAM_B_BMX2_VSIZE */

typedef union _CAM_B_REG_ADBS_CTL_
{
        struct    /* 0x1A006D50 */
        {
                FIELD  ADBS_EDGE                             :  4;        /*  0.. 3, 0x0000000F */
                FIELD  ADBS_LE_INV_CTL                       :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_CTL;    /* CAM_B_ADBS_CTL */

typedef union _CAM_B_REG_ADBS_GRAY_BLD_0_
{
        struct    /* 0x1A006D54 */
        {
                FIELD  ADBS_LUMA_MODE                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 15;        /*  1..15, 0x0000FFFE */
                FIELD  ADBS_BLD_MXRT                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_GRAY_BLD_0;    /* CAM_B_ADBS_GRAY_BLD_0 */

typedef union _CAM_B_REG_ADBS_GRAY_BLD_1_
{
        struct    /* 0x1A006D58 */
        {
                FIELD  ADBS_BLD_LOW                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  ADBS_BLD_SLP                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_GRAY_BLD_1;    /* CAM_B_ADBS_GRAY_BLD_1 */

typedef union _CAM_B_REG_ADBS_BIAS_LUT_R0_
{
        struct    /* 0x1A006D5C */
        {
                FIELD  ADBS_BIAS_R0                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_R1                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_R2                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_R3                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_BIAS_LUT_R0;    /* CAM_B_ADBS_BIAS_LUT_R0 */

typedef union _CAM_B_REG_ADBS_BIAS_LUT_R1_
{
        struct    /* 0x1A006D60 */
        {
                FIELD  ADBS_BIAS_R4                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_R5                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_R6                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_R7                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_BIAS_LUT_R1;    /* CAM_B_ADBS_BIAS_LUT_R1 */

typedef union _CAM_B_REG_ADBS_BIAS_LUT_R2_
{
        struct    /* 0x1A006D64 */
        {
                FIELD  ADBS_BIAS_R8                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_R9                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_R10                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_R11                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_BIAS_LUT_R2;    /* CAM_B_ADBS_BIAS_LUT_R2 */

typedef union _CAM_B_REG_ADBS_BIAS_LUT_R3_
{
        struct    /* 0x1A006D68 */
        {
                FIELD  ADBS_BIAS_R12                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_R13                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_R14                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_BIAS_LUT_R3;    /* CAM_B_ADBS_BIAS_LUT_R3 */

typedef union _CAM_B_REG_ADBS_BIAS_LUT_G0_
{
        struct    /* 0x1A006D6C */
        {
                FIELD  ADBS_BIAS_G0                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_G1                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_G2                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_G3                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_BIAS_LUT_G0;    /* CAM_B_ADBS_BIAS_LUT_G0 */

typedef union _CAM_B_REG_ADBS_BIAS_LUT_G1_
{
        struct    /* 0x1A006D70 */
        {
                FIELD  ADBS_BIAS_G4                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_G5                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_G6                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_G7                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_BIAS_LUT_G1;    /* CAM_B_ADBS_BIAS_LUT_G1 */

typedef union _CAM_B_REG_ADBS_BIAS_LUT_G2_
{
        struct    /* 0x1A006D74 */
        {
                FIELD  ADBS_BIAS_G8                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_G9                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_G10                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_G11                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_BIAS_LUT_G2;    /* CAM_B_ADBS_BIAS_LUT_G2 */

typedef union _CAM_B_REG_ADBS_BIAS_LUT_G3_
{
        struct    /* 0x1A006D78 */
        {
                FIELD  ADBS_BIAS_G12                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_G13                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_G14                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_BIAS_LUT_G3;    /* CAM_B_ADBS_BIAS_LUT_G3 */

typedef union _CAM_B_REG_ADBS_BIAS_LUT_B0_
{
        struct    /* 0x1A006D7C */
        {
                FIELD  ADBS_BIAS_B0                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_B1                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_B2                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_B3                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_BIAS_LUT_B0;    /* CAM_B_ADBS_BIAS_LUT_B0 */

typedef union _CAM_B_REG_ADBS_BIAS_LUT_B1_
{
        struct    /* 0x1A006D80 */
        {
                FIELD  ADBS_BIAS_B4                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_B5                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_B6                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_B7                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_BIAS_LUT_B1;    /* CAM_B_ADBS_BIAS_LUT_B1 */

typedef union _CAM_B_REG_ADBS_BIAS_LUT_B2_
{
        struct    /* 0x1A006D84 */
        {
                FIELD  ADBS_BIAS_B8                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_B9                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_B10                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_B11                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_BIAS_LUT_B2;    /* CAM_B_ADBS_BIAS_LUT_B2 */

typedef union _CAM_B_REG_ADBS_BIAS_LUT_B3_
{
        struct    /* 0x1A006D88 */
        {
                FIELD  ADBS_BIAS_B12                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_B13                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_B14                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_BIAS_LUT_B3;    /* CAM_B_ADBS_BIAS_LUT_B3 */

typedef union _CAM_B_REG_ADBS_GAIN_0_
{
        struct    /* 0x1A006D8C */
        {
                FIELD  ADBS_GAIN_R                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  ADBS_GAIN_B                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_GAIN_0;    /* CAM_B_ADBS_GAIN_0 */

typedef union _CAM_B_REG_ADBS_GAIN_1_
{
        struct    /* 0x1A006D90 */
        {
                FIELD  ADBS_GAIN_G                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_GAIN_1;    /* CAM_B_ADBS_GAIN_1 */

typedef union _CAM_B_REG_ADBS_IVGN_0_
{
        struct    /* 0x1A006D94 */
        {
                FIELD  ADBS_IVGN_R                           : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  ADBS_IVGN_B                           : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_IVGN_0;    /* CAM_B_ADBS_IVGN_0 */

typedef union _CAM_B_REG_ADBS_IVGN_1_
{
        struct    /* 0x1A006D98 */
        {
                FIELD  ADBS_IVGN_G                           : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                : 22;        /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_IVGN_1;    /* CAM_B_ADBS_IVGN_1 */

typedef union _CAM_B_REG_ADBS_HDR_
{
        struct    /* 0x1A006D9C */
        {
                FIELD  ADBS_HDR_GN                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_HDR_GN2                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_HDR_GNP                          :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  ADBS_HDR_OSCTH                        : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_HDR;    /* CAM_B_ADBS_HDR */

typedef union _CAM_B_REG_ADBS_CMDL_ONLY_1_
{
        struct    /* 0x1A006DA0 */
        {
                FIELD  rsv_0                                 : 29;        /*  0..28, 0x1FFFFFFF */
                FIELD  ADBS_EIGER_EN                         :  1;        /* 29..29, 0x20000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_ADBS_CMDL_ONLY_1;    /* CAM_B_ADBS_CMDL_ONLY_1 */

typedef union _CAM_B_REG_DCPN_HDR_EN_
{
        struct    /* 0x1A006DB0 */
        {
                FIELD  DCPN_HDR_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  DCPN_EDGE_INFO                        :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DCPN_HDR_EN;    /* CAM_B_DCPN_HDR_EN */

typedef union _CAM_B_REG_DCPN_IN_IMG_SIZE_
{
        struct    /* 0x1A006DB4 */
        {
                FIELD  DCPN_IN_IMG_H                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  DCPN_IN_IMG_W                         : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DCPN_IN_IMG_SIZE;    /* CAM_B_DCPN_IN_IMG_SIZE */

typedef union _CAM_B_REG_DCPN_ALGO_PARAM1_
{
        struct    /* 0x1A006DB8 */
        {
                FIELD  DCPN_HDR_RATIO                        :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  DCPN_HDR_GAIN                         :  9;        /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DCPN_ALGO_PARAM1;    /* CAM_B_DCPN_ALGO_PARAM1 */

typedef union _CAM_B_REG_DCPN_ALGO_PARAM2_
{
        struct    /* 0x1A006DBC */
        {
                FIELD  DCPN_HDR_TH_K                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  DCPN_HDR_TH_T                         : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DCPN_ALGO_PARAM2;    /* CAM_B_DCPN_ALGO_PARAM2 */

typedef union _CAM_B_REG_DCPN_GTM_X0_
{
        struct    /* 0x1A006DC0 */
        {
                FIELD  DCPN_GTM_X0                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DCPN_GTM_X0;    /* CAM_B_DCPN_GTM_X0 */

typedef union _CAM_B_REG_DCPN_GTM_Y0_
{
        struct    /* 0x1A006DC4 */
        {
                FIELD  DCPN_GTM_Y0                           : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DCPN_GTM_Y0;    /* CAM_B_DCPN_GTM_Y0 */

typedef union _CAM_B_REG_DCPN_GTM_S0_
{
        struct    /* 0x1A006DC8 */
        {
                FIELD  DCPN_GTM_S0                           : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DCPN_GTM_S0;    /* CAM_B_DCPN_GTM_S0 */

typedef union _CAM_B_REG_DCPN_GTM_S1_
{
        struct    /* 0x1A006DCC */
        {
                FIELD  DCPN_GTM_S1                           : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DCPN_GTM_S1;    /* CAM_B_DCPN_GTM_S1 */

typedef union _CAM_B_REG_CPN_HDR_CTL_EN_
{
        struct    /* 0x1A006DF0 */
        {
                FIELD  CPN_HDR_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  CPN_AALLE_EN                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  CPN_PSSE_EN                           :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  CPN_EDGE_INFO                         :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_HDR_CTL_EN;    /* CAM_B_CPN_HDR_CTL_EN */

typedef union _CAM_B_REG_CPN_IN_IMG_SIZE_
{
        struct    /* 0x1A006DF4 */
        {
                FIELD  CPN_IN_IMG_H                          : 16;        /*  0..15, 0x0000FFFF */
                FIELD  CPN_IN_IMG_W                          : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_IN_IMG_SIZE;    /* CAM_B_CPN_IN_IMG_SIZE */

typedef union _CAM_B_REG_CPN_ALGO_PARAM1_
{
        struct    /* 0x1A006DF8 */
        {
                FIELD  CPN_HDR_RATIO                         :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  CPN_HDR_GAIN                          :  9;        /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_ALGO_PARAM1;    /* CAM_B_CPN_ALGO_PARAM1 */

typedef union _CAM_B_REG_CPN_ALGO_PARAM2_
{
        struct    /* 0x1A006DFC */
        {
                FIELD  CPN_HDR_TH_K                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_HDR_TH_T                          : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_ALGO_PARAM2;    /* CAM_B_CPN_ALGO_PARAM2 */

typedef union _CAM_B_REG_CPN_GTM_X0X1_
{
        struct    /* 0x1A006E00 */
        {
                FIELD  CPN_GTM_X0                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_X1                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_GTM_X0X1;    /* CAM_B_CPN_GTM_X0X1 */

typedef union _CAM_B_REG_CPN_GTM_X2X3_
{
        struct    /* 0x1A006E04 */
        {
                FIELD  CPN_GTM_X2                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_X3                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_GTM_X2X3;    /* CAM_B_CPN_GTM_X2X3 */

typedef union _CAM_B_REG_CPN_GTM_X4X5_
{
        struct    /* 0x1A006E08 */
        {
                FIELD  CPN_GTM_X4                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_X5                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_GTM_X4X5;    /* CAM_B_CPN_GTM_X4X5 */

typedef union _CAM_B_REG_CPN_GTM_X6_
{
        struct    /* 0x1A006E0C */
        {
                FIELD  CPN_GTM_X6                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_GTM_X6;    /* CAM_B_CPN_GTM_X6 */

typedef union _CAM_B_REG_CPN_GTM_Y0Y1_
{
        struct    /* 0x1A006E10 */
        {
                FIELD  CPN_GTM_Y0                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_Y1                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_GTM_Y0Y1;    /* CAM_B_CPN_GTM_Y0Y1 */

typedef union _CAM_B_REG_CPN_GTM_Y2Y3_
{
        struct    /* 0x1A006E14 */
        {
                FIELD  CPN_GTM_Y2                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_Y3                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_GTM_Y2Y3;    /* CAM_B_CPN_GTM_Y2Y3 */

typedef union _CAM_B_REG_CPN_GTM_Y4Y5_
{
        struct    /* 0x1A006E18 */
        {
                FIELD  CPN_GTM_Y4                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_Y5                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_GTM_Y4Y5;    /* CAM_B_CPN_GTM_Y4Y5 */

typedef union _CAM_B_REG_CPN_GTM_Y6_
{
        struct    /* 0x1A006E1C */
        {
                FIELD  CPN_GTM_Y6                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_GTM_Y6;    /* CAM_B_CPN_GTM_Y6 */

typedef union _CAM_B_REG_CPN_GTM_S0S1_
{
        struct    /* 0x1A006E20 */
        {
                FIELD  CPN_GTM_S0                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_S1                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_GTM_S0S1;    /* CAM_B_CPN_GTM_S0S1 */

typedef union _CAM_B_REG_CPN_GTM_S2S3_
{
        struct    /* 0x1A006E24 */
        {
                FIELD  CPN_GTM_S2                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_S3                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_GTM_S2S3;    /* CAM_B_CPN_GTM_S2S3 */

typedef union _CAM_B_REG_CPN_GTM_S4S5_
{
        struct    /* 0x1A006E28 */
        {
                FIELD  CPN_GTM_S4                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_S5                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_GTM_S4S5;    /* CAM_B_CPN_GTM_S4S5 */

typedef union _CAM_B_REG_CPN_GTM_S6S7_
{
        struct    /* 0x1A006E2C */
        {
                FIELD  CPN_GTM_S6                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_S7                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CPN_GTM_S6S7;    /* CAM_B_CPN_GTM_S6S7 */

typedef union _CAM_B_REG_SGM_R_OFST_TABLE0_3_
{
        struct    /* 0x1A006FA0 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_R_OFST1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_R_OFST2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_R_OFST3                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGM_R_OFST_TABLE0_3;    /* CAM_B_SGM_R_OFST_TABLE0_3 */

typedef union _CAM_B_REG_SGM_R_OFST_TABLE4_7_
{
        struct    /* 0x1A006FA4 */
        {
                FIELD  SGM_R_OFST4                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_R_OFST5                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_R_OFST6                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_R_OFST7                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGM_R_OFST_TABLE4_7;    /* CAM_B_SGM_R_OFST_TABLE4_7 */

typedef union _CAM_B_REG_SGM_R_OFST_TABLE8_11_
{
        struct    /* 0x1A006FA8 */
        {
                FIELD  SGM_R_OFST8                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_R_OFST9                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_R_OFST10                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_R_OFST11                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGM_R_OFST_TABLE8_11;    /* CAM_B_SGM_R_OFST_TABLE8_11 */

typedef union _CAM_B_REG_SGM_R_OFST_TABLE12_15_
{
        struct    /* 0x1A006FAC */
        {
                FIELD  SGM_R_OFST12                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_R_OFST13                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_R_OFST14                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_R_OFST15                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGM_R_OFST_TABLE12_15;    /* CAM_B_SGM_R_OFST_TABLE12_15 */

typedef union _CAM_B_REG_SGM_G_OFST_TABLE0_3_
{
        struct    /* 0x1A006FB0 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_G_OFST1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_G_OFST2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_G_OFST3                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGM_G_OFST_TABLE0_3;    /* CAM_B_SGM_G_OFST_TABLE0_3 */

typedef union _CAM_B_REG_SGM_G_OFST_TABLE4_7_
{
        struct    /* 0x1A006FB4 */
        {
                FIELD  SGM_G_OFST4                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_G_OFST5                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_G_OFST6                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_G_OFST7                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGM_G_OFST_TABLE4_7;    /* CAM_B_SGM_G_OFST_TABLE4_7 */

typedef union _CAM_B_REG_SGM_G_OFST_TABLE8_11_
{
        struct    /* 0x1A006FB8 */
        {
                FIELD  SGM_G_OFST8                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_G_OFST9                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_G_OFST10                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_G_OFST11                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGM_G_OFST_TABLE8_11;    /* CAM_B_SGM_G_OFST_TABLE8_11 */

typedef union _CAM_B_REG_SGM_G_OFST_TABLE12_15_
{
        struct    /* 0x1A006FBC */
        {
                FIELD  SGM_G_OFST12                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_G_OFST13                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_G_OFST14                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_G_OFST15                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGM_G_OFST_TABLE12_15;    /* CAM_B_SGM_G_OFST_TABLE12_15 */

typedef union _CAM_B_REG_SGM_B_OFST_TABLE0_3_
{
        struct    /* 0x1A006FC0 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_B_OFST1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_B_OFST2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_B_OFST3                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGM_B_OFST_TABLE0_3;    /* CAM_B_SGM_B_OFST_TABLE0_3 */

typedef union _CAM_B_REG_SGM_B_OFST_TABLE4_7_
{
        struct    /* 0x1A006FC4 */
        {
                FIELD  SGM_B_OFST4                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_B_OFST5                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_B_OFST6                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_B_OFST7                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGM_B_OFST_TABLE4_7;    /* CAM_B_SGM_B_OFST_TABLE4_7 */

typedef union _CAM_B_REG_SGM_B_OFST_TABLE8_11_
{
        struct    /* 0x1A006FC8 */
        {
                FIELD  SGM_B_OFST8                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_B_OFST9                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_B_OFST10                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_B_OFST11                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGM_B_OFST_TABLE8_11;    /* CAM_B_SGM_B_OFST_TABLE8_11 */

typedef union _CAM_B_REG_SGM_B_OFST_TABLE12_15_
{
        struct    /* 0x1A006FCC */
        {
                FIELD  SGM_B_OFST12                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_B_OFST13                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_B_OFST14                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_B_OFST15                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SGM_B_OFST_TABLE12_15;    /* CAM_B_SGM_B_OFST_TABLE12_15 */

typedef union _CAM_B_REG_DMA_SOFT_RSTSTAT_
{
        struct    /* 0x1A007000 */
        {
                FIELD  IMGO_SOFT_RST_STAT                    :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_SOFT_RST_STAT                    :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_SOFT_RST_STAT                     :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_SOFT_RST_STAT                     :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_SOFT_RST_STAT                    :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_SOFT_RST_STAT                    :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_SOFT_RST_STAT                     :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_SOFT_RST_STAT                     :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_SOFT_RST_STAT                    :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_SOFT_RST_STAT                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_A_SOFT_RST_STAT                  :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_SOFT_RST_STAT                    :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_SOFT_RST_STAT                     :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_SOFT_RST_STAT                    :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_SOFT_RST_STAT                    :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_SOFT_RST_STAT                    :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_SOFT_RST_STAT                   :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_SOFT_RSTSTAT;    /* CAM_B_DMA_SOFT_RSTSTAT */

typedef union _CAM_B_REG_CQ0I_BASE_ADDR_
{
        struct    /* 0x1A007004 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ0I_BASE_ADDR;    /* CAM_B_CQ0I_BASE_ADDR */

typedef union _CAM_B_REG_CQ0I_XSIZE_
{
        struct    /* 0x1A007008 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CQ0I_XSIZE;    /* CAM_B_CQ0I_XSIZE */

typedef union _CAM_B_REG_VERTICAL_FLIP_EN_
{
        struct    /* 0x1A00700C */
        {
                FIELD  IMGO_V_FLIP_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_V_FLIP_EN                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_V_FLIP_EN                         :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_V_FLIP_EN                         :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_V_FLIP_EN                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_V_FLIP_EN                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_V_FLIP_EN                         :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_V_FLIP_EN                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_V_FLIP_EN                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_V_FLIP_EN                        :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_A_V_FLIP_EN                      :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_V_FLIP_EN                        :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_V_FLIP_EN                         :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_V_FLIP_EN                        :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_V_FLIP_EN                        :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_V_FLIP_EN                        :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_V_FLIP_EN                       :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_VERTICAL_FLIP_EN;    /* CAM_B_VERTICAL_FLIP_EN */

typedef union _CAM_B_REG_DMA_SOFT_RESET_
{
        struct    /* 0x1A007010 */
        {
                FIELD  IMGO_SOFT_RST                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_SOFT_RST                         :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_SOFT_RST                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_SOFT_RST                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_SOFT_RST                         :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_SOFT_RST                         :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_SOFT_RST                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_SOFT_RST                          :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_SOFT_RST                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_SOFT_RST                         :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_A_SOFT_RST                       :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_SOFT_RST                         :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_SOFT_RST                          :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_SOFT_RST                         :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_SOFT_RST                         :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_SOFT_RST                         :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_SOFT_RST                        :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 11;        /* 20..30, 0x7FF00000 */
                FIELD  SEPARATE_SOFT_RST_EN                  :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_SOFT_RESET;    /* CAM_B_DMA_SOFT_RESET */

typedef union _CAM_B_REG_LAST_ULTRA_EN_
{
        struct    /* 0x1A007014 */
        {
                FIELD  IMGO_LAST_ULTRA_EN                    :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_LAST_ULTRA_EN                    :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_LAST_ULTRA_EN                     :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_LAST_ULTRA_EN                     :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_LAST_ULTRA_EN                    :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_LAST_ULTRA_EN                    :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_LAST_ULTRA_EN                     :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_LAST_ULTRA_EN                     :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_LAST_ULTRA_EN                    :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_LAST_ULTRA_EN                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_A_LAST_ULTRA_EN                  :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_LAST_ULTRA_EN                    :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_LAST_ULTRA_EN                     :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_LAST_ULTRA_EN                    :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_LAST_ULTRA_EN                    :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_LAST_ULTRA_EN                    :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_LAST_ULTRA_EN                   :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LAST_ULTRA_EN;    /* CAM_B_LAST_ULTRA_EN */

typedef union _CAM_B_REG_SPECIAL_FUN_EN_
{
        struct    /* 0x1A007018 */
        {
                FIELD  rsv_0                                 : 20;        /*  0..19, 0x000FFFFF */
                FIELD  CONTINUOUS_COM_CON                    :  2;        /* 20..21, 0x00300000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  MULTI_PLANE_ID_EN                     :  1;        /* 24..24, 0x01000000 */
                FIELD  CONTINUOUS_COM_EN                     :  1;        /* 25..25, 0x02000000 */
                FIELD  FIFO_CHANGE_EN                        :  1;        /* 26..26, 0x04000000 */
                FIELD  GCLAST_EN                             :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_ULTRA_BPCI_EN                      :  1;        /* 28..28, 0x10000000 */
                FIELD  CQ_ULTRA_LSCI_EN                      :  1;        /* 29..29, 0x20000000 */
                FIELD  UFOG_RRZO_EN                          :  1;        /* 30..30, 0x40000000 */
                FIELD  UFO_IMGO_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_SPECIAL_FUN_EN;    /* CAM_B_SPECIAL_FUN_EN */

typedef union _CAM_B_REG_IMGO_BASE_ADDR_
{
        struct    /* 0x1A007020 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_BASE_ADDR;    /* CAM_B_IMGO_BASE_ADDR */

typedef union _CAM_B_REG_IMGO_OFST_ADDR_
{
        struct    /* 0x1A007028 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_OFST_ADDR;    /* CAM_B_IMGO_OFST_ADDR */

typedef union _CAM_B_REG_IMGO_DRS_
{
        struct    /* 0x1A00702C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_DRS;    /* CAM_B_IMGO_DRS */

typedef union _CAM_B_REG_IMGO_XSIZE_
{
        struct    /* 0x1A007030 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_XSIZE;    /* CAM_B_IMGO_XSIZE */

typedef union _CAM_B_REG_IMGO_YSIZE_
{
        struct    /* 0x1A007034 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_YSIZE;    /* CAM_B_IMGO_YSIZE */

typedef union _CAM_B_REG_IMGO_STRIDE_
{
        struct    /* 0x1A007038 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  FORMAT                                :  2;        /* 20..21, 0x00300000 */
                FIELD  rsv_22                                :  1;        /* 22..22, 0x00400000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_STRIDE;    /* CAM_B_IMGO_STRIDE */

typedef union _CAM_B_REG_IMGO_CON_
{
        struct    /* 0x1A00703C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_CON;    /* CAM_B_IMGO_CON */

typedef union _CAM_B_REG_IMGO_CON2_
{
        struct    /* 0x1A007040 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_CON2;    /* CAM_B_IMGO_CON2 */

typedef union _CAM_B_REG_IMGO_CON3_
{
        struct    /* 0x1A007044 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_CON3;    /* CAM_B_IMGO_CON3 */

typedef union _CAM_B_REG_IMGO_CROP_
{
        struct    /* 0x1A007048 */
        {
                FIELD  XOFFSET                               : 16;        /*  0..15, 0x0000FFFF */
                FIELD  YOFFSET                               : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_CROP;    /* CAM_B_IMGO_CROP */

typedef union _CAM_B_REG_IMGO_CON4_
{
        struct    /* 0x1A00704C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_CON4;    /* CAM_B_IMGO_CON4 */

typedef union _CAM_B_REG_RRZO_BASE_ADDR_
{
        struct    /* 0x1A007050 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_BASE_ADDR;    /* CAM_B_RRZO_BASE_ADDR */

typedef union _CAM_B_REG_RRZO_OFST_ADDR_
{
        struct    /* 0x1A007058 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_OFST_ADDR;    /* CAM_B_RRZO_OFST_ADDR */

typedef union _CAM_B_REG_RRZO_DRS_
{
        struct    /* 0x1A00705C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_DRS;    /* CAM_B_RRZO_DRS */

typedef union _CAM_B_REG_RRZO_XSIZE_
{
        struct    /* 0x1A007060 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_XSIZE;    /* CAM_B_RRZO_XSIZE */

typedef union _CAM_B_REG_RRZO_YSIZE_
{
        struct    /* 0x1A007064 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_YSIZE;    /* CAM_B_RRZO_YSIZE */

typedef union _CAM_B_REG_RRZO_STRIDE_
{
        struct    /* 0x1A007068 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  FORMAT                                :  2;        /* 20..21, 0x00300000 */
                FIELD  rsv_22                                :  1;        /* 22..22, 0x00400000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_STRIDE;    /* CAM_B_RRZO_STRIDE */

typedef union _CAM_B_REG_RRZO_CON_
{
        struct    /* 0x1A00706C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_CON;    /* CAM_B_RRZO_CON */

typedef union _CAM_B_REG_RRZO_CON2_
{
        struct    /* 0x1A007070 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_CON2;    /* CAM_B_RRZO_CON2 */

typedef union _CAM_B_REG_RRZO_CON3_
{
        struct    /* 0x1A007074 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_CON3;    /* CAM_B_RRZO_CON3 */

typedef union _CAM_B_REG_RRZO_CROP_
{
        struct    /* 0x1A007078 */
        {
                FIELD  XOFFSET                               : 16;        /*  0..15, 0x0000FFFF */
                FIELD  YOFFSET                               : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_CROP;    /* CAM_B_RRZO_CROP */

typedef union _CAM_B_REG_RRZO_CON4_
{
        struct    /* 0x1A00707C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_CON4;    /* CAM_B_RRZO_CON4 */

typedef union _CAM_B_REG_AAO_BASE_ADDR_
{
        struct    /* 0x1A007080 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_BASE_ADDR;    /* CAM_B_AAO_BASE_ADDR */

typedef union _CAM_B_REG_AAO_OFST_ADDR_
{
        struct    /* 0x1A007088 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_OFST_ADDR;    /* CAM_B_AAO_OFST_ADDR */

typedef union _CAM_B_REG_AAO_DRS_
{
        struct    /* 0x1A00708C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_DRS;    /* CAM_B_AAO_DRS */

typedef union _CAM_B_REG_AAO_XSIZE_
{
        struct    /* 0x1A007090 */
        {
                FIELD  XSIZE                                 : 19;        /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_XSIZE;    /* CAM_B_AAO_XSIZE */

typedef union _CAM_B_REG_AAO_YSIZE_
{
        struct    /* 0x1A007094 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_YSIZE;    /* CAM_B_AAO_YSIZE */

typedef union _CAM_B_REG_AAO_STRIDE_
{
        struct    /* 0x1A007098 */
        {
                FIELD  RSV                                   : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  6;        /* 18..23, 0x00FC0000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_STRIDE;    /* CAM_B_AAO_STRIDE */

typedef union _CAM_B_REG_AAO_CON_
{
        struct    /* 0x1A00709C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_CON;    /* CAM_B_AAO_CON */

typedef union _CAM_B_REG_AAO_CON2_
{
        struct    /* 0x1A0070A0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_CON2;    /* CAM_B_AAO_CON2 */

typedef union _CAM_B_REG_AAO_CON3_
{
        struct    /* 0x1A0070A4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_CON3;    /* CAM_B_AAO_CON3 */

typedef union _CAM_B_REG_AAO_CON4_
{
        struct    /* 0x1A0070AC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_CON4;    /* CAM_B_AAO_CON4 */

typedef union _CAM_B_REG_AFO_BASE_ADDR_
{
        struct    /* 0x1A0070B0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_BASE_ADDR;    /* CAM_B_AFO_BASE_ADDR */

typedef union _CAM_B_REG_AFO_OFST_ADDR_
{
        struct    /* 0x1A0070B8 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_OFST_ADDR;    /* CAM_B_AFO_OFST_ADDR */

typedef union _CAM_B_REG_AFO_DRS_
{
        struct    /* 0x1A0070BC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_DRS;    /* CAM_B_AFO_DRS */

typedef union _CAM_B_REG_AFO_XSIZE_
{
        struct    /* 0x1A0070C0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_XSIZE;    /* CAM_B_AFO_XSIZE */

typedef union _CAM_B_REG_AFO_YSIZE_
{
        struct    /* 0x1A0070C4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_YSIZE;    /* CAM_B_AFO_YSIZE */

typedef union _CAM_B_REG_AFO_STRIDE_
{
        struct    /* 0x1A0070C8 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_STRIDE;    /* CAM_B_AFO_STRIDE */

typedef union _CAM_B_REG_AFO_CON_
{
        struct    /* 0x1A0070CC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_CON;    /* CAM_B_AFO_CON */

typedef union _CAM_B_REG_AFO_CON2_
{
        struct    /* 0x1A0070D0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_CON2;    /* CAM_B_AFO_CON2 */

typedef union _CAM_B_REG_AFO_CON3_
{
        struct    /* 0x1A0070D4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_CON3;    /* CAM_B_AFO_CON3 */

typedef union _CAM_B_REG_AFO_CON4_
{
        struct    /* 0x1A0070DC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_CON4;    /* CAM_B_AFO_CON4 */

typedef union _CAM_B_REG_LCSO_BASE_ADDR_
{
        struct    /* 0x1A0070E0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_BASE_ADDR;    /* CAM_B_LCSO_BASE_ADDR */

typedef union _CAM_B_REG_LCSO_OFST_ADDR_
{
        struct    /* 0x1A0070E8 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_OFST_ADDR;    /* CAM_B_LCSO_OFST_ADDR */

typedef union _CAM_B_REG_LCSO_DRS_
{
        struct    /* 0x1A0070EC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_DRS;    /* CAM_B_LCSO_DRS */

typedef union _CAM_B_REG_LCSO_XSIZE_
{
        struct    /* 0x1A0070F0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_XSIZE;    /* CAM_B_LCSO_XSIZE */

typedef union _CAM_B_REG_LCSO_YSIZE_
{
        struct    /* 0x1A0070F4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_YSIZE;    /* CAM_B_LCSO_YSIZE */

typedef union _CAM_B_REG_LCSO_STRIDE_
{
        struct    /* 0x1A0070F8 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_STRIDE;    /* CAM_B_LCSO_STRIDE */

typedef union _CAM_B_REG_LCSO_CON_
{
        struct    /* 0x1A0070FC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_CON;    /* CAM_B_LCSO_CON */

typedef union _CAM_B_REG_LCSO_CON2_
{
        struct    /* 0x1A007100 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_CON2;    /* CAM_B_LCSO_CON2 */

typedef union _CAM_B_REG_LCSO_CON3_
{
        struct    /* 0x1A007104 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_CON3;    /* CAM_B_LCSO_CON3 */

typedef union _CAM_B_REG_LCSO_CON4_
{
        struct    /* 0x1A00710C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_CON4;    /* CAM_B_LCSO_CON4 */

typedef union _CAM_B_REG_UFEO_BASE_ADDR_
{
        struct    /* 0x1A007110 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_BASE_ADDR;    /* CAM_B_UFEO_BASE_ADDR */

typedef union _CAM_B_REG_UFEO_OFST_ADDR_
{
        struct    /* 0x1A007118 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_OFST_ADDR;    /* CAM_B_UFEO_OFST_ADDR */

typedef union _CAM_B_REG_UFEO_DRS_
{
        struct    /* 0x1A00711C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_DRS;    /* CAM_B_UFEO_DRS */

typedef union _CAM_B_REG_UFEO_XSIZE_
{
        struct    /* 0x1A007120 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_XSIZE;    /* CAM_B_UFEO_XSIZE */

typedef union _CAM_B_REG_UFEO_YSIZE_
{
        struct    /* 0x1A007124 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_YSIZE;    /* CAM_B_UFEO_YSIZE */

typedef union _CAM_B_REG_UFEO_STRIDE_
{
        struct    /* 0x1A007128 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_STRIDE;    /* CAM_B_UFEO_STRIDE */

typedef union _CAM_B_REG_UFEO_CON_
{
        struct    /* 0x1A00712C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_CON;    /* CAM_B_UFEO_CON */

typedef union _CAM_B_REG_UFEO_CON2_
{
        struct    /* 0x1A007130 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_CON2;    /* CAM_B_UFEO_CON2 */

typedef union _CAM_B_REG_UFEO_CON3_
{
        struct    /* 0x1A007134 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_CON3;    /* CAM_B_UFEO_CON3 */

typedef union _CAM_B_REG_UFEO_CON4_
{
        struct    /* 0x1A00713C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_CON4;    /* CAM_B_UFEO_CON4 */

typedef union _CAM_B_REG_PDO_BASE_ADDR_
{
        struct    /* 0x1A007140 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_BASE_ADDR;    /* CAM_B_PDO_BASE_ADDR */

typedef union _CAM_B_REG_PDO_OFST_ADDR_
{
        struct    /* 0x1A007148 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_OFST_ADDR;    /* CAM_B_PDO_OFST_ADDR */

typedef union _CAM_B_REG_PDO_DRS_
{
        struct    /* 0x1A00714C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_DRS;    /* CAM_B_PDO_DRS */

typedef union _CAM_B_REG_PDO_XSIZE_
{
        struct    /* 0x1A007150 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_XSIZE;    /* CAM_B_PDO_XSIZE */

typedef union _CAM_B_REG_PDO_YSIZE_
{
        struct    /* 0x1A007154 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_YSIZE;    /* CAM_B_PDO_YSIZE */

typedef union _CAM_B_REG_PDO_STRIDE_
{
        struct    /* 0x1A007158 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_STRIDE;    /* CAM_B_PDO_STRIDE */

typedef union _CAM_B_REG_PDO_CON_
{
        struct    /* 0x1A00715C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_CON;    /* CAM_B_PDO_CON */

typedef union _CAM_B_REG_PDO_CON2_
{
        struct    /* 0x1A007160 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_CON2;    /* CAM_B_PDO_CON2 */

typedef union _CAM_B_REG_PDO_CON3_
{
        struct    /* 0x1A007164 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_CON3;    /* CAM_B_PDO_CON3 */

typedef union _CAM_B_REG_PDO_CON4_
{
        struct    /* 0x1A00716C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_CON4;    /* CAM_B_PDO_CON4 */

typedef union _CAM_B_REG_BPCI_BASE_ADDR_
{
        struct    /* 0x1A007170 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BPCI_BASE_ADDR;    /* CAM_B_BPCI_BASE_ADDR */

typedef union _CAM_B_REG_BPCI_OFST_ADDR_
{
        struct    /* 0x1A007178 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BPCI_OFST_ADDR;    /* CAM_B_BPCI_OFST_ADDR */

typedef union _CAM_B_REG_BPCI_DRS_
{
        struct    /* 0x1A00717C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BPCI_DRS;    /* CAM_B_BPCI_DRS */

typedef union _CAM_B_REG_BPCI_XSIZE_
{
        struct    /* 0x1A007180 */
        {
                FIELD  XSIZE                                 : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BPCI_XSIZE;    /* CAM_B_BPCI_XSIZE */

typedef union _CAM_B_REG_BPCI_YSIZE_
{
        struct    /* 0x1A007184 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BPCI_YSIZE;    /* CAM_B_BPCI_YSIZE */

typedef union _CAM_B_REG_BPCI_STRIDE_
{
        struct    /* 0x1A007188 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BPCI_STRIDE;    /* CAM_B_BPCI_STRIDE */

typedef union _CAM_B_REG_BPCI_CON_
{
        struct    /* 0x1A00718C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BPCI_CON;    /* CAM_B_BPCI_CON */

typedef union _CAM_B_REG_BPCI_CON2_
{
        struct    /* 0x1A007190 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BPCI_CON2;    /* CAM_B_BPCI_CON2 */

typedef union _CAM_B_REG_BPCI_CON3_
{
        struct    /* 0x1A007194 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BPCI_CON3;    /* CAM_B_BPCI_CON3 */

typedef union _CAM_B_REG_BPCI_CON4_
{
        struct    /* 0x1A00719C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BPCI_CON4;    /* CAM_B_BPCI_CON4 */

typedef union _CAM_B_REG_CACI_BASE_ADDR_
{
        struct    /* 0x1A0071A0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CACI_BASE_ADDR;    /* CAM_B_CACI_BASE_ADDR */

typedef union _CAM_B_REG_CACI_OFST_ADDR_
{
        struct    /* 0x1A0071A8 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CACI_OFST_ADDR;    /* CAM_B_CACI_OFST_ADDR */

typedef union _CAM_B_REG_CACI_DRS_
{
        struct    /* 0x1A0071AC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CACI_DRS;    /* CAM_B_CACI_DRS */

typedef union _CAM_B_REG_CACI_XSIZE_
{
        struct    /* 0x1A0071B0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CACI_XSIZE;    /* CAM_B_CACI_XSIZE */

typedef union _CAM_B_REG_CACI_YSIZE_
{
        struct    /* 0x1A0071B4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CACI_YSIZE;    /* CAM_B_CACI_YSIZE */

typedef union _CAM_B_REG_CACI_STRIDE_
{
        struct    /* 0x1A0071B8 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CACI_STRIDE;    /* CAM_B_CACI_STRIDE */

typedef union _CAM_B_REG_CACI_CON_
{
        struct    /* 0x1A0071BC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CACI_CON;    /* CAM_B_CACI_CON */

typedef union _CAM_B_REG_CACI_CON2_
{
        struct    /* 0x1A0071C0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CACI_CON2;    /* CAM_B_CACI_CON2 */

typedef union _CAM_B_REG_CACI_CON3_
{
        struct    /* 0x1A0071C4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CACI_CON3;    /* CAM_B_CACI_CON3 */

typedef union _CAM_B_REG_CACI_CON4_
{
        struct    /* 0x1A0071CC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CACI_CON4;    /* CAM_B_CACI_CON4 */

typedef union _CAM_B_REG_LSCI_BASE_ADDR_
{
        struct    /* 0x1A0071D0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSCI_BASE_ADDR;    /* CAM_B_LSCI_BASE_ADDR */

typedef union _CAM_B_REG_LSCI_OFST_ADDR_
{
        struct    /* 0x1A0071D8 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSCI_OFST_ADDR;    /* CAM_B_LSCI_OFST_ADDR */

typedef union _CAM_B_REG_LSCI_DRS_
{
        struct    /* 0x1A0071DC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSCI_DRS;    /* CAM_B_LSCI_DRS */

typedef union _CAM_B_REG_LSCI_XSIZE_
{
        struct    /* 0x1A0071E0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSCI_XSIZE;    /* CAM_B_LSCI_XSIZE */

typedef union _CAM_B_REG_LSCI_YSIZE_
{
        struct    /* 0x1A0071E4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSCI_YSIZE;    /* CAM_B_LSCI_YSIZE */

typedef union _CAM_B_REG_LSCI_STRIDE_
{
        struct    /* 0x1A0071E8 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSCI_STRIDE;    /* CAM_B_LSCI_STRIDE */

typedef union _CAM_B_REG_LSCI_CON_
{
        struct    /* 0x1A0071EC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSCI_CON;    /* CAM_B_LSCI_CON */

typedef union _CAM_B_REG_LSCI_CON2_
{
        struct    /* 0x1A0071F0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSCI_CON2;    /* CAM_B_LSCI_CON2 */

typedef union _CAM_B_REG_LSCI_CON3_
{
        struct    /* 0x1A0071F4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSCI_CON3;    /* CAM_B_LSCI_CON3 */

typedef union _CAM_B_REG_LSCI_CON4_
{
        struct    /* 0x1A0071FC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSCI_CON4;    /* CAM_B_LSCI_CON4 */

typedef union _CAM_B_REG_LSC3I_BASE_ADDR_
{
        struct    /* 0x1A007200 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC3I_BASE_ADDR;    /* CAM_B_LSC3I_BASE_ADDR */

typedef union _CAM_B_REG_LSC3I_OFST_ADDR_
{
        struct    /* 0x1A007208 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC3I_OFST_ADDR;    /* CAM_B_LSC3I_OFST_ADDR */

typedef union _CAM_B_REG_LSC3I_DRS_
{
        struct    /* 0x1A00720C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC3I_DRS;    /* CAM_B_LSC3I_DRS */

typedef union _CAM_B_REG_LSC3I_XSIZE_
{
        struct    /* 0x1A007210 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC3I_XSIZE;    /* CAM_B_LSC3I_XSIZE */

typedef union _CAM_B_REG_LSC3I_YSIZE_
{
        struct    /* 0x1A007214 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC3I_YSIZE;    /* CAM_B_LSC3I_YSIZE */

typedef union _CAM_B_REG_LSC3I_STRIDE_
{
        struct    /* 0x1A007218 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC3I_STRIDE;    /* CAM_B_LSC3I_STRIDE */

typedef union _CAM_B_REG_LSC3I_CON_
{
        struct    /* 0x1A00721C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC3I_CON;    /* CAM_B_LSC3I_CON */

typedef union _CAM_B_REG_LSC3I_CON2_
{
        struct    /* 0x1A007220 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC3I_CON2;    /* CAM_B_LSC3I_CON2 */

typedef union _CAM_B_REG_LSC3I_CON3_
{
        struct    /* 0x1A007224 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC3I_CON3;    /* CAM_B_LSC3I_CON3 */

typedef union _CAM_B_REG_LSC3I_CON4_
{
        struct    /* 0x1A00722C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC3I_CON4;    /* CAM_B_LSC3I_CON4 */

typedef union _CAM_B_REG_PDI_BASE_ADDR_
{
        struct    /* 0x1A007230 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDI_BASE_ADDR;    /* CAM_B_PDI_BASE_ADDR */

typedef union _CAM_B_REG_PDI_OFST_ADDR_
{
        struct    /* 0x1A007234 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDI_OFST_ADDR;    /* CAM_B_PDI_OFST_ADDR */

typedef union _CAM_B_REG_PDI_DRS_
{
        struct    /* 0x1A00723C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDI_DRS;    /* CAM_B_PDI_DRS */

typedef union _CAM_B_REG_PDI_XSIZE_
{
        struct    /* 0x1A007240 */
        {
                FIELD  XSIZE                                 : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDI_XSIZE;    /* CAM_B_PDI_XSIZE */

typedef union _CAM_B_REG_PDI_YSIZE_
{
        struct    /* 0x1A007244 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDI_YSIZE;    /* CAM_B_PDI_YSIZE */

typedef union _CAM_B_REG_PDI_STRIDE_
{
        struct    /* 0x1A007248 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDI_STRIDE;    /* CAM_B_PDI_STRIDE */

typedef union _CAM_B_REG_PDI_CON_
{
        struct    /* 0x1A00724C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDI_CON;    /* CAM_B_PDI_CON */

typedef union _CAM_B_REG_PDI_CON2_
{
        struct    /* 0x1A007250 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDI_CON2;    /* CAM_B_PDI_CON2 */

typedef union _CAM_B_REG_PDI_CON3_
{
        struct    /* 0x1A007254 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDI_CON3;    /* CAM_B_PDI_CON3 */

typedef union _CAM_B_REG_PDI_CON4_
{
        struct    /* 0x1A00725C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDI_CON4;    /* CAM_B_PDI_CON4 */

typedef union _CAM_B_REG_PSO_BASE_ADDR_
{
        struct    /* 0x1A007260 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_BASE_ADDR;    /* CAM_B_PSO_BASE_ADDR */

typedef union _CAM_B_REG_PSO_OFST_ADDR_
{
        struct    /* 0x1A007264 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_OFST_ADDR;    /* CAM_B_PSO_OFST_ADDR */

typedef union _CAM_B_REG_PSO_DRS_
{
        struct    /* 0x1A00726C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_DRS;    /* CAM_B_PSO_DRS */

typedef union _CAM_B_REG_PSO_XSIZE_
{
        struct    /* 0x1A007270 */
        {
                FIELD  XSIZE                                 : 19;        /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_XSIZE;    /* CAM_B_PSO_XSIZE */

typedef union _CAM_B_REG_PSO_YSIZE_
{
        struct    /* 0x1A007274 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_YSIZE;    /* CAM_B_PSO_YSIZE */

typedef union _CAM_B_REG_PSO_STRIDE_
{
        struct    /* 0x1A007278 */
        {
                FIELD  RSV                                   : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  6;        /* 18..23, 0x00FC0000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_STRIDE;    /* CAM_B_PSO_STRIDE */

typedef union _CAM_B_REG_PSO_CON_
{
        struct    /* 0x1A00727C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_CON;    /* CAM_B_PSO_CON */

typedef union _CAM_B_REG_PSO_CON2_
{
        struct    /* 0x1A007280 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_CON2;    /* CAM_B_PSO_CON2 */

typedef union _CAM_B_REG_PSO_CON3_
{
        struct    /* 0x1A007284 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_CON3;    /* CAM_B_PSO_CON3 */

typedef union _CAM_B_REG_PSO_CON4_
{
        struct    /* 0x1A00728C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_CON4;    /* CAM_B_PSO_CON4 */

typedef union _CAM_B_REG_LMVO_BASE_ADDR_
{
        struct    /* 0x1A007290 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_BASE_ADDR;    /* CAM_B_LMVO_BASE_ADDR */

typedef union _CAM_B_REG_LMVO_OFST_ADDR_
{
        struct    /* 0x1A007294 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_OFST_ADDR;    /* CAM_B_LMVO_OFST_ADDR */

typedef union _CAM_B_REG_LMVO_DRS_
{
        struct    /* 0x1A00729C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_DRS;    /* CAM_B_LMVO_DRS */

typedef union _CAM_B_REG_LMVO_XSIZE_
{
        struct    /* 0x1A0072A0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_XSIZE;    /* CAM_B_LMVO_XSIZE */

typedef union _CAM_B_REG_LMVO_YSIZE_
{
        struct    /* 0x1A0072A4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_YSIZE;    /* CAM_B_LMVO_YSIZE */

typedef union _CAM_B_REG_LMVO_STRIDE_
{
        struct    /* 0x1A0072A8 */
        {
                FIELD  RSV                                   : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                :  5;        /* 19..23, 0x00F80000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_STRIDE;    /* CAM_B_LMVO_STRIDE */

typedef union _CAM_B_REG_LMVO_CON_
{
        struct    /* 0x1A0072AC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_CON;    /* CAM_B_LMVO_CON */

typedef union _CAM_B_REG_LMVO_CON2_
{
        struct    /* 0x1A0072B0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_CON2;    /* CAM_B_LMVO_CON2 */

typedef union _CAM_B_REG_LMVO_CON3_
{
        struct    /* 0x1A0072B4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_CON3;    /* CAM_B_LMVO_CON3 */

typedef union _CAM_B_REG_LMVO_CON4_
{
        struct    /* 0x1A0072BC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_CON4;    /* CAM_B_LMVO_CON4 */

typedef union _CAM_B_REG_FLKO_BASE_ADDR_
{
        struct    /* 0x1A0072C0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_BASE_ADDR;    /* CAM_B_FLKO_BASE_ADDR */

typedef union _CAM_B_REG_FLKO_OFST_ADDR_
{
        struct    /* 0x1A0072C4 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_OFST_ADDR;    /* CAM_B_FLKO_OFST_ADDR */

typedef union _CAM_B_REG_FLKO_DRS_
{
        struct    /* 0x1A0072CC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_DRS;    /* CAM_B_FLKO_DRS */

typedef union _CAM_B_REG_FLKO_XSIZE_
{
        struct    /* 0x1A0072D0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_XSIZE;    /* CAM_B_FLKO_XSIZE */

typedef union _CAM_B_REG_FLKO_YSIZE_
{
        struct    /* 0x1A0072D4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_YSIZE;    /* CAM_B_FLKO_YSIZE */

typedef union _CAM_B_REG_FLKO_STRIDE_
{
        struct    /* 0x1A0072D8 */
        {
                FIELD  RSV                                   : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                :  7;        /* 17..23, 0x00FE0000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_STRIDE;    /* CAM_B_FLKO_STRIDE */

typedef union _CAM_B_REG_FLKO_CON_
{
        struct    /* 0x1A0072DC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_CON;    /* CAM_B_FLKO_CON */

typedef union _CAM_B_REG_FLKO_CON2_
{
        struct    /* 0x1A0072E0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_CON2;    /* CAM_B_FLKO_CON2 */

typedef union _CAM_B_REG_FLKO_CON3_
{
        struct    /* 0x1A0072E4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_CON3;    /* CAM_B_FLKO_CON3 */

typedef union _CAM_B_REG_FLKO_CON4_
{
        struct    /* 0x1A0072EC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_CON4;    /* CAM_B_FLKO_CON4 */

typedef union _CAM_B_REG_RSSO_A_BASE_ADDR_
{
        struct    /* 0x1A0072F0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_BASE_ADDR;    /* CAM_B_RSSO_A_BASE_ADDR */

typedef union _CAM_B_REG_RSSO_A_OFST_ADDR_
{
        struct    /* 0x1A0072F4 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_OFST_ADDR;    /* CAM_B_RSSO_A_OFST_ADDR */

typedef union _CAM_B_REG_RSSO_A_DRS_
{
        struct    /* 0x1A0072FC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_DRS;    /* CAM_B_RSSO_A_DRS */

typedef union _CAM_B_REG_RSSO_A_XSIZE_
{
        struct    /* 0x1A007300 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_XSIZE;    /* CAM_B_RSSO_A_XSIZE */

typedef union _CAM_B_REG_RSSO_A_YSIZE_
{
        struct    /* 0x1A007304 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_YSIZE;    /* CAM_B_RSSO_A_YSIZE */

typedef union _CAM_B_REG_RSSO_A_STRIDE_
{
        struct    /* 0x1A007308 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_STRIDE;    /* CAM_B_RSSO_A_STRIDE */

typedef union _CAM_B_REG_RSSO_A_CON_
{
        struct    /* 0x1A00730C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_CON;    /* CAM_B_RSSO_A_CON */

typedef union _CAM_B_REG_RSSO_A_CON2_
{
        struct    /* 0x1A007310 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_CON2;    /* CAM_B_RSSO_A_CON2 */

typedef union _CAM_B_REG_RSSO_A_CON3_
{
        struct    /* 0x1A007314 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_CON3;    /* CAM_B_RSSO_A_CON3 */

typedef union _CAM_B_REG_RSSO_A_CON4_
{
        struct    /* 0x1A00731C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_CON4;    /* CAM_B_RSSO_A_CON4 */

typedef union _CAM_B_REG_UFGO_BASE_ADDR_
{
        struct    /* 0x1A007320 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_BASE_ADDR;    /* CAM_B_UFGO_BASE_ADDR */

typedef union _CAM_B_REG_UFGO_OFST_ADDR_
{
        struct    /* 0x1A007324 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_OFST_ADDR;    /* CAM_B_UFGO_OFST_ADDR */

typedef union _CAM_B_REG_UFGO_DRS_
{
        struct    /* 0x1A00732C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_DRS;    /* CAM_B_UFGO_DRS */

typedef union _CAM_B_REG_UFGO_XSIZE_
{
        struct    /* 0x1A007330 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_XSIZE;    /* CAM_B_UFGO_XSIZE */

typedef union _CAM_B_REG_UFGO_YSIZE_
{
        struct    /* 0x1A007334 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_YSIZE;    /* CAM_B_UFGO_YSIZE */

typedef union _CAM_B_REG_UFGO_STRIDE_
{
        struct    /* 0x1A007338 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_STRIDE;    /* CAM_B_UFGO_STRIDE */

typedef union _CAM_B_REG_UFGO_CON_
{
        struct    /* 0x1A00733C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_CON;    /* CAM_B_UFGO_CON */

typedef union _CAM_B_REG_UFGO_CON2_
{
        struct    /* 0x1A007340 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_CON2;    /* CAM_B_UFGO_CON2 */

typedef union _CAM_B_REG_UFGO_CON3_
{
        struct    /* 0x1A007344 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_CON3;    /* CAM_B_UFGO_CON3 */

typedef union _CAM_B_REG_UFGO_CON4_
{
        struct    /* 0x1A00734C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_CON4;    /* CAM_B_UFGO_CON4 */

typedef union _CAM_B_REG_DMA_ERR_CTRL_
{
        struct    /* 0x1A007350 */
        {
                FIELD  IMGO_A_ERR                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_A_ERR                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_A_ERR                             :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_A_ERR                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_A_ERR                            :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_A_ERR                            :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_A_ERR                             :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_A_ERR                             :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_A_ERR                            :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_A_ERR                            :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_A_ERR                            :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_ERR                              :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_A_ERR                             :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_A_ERR                            :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_A_ERR                            :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_A_ERR                            :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_A_ERR                           :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 11;        /* 20..30, 0x7FF00000 */
                FIELD  ERR_CLR_MD                            :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_ERR_CTRL;    /* CAM_B_DMA_ERR_CTRL */

typedef union _CAM_B_REG_IMGO_ERR_STAT_
{
        struct    /* 0x1A007360 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_ERR_STAT;    /* CAM_B_IMGO_ERR_STAT */

typedef union _CAM_B_REG_RRZO_ERR_STAT_
{
        struct    /* 0x1A007364 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_ERR_STAT;    /* CAM_B_RRZO_ERR_STAT */

typedef union _CAM_B_REG_AAO_ERR_STAT_
{
        struct    /* 0x1A007368 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_ERR_STAT;    /* CAM_B_AAO_ERR_STAT */

typedef union _CAM_B_REG_AFO_ERR_STAT_
{
        struct    /* 0x1A00736C */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_ERR_STAT;    /* CAM_B_AFO_ERR_STAT */

typedef union _CAM_B_REG_LCSO_ERR_STAT_
{
        struct    /* 0x1A007370 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_ERR_STAT;    /* CAM_B_LCSO_ERR_STAT */

typedef union _CAM_B_REG_UFEO_ERR_STAT_
{
        struct    /* 0x1A007374 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_ERR_STAT;    /* CAM_B_UFEO_ERR_STAT */

typedef union _CAM_B_REG_PDO_ERR_STAT_
{
        struct    /* 0x1A007378 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_ERR_STAT;    /* CAM_B_PDO_ERR_STAT */

typedef union _CAM_B_REG_BPCI_ERR_STAT_
{
        struct    /* 0x1A00737C */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_BPCI_ERR_STAT;    /* CAM_B_BPCI_ERR_STAT */

typedef union _CAM_B_REG_CACI_ERR_STAT_
{
        struct    /* 0x1A007380 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_CACI_ERR_STAT;    /* CAM_B_CACI_ERR_STAT */

typedef union _CAM_B_REG_LSCI_ERR_STAT_
{
        struct    /* 0x1A007384 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSCI_ERR_STAT;    /* CAM_B_LSCI_ERR_STAT */

typedef union _CAM_B_REG_LSC3I_ERR_STAT_
{
        struct    /* 0x1A007388 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LSC3I_ERR_STAT;    /* CAM_B_LSC3I_ERR_STAT */

typedef union _CAM_B_REG_PDI_ERR_STAT_
{
        struct    /* 0x1A00738C */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDI_ERR_STAT;    /* CAM_B_PDI_ERR_STAT */

typedef union _CAM_B_REG_LMVO_ERR_STAT_
{
        struct    /* 0x1A007390 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_ERR_STAT;    /* CAM_B_LMVO_ERR_STAT */

typedef union _CAM_B_REG_FLKO_ERR_STAT_
{
        struct    /* 0x1A007394 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_ERR_STAT;    /* CAM_B_FLKO_ERR_STAT */

typedef union _CAM_B_REG_RSSO_A_ERR_STAT_
{
        struct    /* 0x1A007398 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_ERR_STAT;    /* CAM_B_RSSO_A_ERR_STAT */

typedef union _CAM_B_REG_UFGO_ERR_STAT_
{
        struct    /* 0x1A00739C */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_ERR_STAT;    /* CAM_B_UFGO_ERR_STAT */

typedef union _CAM_B_REG_PSO_ERR_STAT_
{
        struct    /* 0x1A0073A0 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_ERR_STAT;    /* CAM_B_PSO_ERR_STAT */

typedef union _CAM_B_REG_DMA_DEBUG_ADDR_
{
        struct    /* 0x1A0073AC */
        {
                FIELD  DEBUG_ADDR                            : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_DEBUG_ADDR;    /* CAM_B_DMA_DEBUG_ADDR */

typedef union _CAM_B_REG_DMA_RSV1_
{
        struct    /* 0x1A0073B0 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_RSV1;    /* CAM_B_DMA_RSV1 */

typedef union _CAM_B_REG_DMA_RSV2_
{
        struct    /* 0x1A0073B4 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_RSV2;    /* CAM_B_DMA_RSV2 */

typedef union _CAM_B_REG_DMA_RSV3_
{
        struct    /* 0x1A0073B8 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_RSV3;    /* CAM_B_DMA_RSV3 */

typedef union _CAM_B_REG_DMA_RSV4_
{
        struct    /* 0x1A0073BC */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_RSV4;    /* CAM_B_DMA_RSV4 */

typedef union _CAM_B_REG_DMA_RSV5_
{
        struct    /* 0x1A0073C0 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_RSV5;    /* CAM_B_DMA_RSV5 */

typedef union _CAM_B_REG_DMA_RSV6_
{
        struct    /* 0x1A0073C4 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_RSV6;    /* CAM_B_DMA_RSV6 */

typedef union _CAM_B_REG_DMA_DEBUG_SEL_
{
        struct    /* 0x1A0073C8 */
        {
                FIELD  DMA_TOP_SEL                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  R_W_DMA_TOP_SEL                       :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SUB_MODULE_SEL                        :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  4;        /* 24..27, 0x0F000000 */
                FIELD  PDO_FIFO_FULL_XSIZE                   :  1;        /* 28..28, 0x10000000 */
                FIELD  IMGO_UFE_FIFO_FULL_XSIZE              :  1;        /* 29..29, 0x20000000 */
                FIELD  ARBITER_BVALID_FULL                   :  1;        /* 30..30, 0x40000000 */
                FIELD  ARBITER_COM_FULL                      :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_DEBUG_SEL;    /* CAM_B_DMA_DEBUG_SEL */

typedef union _CAM_B_REG_DMA_BW_SELF_TEST_
{
        struct    /* 0x1A0073CC */
        {
                FIELD  BW_SELF_TEST_EN_IMGO                  :  1;        /*  0.. 0, 0x00000001 */
                FIELD  BW_SELF_TEST_EN_RRZO                  :  1;        /*  1.. 1, 0x00000002 */
                FIELD  BW_SELF_TEST_EN_AAO                   :  1;        /*  2.. 2, 0x00000004 */
                FIELD  BW_SELF_TEST_EN_AFO                   :  1;        /*  3.. 3, 0x00000008 */
                FIELD  BW_SELF_TEST_EN_LCSO                  :  1;        /*  4.. 4, 0x00000010 */
                FIELD  BW_SELF_TEST_EN_UFEO                  :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BW_SELF_TEST_EN_PDO                   :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BW_SELF_TEST_EN_PSO                   :  1;        /*  7.. 7, 0x00000080 */
                FIELD  BW_SELF_TEST_EN_LMVO                  :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BW_SELF_TEST_EN_FLKO                  :  1;        /*  9.. 9, 0x00000200 */
                FIELD  BW_SELF_TEST_EN_RSSO_A                :  1;        /* 10..10, 0x00000400 */
                FIELD  BW_SELF_TEST_EN_UFGO                  :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_BW_SELF_TEST;    /* CAM_B_DMA_BW_SELF_TEST */

typedef union _CAM_B_REG_DMA_FRAME_HEADER_EN_
{
        struct    /* 0x1A007400 */
        {
                FIELD  FRAME_HEADER_EN_IMGO                  :  1;        /*  0.. 0, 0x00000001 */
                FIELD  FRAME_HEADER_EN_RRZO                  :  1;        /*  1.. 1, 0x00000002 */
                FIELD  FRAME_HEADER_EN_AAO                   :  1;        /*  2.. 2, 0x00000004 */
                FIELD  FRAME_HEADER_EN_AFO                   :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FRAME_HEADER_EN_LCSO                  :  1;        /*  4.. 4, 0x00000010 */
                FIELD  FRAME_HEADER_EN_UFEO                  :  1;        /*  5.. 5, 0x00000020 */
                FIELD  FRAME_HEADER_EN_PDO                   :  1;        /*  6.. 6, 0x00000040 */
                FIELD  FRAME_HEADER_EN_PSO                   :  1;        /*  7.. 7, 0x00000080 */
                FIELD  FRAME_HEADER_EN_LMVO                  :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FRAME_HEADER_EN_FLKO                  :  1;        /*  9.. 9, 0x00000200 */
                FIELD  FRAME_HEADER_EN_RSSO_A                :  1;        /* 10..10, 0x00000400 */
                FIELD  FRAME_HEADER_EN_UFGO                  :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_DMA_FRAME_HEADER_EN;    /* CAM_B_DMA_FRAME_HEADER_EN */

typedef union _CAM_B_REG_IMGO_FH_BASE_ADDR_
{
        struct    /* 0x1A007404 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_BASE_ADDR;    /* CAM_B_IMGO_FH_BASE_ADDR */

typedef union _CAM_B_REG_RRZO_FH_BASE_ADDR_
{
        struct    /* 0x1A007408 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_BASE_ADDR;    /* CAM_B_RRZO_FH_BASE_ADDR */

typedef union _CAM_B_REG_AAO_FH_BASE_ADDR_
{
        struct    /* 0x1A00740C */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_BASE_ADDR;    /* CAM_B_AAO_FH_BASE_ADDR */

typedef union _CAM_B_REG_AFO_FH_BASE_ADDR_
{
        struct    /* 0x1A007410 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_BASE_ADDR;    /* CAM_B_AFO_FH_BASE_ADDR */

typedef union _CAM_B_REG_LCSO_FH_BASE_ADDR_
{
        struct    /* 0x1A007414 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_BASE_ADDR;    /* CAM_B_LCSO_FH_BASE_ADDR */

typedef union _CAM_B_REG_UFEO_FH_BASE_ADDR_
{
        struct    /* 0x1A007418 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_BASE_ADDR;    /* CAM_B_UFEO_FH_BASE_ADDR */

typedef union _CAM_B_REG_PDO_FH_BASE_ADDR_
{
        struct    /* 0x1A00741C */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_BASE_ADDR;    /* CAM_B_PDO_FH_BASE_ADDR */

typedef union _CAM_B_REG_PSO_FH_BASE_ADDR_
{
        struct    /* 0x1A007420 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_BASE_ADDR;    /* CAM_B_PSO_FH_BASE_ADDR */

typedef union _CAM_B_REG_LMVO_FH_BASE_ADDR_
{
        struct    /* 0x1A007424 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_BASE_ADDR;    /* CAM_B_LMVO_FH_BASE_ADDR */

typedef union _CAM_B_REG_FLKO_FH_BASE_ADDR_
{
        struct    /* 0x1A007428 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_BASE_ADDR;    /* CAM_B_FLKO_FH_BASE_ADDR */

typedef union _CAM_B_REG_RSSO_A_FH_BASE_ADDR_
{
        struct    /* 0x1A00742C */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_BASE_ADDR;    /* CAM_B_RSSO_A_FH_BASE_ADDR */

typedef union _CAM_B_REG_UFGO_FH_BASE_ADDR_
{
        struct    /* 0x1A007430 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_BASE_ADDR;    /* CAM_B_UFGO_FH_BASE_ADDR */

typedef union _CAM_B_REG_IMGO_FH_SPARE_2_
{
        struct    /* 0x1A007434 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_2;    /* CAM_B_IMGO_FH_SPARE_2 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_3_
{
        struct    /* 0x1A007438 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_3;    /* CAM_B_IMGO_FH_SPARE_3 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_4_
{
        struct    /* 0x1A00743C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_4;    /* CAM_B_IMGO_FH_SPARE_4 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_5_
{
        struct    /* 0x1A007440 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_5;    /* CAM_B_IMGO_FH_SPARE_5 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_6_
{
        struct    /* 0x1A007444 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_6;    /* CAM_B_IMGO_FH_SPARE_6 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_7_
{
        struct    /* 0x1A007448 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_7;    /* CAM_B_IMGO_FH_SPARE_7 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_8_
{
        struct    /* 0x1A00744C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_8;    /* CAM_B_IMGO_FH_SPARE_8 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_9_
{
        struct    /* 0x1A007450 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_9;    /* CAM_B_IMGO_FH_SPARE_9 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_10_
{
        struct    /* 0x1A007454 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_10;    /* CAM_B_IMGO_FH_SPARE_10 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_11_
{
        struct    /* 0x1A007458 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_11;    /* CAM_B_IMGO_FH_SPARE_11 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_12_
{
        struct    /* 0x1A00745C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_12;    /* CAM_B_IMGO_FH_SPARE_12 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_13_
{
        struct    /* 0x1A007460 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_13;    /* CAM_B_IMGO_FH_SPARE_13 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_14_
{
        struct    /* 0x1A007464 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_14;    /* CAM_B_IMGO_FH_SPARE_14 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_15_
{
        struct    /* 0x1A007468 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_15;    /* CAM_B_IMGO_FH_SPARE_15 */

typedef union _CAM_B_REG_IMGO_FH_SPARE_16_
{
        struct    /* 0x1A00746C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_IMGO_FH_SPARE_16;    /* CAM_B_IMGO_FH_SPARE_16 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_2_
{
        struct    /* 0x1A007474 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_2;    /* CAM_B_RRZO_FH_SPARE_2 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_3_
{
        struct    /* 0x1A007478 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_3;    /* CAM_B_RRZO_FH_SPARE_3 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_4_
{
        struct    /* 0x1A00747C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_4;    /* CAM_B_RRZO_FH_SPARE_4 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_5_
{
        struct    /* 0x1A007480 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_5;    /* CAM_B_RRZO_FH_SPARE_5 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_6_
{
        struct    /* 0x1A007484 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_6;    /* CAM_B_RRZO_FH_SPARE_6 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_7_
{
        struct    /* 0x1A007488 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_7;    /* CAM_B_RRZO_FH_SPARE_7 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_8_
{
        struct    /* 0x1A00748C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_8;    /* CAM_B_RRZO_FH_SPARE_8 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_9_
{
        struct    /* 0x1A007490 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_9;    /* CAM_B_RRZO_FH_SPARE_9 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_10_
{
        struct    /* 0x1A007494 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_10;    /* CAM_B_RRZO_FH_SPARE_10 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_11_
{
        struct    /* 0x1A007498 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_11;    /* CAM_B_RRZO_FH_SPARE_11 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_12_
{
        struct    /* 0x1A00749C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_12;    /* CAM_B_RRZO_FH_SPARE_12 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_13_
{
        struct    /* 0x1A0074A0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_13;    /* CAM_B_RRZO_FH_SPARE_13 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_14_
{
        struct    /* 0x1A0074A4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_14;    /* CAM_B_RRZO_FH_SPARE_14 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_15_
{
        struct    /* 0x1A0074A8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_15;    /* CAM_B_RRZO_FH_SPARE_15 */

typedef union _CAM_B_REG_RRZO_FH_SPARE_16_
{
        struct    /* 0x1A0074AC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RRZO_FH_SPARE_16;    /* CAM_B_RRZO_FH_SPARE_16 */

typedef union _CAM_B_REG_AAO_FH_SPARE_2_
{
        struct    /* 0x1A0074B4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_2;    /* CAM_B_AAO_FH_SPARE_2 */

typedef union _CAM_B_REG_AAO_FH_SPARE_3_
{
        struct    /* 0x1A0074B8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_3;    /* CAM_B_AAO_FH_SPARE_3 */

typedef union _CAM_B_REG_AAO_FH_SPARE_4_
{
        struct    /* 0x1A0074BC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_4;    /* CAM_B_AAO_FH_SPARE_4 */

typedef union _CAM_B_REG_AAO_FH_SPARE_5_
{
        struct    /* 0x1A0074C0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_5;    /* CAM_B_AAO_FH_SPARE_5 */

typedef union _CAM_B_REG_AAO_FH_SPARE_6_
{
        struct    /* 0x1A0074C4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_6;    /* CAM_B_AAO_FH_SPARE_6 */

typedef union _CAM_B_REG_AAO_FH_SPARE_7_
{
        struct    /* 0x1A0074C8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_7;    /* CAM_B_AAO_FH_SPARE_7 */

typedef union _CAM_B_REG_AAO_FH_SPARE_8_
{
        struct    /* 0x1A0074CC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_8;    /* CAM_B_AAO_FH_SPARE_8 */

typedef union _CAM_B_REG_AAO_FH_SPARE_9_
{
        struct    /* 0x1A0074D0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_9;    /* CAM_B_AAO_FH_SPARE_9 */

typedef union _CAM_B_REG_AAO_FH_SPARE_10_
{
        struct    /* 0x1A0074D4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_10;    /* CAM_B_AAO_FH_SPARE_10 */

typedef union _CAM_B_REG_AAO_FH_SPARE_11_
{
        struct    /* 0x1A0074D8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_11;    /* CAM_B_AAO_FH_SPARE_11 */

typedef union _CAM_B_REG_AAO_FH_SPARE_12_
{
        struct    /* 0x1A0074DC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_12;    /* CAM_B_AAO_FH_SPARE_12 */

typedef union _CAM_B_REG_AAO_FH_SPARE_13_
{
        struct    /* 0x1A0074E0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_13;    /* CAM_B_AAO_FH_SPARE_13 */

typedef union _CAM_B_REG_AAO_FH_SPARE_14_
{
        struct    /* 0x1A0074E4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_14;    /* CAM_B_AAO_FH_SPARE_14 */

typedef union _CAM_B_REG_AAO_FH_SPARE_15_
{
        struct    /* 0x1A0074E8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_15;    /* CAM_B_AAO_FH_SPARE_15 */

typedef union _CAM_B_REG_AAO_FH_SPARE_16_
{
        struct    /* 0x1A0074EC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AAO_FH_SPARE_16;    /* CAM_B_AAO_FH_SPARE_16 */

typedef union _CAM_B_REG_AFO_FH_SPARE_2_
{
        struct    /* 0x1A0074F4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_2;    /* CAM_B_AFO_FH_SPARE_2 */

typedef union _CAM_B_REG_AFO_FH_SPARE_3_
{
        struct    /* 0x1A0074F8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_3;    /* CAM_B_AFO_FH_SPARE_3 */

typedef union _CAM_B_REG_AFO_FH_SPARE_4_
{
        struct    /* 0x1A0074FC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_4;    /* CAM_B_AFO_FH_SPARE_4 */

typedef union _CAM_B_REG_AFO_FH_SPARE_5_
{
        struct    /* 0x1A007500 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_5;    /* CAM_B_AFO_FH_SPARE_5 */

typedef union _CAM_B_REG_AFO_FH_SPARE_6_
{
        struct    /* 0x1A007504 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_6;    /* CAM_B_AFO_FH_SPARE_6 */

typedef union _CAM_B_REG_AFO_FH_SPARE_7_
{
        struct    /* 0x1A007508 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_7;    /* CAM_B_AFO_FH_SPARE_7 */

typedef union _CAM_B_REG_AFO_FH_SPARE_8_
{
        struct    /* 0x1A00750C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_8;    /* CAM_B_AFO_FH_SPARE_8 */

typedef union _CAM_B_REG_AFO_FH_SPARE_9_
{
        struct    /* 0x1A007510 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_9;    /* CAM_B_AFO_FH_SPARE_9 */

typedef union _CAM_B_REG_AFO_FH_SPARE_10_
{
        struct    /* 0x1A007514 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_10;    /* CAM_B_AFO_FH_SPARE_10 */

typedef union _CAM_B_REG_AFO_FH_SPARE_11_
{
        struct    /* 0x1A007518 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_11;    /* CAM_B_AFO_FH_SPARE_11 */

typedef union _CAM_B_REG_AFO_FH_SPARE_12_
{
        struct    /* 0x1A00751C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_12;    /* CAM_B_AFO_FH_SPARE_12 */

typedef union _CAM_B_REG_AFO_FH_SPARE_13_
{
        struct    /* 0x1A007520 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_13;    /* CAM_B_AFO_FH_SPARE_13 */

typedef union _CAM_B_REG_AFO_FH_SPARE_14_
{
        struct    /* 0x1A007524 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_14;    /* CAM_B_AFO_FH_SPARE_14 */

typedef union _CAM_B_REG_AFO_FH_SPARE_15_
{
        struct    /* 0x1A007528 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_15;    /* CAM_B_AFO_FH_SPARE_15 */

typedef union _CAM_B_REG_AFO_FH_SPARE_16_
{
        struct    /* 0x1A00752C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_AFO_FH_SPARE_16;    /* CAM_B_AFO_FH_SPARE_16 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_2_
{
        struct    /* 0x1A007534 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_2;    /* CAM_B_LCSO_FH_SPARE_2 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_3_
{
        struct    /* 0x1A007538 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_3;    /* CAM_B_LCSO_FH_SPARE_3 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_4_
{
        struct    /* 0x1A00753C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_4;    /* CAM_B_LCSO_FH_SPARE_4 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_5_
{
        struct    /* 0x1A007540 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_5;    /* CAM_B_LCSO_FH_SPARE_5 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_6_
{
        struct    /* 0x1A007544 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_6;    /* CAM_B_LCSO_FH_SPARE_6 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_7_
{
        struct    /* 0x1A007548 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_7;    /* CAM_B_LCSO_FH_SPARE_7 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_8_
{
        struct    /* 0x1A00754C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_8;    /* CAM_B_LCSO_FH_SPARE_8 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_9_
{
        struct    /* 0x1A007550 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_9;    /* CAM_B_LCSO_FH_SPARE_9 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_10_
{
        struct    /* 0x1A007554 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_10;    /* CAM_B_LCSO_FH_SPARE_10 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_11_
{
        struct    /* 0x1A007558 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_11;    /* CAM_B_LCSO_FH_SPARE_11 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_12_
{
        struct    /* 0x1A00755C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_12;    /* CAM_B_LCSO_FH_SPARE_12 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_13_
{
        struct    /* 0x1A007560 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_13;    /* CAM_B_LCSO_FH_SPARE_13 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_14_
{
        struct    /* 0x1A007564 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_14;    /* CAM_B_LCSO_FH_SPARE_14 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_15_
{
        struct    /* 0x1A007568 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_15;    /* CAM_B_LCSO_FH_SPARE_15 */

typedef union _CAM_B_REG_LCSO_FH_SPARE_16_
{
        struct    /* 0x1A00756C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LCSO_FH_SPARE_16;    /* CAM_B_LCSO_FH_SPARE_16 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_2_
{
        struct    /* 0x1A007574 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_2;    /* CAM_B_UFEO_FH_SPARE_2 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_3_
{
        struct    /* 0x1A007578 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_3;    /* CAM_B_UFEO_FH_SPARE_3 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_4_
{
        struct    /* 0x1A00757C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_4;    /* CAM_B_UFEO_FH_SPARE_4 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_5_
{
        struct    /* 0x1A007580 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_5;    /* CAM_B_UFEO_FH_SPARE_5 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_6_
{
        struct    /* 0x1A007584 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_6;    /* CAM_B_UFEO_FH_SPARE_6 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_7_
{
        struct    /* 0x1A007588 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_7;    /* CAM_B_UFEO_FH_SPARE_7 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_8_
{
        struct    /* 0x1A00758C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_8;    /* CAM_B_UFEO_FH_SPARE_8 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_9_
{
        struct    /* 0x1A007590 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_9;    /* CAM_B_UFEO_FH_SPARE_9 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_10_
{
        struct    /* 0x1A007594 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_10;    /* CAM_B_UFEO_FH_SPARE_10 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_11_
{
        struct    /* 0x1A007598 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_11;    /* CAM_B_UFEO_FH_SPARE_11 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_12_
{
        struct    /* 0x1A00759C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_12;    /* CAM_B_UFEO_FH_SPARE_12 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_13_
{
        struct    /* 0x1A0075A0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_13;    /* CAM_B_UFEO_FH_SPARE_13 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_14_
{
        struct    /* 0x1A0075A4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_14;    /* CAM_B_UFEO_FH_SPARE_14 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_15_
{
        struct    /* 0x1A0075A8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_15;    /* CAM_B_UFEO_FH_SPARE_15 */

typedef union _CAM_B_REG_UFEO_FH_SPARE_16_
{
        struct    /* 0x1A0075AC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFEO_FH_SPARE_16;    /* CAM_B_UFEO_FH_SPARE_16 */

typedef union _CAM_B_REG_PDO_FH_SPARE_2_
{
        struct    /* 0x1A0075B4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_2;    /* CAM_B_PDO_FH_SPARE_2 */

typedef union _CAM_B_REG_PDO_FH_SPARE_3_
{
        struct    /* 0x1A0075B8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_3;    /* CAM_B_PDO_FH_SPARE_3 */

typedef union _CAM_B_REG_PDO_FH_SPARE_4_
{
        struct    /* 0x1A0075BC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_4;    /* CAM_B_PDO_FH_SPARE_4 */

typedef union _CAM_B_REG_PDO_FH_SPARE_5_
{
        struct    /* 0x1A0075C0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_5;    /* CAM_B_PDO_FH_SPARE_5 */

typedef union _CAM_B_REG_PDO_FH_SPARE_6_
{
        struct    /* 0x1A0075C4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_6;    /* CAM_B_PDO_FH_SPARE_6 */

typedef union _CAM_B_REG_PDO_FH_SPARE_7_
{
        struct    /* 0x1A0075C8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_7;    /* CAM_B_PDO_FH_SPARE_7 */

typedef union _CAM_B_REG_PDO_FH_SPARE_8_
{
        struct    /* 0x1A0075CC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_8;    /* CAM_B_PDO_FH_SPARE_8 */

typedef union _CAM_B_REG_PDO_FH_SPARE_9_
{
        struct    /* 0x1A0075D0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_9;    /* CAM_B_PDO_FH_SPARE_9 */

typedef union _CAM_B_REG_PDO_FH_SPARE_10_
{
        struct    /* 0x1A0075D4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_10;    /* CAM_B_PDO_FH_SPARE_10 */

typedef union _CAM_B_REG_PDO_FH_SPARE_11_
{
        struct    /* 0x1A0075D8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_11;    /* CAM_B_PDO_FH_SPARE_11 */

typedef union _CAM_B_REG_PDO_FH_SPARE_12_
{
        struct    /* 0x1A0075DC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_12;    /* CAM_B_PDO_FH_SPARE_12 */

typedef union _CAM_B_REG_PDO_FH_SPARE_13_
{
        struct    /* 0x1A0075E0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_13;    /* CAM_B_PDO_FH_SPARE_13 */

typedef union _CAM_B_REG_PDO_FH_SPARE_14_
{
        struct    /* 0x1A0075E4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_14;    /* CAM_B_PDO_FH_SPARE_14 */

typedef union _CAM_B_REG_PDO_FH_SPARE_15_
{
        struct    /* 0x1A0075E8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_15;    /* CAM_B_PDO_FH_SPARE_15 */

typedef union _CAM_B_REG_PDO_FH_SPARE_16_
{
        struct    /* 0x1A0075EC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PDO_FH_SPARE_16;    /* CAM_B_PDO_FH_SPARE_16 */

typedef union _CAM_B_REG_PSO_FH_SPARE_4_
{
        struct    /* 0x1A0075F0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_4;    /* CAM_B_PSO_FH_SPARE_4 */

typedef union _CAM_B_REG_PSO_FH_SPARE_2_
{
        struct    /* 0x1A0075F4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_2;    /* CAM_B_PSO_FH_SPARE_2 */

typedef union _CAM_B_REG_PSO_FH_SPARE_3_
{
        struct    /* 0x1A0075F8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_3;    /* CAM_B_PSO_FH_SPARE_3 */

typedef union _CAM_B_REG_PSO_FH_SPARE_5_
{
        struct    /* 0x1A007600 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_5;    /* CAM_B_PSO_FH_SPARE_5 */

typedef union _CAM_B_REG_PSO_FH_SPARE_6_
{
        struct    /* 0x1A007604 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_6;    /* CAM_B_PSO_FH_SPARE_6 */

typedef union _CAM_B_REG_PSO_FH_SPARE_7_
{
        struct    /* 0x1A007608 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_7;    /* CAM_B_PSO_FH_SPARE_7 */

typedef union _CAM_B_REG_PSO_FH_SPARE_8_
{
        struct    /* 0x1A00760C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_8;    /* CAM_B_PSO_FH_SPARE_8 */

typedef union _CAM_B_REG_PSO_FH_SPARE_9_
{
        struct    /* 0x1A007614 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_9;    /* CAM_B_PSO_FH_SPARE_9 */

typedef union _CAM_B_REG_PSO_FH_SPARE_10_
{
        struct    /* 0x1A007618 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_10;    /* CAM_B_PSO_FH_SPARE_10 */

typedef union _CAM_B_REG_PSO_FH_SPARE_11_
{
        struct    /* 0x1A00761C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_11;    /* CAM_B_PSO_FH_SPARE_11 */

typedef union _CAM_B_REG_PSO_FH_SPARE_12_
{
        struct    /* 0x1A007620 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_12;    /* CAM_B_PSO_FH_SPARE_12 */

typedef union _CAM_B_REG_PSO_FH_SPARE_13_
{
        struct    /* 0x1A007624 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_13;    /* CAM_B_PSO_FH_SPARE_13 */

typedef union _CAM_B_REG_PSO_FH_SPARE_14_
{
        struct    /* 0x1A007628 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_14;    /* CAM_B_PSO_FH_SPARE_14 */

typedef union _CAM_B_REG_PSO_FH_SPARE_15_
{
        struct    /* 0x1A00762C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_15;    /* CAM_B_PSO_FH_SPARE_15 */

typedef union _CAM_B_REG_PSO_FH_SPARE_16_
{
        struct    /* 0x1A007630 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_PSO_FH_SPARE_16;    /* CAM_B_PSO_FH_SPARE_16 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_2_
{
        struct    /* 0x1A007634 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_2;    /* CAM_B_LMVO_FH_SPARE_2 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_3_
{
        struct    /* 0x1A007638 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_3;    /* CAM_B_LMVO_FH_SPARE_3 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_4_
{
        struct    /* 0x1A00763C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_4;    /* CAM_B_LMVO_FH_SPARE_4 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_5_
{
        struct    /* 0x1A007640 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_5;    /* CAM_B_LMVO_FH_SPARE_5 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_6_
{
        struct    /* 0x1A007644 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_6;    /* CAM_B_LMVO_FH_SPARE_6 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_7_
{
        struct    /* 0x1A007648 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_7;    /* CAM_B_LMVO_FH_SPARE_7 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_8_
{
        struct    /* 0x1A00764C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_8;    /* CAM_B_LMVO_FH_SPARE_8 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_9_
{
        struct    /* 0x1A007654 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_9;    /* CAM_B_LMVO_FH_SPARE_9 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_10_
{
        struct    /* 0x1A007658 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_10;    /* CAM_B_LMVO_FH_SPARE_10 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_11_
{
        struct    /* 0x1A00765C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_11;    /* CAM_B_LMVO_FH_SPARE_11 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_12_
{
        struct    /* 0x1A007660 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_12;    /* CAM_B_LMVO_FH_SPARE_12 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_13_
{
        struct    /* 0x1A007664 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_13;    /* CAM_B_LMVO_FH_SPARE_13 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_14_
{
        struct    /* 0x1A007668 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_14;    /* CAM_B_LMVO_FH_SPARE_14 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_15_
{
        struct    /* 0x1A00766C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_15;    /* CAM_B_LMVO_FH_SPARE_15 */

typedef union _CAM_B_REG_LMVO_FH_SPARE_16_
{
        struct    /* 0x1A007670 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_LMVO_FH_SPARE_16;    /* CAM_B_LMVO_FH_SPARE_16 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_2_
{
        struct    /* 0x1A007674 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_2;    /* CAM_B_FLKO_FH_SPARE_2 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_3_
{
        struct    /* 0x1A007678 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_3;    /* CAM_B_FLKO_FH_SPARE_3 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_4_
{
        struct    /* 0x1A00767C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_4;    /* CAM_B_FLKO_FH_SPARE_4 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_5_
{
        struct    /* 0x1A007680 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_5;    /* CAM_B_FLKO_FH_SPARE_5 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_6_
{
        struct    /* 0x1A007684 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_6;    /* CAM_B_FLKO_FH_SPARE_6 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_7_
{
        struct    /* 0x1A007688 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_7;    /* CAM_B_FLKO_FH_SPARE_7 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_8_
{
        struct    /* 0x1A00768C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_8;    /* CAM_B_FLKO_FH_SPARE_8 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_9_
{
        struct    /* 0x1A007694 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_9;    /* CAM_B_FLKO_FH_SPARE_9 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_10_
{
        struct    /* 0x1A007698 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_10;    /* CAM_B_FLKO_FH_SPARE_10 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_11_
{
        struct    /* 0x1A00769C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_11;    /* CAM_B_FLKO_FH_SPARE_11 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_12_
{
        struct    /* 0x1A0076A0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_12;    /* CAM_B_FLKO_FH_SPARE_12 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_13_
{
        struct    /* 0x1A0076A4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_13;    /* CAM_B_FLKO_FH_SPARE_13 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_14_
{
        struct    /* 0x1A0076A8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_14;    /* CAM_B_FLKO_FH_SPARE_14 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_15_
{
        struct    /* 0x1A0076AC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_15;    /* CAM_B_FLKO_FH_SPARE_15 */

typedef union _CAM_B_REG_FLKO_FH_SPARE_16_
{
        struct    /* 0x1A0076B0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_FLKO_FH_SPARE_16;    /* CAM_B_FLKO_FH_SPARE_16 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_2_
{
        struct    /* 0x1A0076B4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_2;    /* CAM_B_RSSO_A_FH_SPARE_2 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_3_
{
        struct    /* 0x1A0076B8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_3;    /* CAM_B_RSSO_A_FH_SPARE_3 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_4_
{
        struct    /* 0x1A0076BC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_4;    /* CAM_B_RSSO_A_FH_SPARE_4 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_5_
{
        struct    /* 0x1A0076E0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_5;    /* CAM_B_RSSO_A_FH_SPARE_5 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_6_
{
        struct    /* 0x1A0076E4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_6;    /* CAM_B_RSSO_A_FH_SPARE_6 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_7_
{
        struct    /* 0x1A0076E8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_7;    /* CAM_B_RSSO_A_FH_SPARE_7 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_8_
{
        struct    /* 0x1A0076EC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_8;    /* CAM_B_RSSO_A_FH_SPARE_8 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_9_
{
        struct    /* 0x1A0076F4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_9;    /* CAM_B_RSSO_A_FH_SPARE_9 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_10_
{
        struct    /* 0x1A0076F8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_10;    /* CAM_B_RSSO_A_FH_SPARE_10 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_11_
{
        struct    /* 0x1A0076FC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_11;    /* CAM_B_RSSO_A_FH_SPARE_11 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_12_
{
        struct    /* 0x1A007700 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_12;    /* CAM_B_RSSO_A_FH_SPARE_12 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_13_
{
        struct    /* 0x1A007704 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_13;    /* CAM_B_RSSO_A_FH_SPARE_13 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_14_
{
        struct    /* 0x1A007708 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_14;    /* CAM_B_RSSO_A_FH_SPARE_14 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_15_
{
        struct    /* 0x1A00770C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_15;    /* CAM_B_RSSO_A_FH_SPARE_15 */

typedef union _CAM_B_REG_RSSO_A_FH_SPARE_16_
{
        struct    /* 0x1A007710 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_RSSO_A_FH_SPARE_16;    /* CAM_B_RSSO_A_FH_SPARE_16 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_2_
{
        struct    /* 0x1A007714 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_2;    /* CAM_B_UFGO_FH_SPARE_2 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_3_
{
        struct    /* 0x1A007718 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_3;    /* CAM_B_UFGO_FH_SPARE_3 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_4_
{
        struct    /* 0x1A00771C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_4;    /* CAM_B_UFGO_FH_SPARE_4 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_5_
{
        struct    /* 0x1A007720 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_5;    /* CAM_B_UFGO_FH_SPARE_5 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_6_
{
        struct    /* 0x1A007724 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_6;    /* CAM_B_UFGO_FH_SPARE_6 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_7_
{
        struct    /* 0x1A007728 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_7;    /* CAM_B_UFGO_FH_SPARE_7 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_8_
{
        struct    /* 0x1A00772C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_8;    /* CAM_B_UFGO_FH_SPARE_8 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_9_
{
        struct    /* 0x1A007730 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_9;    /* CAM_B_UFGO_FH_SPARE_9 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_10_
{
        struct    /* 0x1A007734 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_10;    /* CAM_B_UFGO_FH_SPARE_10 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_11_
{
        struct    /* 0x1A007738 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_11;    /* CAM_B_UFGO_FH_SPARE_11 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_12_
{
        struct    /* 0x1A00773C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_12;    /* CAM_B_UFGO_FH_SPARE_12 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_13_
{
        struct    /* 0x1A007740 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_13;    /* CAM_B_UFGO_FH_SPARE_13 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_14_
{
        struct    /* 0x1A007744 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_14;    /* CAM_B_UFGO_FH_SPARE_14 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_15_
{
        struct    /* 0x1A007748 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_15;    /* CAM_B_UFGO_FH_SPARE_15 */

typedef union _CAM_B_REG_UFGO_FH_SPARE_16_
{
        struct    /* 0x1A00774C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_B_REG_UFGO_FH_SPARE_16;    /* CAM_B_UFGO_FH_SPARE_16 */

typedef union _CAM_C_REG_CTL_START_
{
        struct    /* 0x1A008000 */
        {
                FIELD  CQ_THR0_START                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  CQ_THR1_START                         :  1;        /*  1.. 1, 0x00000002 */
                FIELD  CQ_THR2_START                         :  1;        /*  2.. 2, 0x00000004 */
                FIELD  CQ_THR3_START                         :  1;        /*  3.. 3, 0x00000008 */
                FIELD  CQ_THR4_START                         :  1;        /*  4.. 4, 0x00000010 */
                FIELD  CQ_THR5_START                         :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_THR6_START                         :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_THR7_START                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_THR8_START                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CQ_THR9_START                         :  1;        /*  9.. 9, 0x00000200 */
                FIELD  CQ_THR10_START                        :  1;        /* 10..10, 0x00000400 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  CQ_THR12_START                        :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_START;    /* CAM_C_CTL_START */

typedef union _CAM_C_REG_CTL_EN_
{
        struct    /* 0x1A008004 */
        {
                FIELD  TG_EN                                 :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_EN                                :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_EN                                :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_EN                                :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_EN                                :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_EN                                :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_EN                                :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_EN                                :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_EN                                :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_EN                                :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_EN                                :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_EN                                :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_EN                               :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_EN                                :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_EN                                :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_EN                                :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_EN                                 :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_EN                               :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_EN                                 :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_EN                              :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_EN                                :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_EN                              :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_EN                                :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_EN                               :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  2;        /* 25..26, 0x06000000 */
                FIELD  BIN_EN                                :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_EN                                :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_EN                                :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_EN                                :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_EN                               :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_EN;    /* CAM_C_CTL_EN */

typedef union _CAM_C_REG_CTL_DMA_EN_
{
        struct    /* 0x1A008008 */
        {
                FIELD  IMGO_EN                               :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_EN                               :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_EN                               :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_EN                                :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_EN                               :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_EN                                :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_EN                                :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_EN                               :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_EN                               :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_EN                               :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_EN                                :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_EN                              :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_EN                                :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_EN                               :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_EN                               :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_EN                               :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_EN                               :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_DMA_EN;    /* CAM_C_CTL_DMA_EN */

typedef union _CAM_C_REG_CTL_FMT_SEL_
{
        struct    /* 0x1A00800C */
        {
                FIELD  PIX_ID                                :  2;        /*  0.. 1, 0x00000003 */
                FIELD  RRZO_FMT                              :  2;        /*  2.. 3, 0x0000000C */
                FIELD  IMGO_FMT                              :  5;        /*  4.. 8, 0x000001F0 */
                FIELD  rsv_9                                 :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PIX_BUS_DMXO                          :  2;        /* 10..11, 0x00000C00 */
                FIELD  TG_FMT                                :  3;        /* 12..14, 0x00007000 */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  TG_SWAP                               :  2;        /* 16..17, 0x00030000 */
                FIELD  HLR_MODE                              :  2;        /* 18..19, 0x000C0000 */
                FIELD  DMX_ID                                :  2;        /* 20..21, 0x00300000 */
                FIELD  PIX_BUS_AMXO                          :  2;        /* 22..23, 0x00C00000 */
                FIELD  PIX_BUS_DMXI                          :  2;        /* 24..25, 0x03000000 */
                FIELD  PIX_BUS_BMXO                          :  2;        /* 26..27, 0x0C000000 */
                FIELD  PIX_BUS_RMXO                          :  2;        /* 28..29, 0x30000000 */
                FIELD  RRZO_FG_MODE                          :  1;        /* 30..30, 0x40000000 */
                FIELD  LP_MODE                               :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_FMT_SEL;    /* CAM_C_CTL_FMT_SEL */

typedef union _CAM_C_REG_CTL_SEL_
{
        struct    /* 0x1A008010 */
        {
                FIELD  DMX_SEL                               :  3;        /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  HDS1_SEL                              :  1;        /*  4.. 4, 0x00000010 */
                FIELD  DMX_POS_SEL                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  RMBN_SEL                              :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  STM_SEL                               :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  1;        /*  9.. 9, 0x00000200 */
                FIELD  AA_SEL                                :  1;        /* 10..10, 0x00000400 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  SGG_SEL                               :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                :  1;        /* 13..13, 0x00002000 */
                FIELD  LCS_SEL                               :  1;        /* 14..14, 0x00004000 */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  IMG_SEL                               :  2;        /* 16..17, 0x00030000 */
                FIELD  UFE_SEL                               :  2;        /* 18..19, 0x000C0000 */
                FIELD  FLK1_SEL                              :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  1;        /* 21..21, 0x00200000 */
                FIELD  PDO_SEL                               :  1;        /* 22..22, 0x00400000 */
                FIELD  rsv_23                                :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_SEL                              :  2;        /* 24..25, 0x03000000 */
                FIELD  UFEG_SEL                              :  1;        /* 26..26, 0x04000000 */
                FIELD  rsv_27                                :  1;        /* 27..27, 0x08000000 */
                FIELD  RCP_SEL                               :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  1;        /* 29..29, 0x20000000 */
                FIELD  AAO_SEL                               :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_SEL;    /* CAM_C_CTL_SEL */

typedef union _CAM_C_REG_CTL_MISC_
{
        struct    /* 0x1A008014 */
        {
                FIELD  DB_LOAD_HOLD                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  DB_EN                                 :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  APB_CLK_GATE_BYPASS                   :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  3;        /*  9..11, 0x00000E00 */
                FIELD  AF_DB_LOAD_HOLD                       :  1;        /* 12..12, 0x00001000 */
                FIELD  AA_DB_LOAD_HOLD                       :  1;        /* 13..13, 0x00002000 */
                FIELD  rsv_14                                : 18;        /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_MISC;    /* CAM_C_CTL_MISC */

typedef union _CAM_C_REG_CTL_EN2_
{
        struct    /* 0x1A008018 */
        {
                FIELD  SGG3_EN                               :  1;        /*  0.. 0, 0x00000001 */
                FIELD  FLK_EN                                :  1;        /*  1.. 1, 0x00000002 */
                FIELD  HDS_EN                                :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMV_EN                                :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RSS_EN                                :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  8;        /*  5..12, 0x00001FE0 */
                FIELD  CPN_EN                                :  1;        /* 13..13, 0x00002000 */
                FIELD  DCPN_EN                               :  1;        /* 14..14, 0x00004000 */
                FIELD  ADBS_EN                               :  1;        /* 15..15, 0x00008000 */
                FIELD  BMX2_EN                               :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_EN                                :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_EN                               :  1;        /* 18..18, 0x00040000 */
                FIELD  PDE_EN                                :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_EN                                :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_EN                                :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_EN                                :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_EN                                 :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_EN                                :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_EN                                :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_EN                               :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_EN                                :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_EN                               :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_EN                                :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_EN                                :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_EN                               :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_EN2;    /* CAM_C_CTL_EN2 */

typedef union _CAM_C_REG_CTL_RAW_INT_EN_
{
        struct    /* 0x1A008020 */
        {
                FIELD  VS_INT_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_EN                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_EN                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_EN                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_EN                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_EN                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_EN                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_EN                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_EN                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_EN                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_EN                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_EN                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_EN                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_EN                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_EN                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_EN                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_EN                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_EN                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_EN                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_EN                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_EN                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BPC_ERR_EN                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_EN                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_EN                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_EN                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_EN                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_EN                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_EN                       :  1;        /* 30..30, 0x40000000 */
                FIELD  INT_WCLR_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_INT_EN;    /* CAM_C_CTL_RAW_INT_EN */

typedef union _CAM_C_REG_CTL_RAW_INT_STATUS_
{
        struct    /* 0x1A008024 */
        {
                FIELD  VS_INT_ST                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_ST                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_ST                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_ST                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_ST                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_ST                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_ST                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_ST                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_ST                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_ST                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_ST                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_ST                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_ST                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_ST                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_ST                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_ST                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_ST                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_ST                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_ST                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_ST                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BNR_ERR_ST                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_ST                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_ST                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_ST                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_ST                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_ST                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_ST                       :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_INT_STATUS;    /* CAM_C_CTL_RAW_INT_STATUS */

typedef union _CAM_C_REG_CTL_RAW_INT_STATUSX_
{
        struct    /* 0x1A008028 */
        {
                FIELD  VS_INT_ST                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_ST                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_ST                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_ST                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_ST                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_ST                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_ST                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_ST                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_ST                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_ST                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_ST                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_ST                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_ST                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_ST                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_ST                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_ST                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_ST                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_ST                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_ST                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_ST                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BNR_ERR_ST                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_ST                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_ST                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_ST                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_ST                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_ST                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_ST                       :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_INT_STATUSX;    /* CAM_C_CTL_RAW_INT_STATUSX */

typedef union _CAM_C_REG_CTL_RAW_INT2_EN_
{
        struct    /* 0x1A008030 */
        {
                FIELD  IMGO_DONE_EN                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_EN                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_EN                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_DONE_EN                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_EN                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DONE_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_EN                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_EN                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_EN                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_EN                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_EN                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_EN                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_EN                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_EN                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_EN                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_EN                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_EN                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_EN                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_EN                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_EN                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_EN                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_EN                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_EN                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_EN                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_EN                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_EN                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_EN                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_EN                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_INT2_EN;    /* CAM_C_CTL_RAW_INT2_EN */

typedef union _CAM_C_REG_CTL_RAW_INT2_STATUS_
{
        struct    /* 0x1A008034 */
        {
                FIELD  IMGO_DONE_ST                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_ST                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_ST                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_DONE_ST                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_ST                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DEONE_ST                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_ST                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_ST                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_ST                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_ST                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_ST                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_ST                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_ST                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_ST                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_ST                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_ST                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_ST                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_ST                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_ST                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_ST                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_ST                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_ST                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_ST                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_ST                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_ST                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_ST                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_INT2_STATUS;    /* CAM_C_CTL_RAW_INT2_STATUS */

typedef union _CAM_C_REG_CTL_RAW_INT2_STATUSX_
{
        struct    /* 0x1A008038 */
        {
                FIELD  IMGO_DONE_ST                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_ST                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_ST                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_DONE_ST                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_ST                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DEONE_ST                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_ST                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_ST                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_ST                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_ST                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_ST                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_ST                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_ST                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_ST                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_ST                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_ST                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_ST                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_ST                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_ST                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_ST                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_ST                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_ST                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_ST                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_ST                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_ST                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_ST                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_INT2_STATUSX;    /* CAM_C_CTL_RAW_INT2_STATUSX */

typedef union _CAM_C_REG_CTL_SW_CTL_
{
        struct    /* 0x1A008040 */
        {
                FIELD  SW_RST_Trig                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  SW_RST_ST                             :  1;        /*  1.. 1, 0x00000002 */
                FIELD  HW_RST                                :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 : 29;        /*  3..31, 0xFFFFFFF8 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_SW_CTL;    /* CAM_C_CTL_SW_CTL */

typedef union _CAM_C_REG_CTL_AB_DONE_SEL_
{
        struct    /* 0x1A008044 */
        {
                FIELD  IMGO_A_DONE_SEL                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_A_DONE_SEL                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_A_DONE_SEL                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_A_DONE_SEL                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_A_DONE_SEL                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_A_DONE_SEL                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_A_DONE_SEL                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_A_DONE_SEL                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_A_DONE_SEL                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  UFGO_A_DONE_SEL                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_A_DONE_SEL                        :  1;        /* 10..10, 0x00000400 */
                FIELD  TG_A_DONE_SEL                         :  1;        /* 11..11, 0x00000800 */
                FIELD  LSC3I_A_DONE_SEL                      :  1;        /* 12..12, 0x00001000 */
                FIELD  PDI_A_DONE_SEL                        :  1;        /* 13..13, 0x00002000 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  IMGO_B_DONE_SEL                       :  1;        /* 16..16, 0x00010000 */
                FIELD  UFEO_B_DONE_SEL                       :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_B_DONE_SEL                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_B_DONE_SEL                        :  1;        /* 19..19, 0x00080000 */
                FIELD  LCSO_B_DONE_SEL                       :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_B_DONE_SEL                        :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_B_DONE_SEL                        :  1;        /* 22..22, 0x00400000 */
                FIELD  BPCI_B_DONE_SEL                       :  1;        /* 23..23, 0x00800000 */
                FIELD  LSCI_B_DONE_SEL                       :  1;        /* 24..24, 0x01000000 */
                FIELD  UFGO_B_DONE_SEL                       :  1;        /* 25..25, 0x02000000 */
                FIELD  PDO_B_DONE_SEL                        :  1;        /* 26..26, 0x04000000 */
                FIELD  TG_B_DONE_SEL                         :  1;        /* 27..27, 0x08000000 */
                FIELD  LSC3I_B_DONE_SEL                      :  1;        /* 28..28, 0x10000000 */
                FIELD  PDI_B_DONE_SEL                        :  1;        /* 29..29, 0x20000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_AB_DONE_SEL;    /* CAM_C_CTL_AB_DONE_SEL */

typedef union _CAM_C_REG_CTL_CD_DONE_SEL_
{
        struct    /* 0x1A008048 */
        {
                FIELD  IMGO_C_DONE_SEL                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_C_DONE_SEL                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_C_DONE_SEL                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_C_DONE_SEL                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_C_DONE_SEL                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_C_DONE_SEL                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_C_DONE_SEL                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_C_DONE_SEL                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_C_DONE_SEL                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  UFGO_C_DONE_SEL                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_C_DONE_SEL                        :  1;        /* 10..10, 0x00000400 */
                FIELD  TG_C_DONE_SEL                         :  1;        /* 11..11, 0x00000800 */
                FIELD  LSC3I_C_DONE_SEL                      :  1;        /* 12..12, 0x00001000 */
                FIELD  PDI_C_DONE_SEL                        :  1;        /* 13..13, 0x00002000 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  IMGO_D_DONE_SEL                       :  1;        /* 16..16, 0x00010000 */
                FIELD  UFEO_D_DONE_SEL                       :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_D_DONE_SEL                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_D_DONE_SEL                        :  1;        /* 19..19, 0x00080000 */
                FIELD  LCSO_D_DONE_SEL                       :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_D_DONE_SEL                        :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_D_DONE_SEL                        :  1;        /* 22..22, 0x00400000 */
                FIELD  BPCI_D_DONE_SEL                       :  1;        /* 23..23, 0x00800000 */
                FIELD  LSCI_D_DONE_SEL                       :  1;        /* 24..24, 0x01000000 */
                FIELD  UFGO_D_DONE_SEL                       :  1;        /* 25..25, 0x02000000 */
                FIELD  PDO_D_DONE_SEL                        :  1;        /* 26..26, 0x04000000 */
                FIELD  TG_D_DONE_SEL                         :  1;        /* 27..27, 0x08000000 */
                FIELD  LSC3I_D_DONE_SEL                      :  1;        /* 28..28, 0x10000000 */
                FIELD  PDI_D_DONE_SEL                        :  1;        /* 29..29, 0x20000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_CD_DONE_SEL;    /* CAM_C_CTL_CD_DONE_SEL */

typedef union _CAM_C_REG_CTL_UNI_DONE_SEL_
{
        struct    /* 0x1A00804C */
        {
                FIELD  DONE_SEL_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RSSO_A_DONE_SEL                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_A_DONE_SEL                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_A_DONE_SEL                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  4;        /*  5.. 8, 0x000001E0 */
                FIELD  RSSO_C_DONE_SEL                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  rsv_10                                :  1;        /* 10..10, 0x00000400 */
                FIELD  LMVO_C_DONE_SEL                       :  1;        /* 11..11, 0x00000800 */
                FIELD  FLKO_C_DONE_SEL                       :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 15;        /* 13..27, 0x0FFFE000 */
                FIELD  ADL_A_DONE_SEL                        :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_UNI_DONE_SEL;    /* CAM_C_CTL_UNI_DONE_SEL */

typedef union _CAM_C_REG_CTL_SPARE0_
{
        struct    /* 0x1A008050 */
        {
                FIELD  SPARE0                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_SPARE0;    /* CAM_C_CTL_SPARE0 */

typedef union _CAM_C_REG_CTL_SPARE1_
{
        struct    /* 0x1A008054 */
        {
                FIELD  SPARE1                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_SPARE1;    /* CAM_C_CTL_SPARE1 */

typedef union _CAM_C_REG_CTL_SPARE2_
{
        struct    /* 0x1A008058 */
        {
                FIELD  SPARE2                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_SPARE2;    /* CAM_C_CTL_SPARE2 */

typedef union _CAM_C_REG_CTL_SW_PASS1_DONE_
{
        struct    /* 0x1A00805C */
        {
                FIELD  DOWN_SAMPLE_PERIOD                    :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  DOWN_SAMPLE_EN                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_FIFO_FULL_DROP                   :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_FIFO_FULL_DROP                   :  1;        /* 10..10, 0x00000400 */
                FIELD  LCSO_FIFO_FULL_DROP                   :  1;        /* 11..11, 0x00000800 */
                FIELD  UFEO_FIFO_FULL_DROP                   :  1;        /* 12..12, 0x00001000 */
                FIELD  LMVO_FIFO_FULL_DROP                   :  1;        /* 13..13, 0x00002000 */
                FIELD  RSSO_FIFO_FULL_DROP                   :  1;        /* 14..14, 0x00004000 */
                FIELD  UFGO_FIFO_FULL_DROP                   :  1;        /* 15..15, 0x00008000 */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_SW_PASS1_DONE;    /* CAM_C_CTL_SW_PASS1_DONE */

typedef union _CAM_C_REG_CTL_FBC_RCNT_INC_
{
        struct    /* 0x1A008060 */
        {
                FIELD  IMGO_RCNT_INC                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_RCNT_INC                         :  1;        /*  1.. 1, 0x00000002 */
                FIELD  LCSO_RCNT_INC                         :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AAO_RCNT_INC                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  PDO_A_RCNT_INC                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_A_RCNT_INC                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  AFO_B_RCNT_INC                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AFO_C_RCNT_INC                        :  1;        /*  7.. 7, 0x00000080 */
                FIELD  AFO_D_RCNT_INC                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  UFEO_RCNT_INC                         :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LMVO_RCNT_INC                         :  1;        /* 10..10, 0x00000400 */
                FIELD  RSSO_RCNT_INC                         :  1;        /* 11..11, 0x00000800 */
                FIELD  FLKO_RCNT_INC                         :  1;        /* 12..12, 0x00001000 */
                FIELD  PSO_RCNT_INC                          :  1;        /* 13..13, 0x00002000 */
                FIELD  UFGO_RCNT_INC                         :  1;        /* 14..14, 0x00004000 */
                FIELD  rsv_15                                : 17;        /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_FBC_RCNT_INC;    /* CAM_C_CTL_FBC_RCNT_INC */

typedef union _CAM_C_REG_CTL_DBG_SET_
{
        struct    /* 0x1A008070 */
        {
                FIELD  DEBUG_MOD_SEL                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DEBUG_SEL                             :  4;        /*  8..11, 0x00000F00 */
                FIELD  DEBUG_TOP_SEL                         :  4;        /* 12..15, 0x0000F000 */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_DBG_SET;    /* CAM_C_CTL_DBG_SET */

typedef union _CAM_C_REG_CTL_DBG_PORT_
{
        struct    /* 0x1A008074 */
        {
                FIELD  CTL_DBG_PORT                          : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_DBG_PORT;    /* CAM_C_CTL_DBG_PORT */

typedef union _CAM_C_REG_CTL_DATE_CODE_
{
        struct    /* 0x1A008078 */
        {
                FIELD  CTL_DATE_CODE                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_DATE_CODE;    /* CAM_C_CTL_DATE_CODE */

typedef union _CAM_C_REG_CTL_PROJ_CODE_
{
        struct    /* 0x1A00807C */
        {
                FIELD  CTL_PROJ_CODE                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_PROJ_CODE;    /* CAM_C_CTL_PROJ_CODE */

typedef union _CAM_C_REG_CTL_RAW_DCM_DIS_
{
        struct    /* 0x1A008080 */
        {
                FIELD  TG_DCM_DIS                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_DCM_DIS                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_DCM_DIS                           :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_DCM_DIS                           :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_DCM_DIS                           :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_DCM_DIS                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_DCM_DIS                           :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_DCM_DIS                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_DCM_DIS                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_DCM_DIS                           :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_DCM_DIS                           :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_DCM_DIS                           :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_DCM_DIS                          :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_DCM_DIS                           :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_DCM_DIS                           :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_DCM_DIS                           :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_DCM_DIS                           :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_DCM_DIS                            :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_DCM_DIS                          :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_DCM_DIS                            :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_DCM_DIS                         :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_DCM_DIS                           :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_DCM_DIS                         :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_DCM_DIS                           :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_DCM_DIS                          :  1;        /* 24..24, 0x01000000 */
                FIELD  PMX_DCM_DIS                           :  1;        /* 25..25, 0x02000000 */
                FIELD  PKP_DCM_DIS                           :  1;        /* 26..26, 0x04000000 */
                FIELD  BIN_DCM_DIS                           :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_DCM_DIS                           :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_DCM_DIS                           :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_DCM_DIS                           :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_DCM_DIS                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_DCM_DIS;    /* CAM_C_CTL_RAW_DCM_DIS */

typedef union _CAM_C_REG_CTL_DMA_DCM_DIS_
{
        struct    /* 0x1A008084 */
        {
                FIELD  IMGO_DCM_DIS                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DCM_DIS                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DCM_DIS                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_DCM_DIS                           :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_DCM_DIS                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_DCM_DIS                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_DCM_DIS                           :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_DCM_DIS                          :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_DCM_DIS                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_DCM_DIS                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_DCM_DIS                           :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_DCM_DIS                         :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_DCM_DIS                           :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_DCM_DIS                          :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_DCM_DIS                          :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DCM_DIS                          :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_DCM_DIS                          :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_DMA_DCM_DIS;    /* CAM_C_CTL_DMA_DCM_DIS */

typedef union _CAM_C_REG_CTL_TOP_DCM_DIS_
{
        struct    /* 0x1A008088 */
        {
                FIELD  TOP_DCM_DIS                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 31;        /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_TOP_DCM_DIS;    /* CAM_C_CTL_TOP_DCM_DIS */

typedef union _CAM_C_REG_CTL_RAW_DCM_STATUS_
{
        struct    /* 0x1A008090 */
        {
                FIELD  TG_DCM_STATUS                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_DCM_STATUS                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_DCM_STATUS                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_DCM_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_DCM_STATUS                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_DCM_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_DCM_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_DCM_STATUS                        :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_DCM_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_DCM_STATUS                        :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_DCM_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_DCM_STATUS                        :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_DCM_STATUS                       :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_DCM_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_DCM_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_DCM_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_DCM_STATUS                        :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_DCM_STATUS                         :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_DCM_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_DCM_STATUS                         :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_DCM_STATUS                      :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_DCM_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_DCM_STATUS                      :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_DCM_DIS                           :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_DCM_STATUS                       :  1;        /* 24..24, 0x01000000 */
                FIELD  PMX_DCM_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  PKP_DCM_STATUS                        :  1;        /* 26..26, 0x04000000 */
                FIELD  BIN_DCM_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_DCM_STATUS                        :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_DCM_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_DCM_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_DCM_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_DCM_STATUS;    /* CAM_C_CTL_RAW_DCM_STATUS */

typedef union _CAM_C_REG_CTL_DMA_DCM_STATUS_
{
        struct    /* 0x1A008094 */
        {
                FIELD  IMGO_DCM_STATUS                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DCM_STATUS                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DCM_STATUS                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_DCM_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_DCM_STATUS                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_DCM_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_DCM_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_DCM_STATUS                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_DCM_STATUS                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_DCM_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_DCM_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_DCM_STATUS                      :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_DCM_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_DCM_DIS                          :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_DCM_DIS                          :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DCM_STATUS                       :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_DCM_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_DMA_DCM_STATUS;    /* CAM_C_CTL_DMA_DCM_STATUS */

typedef union _CAM_C_REG_CTL_TOP_DCM_STATUS_
{
        struct    /* 0x1A008098 */
        {
                FIELD  TOP_DCM_STATUS                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 31;        /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_TOP_DCM_STATUS;    /* CAM_C_CTL_TOP_DCM_STATUS */

typedef union _CAM_C_REG_CTL_RAW_REQ_STATUS_
{
        struct    /* 0x1A0080A0 */
        {
                FIELD  TG_REQ_STATUS                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_REQ_STATUS                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_REQ_STATUS                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_REQ_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_REQ_STATUS                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_REQ_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_REQ_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_REQ_STATUS                        :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_REQ_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_REQ_STATUS                        :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_REQ_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_REQ_STATUS                        :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_REQ_STATUS                       :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_REQ_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_REQ_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_REQ_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_REQ_STATUS                        :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_REQ_STATUS                         :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_REQ_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_REQ_STATUS                         :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_REQ_STATUS                      :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_REQ_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_REQ_STATUS                      :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_REQ_DIS                           :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_REQ_STATUS                       :  1;        /* 24..24, 0x01000000 */
                FIELD  PMX_REQ_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  PKP_REQ_STATUS                        :  1;        /* 26..26, 0x04000000 */
                FIELD  BIN_REQ_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_REQ_STATUS                        :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_REQ_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_REQ_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_REQ_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_REQ_STATUS;    /* CAM_C_CTL_RAW_REQ_STATUS */

typedef union _CAM_C_REG_CTL_DMA_REQ_STATUS_
{
        struct    /* 0x1A0080A4 */
        {
                FIELD  IMGO_REQ_STATUS                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_REQ_STATUS                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_REQ_STATUS                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_REQ_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_REQ_STATUS                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_REQ_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_REQ_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_REQ_STATUS                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_REQ_STATUS                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_REQ_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_REQ_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_REQ_STATUS                      :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_REQ_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_REQ_STATUS                       :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_REQ_STATUS                       :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_REQ_STATUS                       :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_REQ_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_DMA_REQ_STATUS;    /* CAM_C_CTL_DMA_REQ_STATUS */

typedef union _CAM_C_REG_CTL_RAW_RDY_STATUS_
{
        struct    /* 0x1A0080A8 */
        {
                FIELD  TG_RDY_STATUS                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DMX_RDY_STATUS                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SGM_RDY_STATUS                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RMG_RDY_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_RDY_STATUS                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  OBC_RDY_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BNR_RDY_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  LSC_RDY_STATUS                        :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CAC_RDY_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  RPG_RDY_STATUS                        :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZ_RDY_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  RMX_RDY_STATUS                        :  1;        /* 11..11, 0x00000800 */
                FIELD  PAKG_RDY_STATUS                       :  1;        /* 12..12, 0x00001000 */
                FIELD  BMX_RDY_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  CPG_RDY_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  PAK_RDY_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  UFE_RDY_STATUS                        :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_RDY_STATUS                         :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG1_RDY_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  AA_RDY_STATUS                         :  1;        /* 19..19, 0x00080000 */
                FIELD  QBIN1_RDY_STATUS                      :  1;        /* 20..20, 0x00100000 */
                FIELD  LCS_RDY_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  QBIN2_RDY_STATUS                      :  1;        /* 22..22, 0x00400000 */
                FIELD  RCP_RDY_STATUS                        :  1;        /* 23..23, 0x00800000 */
                FIELD  RCP3_RDY_STATUS                       :  1;        /* 24..24, 0x01000000 */
                FIELD  PMX_RDY_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  PKP_RDY_STATUS                        :  1;        /* 26..26, 0x04000000 */
                FIELD  BIN_RDY_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  DBS_RDY_STATUS                        :  1;        /* 28..28, 0x10000000 */
                FIELD  DBN_RDY_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  PBN_RDY_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  UFEG_RDY_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_RDY_STATUS;    /* CAM_C_CTL_RAW_RDY_STATUS */

typedef union _CAM_C_REG_CTL_DMA_RDY_STATUS_
{
        struct    /* 0x1A0080AC */
        {
                FIELD  IMGO_RDY_STATUS                       :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_RDY_STATUS                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_RDY_STATUS                       :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_RDY_STATUS                        :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_RDY_STATUS                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AAO_RDY_STATUS                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PSO_RDY_STATUS                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BPCI_RDY_STATUS                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSCI_RDY_STATUS                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  CACI_RDY_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  PDO_RDY_STATUS                        :  1;        /* 10..10, 0x00000400 */
                FIELD  LSC3I_RDY_STATUS                      :  1;        /* 11..11, 0x00000800 */
                FIELD  PDI_RDY_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  FLKO_RDY_STATUS                       :  1;        /* 13..13, 0x00002000 */
                FIELD  LMVO_RDY_STATUS                       :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_RDY_STATUS                       :  1;        /* 15..15, 0x00008000 */
                FIELD  UFGO_RDY_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_DMA_RDY_STATUS;    /* CAM_C_CTL_DMA_RDY_STATUS */

typedef union _CAM_C_REG_CTL_RAW_CCU_INT_EN_
{
        struct    /* 0x1A0080B0 */
        {
                FIELD  VS_INT_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_EN                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_EN                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_EN                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_EN                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_EN                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_EN                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_EN                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_EN                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_EN                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_EN                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_EN                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_EN                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_EN                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_EN                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_EN                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_EN                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_EN                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_EN                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_EN                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_EN                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BPC_ERR_EN                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_EN                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_EN                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_EN                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_EN                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_EN                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_EN                       :  1;        /* 30..30, 0x40000000 */
                FIELD  INT_WCLR_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_CCU_INT_EN;    /* CAM_C_CTL_RAW_CCU_INT_EN */

typedef union _CAM_C_REG_CTL_RAW_CCU_INT_STATUS_
{
        struct    /* 0x1A0080B4 */
        {
                FIELD  VS_INT_ST                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  TG_INT1_ST                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  TG_INT2_ST                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  EXPDON_ST                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  TG_ERR_ST                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  TG_GBERR_ST                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  CQ_CODE_ERR_ST                        :  1;        /*  6.. 6, 0x00000040 */
                FIELD  CQ_APB_ERR_ST                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  CQ_VS_ERR_ST                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  IMGO_DROP_FRAME_ST                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RRZO_DROP_FRAME_ST                    :  1;        /* 10..10, 0x00000400 */
                FIELD  PASS1_DON_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  SOF_INT_ST                            :  1;        /* 12..12, 0x00001000 */
                FIELD  SOF_WAIT_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  BMX2_ERR_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  AMX_ERR_ST                            :  1;        /* 15..15, 0x00008000 */
                FIELD  RMX_ERR_ST                            :  1;        /* 16..16, 0x00010000 */
                FIELD  BMX_ERR_ST                            :  1;        /* 17..17, 0x00020000 */
                FIELD  RRZO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  AFO_ERR_ST                            :  1;        /* 19..19, 0x00080000 */
                FIELD  IMGO_ERR_ST                           :  1;        /* 20..20, 0x00100000 */
                FIELD  AAO_ERR_ST                            :  1;        /* 21..21, 0x00200000 */
                FIELD  PSO_ERR_ST                            :  1;        /* 22..22, 0x00400000 */
                FIELD  LCSO_ERR_ST                           :  1;        /* 23..23, 0x00800000 */
                FIELD  BNR_ERR_ST                            :  1;        /* 24..24, 0x01000000 */
                FIELD  LSC_ERR_ST                            :  1;        /* 25..25, 0x02000000 */
                FIELD  UFGO_ERR_ST                           :  1;        /* 26..26, 0x04000000 */
                FIELD  UFEO_ERR_ST                           :  1;        /* 27..27, 0x08000000 */
                FIELD  PDO_ERR_ST                            :  1;        /* 28..28, 0x10000000 */
                FIELD  DMA_ERR_ST                            :  1;        /* 29..29, 0x20000000 */
                FIELD  SW_PASS1_DON_ST                       :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_CCU_INT_STATUS;    /* CAM_C_CTL_RAW_CCU_INT_STATUS */

typedef union _CAM_C_REG_CTL_RAW_CCU_INT2_EN_
{
        struct    /* 0x1A0080B8 */
        {
                FIELD  IMGO_DONE_EN                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_EN                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_EN                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_DONE_EN                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_EN                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DONE_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_EN                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_EN                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_EN                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_EN                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_EN                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_EN                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_EN                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_EN                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_EN                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_EN                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_EN                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_EN                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_EN                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_EN                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_EN                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_EN                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_EN                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_EN                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_EN                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_EN                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_EN                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_EN                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_EN                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_CCU_INT2_EN;    /* CAM_C_CTL_RAW_CCU_INT2_EN */

typedef union _CAM_C_REG_CTL_RAW_CCU_INT2_STATUS_
{
        struct    /* 0x1A0080BC */
        {
                FIELD  IMGO_DONE_ST                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  UFEO_DONE_ST                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZO_DONE_ST                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_DONE_ST                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_DONE_ST                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AFO_DEONE_ST                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  LCSO_DONE_ST                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  AAO_DONE_ST                           :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LSC3I_DONE_ST                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BPCI_DONE_ST                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSCI_DONE_ST                          :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_DONE_ST                          :  1;        /* 11..11, 0x00000800 */
                FIELD  AF_TAR_DONE_ST                        :  1;        /* 12..12, 0x00001000 */
                FIELD  PDO_DONE_ST                           :  1;        /* 13..13, 0x00002000 */
                FIELD  PSO_DONE_ST                           :  1;        /* 14..14, 0x00004000 */
                FIELD  RSSO_DONE_ST                          :  1;        /* 15..15, 0x00008000 */
                FIELD  CQ_THR0_DONE_ST                       :  1;        /* 16..16, 0x00010000 */
                FIELD  CQ_THR1_DONE_ST                       :  1;        /* 17..17, 0x00020000 */
                FIELD  CQ_THR2_DONE_ST                       :  1;        /* 18..18, 0x00040000 */
                FIELD  CQ_THR3_DONE_ST                       :  1;        /* 19..19, 0x00080000 */
                FIELD  CQ_THR4_DONE_ST                       :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_THR5_DONE_ST                       :  1;        /* 21..21, 0x00200000 */
                FIELD  CQ_THR6_DONE_ST                       :  1;        /* 22..22, 0x00400000 */
                FIELD  CQ_THR7_DONE_ST                       :  1;        /* 23..23, 0x00800000 */
                FIELD  CQ_THR8_DONE_ST                       :  1;        /* 24..24, 0x01000000 */
                FIELD  CQ_THR9_DONE_ST                       :  1;        /* 25..25, 0x02000000 */
                FIELD  CQ_THR10_DONE_ST                      :  1;        /* 26..26, 0x04000000 */
                FIELD  CQ_THR11_DONE_ST                      :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_THR12_DONE_ST                      :  1;        /* 28..28, 0x10000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_CCU_INT2_STATUS;    /* CAM_C_CTL_RAW_CCU_INT2_STATUS */

typedef union _CAM_C_REG_CTL_RAW_INT3_EN_
{
        struct    /* 0x1A0080C0 */
        {
                FIELD  AE_CCU_READ_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_EN                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_EN                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_EN                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_EN                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_EN                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_EN                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_EN                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_INT3_EN;    /* CAM_C_CTL_RAW_INT3_EN */

typedef union _CAM_C_REG_CTL_RAW_INT3_STATUS_
{
        struct    /* 0x1A0080C4 */
        {
                FIELD  AE_CCU_READ_ST                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_ST                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_ST                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_ST                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_ST                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_ST                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_ST                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_INT3_STATUS;    /* CAM_C_CTL_RAW_INT3_STATUS */

typedef union _CAM_C_REG_CTL_RAW_INT3_STATUSX_
{
        struct    /* 0x1A0080C8 */
        {
                FIELD  AE_CCU_READ_ST                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_ST                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_ST                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_ST                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_ST                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_ST                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_ST                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_INT3_STATUSX;    /* CAM_C_CTL_RAW_INT3_STATUSX */

typedef union _CAM_C_REG_CTL_RAW_CCU_INT3_EN_
{
        struct    /* 0x1A0080D0 */
        {
                FIELD  AE_CCU_READ_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_EN                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_EN                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_EN                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_EN                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_EN                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_EN                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_EN                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_CCU_INT3_EN;    /* CAM_C_CTL_RAW_CCU_INT3_EN */

typedef union _CAM_C_REG_CTL_RAW_CCU_INT3_STATUS_
{
        struct    /* 0x1A0080D4 */
        {
                FIELD  AE_CCU_READ_ST                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AE_CCU_CLLSN_ST                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_CCU_READ_ST                        :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_CLLSN_ST                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDI_DONE_ST                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  FLKO_ERR_ST                           :  1;        /* 16..16, 0x00010000 */
                FIELD  LMVO_ERR_ST                           :  1;        /* 17..17, 0x00020000 */
                FIELD  RSSO_ERR_ST                           :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW_CCU_INT3_STATUS;    /* CAM_C_CTL_RAW_CCU_INT3_STATUS */

typedef union _CAM_C_REG_CTL_UNI_B_DONE_SEL_
{
        struct    /* 0x1A0080D8 */
        {
                FIELD  rsv_0                                 :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RSSO_B_DONE_SEL                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  1;        /*  2.. 2, 0x00000004 */
                FIELD  LMVO_B_DONE_SEL                       :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLKO_B_DONE_SEL                       :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  4;        /*  5.. 8, 0x000001E0 */
                FIELD  RSSO_D_DONE_SEL                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  rsv_10                                :  1;        /* 10..10, 0x00000400 */
                FIELD  LMVO_D_DONE_SEL                       :  1;        /* 11..11, 0x00000800 */
                FIELD  FLKO_D_DONE_SEL                       :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_UNI_B_DONE_SEL;    /* CAM_C_CTL_UNI_B_DONE_SEL */

typedef union _CAM_C_REG_CTL_RAW2_DCM_DIS_
{
        struct    /* 0x1A0080E0 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  CPN_DCM_DIS                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DCPN_DCM_DIS                          :  1;        /*  9.. 9, 0x00000200 */
                FIELD  ADBS_DCM_DIS                          :  1;        /* 10..10, 0x00000400 */
                FIELD  BMX2_DCM_DIS                          :  1;        /* 11..11, 0x00000800 */
                FIELD  RSS_DCM_DIS                           :  1;        /* 12..12, 0x00001000 */
                FIELD  LMV_DCM_DIS                           :  1;        /* 13..13, 0x00002000 */
                FIELD  HDS_DCM_DIS                           :  1;        /* 14..14, 0x00004000 */
                FIELD  FLK_DCM_DIS                           :  1;        /* 15..15, 0x00008000 */
                FIELD  SGG3_DCM_DIS                          :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_DCM_DIS                           :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_DCM_DIS                          :  1;        /* 18..18, 0x00040000 */
                FIELD  PDE_DCM_DIS                           :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_DCM_DIS                           :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_DCM_DIS                           :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_DCM_DIS                           :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_DCM_DIS                            :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_DCM_DIS                           :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_DCM_DIS                           :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_DCM_DIS                          :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_DCM_DIS                           :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_DCM_DIS                          :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_DCM_DIS                           :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_DCM_DIS                           :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_DCM_DIS                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW2_DCM_DIS;    /* CAM_C_CTL_RAW2_DCM_DIS */

typedef union _CAM_C_REG_CTL_RAW2_DCM_STATUS_
{
        struct    /* 0x1A0080E4 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  CPN_DCM_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DCPN_DCM_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  ADBS_DCM_STATUS                       :  1;        /* 10..10, 0x00000400 */
                FIELD  BMX2_DCM_STATUS                       :  1;        /* 11..11, 0x00000800 */
                FIELD  RSS_DCM_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  LMV_DCM_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  HDS_DCM_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  FLK_DCM_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  SGG3_DCM_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_DCM_STATUS                        :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_DCM_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_DCM_STATUS                        :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_DCM_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_DCM_STATUS                        :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_DCM_STATUS                         :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_DCM_STATUS                        :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_DCM_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_DCM_STATUS                       :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_DCM_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_DCM_STATUS                       :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_DCM_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_DCM_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_DCM_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW2_DCM_STATUS;    /* CAM_C_CTL_RAW2_DCM_STATUS */

typedef union _CAM_C_REG_CTL_RAW2_REQ_STATUS_
{
        struct    /* 0x1A0080E8 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  CPN_REQ_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DCPN_REQ_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  ADBS_REQ_STATUS                       :  1;        /* 10..10, 0x00000400 */
                FIELD  BMX2_REQ_STATUS                       :  1;        /* 11..11, 0x00000800 */
                FIELD  RSS_REQ_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  LMV_REQ_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  HDS_REQ_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  FLK_REQ_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  SGG3_REQ_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_REQ_STATUS                        :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_REQ_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  PDE_REQ_STATUS                        :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_REQ_STATUS                        :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_REQ_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_REQ_STATUS                        :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_REQ_STATUS                         :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_REQ_STATUS                        :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_REQ_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_REQ_STATUS                       :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_REQ_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_REQ_STATUS                       :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_REQ_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_REQ_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_REQ_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW2_REQ_STATUS;    /* CAM_C_CTL_RAW2_REQ_STATUS */

typedef union _CAM_C_REG_CTL_RAW2_RDY_STATUS_
{
        struct    /* 0x1A0080EC */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  CPN_RDY_STATUS                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DCPN_RDY_STATUS                       :  1;        /*  9.. 9, 0x00000200 */
                FIELD  ADBS_RDY_STATUS                       :  1;        /* 10..10, 0x00000400 */
                FIELD  BMX2_RDY_STATUS                       :  1;        /* 11..11, 0x00000800 */
                FIELD  RSS_RDY_STATUS                        :  1;        /* 12..12, 0x00001000 */
                FIELD  LMV_RDY_STATUS                        :  1;        /* 13..13, 0x00002000 */
                FIELD  HDS_RDY_STATUS                        :  1;        /* 14..14, 0x00004000 */
                FIELD  FLK_RDY_STATUS                        :  1;        /* 15..15, 0x00008000 */
                FIELD  SGG3_RDY_STATUS                       :  1;        /* 16..16, 0x00010000 */
                FIELD  PSB_RDY_STATUS                        :  1;        /* 17..17, 0x00020000 */
                FIELD  SGG2_RDY_STATUS                       :  1;        /* 18..18, 0x00040000 */
                FIELD  PDE_RDY_STATUS                        :  1;        /* 19..19, 0x00080000 */
                FIELD  GSE_RDY_STATUS                        :  1;        /* 20..20, 0x00100000 */
                FIELD  PCP_RDY_STATUS                        :  1;        /* 21..21, 0x00200000 */
                FIELD  RMB_RDY_STATUS                        :  1;        /* 22..22, 0x00400000 */
                FIELD  PS_RDY_STATUS                         :  1;        /* 23..23, 0x00800000 */
                FIELD  HLR_RDY_STATUS                        :  1;        /* 24..24, 0x01000000 */
                FIELD  AMX_RDY_STATUS                        :  1;        /* 25..25, 0x02000000 */
                FIELD  SL2F_RDY_STATUS                       :  1;        /* 26..26, 0x04000000 */
                FIELD  VBN_RDY_STATUS                        :  1;        /* 27..27, 0x08000000 */
                FIELD  SL2J_RDY_STATUS                       :  1;        /* 28..28, 0x10000000 */
                FIELD  STM_RDY_STATUS                        :  1;        /* 29..29, 0x20000000 */
                FIELD  SCM_RDY_STATUS                        :  1;        /* 30..30, 0x40000000 */
                FIELD  SGG5_RDY_STATUS                       :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CTL_RAW2_RDY_STATUS;    /* CAM_C_CTL_RAW2_RDY_STATUS */

typedef union _CAM_C_REG_FBC_IMGO_CTL1_
{
        struct    /* 0x1A008110 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_IMGO_CTL1;    /* CAM_C_FBC_IMGO_CTL1 */

typedef union _CAM_C_REG_FBC_IMGO_CTL2_
{
        struct    /* 0x1A008114 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_IMGO_CTL2;    /* CAM_C_FBC_IMGO_CTL2 */

typedef union _CAM_C_REG_FBC_RRZO_CTL1_
{
        struct    /* 0x1A008118 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_RRZO_CTL1;    /* CAM_C_FBC_RRZO_CTL1 */

typedef union _CAM_C_REG_FBC_RRZO_CTL2_
{
        struct    /* 0x1A00811C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_RRZO_CTL2;    /* CAM_C_FBC_RRZO_CTL2 */

typedef union _CAM_C_REG_FBC_UFEO_CTL1_
{
        struct    /* 0x1A008120 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_UFEO_CTL1;    /* CAM_C_FBC_UFEO_CTL1 */

typedef union _CAM_C_REG_FBC_UFEO_CTL2_
{
        struct    /* 0x1A008124 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_UFEO_CTL2;    /* CAM_C_FBC_UFEO_CTL2 */

typedef union _CAM_C_REG_FBC_LCSO_CTL1_
{
        struct    /* 0x1A008128 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_LCSO_CTL1;    /* CAM_C_FBC_LCSO_CTL1 */

typedef union _CAM_C_REG_FBC_LCSO_CTL2_
{
        struct    /* 0x1A00812C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_LCSO_CTL2;    /* CAM_C_FBC_LCSO_CTL2 */

typedef union _CAM_C_REG_FBC_AFO_CTL1_
{
        struct    /* 0x1A008130 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_AFO_CTL1;    /* CAM_C_FBC_AFO_CTL1 */

typedef union _CAM_C_REG_FBC_AFO_CTL2_
{
        struct    /* 0x1A008134 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_AFO_CTL2;    /* CAM_C_FBC_AFO_CTL2 */

typedef union _CAM_C_REG_FBC_AAO_CTL1_
{
        struct    /* 0x1A008138 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_AAO_CTL1;    /* CAM_C_FBC_AAO_CTL1 */

typedef union _CAM_C_REG_FBC_AAO_CTL2_
{
        struct    /* 0x1A00813C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_AAO_CTL2;    /* CAM_C_FBC_AAO_CTL2 */

typedef union _CAM_C_REG_FBC_PDO_CTL1_
{
        struct    /* 0x1A008140 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_PDO_CTL1;    /* CAM_C_FBC_PDO_CTL1 */

typedef union _CAM_C_REG_FBC_PDO_CTL2_
{
        struct    /* 0x1A008144 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_PDO_CTL2;    /* CAM_C_FBC_PDO_CTL2 */

typedef union _CAM_C_REG_FBC_PSO_CTL1_
{
        struct    /* 0x1A008148 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_PSO_CTL1;    /* CAM_C_FBC_PSO_CTL1 */

typedef union _CAM_C_REG_FBC_PSO_CTL2_
{
        struct    /* 0x1A00814C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_PSO_CTL2;    /* CAM_C_FBC_PSO_CTL2 */

typedef union _CAM_C_REG_FBC_FLKO_CTL1_
{
        struct    /* 0x1A008150 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_FLKO_CTL1;    /* CAM_C_FBC_FLKO_CTL1 */

typedef union _CAM_C_REG_FBC_FLKO_CTL2_
{
        struct    /* 0x1A008154 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_FLKO_CTL2;    /* CAM_C_FBC_FLKO_CTL2 */

typedef union _CAM_C_REG_FBC_LMVO_CTL1_
{
        struct    /* 0x1A008158 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_LMVO_CTL1;    /* CAM_C_FBC_LMVO_CTL1 */

typedef union _CAM_C_REG_FBC_LMVO_CTL2_
{
        struct    /* 0x1A00815C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_LMVO_CTL2;    /* CAM_C_FBC_LMVO_CTL2 */

typedef union _CAM_C_REG_FBC_RSSO_CTL1_
{
        struct    /* 0x1A008160 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_RSSO_CTL1;    /* CAM_C_FBC_RSSO_CTL1 */

typedef union _CAM_C_REG_FBC_RSSO_CTL2_
{
        struct    /* 0x1A008164 */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_RSSO_CTL2;    /* CAM_C_FBC_RSSO_CTL2 */

typedef union _CAM_C_REG_FBC_UFGO_CTL1_
{
        struct    /* 0x1A008168 */
        {
                FIELD  FBC_NUM                               :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FBC_RESET                             :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  6;        /*  9..14, 0x00007E00 */
                FIELD  FBC_EN                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FBC_MODE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  LOCK_EN                               :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  DROP_TIMING                           :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  SUB_RATIO                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_UFGO_CTL1;    /* CAM_C_FBC_UFGO_CTL1 */

typedef union _CAM_C_REG_FBC_UFGO_CTL2_
{
        struct    /* 0x1A00816C */
        {
                FIELD  FBC_CNT                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RCNT                                  :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  WCNT                                  :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DROP_CNT                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FBC_UFGO_CTL2;    /* CAM_C_FBC_UFGO_CTL2 */

typedef union _CAM_C_REG_CQ_EN_
{
        struct    /* 0x1A008190 */
        {
                FIELD  CQ_APB_2T                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  CQ_DROP_FRAME_EN                      :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  CQ_DB_EN                              :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  CQ_DB_LOAD_MODE                       :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  CQ_RESET                              :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_EN;    /* CAM_C_CQ_EN */

typedef union _CAM_C_REG_CQ_THR0_CTL_
{
        struct    /* 0x1A008194 */
        {
                FIELD  CQ_THR0_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR0_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR0_CTL;    /* CAM_C_CQ_THR0_CTL */

typedef union _CAM_C_REG_CQ_THR0_BASEADDR_
{
        struct    /* 0x1A008198 */
        {
                FIELD  CQ_THR0_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR0_BASEADDR;    /* CAM_C_CQ_THR0_BASEADDR */

typedef union _CAM_C_REG_CQ_THR0_DESC_SIZE_
{
        struct    /* 0x1A00819C */
        {
                FIELD  CQ_THR0_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR0_DESC_SIZE;    /* CAM_C_CQ_THR0_DESC_SIZE */

typedef union _CAM_C_REG_CQ_THR1_CTL_
{
        struct    /* 0x1A0081A0 */
        {
                FIELD  CQ_THR1_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR1_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR1_CTL;    /* CAM_C_CQ_THR1_CTL */

typedef union _CAM_C_REG_CQ_THR1_BASEADDR_
{
        struct    /* 0x1A0081A4 */
        {
                FIELD  CQ_THR1_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR1_BASEADDR;    /* CAM_C_CQ_THR1_BASEADDR */

typedef union _CAM_C_REG_CQ_THR1_DESC_SIZE_
{
        struct    /* 0x1A0081A8 */
        {
                FIELD  CQ_THR1_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR1_DESC_SIZE;    /* CAM_C_CQ_THR1_DESC_SIZE */

typedef union _CAM_C_REG_CQ_THR2_CTL_
{
        struct    /* 0x1A0081AC */
        {
                FIELD  CQ_THR2_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR2_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR2_CTL;    /* CAM_C_CQ_THR2_CTL */

typedef union _CAM_C_REG_CQ_THR2_BASEADDR_
{
        struct    /* 0x1A0081B0 */
        {
                FIELD  CQ_THR2_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR2_BASEADDR;    /* CAM_C_CQ_THR2_BASEADDR */

typedef union _CAM_C_REG_CQ_THR2_DESC_SIZE_
{
        struct    /* 0x1A0081B4 */
        {
                FIELD  CQ_THR2_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR2_DESC_SIZE;    /* CAM_C_CQ_THR2_DESC_SIZE */

typedef union _CAM_C_REG_CQ_THR3_CTL_
{
        struct    /* 0x1A0081B8 */
        {
                FIELD  CQ_THR3_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR3_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR3_CTL;    /* CAM_C_CQ_THR3_CTL */

typedef union _CAM_C_REG_CQ_THR3_BASEADDR_
{
        struct    /* 0x1A0081BC */
        {
                FIELD  CQ_THR3_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR3_BASEADDR;    /* CAM_C_CQ_THR3_BASEADDR */

typedef union _CAM_C_REG_CQ_THR3_DESC_SIZE_
{
        struct    /* 0x1A0081C0 */
        {
                FIELD  CQ_THR3_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR3_DESC_SIZE;    /* CAM_C_CQ_THR3_DESC_SIZE */

typedef union _CAM_C_REG_CQ_THR4_CTL_
{
        struct    /* 0x1A0081C4 */
        {
                FIELD  CQ_THR4_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR4_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR4_CTL;    /* CAM_C_CQ_THR4_CTL */

typedef union _CAM_C_REG_CQ_THR4_BASEADDR_
{
        struct    /* 0x1A0081C8 */
        {
                FIELD  CQ_THR4_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR4_BASEADDR;    /* CAM_C_CQ_THR4_BASEADDR */

typedef union _CAM_C_REG_CQ_THR4_DESC_SIZE_
{
        struct    /* 0x1A0081CC */
        {
                FIELD  CQ_THR4_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR4_DESC_SIZE;    /* CAM_C_CQ_THR4_DESC_SIZE */

typedef union _CAM_C_REG_CQ_THR5_CTL_
{
        struct    /* 0x1A0081D0 */
        {
                FIELD  CQ_THR5_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR5_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR5_CTL;    /* CAM_C_CQ_THR5_CTL */

typedef union _CAM_C_REG_CQ_THR5_BASEADDR_
{
        struct    /* 0x1A0081D4 */
        {
                FIELD  CQ_THR5_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR5_BASEADDR;    /* CAM_C_CQ_THR5_BASEADDR */

typedef union _CAM_C_REG_CQ_THR5_DESC_SIZE_
{
        struct    /* 0x1A0081D8 */
        {
                FIELD  CQ_THR5_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR5_DESC_SIZE;    /* CAM_C_CQ_THR5_DESC_SIZE */

typedef union _CAM_C_REG_CQ_THR6_CTL_
{
        struct    /* 0x1A0081DC */
        {
                FIELD  CQ_THR6_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR6_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR6_CTL;    /* CAM_C_CQ_THR6_CTL */

typedef union _CAM_C_REG_CQ_THR6_BASEADDR_
{
        struct    /* 0x1A0081E0 */
        {
                FIELD  CQ_THR6_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR6_BASEADDR;    /* CAM_C_CQ_THR6_BASEADDR */

typedef union _CAM_C_REG_CQ_THR6_DESC_SIZE_
{
        struct    /* 0x1A0081E4 */
        {
                FIELD  CQ_THR6_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR6_DESC_SIZE;    /* CAM_C_CQ_THR6_DESC_SIZE */

typedef union _CAM_C_REG_CQ_THR7_CTL_
{
        struct    /* 0x1A0081E8 */
        {
                FIELD  CQ_THR7_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR7_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR7_CTL;    /* CAM_C_CQ_THR7_CTL */

typedef union _CAM_C_REG_CQ_THR7_BASEADDR_
{
        struct    /* 0x1A0081EC */
        {
                FIELD  CQ_THR7_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR7_BASEADDR;    /* CAM_C_CQ_THR7_BASEADDR */

typedef union _CAM_C_REG_CQ_THR7_DESC_SIZE_
{
        struct    /* 0x1A0081F0 */
        {
                FIELD  CQ_THR7_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR7_DESC_SIZE;    /* CAM_C_CQ_THR7_DESC_SIZE */

typedef union _CAM_C_REG_CQ_THR8_CTL_
{
        struct    /* 0x1A0081F4 */
        {
                FIELD  CQ_THR8_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR8_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR8_CTL;    /* CAM_C_CQ_THR8_CTL */

typedef union _CAM_C_REG_CQ_THR8_BASEADDR_
{
        struct    /* 0x1A0081F8 */
        {
                FIELD  CQ_THR8_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR8_BASEADDR;    /* CAM_C_CQ_THR8_BASEADDR */

typedef union _CAM_C_REG_CQ_THR8_DESC_SIZE_
{
        struct    /* 0x1A0081FC */
        {
                FIELD  CQ_THR8_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR8_DESC_SIZE;    /* CAM_C_CQ_THR8_DESC_SIZE */

typedef union _CAM_C_REG_CQ_THR9_CTL_
{
        struct    /* 0x1A008200 */
        {
                FIELD  CQ_THR9_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR9_MODE                          :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR9_CTL;    /* CAM_C_CQ_THR9_CTL */

typedef union _CAM_C_REG_CQ_THR9_BASEADDR_
{
        struct    /* 0x1A008204 */
        {
                FIELD  CQ_THR9_BASEADDR                      : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR9_BASEADDR;    /* CAM_C_CQ_THR9_BASEADDR */

typedef union _CAM_C_REG_CQ_THR9_DESC_SIZE_
{
        struct    /* 0x1A008208 */
        {
                FIELD  CQ_THR9_DESC_SIZE                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR9_DESC_SIZE;    /* CAM_C_CQ_THR9_DESC_SIZE */

typedef union _CAM_C_REG_CQ_THR10_CTL_
{
        struct    /* 0x1A00820C */
        {
                FIELD  CQ_THR10_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR10_MODE                         :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR10_CTL;    /* CAM_C_CQ_THR10_CTL */

typedef union _CAM_C_REG_CQ_THR10_BASEADDR_
{
        struct    /* 0x1A008210 */
        {
                FIELD  CQ_THR10_BASEADDR                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR10_BASEADDR;    /* CAM_C_CQ_THR10_BASEADDR */

typedef union _CAM_C_REG_CQ_THR10_DESC_SIZE_
{
        struct    /* 0x1A008214 */
        {
                FIELD  CQ_THR10_DESC_SIZE                    : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR10_DESC_SIZE;    /* CAM_C_CQ_THR10_DESC_SIZE */

typedef union _CAM_C_REG_CQ_THR11_CTL_
{
        struct    /* 0x1A008218 */
        {
                FIELD  CQ_THR11_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR11_MODE                         :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR11_CTL;    /* CAM_C_CQ_THR11_CTL */

typedef union _CAM_C_REG_CQ_THR11_BASEADDR_
{
        struct    /* 0x1A00821C */
        {
                FIELD  CQ_THR11_BASEADDR                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR11_BASEADDR;    /* CAM_C_CQ_THR11_BASEADDR */

typedef union _CAM_C_REG_CQ_THR11_DESC_SIZE_
{
        struct    /* 0x1A008220 */
        {
                FIELD  CQ_THR11_DESC_SIZE                    : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR11_DESC_SIZE;    /* CAM_C_CQ_THR11_DESC_SIZE */

typedef union _CAM_C_REG_CQ_THR12_CTL_
{
        struct    /* 0x1A008224 */
        {
                FIELD  CQ_THR12_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  CQ_THR12_MODE                         :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR12_CTL;    /* CAM_C_CQ_THR12_CTL */

typedef union _CAM_C_REG_CQ_THR12_BASEADDR_
{
        struct    /* 0x1A008228 */
        {
                FIELD  CQ_THR12_BASEADDR                     : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR12_BASEADDR;    /* CAM_C_CQ_THR12_BASEADDR */

typedef union _CAM_C_REG_CQ_THR12_DESC_SIZE_
{
        struct    /* 0x1A00822C */
        {
                FIELD  CQ_THR12_DESC_SIZE                    : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ_THR12_DESC_SIZE;    /* CAM_C_CQ_THR12_DESC_SIZE */

typedef union _CAM_C_REG_TG_SEN_MODE_
{
        struct    /* 0x1A008230 */
        {
                FIELD  CMOS_EN                               :  1;        /*  0.. 0, 0x00000001 */
                FIELD  DBL_DATA_BUS                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SOT_MODE                              :  1;        /*  2.. 2, 0x00000004 */
                FIELD  SOT_CLR_MODE                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  SOF_SRC                               :  2;        /*  8.. 9, 0x00000300 */
                FIELD  EOF_SRC                               :  2;        /* 10..11, 0x00000C00 */
                FIELD  PXL_CNT_RST_SRC                       :  1;        /* 12..12, 0x00001000 */
                FIELD  DBL_DATA_BUS1                         :  1;        /* 13..13, 0x00002000 */
                FIELD  SOF_WAIT_CQ                           :  1;        /* 14..14, 0x00004000 */
                FIELD  FIFO_FULL_CTL_EN                      :  1;        /* 15..15, 0x00008000 */
                FIELD  TIME_STP_EN                           :  1;        /* 16..16, 0x00010000 */
                FIELD  VS_SUB_EN                             :  1;        /* 17..17, 0x00020000 */
                FIELD  SOF_SUB_EN                            :  1;        /* 18..18, 0x00040000 */
                FIELD  I2C_CQ_EN                             :  1;        /* 19..19, 0x00080000 */
                FIELD  EOF_ALS_RDY_EN                        :  1;        /* 20..20, 0x00100000 */
                FIELD  CQ_SEL                                :  1;        /* 21..21, 0x00200000 */
                FIELD  rsv_22                                : 10;        /* 22..31, 0xFFC00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_SEN_MODE;    /* CAM_C_TG_SEN_MODE */

typedef union _CAM_C_REG_TG_VF_CON_
{
        struct    /* 0x1A008234 */
        {
                FIELD  VFDATA_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  SINGLE_MODE                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  FR_CON                                :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  SP_DELAY                              :  3;        /*  8..10, 0x00000700 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  SPDELAY_MODE                          :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_VF_CON;    /* CAM_C_TG_VF_CON */

typedef union _CAM_C_REG_TG_SEN_GRAB_PXL_
{
        struct    /* 0x1A008238 */
        {
                FIELD  PXL_S                                 : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  PXL_E                                 : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_SEN_GRAB_PXL;    /* CAM_C_TG_SEN_GRAB_PXL */

typedef union _CAM_C_REG_TG_SEN_GRAB_LIN_
{
        struct    /* 0x1A00823C */
        {
                FIELD  LIN_S                                 : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LIN_E                                 : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_SEN_GRAB_LIN;    /* CAM_C_TG_SEN_GRAB_LIN */

typedef union _CAM_C_REG_TG_PATH_CFG_
{
        struct    /* 0x1A008240 */
        {
                FIELD  SEN_IN_LSB                            :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  JPGINF_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  MEMIN_EN                              :  1;        /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                 :  1;        /*  6.. 6, 0x00000040 */
                FIELD  JPG_LINEND_EN                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  DB_LOAD_DIS                           :  1;        /*  8.. 8, 0x00000100 */
                FIELD  DB_LOAD_SRC                           :  1;        /*  9.. 9, 0x00000200 */
                FIELD  DB_LOAD_VSPOL                         :  1;        /* 10..10, 0x00000400 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  YUV_U2S_DIS                           :  1;        /* 12..12, 0x00001000 */
                FIELD  YUV_BIN_EN                            :  1;        /* 13..13, 0x00002000 */
                FIELD  TG_ERR_SEL                            :  1;        /* 14..14, 0x00004000 */
                FIELD  TG_FULL_SEL                           :  1;        /* 15..15, 0x00008000 */
                FIELD  TG_FULL_SEL2                          :  1;        /* 16..16, 0x00010000 */
                FIELD  FLUSH_DISABLE                         :  1;        /* 17..17, 0x00020000 */
                FIELD  INT_BANK_DISABLE                      :  1;        /* 18..18, 0x00040000 */
                FIELD  EXP_ESC                               :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_PATH_CFG;    /* CAM_C_TG_PATH_CFG */

typedef union _CAM_C_REG_TG_MEMIN_CTL_
{
        struct    /* 0x1A008244 */
        {
                FIELD  MEMIN_DUMMYPXL                        :  8;        /*  0.. 7, 0x000000FF */
                FIELD  MEMIN_DUMMYLIN                        :  5;        /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_MEMIN_CTL;    /* CAM_C_TG_MEMIN_CTL */

typedef union _CAM_C_REG_TG_INT1_
{
        struct    /* 0x1A008248 */
        {
                FIELD  TG_INT1_LINENO                        : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  TG_INT1_PXLNO                         : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  VSYNC_INT_POL                         :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_INT1;    /* CAM_C_TG_INT1 */

typedef union _CAM_C_REG_TG_INT2_
{
        struct    /* 0x1A00824C */
        {
                FIELD  TG_INT2_LINENO                        : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  TG_INT2_PXLNO                         : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_INT2;    /* CAM_C_TG_INT2 */

typedef union _CAM_C_REG_TG_SOF_CNT_
{
        struct    /* 0x1A008250 */
        {
                FIELD  SOF_CNT                               : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_SOF_CNT;    /* CAM_C_TG_SOF_CNT */

typedef union _CAM_C_REG_TG_SOT_CNT_
{
        struct    /* 0x1A008254 */
        {
                FIELD  SOT_CNT                               : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_SOT_CNT;    /* CAM_C_TG_SOT_CNT */

typedef union _CAM_C_REG_TG_EOT_CNT_
{
        struct    /* 0x1A008258 */
        {
                FIELD  EOT_CNT                               : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_EOT_CNT;    /* CAM_C_TG_EOT_CNT */

typedef union _CAM_C_REG_TG_ERR_CTL_
{
        struct    /* 0x1A00825C */
        {
                FIELD  GRAB_ERR_FLIMIT_NO                    :  4;        /*  0.. 3, 0x0000000F */
                FIELD  GRAB_ERR_FLIMIT_EN                    :  1;        /*  4.. 4, 0x00000010 */
                FIELD  GRAB_ERR_EN                           :  1;        /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  REZ_OVRUN_FLIMIT_NO                   :  4;        /*  8..11, 0x00000F00 */
                FIELD  REZ_OVRUN_FLIMIT_EN                   :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  DBG_SRC_SEL                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_ERR_CTL;    /* CAM_C_TG_ERR_CTL */

typedef union _CAM_C_REG_TG_DAT_NO_
{
        struct    /* 0x1A008260 */
        {
                FIELD  DAT_NO                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_DAT_NO;    /* CAM_C_TG_DAT_NO */

typedef union _CAM_C_REG_TG_FRM_CNT_ST_
{
        struct    /* 0x1A008264 */
        {
                FIELD  REZ_OVRUN_FCNT                        :  4;        /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                 :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  GRAB_ERR_FCNT                         :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_FRM_CNT_ST;    /* CAM_C_TG_FRM_CNT_ST */

typedef union _CAM_C_REG_TG_FRMSIZE_ST_
{
        struct    /* 0x1A008268 */
        {
                FIELD  LINE_CNT                              : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PXL_CNT                               : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_FRMSIZE_ST;    /* CAM_C_TG_FRMSIZE_ST */

typedef union _CAM_C_REG_TG_INTER_ST_
{
        struct    /* 0x1A00826C */
        {
                FIELD  SYN_VF_DATA_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  OUT_RDY                               :  1;        /*  1.. 1, 0x00000002 */
                FIELD  OUT_REQ                               :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  5;        /*  3.. 7, 0x000000F8 */
                FIELD  TG_CAM_CS                             :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  CAM_FRM_CNT                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_INTER_ST;    /* CAM_C_TG_INTER_ST */

typedef union _CAM_C_REG_TG_FLASHA_CTL_
{
        struct    /* 0x1A008270 */
        {
                FIELD  FLASHA_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  FLASH_EN                              :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  FLASHA_STARTPNT                       :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FLASHA_END_FRM                        :  3;        /*  8..10, 0x00000700 */
                FIELD  rsv_11                                :  1;        /* 11..11, 0x00000800 */
                FIELD  FLASH_POL                             :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_FLASHA_CTL;    /* CAM_C_TG_FLASHA_CTL */

typedef union _CAM_C_REG_TG_FLASHA_LINE_CNT_
{
        struct    /* 0x1A008274 */
        {
                FIELD  FLASHA_LUNIT                          : 20;        /*  0..19, 0x000FFFFF */
                FIELD  FLASHA_LUNIT_NO                       :  4;        /* 20..23, 0x00F00000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_FLASHA_LINE_CNT;    /* CAM_C_TG_FLASHA_LINE_CNT */

typedef union _CAM_C_REG_TG_FLASHA_POS_
{
        struct    /* 0x1A008278 */
        {
                FIELD  FLASHA_PXL                            : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FLASHA_LINE                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_FLASHA_POS;    /* CAM_C_TG_FLASHA_POS */

typedef union _CAM_C_REG_TG_FLASHB_CTL_
{
        struct    /* 0x1A00827C */
        {
                FIELD  FLASHB_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  FLASHB_TRIG_SRC                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  FLASHB_STARTPNT                       :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  FLASHB_START_FRM                      :  4;        /*  8..11, 0x00000F00 */
                FIELD  FLASHB_CONT_FRM                       :  3;        /* 12..14, 0x00007000 */
                FIELD  rsv_15                                : 17;        /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_FLASHB_CTL;    /* CAM_C_TG_FLASHB_CTL */

typedef union _CAM_C_REG_TG_FLASHB_LINE_CNT_
{
        struct    /* 0x1A008280 */
        {
                FIELD  FLASHB_LUNIT                          : 20;        /*  0..19, 0x000FFFFF */
                FIELD  FLASHB_LUNIT_NO                       :  4;        /* 20..23, 0x00F00000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_FLASHB_LINE_CNT;    /* CAM_C_TG_FLASHB_LINE_CNT */

typedef union _CAM_C_REG_TG_FLASHB_POS_
{
        struct    /* 0x1A008284 */
        {
                FIELD  FLASHB_PXL                            : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  FLASHB_LINE                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_FLASHB_POS;    /* CAM_C_TG_FLASHB_POS */

typedef union _CAM_C_REG_TG_FLASHB_POS1_
{
        struct    /* 0x1A008288 */
        {
                FIELD  FLASHB_CYC_CNT                        : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_FLASHB_POS1;    /* CAM_C_TG_FLASHB_POS1 */

typedef union _CAM_C_REG_TG_I2C_CQ_TRIG_
{
        struct    /* 0x1A008290 */
        {
                FIELD  TG_I2C_CQ_TRIG                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 31;        /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_I2C_CQ_TRIG;    /* CAM_C_TG_I2C_CQ_TRIG */

typedef union _CAM_C_REG_TG_CQ_TIMING_
{
        struct    /* 0x1A008294 */
        {
                FIELD  TG_I2C_CQ_TIM                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_CQ_TIMING;    /* CAM_C_TG_CQ_TIMING */

typedef union _CAM_C_REG_TG_CQ_NUM_
{
        struct    /* 0x1A008298 */
        {
                FIELD  TG_CQ_NUM                             :  5;        /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_CQ_NUM;    /* CAM_C_TG_CQ_NUM */

typedef union _CAM_C_REG_TG_TIME_STAMP_
{
        struct    /* 0x1A0082A0 */
        {
                FIELD  TG_TIME_STAMP                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_TIME_STAMP;    /* CAM_C_TG_TIME_STAMP */

typedef union _CAM_C_REG_TG_SUB_PERIOD_
{
        struct    /* 0x1A0082A4 */
        {
                FIELD  VS_PERIOD                             :  5;        /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  SOF_PERIOD                            :  5;        /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_SUB_PERIOD;    /* CAM_C_TG_SUB_PERIOD */

typedef union _CAM_C_REG_TG_DAT_NO_R_
{
        struct    /* 0x1A0082A8 */
        {
                FIELD  DAT_NO                                : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_DAT_NO_R;    /* CAM_C_TG_DAT_NO_R */

typedef union _CAM_C_REG_TG_FRMSIZE_ST_R_
{
        struct    /* 0x1A0082AC */
        {
                FIELD  LINE_CNT                              : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PXL_CNT                               : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_FRMSIZE_ST_R;    /* CAM_C_TG_FRMSIZE_ST_R */

typedef union _CAM_C_REG_TG_TIME_STAMP_CTL_
{
        struct    /* 0x1A0082B0 */
        {
                FIELD  TG_TIME_STAMP_SEL                     :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  TG_TIME_STAMP_LOCK                    :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_TIME_STAMP_CTL;    /* CAM_C_TG_TIME_STAMP_CTL */

typedef union _CAM_C_REG_TG_TIME_STAMP_MSB_
{
        struct    /* 0x1A0082B4 */
        {
                FIELD  TG_TIME_STAMP                         : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_TG_TIME_STAMP_MSB;    /* CAM_C_TG_TIME_STAMP_MSB */

typedef union _CAM_C_REG_DMX_CTL_
{
        struct    /* 0x1A008330 */
        {
                FIELD  DMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  DMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 11;        /* 20..30, 0x7FF00000 */
                FIELD  DMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMX_CTL;    /* CAM_C_DMX_CTL */

typedef union _CAM_C_REG_DMX_CROP_
{
        struct    /* 0x1A008334 */
        {
                FIELD  DMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  DMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMX_CROP;    /* CAM_C_DMX_CROP */

typedef union _CAM_C_REG_DMX_VSIZE_
{
        struct    /* 0x1A008338 */
        {
                FIELD  DMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMX_VSIZE;    /* CAM_C_DMX_VSIZE */

typedef union _CAM_C_REG_RMG_HDR_CFG_
{
        struct    /* 0x1A008350 */
        {
                FIELD  RMG_IHDR_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RMG_IHDR_LE_FIRST                     :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  RMG_ZHDR_EN                           :  1;        /*  4.. 4, 0x00000010 */
                FIELD  RMG_ZHDR_RLE                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  RMG_ZHDR_GLE                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  RMG_ZHDR_BLE                          :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RMG_HDR_TH                            : 12;        /*  8..19, 0x000FFF00 */
                FIELD  RMG_OSC_TH                            : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMG_HDR_CFG;    /* CAM_C_RMG_HDR_CFG */

typedef union _CAM_C_REG_RMG_HDR_GAIN_
{
        struct    /* 0x1A008354 */
        {
                FIELD  RMG_HDR_GAIN                          :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  RMG_HDR_RATIO                         :  9;        /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                :  3;        /* 25..27, 0x0E000000 */
                FIELD  RMG_LE_INV_CTL                        :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMG_HDR_GAIN;    /* CAM_C_RMG_HDR_GAIN */

typedef union _CAM_C_REG_RMG_HDR_CFG2_
{
        struct    /* 0x1A008358 */
        {
                FIELD  RMG_HDR_THK                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMG_HDR_CFG2;    /* CAM_C_RMG_HDR_CFG2 */

typedef union _CAM_C_REG_RMM_OSC_
{
        struct    /* 0x1A008390 */
        {
                FIELD  RMM_OSC_TH                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  RMM_SEDIR_SL                          :  3;        /* 12..14, 0x00007000 */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  RMM_SEBLD_WD                          :  4;        /* 16..19, 0x000F0000 */
                FIELD  RMM_LEBLD_WD                          :  4;        /* 20..23, 0x00F00000 */
                FIELD  RMM_LE_INV_CTL                        :  4;        /* 24..27, 0x0F000000 */
                FIELD  RMM_EDGE                              :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMM_OSC;    /* CAM_C_RMM_OSC */

typedef union _CAM_C_REG_RMM_MC_
{
        struct    /* 0x1A008394 */
        {
                FIELD  RMM_MO_EDGE                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RMM_MO_EN                             :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RMM_MOBLD_FT                          :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RMM_MOTH_RATIO                        :  5;        /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  RMM_HORI_ADDWT                        :  5;        /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                : 11;        /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMM_MC;    /* CAM_C_RMM_MC */

typedef union _CAM_C_REG_RMM_REVG_1_
{
        struct    /* 0x1A008398 */
        {
                FIELD  RMM_REVG_R                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  RMM_REVG_GR                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMM_REVG_1;    /* CAM_C_RMM_REVG_1 */

typedef union _CAM_C_REG_RMM_REVG_2_
{
        struct    /* 0x1A00839C */
        {
                FIELD  RMM_REVG_B                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  RMM_REVG_GB                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMM_REVG_2;    /* CAM_C_RMM_REVG_2 */

typedef union _CAM_C_REG_RMM_LEOS_
{
        struct    /* 0x1A0083A0 */
        {
                FIELD  RMM_LEOS_GRAY                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMM_LEOS;    /* CAM_C_RMM_LEOS */

typedef union _CAM_C_REG_RMM_MC2_
{
        struct    /* 0x1A0083A4 */
        {
                FIELD  RMM_MOSE_TH                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RMM_MOSE_BLDWD                        :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMM_MC2;    /* CAM_C_RMM_MC2 */

typedef union _CAM_C_REG_RMM_DIFF_LB_
{
        struct    /* 0x1A0083A8 */
        {
                FIELD  RMM_DIFF_LB                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMM_DIFF_LB;    /* CAM_C_RMM_DIFF_LB */

typedef union _CAM_C_REG_RMM_MA_
{
        struct    /* 0x1A0083AC */
        {
                FIELD  RMM_MASE_RATIO                        :  5;        /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  RMM_OSBLD_WD                          :  4;        /*  8..11, 0x00000F00 */
                FIELD  RMM_MASE_BLDWD                        :  4;        /* 12..15, 0x0000F000 */
                FIELD  RMM_SENOS_LEFAC                       :  5;        /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  RMM_SEYOS_LEFAC                       :  5;        /* 24..28, 0x1F000000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMM_MA;    /* CAM_C_RMM_MA */

typedef union _CAM_C_REG_RMM_TUNE_
{
        struct    /* 0x1A0083B0 */
        {
                FIELD  RMM_PSHOR_SEEN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RMM_PS_BLUR                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  RMM_OSC_REPEN                         :  1;        /*  4.. 4, 0x00000010 */
                FIELD  RMM_SOFT_TH_EN                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  RMM_LE_LOWPA_EN                       :  1;        /*  6.. 6, 0x00000040 */
                FIELD  RMM_SE_LOWPA_EN                       :  1;        /*  7.. 7, 0x00000080 */
                FIELD  RMM_PSSEC_ONLY                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  3;        /*  9..11, 0x00000E00 */
                FIELD  RMM_OSCLE_ONLY                        :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  RMM_PS_TH                             : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  RMM_MOLE_DIREN                        :  1;        /* 28..28, 0x10000000 */
                FIELD  RMM_MOSE_DIREN                        :  1;        /* 29..29, 0x20000000 */
                FIELD  RMM_MO_2DBLD_EN                       :  1;        /* 30..30, 0x40000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMM_TUNE;    /* CAM_C_RMM_TUNE */

typedef union _CAM_C_REG_OBC_OFFST0_
{
        struct    /* 0x1A0083F0 */
        {
                FIELD  OBC_OFST_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_OBC_OFFST0;    /* CAM_C_OBC_OFFST0 */

typedef union _CAM_C_REG_OBC_OFFST1_
{
        struct    /* 0x1A0083F4 */
        {
                FIELD  OBC_OFST_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_OBC_OFFST1;    /* CAM_C_OBC_OFFST1 */

typedef union _CAM_C_REG_OBC_OFFST2_
{
        struct    /* 0x1A0083F8 */
        {
                FIELD  OBC_OFST_GB                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_OBC_OFFST2;    /* CAM_C_OBC_OFFST2 */

typedef union _CAM_C_REG_OBC_OFFST3_
{
        struct    /* 0x1A0083FC */
        {
                FIELD  OBC_OFST_R                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_OBC_OFFST3;    /* CAM_C_OBC_OFFST3 */

typedef union _CAM_C_REG_OBC_GAIN0_
{
        struct    /* 0x1A008400 */
        {
                FIELD  OBC_GAIN_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_OBC_GAIN0;    /* CAM_C_OBC_GAIN0 */

typedef union _CAM_C_REG_OBC_GAIN1_
{
        struct    /* 0x1A008404 */
        {
                FIELD  OBC_GAIN_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_OBC_GAIN1;    /* CAM_C_OBC_GAIN1 */

typedef union _CAM_C_REG_OBC_GAIN2_
{
        struct    /* 0x1A008408 */
        {
                FIELD  OBC_GAIN_GB                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_OBC_GAIN2;    /* CAM_C_OBC_GAIN2 */

typedef union _CAM_C_REG_OBC_GAIN3_
{
        struct    /* 0x1A00840C */
        {
                FIELD  OBC_GAIN_R                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_OBC_GAIN3;    /* CAM_C_OBC_GAIN3 */

typedef union _CAM_C_REG_BNR_BPC_CON_
{
        struct    /* 0x1A008420 */
        {
                FIELD  BPC_EN                                :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  BPC_LUT_EN                            :  1;        /*  4.. 4, 0x00000010 */
                FIELD  BPC_TABLE_END_MODE                    :  1;        /*  5.. 5, 0x00000020 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  BPC_AVG_MODE                          :  1;        /*  8.. 8, 0x00000100 */
                FIELD  rsv_9                                 :  3;        /*  9..11, 0x00000E00 */
                FIELD  BPC_DTC_MODE                          :  2;        /* 12..13, 0x00003000 */
                FIELD  BPC_CS_MODE                           :  2;        /* 14..15, 0x0000C000 */
                FIELD  BPC_CRC_MODE                          :  2;        /* 16..17, 0x00030000 */
                FIELD  BPC_EXC                               :  1;        /* 18..18, 0x00040000 */
                FIELD  BPC_BLD_MODE                          :  1;        /* 19..19, 0x00080000 */
                FIELD  BNR_LE_INV_CTL                        :  4;        /* 20..23, 0x00F00000 */
                FIELD  BNR_OSC_COUNT                         :  4;        /* 24..27, 0x0F000000 */
                FIELD  BNR_EDGE                              :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_BPC_CON;    /* CAM_C_BNR_BPC_CON */

typedef union _CAM_C_REG_BNR_BPC_TH1_
{
        struct    /* 0x1A008424 */
        {
                FIELD  BPC_TH_LWB                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_TH_Y                              : 12;        /* 12..23, 0x00FFF000 */
                FIELD  BPC_BLD_SLP0                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_BPC_TH1;    /* CAM_C_BNR_BPC_TH1 */

typedef union _CAM_C_REG_BNR_BPC_TH2_
{
        struct    /* 0x1A008428 */
        {
                FIELD  BPC_TH_UPB                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  BPC_BLD0                              :  7;        /* 16..22, 0x007F0000 */
                FIELD  rsv_23                                :  1;        /* 23..23, 0x00800000 */
                FIELD  BPC_BLD1                              :  7;        /* 24..30, 0x7F000000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_BPC_TH2;    /* CAM_C_BNR_BPC_TH2 */

typedef union _CAM_C_REG_BNR_BPC_TH3_
{
        struct    /* 0x1A00842C */
        {
                FIELD  BPC_TH_XA                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_TH_XB                             : 12;        /* 12..23, 0x00FFF000 */
                FIELD  BPC_TH_SLA                            :  4;        /* 24..27, 0x0F000000 */
                FIELD  BPC_TH_SLB                            :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_BPC_TH3;    /* CAM_C_BNR_BPC_TH3 */

typedef union _CAM_C_REG_BNR_BPC_TH4_
{
        struct    /* 0x1A008430 */
        {
                FIELD  BPC_DK_TH_XA                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_DK_TH_XB                          : 12;        /* 12..23, 0x00FFF000 */
                FIELD  BPC_DK_TH_SLA                         :  4;        /* 24..27, 0x0F000000 */
                FIELD  BPC_DK_TH_SLB                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_BPC_TH4;    /* CAM_C_BNR_BPC_TH4 */

typedef union _CAM_C_REG_BNR_BPC_DTC_
{
        struct    /* 0x1A008434 */
        {
                FIELD  BPC_RNG                               :  4;        /*  0.. 3, 0x0000000F */
                FIELD  BPC_CS_RNG                            :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  BPC_CT_LV                             :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  BPC_TH_MUL                            :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                :  4;        /* 20..23, 0x00F00000 */
                FIELD  BPC_NO_LV                             :  3;        /* 24..26, 0x07000000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_BPC_DTC;    /* CAM_C_BNR_BPC_DTC */

typedef union _CAM_C_REG_BNR_BPC_COR_
{
        struct    /* 0x1A008438 */
        {
                FIELD  BPC_DIR_MAX                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  BPC_DIR_TH                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  BPC_RANK_IDXR                         :  3;        /* 16..18, 0x00070000 */
                FIELD  BPC_RANK_IDXG                         :  3;        /* 19..21, 0x00380000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  BPC_DIR_TH2                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_BPC_COR;    /* CAM_C_BNR_BPC_COR */

typedef union _CAM_C_REG_BNR_BPC_TBLI1_
{
        struct    /* 0x1A00843C */
        {
                FIELD  BPC_XOFFSET                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  BPC_YOFFSET                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_BPC_TBLI1;    /* CAM_C_BNR_BPC_TBLI1 */

typedef union _CAM_C_REG_BNR_BPC_TBLI2_
{
        struct    /* 0x1A008440 */
        {
                FIELD  BPC_XSIZE                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  BPC_YSIZE                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_BPC_TBLI2;    /* CAM_C_BNR_BPC_TBLI2 */

typedef union _CAM_C_REG_BNR_BPC_TH1_C_
{
        struct    /* 0x1A008444 */
        {
                FIELD  BPC_C_TH_LWB                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_C_TH_Y                            : 12;        /* 12..23, 0x00FFF000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_BPC_TH1_C;    /* CAM_C_BNR_BPC_TH1_C */

typedef union _CAM_C_REG_BNR_BPC_TH2_C_
{
        struct    /* 0x1A008448 */
        {
                FIELD  BPC_C_TH_UPB                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  1;        /* 12..12, 0x00001000 */
                FIELD  BPC_RANK_IDXB                         :  3;        /* 13..15, 0x0000E000 */
                FIELD  BPC_BLD_LWB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_BPC_TH2_C;    /* CAM_C_BNR_BPC_TH2_C */

typedef union _CAM_C_REG_BNR_BPC_TH3_C_
{
        struct    /* 0x1A00844C */
        {
                FIELD  BPC_C_TH_XA                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  BPC_C_TH_XB                           : 12;        /* 12..23, 0x00FFF000 */
                FIELD  BPC_C_TH_SLA                          :  4;        /* 24..27, 0x0F000000 */
                FIELD  BPC_C_TH_SLB                          :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_BPC_TH3_C;    /* CAM_C_BNR_BPC_TH3_C */

typedef union _CAM_C_REG_BNR_NR1_CON_
{
        struct    /* 0x1A008450 */
        {
                FIELD  rsv_0                                 :  4;        /*  0.. 3, 0x0000000F */
                FIELD  NR1_CT_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_NR1_CON;    /* CAM_C_BNR_NR1_CON */

typedef union _CAM_C_REG_BNR_NR1_CT_CON_
{
        struct    /* 0x1A008454 */
        {
                FIELD  NR1_CT_MD                             :  2;        /*  0.. 1, 0x00000003 */
                FIELD  NR1_CT_MD2                            :  2;        /*  2.. 3, 0x0000000C */
                FIELD  NR1_CT_THRD                           : 10;        /*  4..13, 0x00003FF0 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  NR1_MBND                              : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  2;        /* 26..27, 0x0C000000 */
                FIELD  NR1_CT_SLOPE                          :  2;        /* 28..29, 0x30000000 */
                FIELD  NR1_CT_DIV                            :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_NR1_CT_CON;    /* CAM_C_BNR_NR1_CT_CON */

typedef union _CAM_C_REG_BNR_NR1_CT_CON2_
{
        struct    /* 0x1A008458 */
        {
                FIELD  NR1_CT_LWB                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  NR1_CT_UPB                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_NR1_CT_CON2;    /* CAM_C_BNR_NR1_CT_CON2 */

typedef union _CAM_C_REG_BNR_NR1_CT_CON3_
{
        struct    /* 0x1A00845C */
        {
                FIELD  NR1_CT_LSP                            :  5;        /*  0.. 4, 0x0000001F */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  NR1_CT_USP                            :  5;        /*  8..12, 0x00001F00 */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_NR1_CT_CON3;    /* CAM_C_BNR_NR1_CT_CON3 */

typedef union _CAM_C_REG_BNR_PDC_CON_
{
        struct    /* 0x1A008460 */
        {
                FIELD  PDC_EN                                :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  PDC_CT                                :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  PDC_MODE                              :  2;        /*  8.. 9, 0x00000300 */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  PDC_OUT                               :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_CON;    /* CAM_C_BNR_PDC_CON */

typedef union _CAM_C_REG_BNR_PDC_GAIN_L0_
{
        struct    /* 0x1A008464 */
        {
                FIELD  PDC_GCF_L00                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L10                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_GAIN_L0;    /* CAM_C_BNR_PDC_GAIN_L0 */

typedef union _CAM_C_REG_BNR_PDC_GAIN_L1_
{
        struct    /* 0x1A008468 */
        {
                FIELD  PDC_GCF_L01                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L20                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_GAIN_L1;    /* CAM_C_BNR_PDC_GAIN_L1 */

typedef union _CAM_C_REG_BNR_PDC_GAIN_L2_
{
        struct    /* 0x1A00846C */
        {
                FIELD  PDC_GCF_L11                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L02                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_GAIN_L2;    /* CAM_C_BNR_PDC_GAIN_L2 */

typedef union _CAM_C_REG_BNR_PDC_GAIN_L3_
{
        struct    /* 0x1A008470 */
        {
                FIELD  PDC_GCF_L30                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L21                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_GAIN_L3;    /* CAM_C_BNR_PDC_GAIN_L3 */

typedef union _CAM_C_REG_BNR_PDC_GAIN_L4_
{
        struct    /* 0x1A008474 */
        {
                FIELD  PDC_GCF_L12                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_L03                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_GAIN_L4;    /* CAM_C_BNR_PDC_GAIN_L4 */

typedef union _CAM_C_REG_BNR_PDC_GAIN_R0_
{
        struct    /* 0x1A008478 */
        {
                FIELD  PDC_GCF_R00                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R10                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_GAIN_R0;    /* CAM_C_BNR_PDC_GAIN_R0 */

typedef union _CAM_C_REG_BNR_PDC_GAIN_R1_
{
        struct    /* 0x1A00847C */
        {
                FIELD  PDC_GCF_R01                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R20                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_GAIN_R1;    /* CAM_C_BNR_PDC_GAIN_R1 */

typedef union _CAM_C_REG_BNR_PDC_GAIN_R2_
{
        struct    /* 0x1A008480 */
        {
                FIELD  PDC_GCF_R11                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R02                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_GAIN_R2;    /* CAM_C_BNR_PDC_GAIN_R2 */

typedef union _CAM_C_REG_BNR_PDC_GAIN_R3_
{
        struct    /* 0x1A008484 */
        {
                FIELD  PDC_GCF_R30                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R21                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_GAIN_R3;    /* CAM_C_BNR_PDC_GAIN_R3 */

typedef union _CAM_C_REG_BNR_PDC_GAIN_R4_
{
        struct    /* 0x1A008488 */
        {
                FIELD  PDC_GCF_R12                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_R03                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_GAIN_R4;    /* CAM_C_BNR_PDC_GAIN_R4 */

typedef union _CAM_C_REG_BNR_PDC_TH_GB_
{
        struct    /* 0x1A00848C */
        {
                FIELD  PDC_GTH                               : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_BTH                               : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_TH_GB;    /* CAM_C_BNR_PDC_TH_GB */

typedef union _CAM_C_REG_BNR_PDC_TH_IA_
{
        struct    /* 0x1A008490 */
        {
                FIELD  PDC_ITH                               : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_ATH                               : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_TH_IA;    /* CAM_C_BNR_PDC_TH_IA */

typedef union _CAM_C_REG_BNR_PDC_TH_HD_
{
        struct    /* 0x1A008494 */
        {
                FIELD  PDC_NTH                               : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_DTH                               : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_TH_HD;    /* CAM_C_BNR_PDC_TH_HD */

typedef union _CAM_C_REG_BNR_PDC_SL_
{
        struct    /* 0x1A008498 */
        {
                FIELD  PDC_GSL                               :  4;        /*  0.. 3, 0x0000000F */
                FIELD  PDC_BSL                               :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  PDC_ISL                               :  4;        /*  8..11, 0x00000F00 */
                FIELD  PDC_ASL                               :  4;        /* 12..15, 0x0000F000 */
                FIELD  PDC_GCF_NORM                          :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_SL;    /* CAM_C_BNR_PDC_SL */

typedef union _CAM_C_REG_BNR_PDC_POS_
{
        struct    /* 0x1A00849C */
        {
                FIELD  PDC_XCENTER                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PDC_YCENTER                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BNR_PDC_POS;    /* CAM_C_BNR_PDC_POS */

typedef union _CAM_C_REG_STM_CFG0_
{
        struct    /* 0x1A0084A0 */
        {
                FIELD  STM_IHDR_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  STM_ZHDR_EN                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_STM_CFG0;    /* CAM_C_STM_CFG0 */

typedef union _CAM_C_REG_STM_CFG1_
{
        struct    /* 0x1A0084A4 */
        {
                FIELD  STM_IHDR_LE_FIRST                     :  1;        /*  0.. 0, 0x00000001 */
                FIELD  STM_ZHDR_RLE                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  STM_ZHDR_GLE                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  STM_ZHDR_BLE                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  STM_LIN_SEL                           :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  STM_LE_INV_CTL                        :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_STM_CFG1;    /* CAM_C_STM_CFG1 */

typedef union _CAM_C_REG_SCM_CFG0_
{
        struct    /* 0x1A0084B0 */
        {
                FIELD  SCM_IHDR_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  SCM_ZHDR_EN                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SCM_CFG0;    /* CAM_C_SCM_CFG0 */

typedef union _CAM_C_REG_SCM_CFG1_
{
        struct    /* 0x1A0084B4 */
        {
                FIELD  SCM_IHDR_LE_FIRST                     :  1;        /*  0.. 0, 0x00000001 */
                FIELD  SCM_ZHDR_RLE                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  SCM_ZHDR_GLE                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  SCM_ZHDR_BLE                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  SCM_LIN_SEL                           :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  SCM_LE_INV_CTL                        :  4;        /*  8..11, 0x00000F00 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SCM_CFG1;    /* CAM_C_SCM_CFG1 */

typedef union _CAM_C_REG_RPG_SATU_1_
{
        struct    /* 0x1A0084C0 */
        {
                FIELD  RPG_SATU_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RPG_SATU_GB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RPG_SATU_1;    /* CAM_C_RPG_SATU_1 */

typedef union _CAM_C_REG_RPG_SATU_2_
{
        struct    /* 0x1A0084C4 */
        {
                FIELD  RPG_SATU_GR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RPG_SATU_R                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RPG_SATU_2;    /* CAM_C_RPG_SATU_2 */

typedef union _CAM_C_REG_RPG_GAIN_1_
{
        struct    /* 0x1A0084C8 */
        {
                FIELD  RPG_GAIN_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  RPG_GAIN_GB                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RPG_GAIN_1;    /* CAM_C_RPG_GAIN_1 */

typedef union _CAM_C_REG_RPG_GAIN_2_
{
        struct    /* 0x1A0084CC */
        {
                FIELD  RPG_GAIN_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  RPG_GAIN_R                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RPG_GAIN_2;    /* CAM_C_RPG_GAIN_2 */

typedef union _CAM_C_REG_RPG_OFST_1_
{
        struct    /* 0x1A0084D0 */
        {
                FIELD  RPG_OFST_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RPG_OFST_GB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RPG_OFST_1;    /* CAM_C_RPG_OFST_1 */

typedef union _CAM_C_REG_RPG_OFST_2_
{
        struct    /* 0x1A0084D4 */
        {
                FIELD  RPG_OFST_GR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  RPG_OFST_R                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RPG_OFST_2;    /* CAM_C_RPG_OFST_2 */

typedef union _CAM_C_REG_RRZ_CTL_
{
        struct    /* 0x1A0084E0 */
        {
                FIELD  RRZ_HORI_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZ_VERT_EN                           :  1;        /*  1.. 1, 0x00000002 */
                FIELD  RRZ_OUTPUT_WAIT_EN                    :  1;        /*  2.. 2, 0x00000004 */
                FIELD  RRZ_MONO                              :  1;        /*  3.. 3, 0x00000008 */
                FIELD  RRZ_CL                                :  1;        /*  4.. 4, 0x00000010 */
                FIELD  RRZ_CL_HL                             :  1;        /*  5.. 5, 0x00000020 */
                FIELD  RRZ_NNIR                              :  1;        /*  6.. 6, 0x00000040 */
                FIELD  RRZ_VDM_VRZ_MODE                      :  1;        /*  7.. 7, 0x00000080 */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  RRZ_HORI_TBL_SEL                      :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  RRZ_VERT_TBL_SEL                      :  6;        /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_CTL;    /* CAM_C_RRZ_CTL */

typedef union _CAM_C_REG_RRZ_IN_IMG_
{
        struct    /* 0x1A0084E4 */
        {
                FIELD  RRZ_IN_WD                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RRZ_IN_HT                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_IN_IMG;    /* CAM_C_RRZ_IN_IMG */

typedef union _CAM_C_REG_RRZ_OUT_IMG_
{
        struct    /* 0x1A0084E8 */
        {
                FIELD  RRZ_OUT_WD                            : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RRZ_OUT_HT                            : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_OUT_IMG;    /* CAM_C_RRZ_OUT_IMG */

typedef union _CAM_C_REG_RRZ_HORI_STEP_
{
        struct    /* 0x1A0084EC */
        {
                FIELD  RRZ_HORI_STEP                         : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_HORI_STEP;    /* CAM_C_RRZ_HORI_STEP */

typedef union _CAM_C_REG_RRZ_VERT_STEP_
{
        struct    /* 0x1A0084F0 */
        {
                FIELD  RRZ_VERT_STEP                         : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_VERT_STEP;    /* CAM_C_RRZ_VERT_STEP */

typedef union _CAM_C_REG_RRZ_HORI_INT_OFST_
{
        struct    /* 0x1A0084F4 */
        {
                FIELD  RRZ_HORI_INT_OFST                     : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_HORI_INT_OFST;    /* CAM_C_RRZ_HORI_INT_OFST */

typedef union _CAM_C_REG_RRZ_HORI_SUB_OFST_
{
        struct    /* 0x1A0084F8 */
        {
                FIELD  RRZ_HORI_SUB_OFST                     : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                : 17;        /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_HORI_SUB_OFST;    /* CAM_C_RRZ_HORI_SUB_OFST */

typedef union _CAM_C_REG_RRZ_VERT_INT_OFST_
{
        struct    /* 0x1A0084FC */
        {
                FIELD  RRZ_VERT_INT_OFST                     : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_VERT_INT_OFST;    /* CAM_C_RRZ_VERT_INT_OFST */

typedef union _CAM_C_REG_RRZ_VERT_SUB_OFST_
{
        struct    /* 0x1A008500 */
        {
                FIELD  RRZ_VERT_SUB_OFST                     : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                : 17;        /* 15..31, 0xFFFF8000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_VERT_SUB_OFST;    /* CAM_C_RRZ_VERT_SUB_OFST */

typedef union _CAM_C_REG_RRZ_MODE_TH_
{
        struct    /* 0x1A008504 */
        {
                FIELD  RRZ_TH_MD                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  RRZ_TH_HI                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  RRZ_TH_LO                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  RRZ_TH_MD2                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_MODE_TH;    /* CAM_C_RRZ_MODE_TH */

typedef union _CAM_C_REG_RRZ_MODE_CTL_
{
        struct    /* 0x1A008508 */
        {
                FIELD  RRZ_PRF_BLD                           :  9;        /*  0.. 8, 0x000001FF */
                FIELD  RRZ_PRF                               :  2;        /*  9..10, 0x00000600 */
                FIELD  RRZ_BLD_SL                            :  5;        /* 11..15, 0x0000F800 */
                FIELD  RRZ_CR_MODE                           :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                : 15;        /* 17..31, 0xFFFE0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_MODE_CTL;    /* CAM_C_RRZ_MODE_CTL */

typedef union _CAM_C_REG_RRZ_RLB_AOFST_
{
        struct    /* 0x1A00850C */
        {
                FIELD  RRZ_RLB_AOFST                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_RLB_AOFST;    /* CAM_C_RRZ_RLB_AOFST */

typedef union _CAM_C_REG_RRZ_LBLD_CFG_
{
        struct    /* 0x1A008510 */
        {
                FIELD  RRZ_LBLD_TH                           : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  RRZ_LBLD_SL                           :  5;        /* 16..20, 0x001F0000 */
                FIELD  rsv_21                                : 11;        /* 21..31, 0xFFE00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_LBLD_CFG;    /* CAM_C_RRZ_LBLD_CFG */

typedef union _CAM_C_REG_RRZ_NNIR_TBL_SEL_
{
        struct    /* 0x1A008514 */
        {
                FIELD  RRZ_HORI_TBL2_SEL                     :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  RRZ_VERT_TBL2_SEL                     :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                : 18;        /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZ_NNIR_TBL_SEL;    /* CAM_C_RRZ_NNIR_TBL_SEL */

typedef union _CAM_C_REG_RMX_CTL_
{
        struct    /* 0x1A008540 */
        {
                FIELD  RMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  RMX_SINGLE_MODE_1                     :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  RMX_SINGLE_MODE_2                     :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  6;        /* 25..30, 0x7E000000 */
                FIELD  RMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMX_CTL;    /* CAM_C_RMX_CTL */

typedef union _CAM_C_REG_RMX_CROP_
{
        struct    /* 0x1A008544 */
        {
                FIELD  RMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  RMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMX_CROP;    /* CAM_C_RMX_CROP */

typedef union _CAM_C_REG_RMX_VSIZE_
{
        struct    /* 0x1A008548 */
        {
                FIELD  RMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMX_VSIZE;    /* CAM_C_RMX_VSIZE */

typedef union _CAM_C_REG_BMX_CTL_
{
        struct    /* 0x1A008580 */
        {
                FIELD  BMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  BMX_SINGLE_MODE_1                     :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  BMX_SINGLE_MODE_2                     :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  6;        /* 25..30, 0x7E000000 */
                FIELD  BMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BMX_CTL;    /* CAM_C_BMX_CTL */

typedef union _CAM_C_REG_BMX_CROP_
{
        struct    /* 0x1A008584 */
        {
                FIELD  BMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BMX_CROP;    /* CAM_C_BMX_CROP */

typedef union _CAM_C_REG_BMX_VSIZE_
{
        struct    /* 0x1A008588 */
        {
                FIELD  BMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BMX_VSIZE;    /* CAM_C_BMX_VSIZE */

typedef union _CAM_C_REG_UFEG_CON_
{
        struct    /* 0x1A0085C0 */
        {
                FIELD  UFEG_FORCE_PCM                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  UFEG_TCCT_BYP                         :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEG_CON;    /* CAM_C_UFEG_CON */

typedef union _CAM_C_REG_LSC_CTL1_
{
        struct    /* 0x1A0085D0 */
        {
                FIELD  SDBLK_YOFST                           :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 : 10;        /*  6..15, 0x0000FFC0 */
                FIELD  SDBLK_XOFST                           :  6;        /* 16..21, 0x003F0000 */
                FIELD  LSC_EXTEND_COEF_MODE                  :  1;        /* 22..22, 0x00400000 */
                FIELD  rsv_23                                :  1;        /* 23..23, 0x00800000 */
                FIELD  SD_COEFRD_MODE                        :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  3;        /* 25..27, 0x0E000000 */
                FIELD  SD_ULTRA_MODE                         :  1;        /* 28..28, 0x10000000 */
                FIELD  LSC_PRC_MODE                          :  1;        /* 29..29, 0x20000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC_CTL1;    /* CAM_C_LSC_CTL1 */

typedef union _CAM_C_REG_LSC_CTL2_
{
        struct    /* 0x1A0085D4 */
        {
                FIELD  LSC_SDBLK_WIDTH                       : 13;        /*  0..12, 0x00001FFF */
                FIELD  LSC_SDBLK_XNUM                        :  5;        /* 13..17, 0x0003E000 */
                FIELD  LSC_OFLN                              :  1;        /* 18..18, 0x00040000 */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC_CTL2;    /* CAM_C_LSC_CTL2 */

typedef union _CAM_C_REG_LSC_CTL3_
{
        struct    /* 0x1A0085D8 */
        {
                FIELD  LSC_SDBLK_HEIGHT                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  LSC_SDBLK_YNUM                        :  5;        /* 13..17, 0x0003E000 */
                FIELD  LSC_SPARE                             : 14;        /* 18..31, 0xFFFC0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC_CTL3;    /* CAM_C_LSC_CTL3 */

typedef union _CAM_C_REG_LSC_LBLOCK_
{
        struct    /* 0x1A0085DC */
        {
                FIELD  LSC_SDBLK_lHEIGHT                     : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LSC_SDBLK_lWIDTH                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC_LBLOCK;    /* CAM_C_LSC_LBLOCK */

typedef union _CAM_C_REG_LSC_RATIO_0_
{
        struct    /* 0x1A0085E0 */
        {
                FIELD  LSC_RA03                              :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  LSC_RA02                              :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_RA01                              :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  LSC_RA00                              :  6;        /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC_RATIO_0;    /* CAM_C_LSC_RATIO_0 */

typedef union _CAM_C_REG_LSC_TPIPE_OFST_
{
        struct    /* 0x1A0085E4 */
        {
                FIELD  LSC_TPIPE_OFST_Y                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LSC_TPIPE_OFST_X                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC_TPIPE_OFST;    /* CAM_C_LSC_TPIPE_OFST */

typedef union _CAM_C_REG_LSC_TPIPE_SIZE_
{
        struct    /* 0x1A0085E8 */
        {
                FIELD  LSC_TPIPE_SIZE_Y                      : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_TPIPE_SIZE_X                      : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC_TPIPE_SIZE;    /* CAM_C_LSC_TPIPE_SIZE */

typedef union _CAM_C_REG_LSC_GAIN_TH_
{
        struct    /* 0x1A0085EC */
        {
                FIELD  LSC_GAIN_TH2                          :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  1;        /*  9.. 9, 0x00000200 */
                FIELD  LSC_GAIN_TH1                          :  9;        /* 10..18, 0x0007FC00 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  LSC_GAIN_TH0                          :  9;        /* 20..28, 0x1FF00000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC_GAIN_TH;    /* CAM_C_LSC_GAIN_TH */

typedef union _CAM_C_REG_LSC_RATIO_1_
{
        struct    /* 0x1A0085F0 */
        {
                FIELD  LSC_RA13                              :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  LSC_RA12                              :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_RA11                              :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  LSC_RA10                              :  6;        /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC_RATIO_1;    /* CAM_C_LSC_RATIO_1 */

typedef union _CAM_C_REG_LSC_UPB_B_GB_
{
        struct    /* 0x1A0085F4 */
        {
                FIELD  LSC_UPB_GB                            : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_UPB_B                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC_UPB_B_GB;    /* CAM_C_LSC_UPB_B_GB */

typedef union _CAM_C_REG_LSC_UPB_GR_R_
{
        struct    /* 0x1A0085F8 */
        {
                FIELD  LSC_UPB_R                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  LSC_UPB_GR                            : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC_UPB_GR_R;    /* CAM_C_LSC_UPB_GR_R */

typedef union _CAM_C_REG_AF_CON_
{
        struct    /* 0x1A008610 */
        {
                FIELD  AF_BLF_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  AF_BLF_D_LVL                          :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 :  1;        /*  7.. 7, 0x00000080 */
                FIELD  AF_BLF_R_LVL                          :  4;        /*  8..11, 0x00000F00 */
                FIELD  AF_BLF_VFIR_MUX                       :  1;        /* 12..12, 0x00001000 */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  AF_H_GONLY                            :  1;        /* 16..16, 0x00010000 */
                FIELD  AF_V_GONLY                            :  1;        /* 17..17, 0x00020000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  AF_V_AVG_LVL                          :  2;        /* 20..21, 0x00300000 */
                FIELD  AF_EXT_STAT_EN                        :  1;        /* 22..22, 0x00400000 */
                FIELD  AF_VFLT_MODE                          :  1;        /* 23..23, 0x00800000 */
                FIELD  rsv_24                                :  4;        /* 24..27, 0x0F000000 */
                FIELD  RESERVED                              :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_CON;    /* CAM_C_AF_CON */

typedef union _CAM_C_REG_AF_TH_0_
{
        struct    /* 0x1A008614 */
        {
                FIELD  AF_H_TH_0                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_TH_0;    /* CAM_C_AF_TH_0 */

typedef union _CAM_C_REG_AF_TH_1_
{
        struct    /* 0x1A008618 */
        {
                FIELD  AF_V_TH                               :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_R_SAT_TH                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_G_SAT_TH                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_B_SAT_TH                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_TH_1;    /* CAM_C_AF_TH_1 */

typedef union _CAM_C_REG_AF_FLT_1_
{
        struct    /* 0x1A00861C */
        {
                FIELD  AF_HFLT0_P1                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT0_P2                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT0_P3                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT0_P4                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_FLT_1;    /* CAM_C_AF_FLT_1 */

typedef union _CAM_C_REG_AF_FLT_2_
{
        struct    /* 0x1A008620 */
        {
                FIELD  AF_HFLT0_P5                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT0_P6                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT0_P7                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT0_P8                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_FLT_2;    /* CAM_C_AF_FLT_2 */

typedef union _CAM_C_REG_AF_FLT_3_
{
        struct    /* 0x1A008624 */
        {
                FIELD  AF_HFLT0_P9                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT0_P10                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT0_P11                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT0_P12                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_FLT_3;    /* CAM_C_AF_FLT_3 */

typedef union _CAM_C_REG_AF_FLT_4_
{
        struct    /* 0x1A008628 */
        {
                FIELD  AF_HFLT1_P1                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT1_P2                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT1_P3                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT1_P4                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_FLT_4;    /* CAM_C_AF_FLT_4 */

typedef union _CAM_C_REG_AF_FLT_5_
{
        struct    /* 0x1A00862C */
        {
                FIELD  AF_HFLT1_P5                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT1_P6                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT1_P7                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT1_P8                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_FLT_5;    /* CAM_C_AF_FLT_5 */

typedef union _CAM_C_REG_AF_FLT_6_
{
        struct    /* 0x1A008630 */
        {
                FIELD  AF_HFLT1_P9                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT1_P10                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT1_P11                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT1_P12                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_FLT_6;    /* CAM_C_AF_FLT_6 */

typedef union _CAM_C_REG_AF_FLT_7_
{
        struct    /* 0x1A008634 */
        {
                FIELD  AF_VFLT_X0                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X1                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_FLT_7;    /* CAM_C_AF_FLT_7 */

typedef union _CAM_C_REG_AF_FLT_8_
{
        struct    /* 0x1A008638 */
        {
                FIELD  AF_VFLT_X2                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X3                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_FLT_8;    /* CAM_C_AF_FLT_8 */

typedef union _CAM_C_REG_AF_SIZE_
{
        struct    /* 0x1A008640 */
        {
                FIELD  AF_IMAGE_WD                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                : 18;        /* 14..31, 0xFFFFC000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_SIZE;    /* CAM_C_AF_SIZE */

typedef union _CAM_C_REG_AF_VLD_
{
        struct    /* 0x1A008644 */
        {
                FIELD  AF_VLD_XSTART                         : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AF_VLD_YSTART                         : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_VLD;    /* CAM_C_AF_VLD */

typedef union _CAM_C_REG_AF_BLK_0_
{
        struct    /* 0x1A008648 */
        {
                FIELD  AF_BLK_XSIZE                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_BLK_YSIZE                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_BLK_0;    /* CAM_C_AF_BLK_0 */

typedef union _CAM_C_REG_AF_BLK_1_
{
        struct    /* 0x1A00864C */
        {
                FIELD  AF_BLK_XNUM                           :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  AF_BLK_YNUM                           :  9;        /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_BLK_1;    /* CAM_C_AF_BLK_1 */

typedef union _CAM_C_REG_AF_TH_2_
{
        struct    /* 0x1A008650 */
        {
                FIELD  AF_HFLT2_SAT_TH0                      :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_HFLT2_SAT_TH1                      :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_HFLT2_SAT_TH2                      :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_HFLT2_SAT_TH3                      :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_TH_2;    /* CAM_C_AF_TH_2 */

typedef union _CAM_C_REG_AF_FLT_9_
{
        struct    /* 0x1A008654 */
        {
                FIELD  AF_VFLT_X4                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X5                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_FLT_9;    /* CAM_C_AF_FLT_9 */

typedef union _CAM_C_REG_AF_FLT_10_
{
        struct    /* 0x1A008658 */
        {
                FIELD  AF_VFLT_X6                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X7                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_FLT_10;    /* CAM_C_AF_FLT_10 */

typedef union _CAM_C_REG_AF_FLT_11_
{
        struct    /* 0x1A00865C */
        {
                FIELD  AF_VFLT_X8                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X9                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_FLT_11;    /* CAM_C_AF_FLT_11 */

typedef union _CAM_C_REG_AF_FLT_12_
{
        struct    /* 0x1A008660 */
        {
                FIELD  AF_VFLT_X10                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  AF_VFLT_X11                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_FLT_12;    /* CAM_C_AF_FLT_12 */

typedef union _CAM_C_REG_AF_LUT_H0_0_
{
        struct    /* 0x1A008670 */
        {
                FIELD  AF_H_TH_0_LUT_MODE                    :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AF_H_TH_0_GAIN                        :  9;        /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                : 22;        /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_H0_0;    /* CAM_C_AF_LUT_H0_0 */

typedef union _CAM_C_REG_AF_LUT_H0_1_
{
        struct    /* 0x1A008674 */
        {
                FIELD  AF_H_TH_0_D1                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D2                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D3                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D4                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_H0_1;    /* CAM_C_AF_LUT_H0_1 */

typedef union _CAM_C_REG_AF_LUT_H0_2_
{
        struct    /* 0x1A008678 */
        {
                FIELD  AF_H_TH_0_D5                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D6                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D7                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D8                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_H0_2;    /* CAM_C_AF_LUT_H0_2 */

typedef union _CAM_C_REG_AF_LUT_H0_3_
{
        struct    /* 0x1A00867C */
        {
                FIELD  AF_H_TH_0_D9                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D10                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D11                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D12                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_H0_3;    /* CAM_C_AF_LUT_H0_3 */

typedef union _CAM_C_REG_AF_LUT_H0_4_
{
        struct    /* 0x1A008680 */
        {
                FIELD  AF_H_TH_0_D13                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_0_D14                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_0_D15                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_0_D16                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_H0_4;    /* CAM_C_AF_LUT_H0_4 */

typedef union _CAM_C_REG_AF_LUT_H1_0_
{
        struct    /* 0x1A008690 */
        {
                FIELD  AF_H_TH_1_LUT_MODE                    :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AF_H_TH_1_GAIN                        :  9;        /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                : 22;        /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_H1_0;    /* CAM_C_AF_LUT_H1_0 */

typedef union _CAM_C_REG_AF_LUT_H1_1_
{
        struct    /* 0x1A008694 */
        {
                FIELD  AF_H_TH_1_D1                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D2                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D3                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D4                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_H1_1;    /* CAM_C_AF_LUT_H1_1 */

typedef union _CAM_C_REG_AF_LUT_H1_2_
{
        struct    /* 0x1A008698 */
        {
                FIELD  AF_H_TH_1_D5                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D6                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D7                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D8                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_H1_2;    /* CAM_C_AF_LUT_H1_2 */

typedef union _CAM_C_REG_AF_LUT_H1_3_
{
        struct    /* 0x1A00869C */
        {
                FIELD  AF_H_TH_1_D9                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D10                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D11                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D12                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_H1_3;    /* CAM_C_AF_LUT_H1_3 */

typedef union _CAM_C_REG_AF_LUT_H1_4_
{
        struct    /* 0x1A0086A0 */
        {
                FIELD  AF_H_TH_1_D13                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_H_TH_1_D14                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_H_TH_1_D15                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_H_TH_1_D16                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_H1_4;    /* CAM_C_AF_LUT_H1_4 */

typedef union _CAM_C_REG_AF_LUT_V_0_
{
        struct    /* 0x1A0086B0 */
        {
                FIELD  AF_V_TH_LUT_MODE                      :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AF_V_TH_GAIN                          :  9;        /*  1.. 9, 0x000003FE */
                FIELD  rsv_10                                : 22;        /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_V_0;    /* CAM_C_AF_LUT_V_0 */

typedef union _CAM_C_REG_AF_LUT_V_1_
{
        struct    /* 0x1A0086B4 */
        {
                FIELD  AF_V_TH_D1                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D2                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D3                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D4                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_V_1;    /* CAM_C_AF_LUT_V_1 */

typedef union _CAM_C_REG_AF_LUT_V_2_
{
        struct    /* 0x1A0086B8 */
        {
                FIELD  AF_V_TH_D5                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D6                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D7                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D8                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_V_2;    /* CAM_C_AF_LUT_V_2 */

typedef union _CAM_C_REG_AF_LUT_V_3_
{
        struct    /* 0x1A0086BC */
        {
                FIELD  AF_V_TH_D9                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D10                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D11                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D12                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_V_3;    /* CAM_C_AF_LUT_V_3 */

typedef union _CAM_C_REG_AF_LUT_V_4_
{
        struct    /* 0x1A0086C0 */
        {
                FIELD  AF_V_TH_D13                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  AF_V_TH_D14                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_V_TH_D15                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  AF_V_TH_D16                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_LUT_V_4;    /* CAM_C_AF_LUT_V_4 */

typedef union _CAM_C_REG_AF_CON2_
{
        struct    /* 0x1A0086C4 */
        {
                FIELD  AF_DS_EN                              :  1;        /*  0.. 0, 0x00000001 */
                FIELD  AF_H_FV1_ABS                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AF_H_FV2_ABS                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AF_V_FV_ABS                           :  1;        /*  3.. 3, 0x00000008 */
                FIELD  AF_H_MAXFV_ABS                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  AF_H_WFV_ABS                          :  1;        /*  5.. 5, 0x00000020 */
                FIELD  AF_H_FV2_EN                           :  1;        /*  6.. 6, 0x00000040 */
                FIELD  rsv_7                                 : 25;        /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_CON2;    /* CAM_C_AF_CON2 */

typedef union _CAM_C_REG_AF_BLK_2_
{
        struct    /* 0x1A0086C8 */
        {
                FIELD  AF_PROT_BLK_XSIZE                     :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AF_PROT_BLK_YSIZE                     :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AF_BLK_2;    /* CAM_C_AF_BLK_2 */

typedef union _CAM_C_REG_HLR_CFG_
{
        struct    /* 0x1A008710 */
        {
                FIELD  HLR_DTH                               :  8;        /*  0.. 7, 0x000000FF */
                FIELD  HLR_DSL                               : 10;        /*  8..17, 0x0003FF00 */
                FIELD  rsv_18                                :  1;        /* 18..18, 0x00040000 */
                FIELD  HLR_SL_EN                             :  1;        /* 19..19, 0x00080000 */
                FIELD  HLR_RAT                               :  6;        /* 20..25, 0x03F00000 */
                FIELD  HLR_MODE                              :  2;        /* 26..27, 0x0C000000 */
                FIELD  HLR_EDGE                              :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_HLR_CFG;    /* CAM_C_HLR_CFG */

typedef union _CAM_C_REG_HLR_GAIN_
{
        struct    /* 0x1A008718 */
        {
                FIELD  HLR_GAIN_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  HLR_GAIN_GB                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_HLR_GAIN;    /* CAM_C_HLR_GAIN */

typedef union _CAM_C_REG_HLR_GAIN_1_
{
        struct    /* 0x1A00871C */
        {
                FIELD  HLR_GAIN_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  HLR_GAIN_R                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_HLR_GAIN_1;    /* CAM_C_HLR_GAIN_1 */

typedef union _CAM_C_REG_HLR_OFST_
{
        struct    /* 0x1A008720 */
        {
                FIELD  HLR_OFST_B                            : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  HLR_OFST_GB                           : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_HLR_OFST;    /* CAM_C_HLR_OFST */

typedef union _CAM_C_REG_HLR_OFST_1_
{
        struct    /* 0x1A008724 */
        {
                FIELD  HLR_OFST_GR                           : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  HLR_OFST_R                            : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_HLR_OFST_1;    /* CAM_C_HLR_OFST_1 */

typedef union _CAM_C_REG_HLR_IVGN_
{
        struct    /* 0x1A008728 */
        {
                FIELD  HLR_IVGN_B                            : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  HLR_IVGN_GB                           : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_HLR_IVGN;    /* CAM_C_HLR_IVGN */

typedef union _CAM_C_REG_HLR_IVGN_1_
{
        struct    /* 0x1A00872C */
        {
                FIELD  HLR_IVGN_GR                           : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                :  5;        /* 11..15, 0x0000F800 */
                FIELD  HLR_IVGN_R                            : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_HLR_IVGN_1;    /* CAM_C_HLR_IVGN_1 */

typedef union _CAM_C_REG_HLR_KC_
{
        struct    /* 0x1A008730 */
        {
                FIELD  HLR_KC_C0                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  HLR_KC_C1                             : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_HLR_KC;    /* CAM_C_HLR_KC */

typedef union _CAM_C_REG_HLR_CFG_1_
{
        struct    /* 0x1A008734 */
        {
                FIELD  HLR_STR                               :  7;        /*  0.. 6, 0x0000007F */
                FIELD  rsv_7                                 : 25;        /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_HLR_CFG_1;    /* CAM_C_HLR_CFG_1 */

typedef union _CAM_C_REG_HLR_SL_PARA_
{
        struct    /* 0x1A008738 */
        {
                FIELD  HLR_SL_Y1                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  HLR_SL_Y2                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_HLR_SL_PARA;    /* CAM_C_HLR_SL_PARA */

typedef union _CAM_C_REG_HLR_SL_PARA_1_
{
        struct    /* 0x1A00873C */
        {
                FIELD  HLR_SL_Y3                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  HLR_SL_Y4                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_HLR_SL_PARA_1;    /* CAM_C_HLR_SL_PARA_1 */

typedef union _CAM_C_REG_LCS25_CON_
{
        struct    /* 0x1A008790 */
        {
                FIELD  LCS25_LOG                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  7;        /*  1.. 7, 0x000000FE */
                FIELD  LCS25_OUT_WD                          :  9;        /*  8..16, 0x0001FF00 */
                FIELD  rsv_17                                :  3;        /* 17..19, 0x000E0000 */
                FIELD  LCS25_OUT_HT                          :  9;        /* 20..28, 0x1FF00000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_CON;    /* CAM_C_LCS25_CON */

typedef union _CAM_C_REG_LCS25_ST_
{
        struct    /* 0x1A008794 */
        {
                FIELD  LCS25_START_J                         : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_START_I                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_ST;    /* CAM_C_LCS25_ST */

typedef union _CAM_C_REG_LCS25_AWS_
{
        struct    /* 0x1A008798 */
        {
                FIELD  LCS25_IN_WD                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_IN_HT                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_AWS;    /* CAM_C_LCS25_AWS */

typedef union _CAM_C_REG_LCS25_FLR_
{
        struct    /* 0x1A00879C */
        {
                FIELD  LCS25_FLR_OFST                        :  8;        /*  0.. 7, 0x000000FF */
                FIELD  LCS25_FLR_GAIN                        : 12;        /*  8..19, 0x000FFF00 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_FLR;    /* CAM_C_LCS25_FLR */

typedef union _CAM_C_REG_LCS25_LRZR_1_
{
        struct    /* 0x1A0087A0 */
        {
                FIELD  LCS25_LRZR_X                          : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_LRZR_1;    /* CAM_C_LCS25_LRZR_1 */

typedef union _CAM_C_REG_LCS25_LRZR_2_
{
        struct    /* 0x1A0087A4 */
        {
                FIELD  LCS25_LRZR_Y                          : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_LRZR_2;    /* CAM_C_LCS25_LRZR_2 */

typedef union _CAM_C_REG_LCS25_SATU_1_
{
        struct    /* 0x1A0087A8 */
        {
                FIELD  LCS25_SATU_B                          : 16;        /*  0..15, 0x0000FFFF */
                FIELD  LCS25_SATU_GB                         : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_SATU_1;    /* CAM_C_LCS25_SATU_1 */

typedef union _CAM_C_REG_LCS25_SATU_2_
{
        struct    /* 0x1A0087AC */
        {
                FIELD  LCS25_SATU_GR                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  LCS25_SATU_R                          : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_SATU_2;    /* CAM_C_LCS25_SATU_2 */

typedef union _CAM_C_REG_LCS25_GAIN_1_
{
        struct    /* 0x1A0087B0 */
        {
                FIELD  LCS25_GAIN_B                          : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_GAIN_GB                         : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_GAIN_1;    /* CAM_C_LCS25_GAIN_1 */

typedef union _CAM_C_REG_LCS25_GAIN_2_
{
        struct    /* 0x1A0087B4 */
        {
                FIELD  LCS25_GAIN_GR                         : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_GAIN_R                          : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_GAIN_2;    /* CAM_C_LCS25_GAIN_2 */

typedef union _CAM_C_REG_LCS25_OFST_1_
{
        struct    /* 0x1A0087B8 */
        {
                FIELD  LCS25_OFST_B                          : 16;        /*  0..15, 0x0000FFFF */
                FIELD  LCS25_OFST_GB                         : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_OFST_1;    /* CAM_C_LCS25_OFST_1 */

typedef union _CAM_C_REG_LCS25_OFST_2_
{
        struct    /* 0x1A0087BC */
        {
                FIELD  LCS25_OFST_GR                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  LCS25_OFST_R                          : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_OFST_2;    /* CAM_C_LCS25_OFST_2 */

typedef union _CAM_C_REG_LCS25_G2G_CNV_1_
{
        struct    /* 0x1A0087C0 */
        {
                FIELD  LCS25_G2G_CNV_00                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_CNV_01                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_G2G_CNV_1;    /* CAM_C_LCS25_G2G_CNV_1 */

typedef union _CAM_C_REG_LCS25_G2G_CNV_2_
{
        struct    /* 0x1A0087C4 */
        {
                FIELD  LCS25_G2G_CNV_02                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_CNV_10                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_G2G_CNV_2;    /* CAM_C_LCS25_G2G_CNV_2 */

typedef union _CAM_C_REG_LCS25_G2G_CNV_3_
{
        struct    /* 0x1A0087C8 */
        {
                FIELD  LCS25_G2G_CNV_11                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_CNV_12                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_G2G_CNV_3;    /* CAM_C_LCS25_G2G_CNV_3 */

typedef union _CAM_C_REG_LCS25_G2G_CNV_4_
{
        struct    /* 0x1A0087CC */
        {
                FIELD  LCS25_G2G_CNV_20                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_CNV_21                      : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_G2G_CNV_4;    /* CAM_C_LCS25_G2G_CNV_4 */

typedef union _CAM_C_REG_LCS25_G2G_CNV_5_
{
        struct    /* 0x1A0087D0 */
        {
                FIELD  LCS25_G2G_CNV_22                      : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  LCS25_G2G_ACC                         :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_G2G_CNV_5;    /* CAM_C_LCS25_G2G_CNV_5 */

typedef union _CAM_C_REG_LCS25_LPF_
{
        struct    /* 0x1A0087D4 */
        {
                FIELD  LCS25_LPF_EN                          :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 15;        /*  1..15, 0x0000FFFE */
                FIELD  LCS25_LPF_TH                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCS25_LPF;    /* CAM_C_LCS25_LPF */

typedef union _CAM_C_REG_RCP_CROP_CON1_
{
        struct    /* 0x1A008800 */
        {
                FIELD  RCP_STR_X                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  RCP_END_X                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RCP_CROP_CON1;    /* CAM_C_RCP_CROP_CON1 */

typedef union _CAM_C_REG_RCP_CROP_CON2_
{
        struct    /* 0x1A008804 */
        {
                FIELD  RCP_STR_Y                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  RCP_END_Y                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RCP_CROP_CON2;    /* CAM_C_RCP_CROP_CON2 */

typedef union _CAM_C_REG_SGG1_PGN_
{
        struct    /* 0x1A008810 */
        {
                FIELD  SGG_GAIN                              : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGG1_PGN;    /* CAM_C_SGG1_PGN */

typedef union _CAM_C_REG_SGG1_GMRC_1_
{
        struct    /* 0x1A008814 */
        {
                FIELD  SGG_GMR_1                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_2                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_3                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGG_GMR_4                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGG1_GMRC_1;    /* CAM_C_SGG1_GMRC_1 */

typedef union _CAM_C_REG_SGG1_GMRC_2_
{
        struct    /* 0x1A008818 */
        {
                FIELD  SGG_GMR_5                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_6                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_7                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGG1_GMRC_2;    /* CAM_C_SGG1_GMRC_2 */

typedef union _CAM_C_REG_QBN2_MODE_
{
        struct    /* 0x1A008820 */
        {
                FIELD  QBN_ACC                               :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  QBN_ACC_MODE                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_QBN2_MODE;    /* CAM_C_QBN2_MODE */

typedef union _CAM_C_REG_QBN1_MODE_
{
        struct    /* 0x1A0089D0 */
        {
                FIELD  QBN_ACC                               :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  QBN_ACC_MODE                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_QBN1_MODE;    /* CAM_C_QBN1_MODE */

typedef union _CAM_C_REG_CPG_SATU_1_
{
        struct    /* 0x1A0089E0 */
        {
                FIELD  CPG_SATU_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPG_SATU_GB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPG_SATU_1;    /* CAM_C_CPG_SATU_1 */

typedef union _CAM_C_REG_CPG_SATU_2_
{
        struct    /* 0x1A0089E4 */
        {
                FIELD  CPG_SATU_GR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPG_SATU_R                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPG_SATU_2;    /* CAM_C_CPG_SATU_2 */

typedef union _CAM_C_REG_CPG_GAIN_1_
{
        struct    /* 0x1A0089E8 */
        {
                FIELD  CPG_GAIN_B                            : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  CPG_GAIN_GB                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPG_GAIN_1;    /* CAM_C_CPG_GAIN_1 */

typedef union _CAM_C_REG_CPG_GAIN_2_
{
        struct    /* 0x1A0089EC */
        {
                FIELD  CPG_GAIN_GR                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  CPG_GAIN_R                            : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPG_GAIN_2;    /* CAM_C_CPG_GAIN_2 */

typedef union _CAM_C_REG_CPG_OFST_1_
{
        struct    /* 0x1A0089F0 */
        {
                FIELD  CPG_OFST_B                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPG_OFST_GB                           : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPG_OFST_1;    /* CAM_C_CPG_OFST_1 */

typedef union _CAM_C_REG_CPG_OFST_2_
{
        struct    /* 0x1A0089F4 */
        {
                FIELD  CPG_OFST_GR                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPG_OFST_R                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPG_OFST_2;    /* CAM_C_CPG_OFST_2 */

typedef union _CAM_C_REG_VBN_GAIN_
{
        struct    /* 0x1A008A30 */
        {
                FIELD  VBN_GAIN                              : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_VBN_GAIN;    /* CAM_C_VBN_GAIN */

typedef union _CAM_C_REG_VBN_OFST_
{
        struct    /* 0x1A008A34 */
        {
                FIELD  VBN_OFST                              : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_VBN_OFST;    /* CAM_C_VBN_OFST */

typedef union _CAM_C_REG_VBN_TYPE_
{
        struct    /* 0x1A008A38 */
        {
                FIELD  VBN_TYPE                              :  1;        /*  0.. 0, 0x00000001 */
                FIELD  VBN_DIAG_SEL_EN                       :  1;        /*  1.. 1, 0x00000002 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_VBN_TYPE;    /* CAM_C_VBN_TYPE */

typedef union _CAM_C_REG_VBN_SPARE_
{
        struct    /* 0x1A008A3C */
        {
                FIELD  VBN_SPARE                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_VBN_SPARE;    /* CAM_C_VBN_SPARE */

typedef union _CAM_C_REG_AMX_CTL_
{
        struct    /* 0x1A008A50 */
        {
                FIELD  AMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  AMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  AMX_SINGLE_MODE_1                     :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  AMX_SINGLE_MODE_2                     :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  6;        /* 25..30, 0x7E000000 */
                FIELD  AMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AMX_CTL;    /* CAM_C_AMX_CTL */

typedef union _CAM_C_REG_AMX_CROP_
{
        struct    /* 0x1A008A54 */
        {
                FIELD  AMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  AMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AMX_CROP;    /* CAM_C_AMX_CROP */

typedef union _CAM_C_REG_AMX_VSIZE_
{
        struct    /* 0x1A008A58 */
        {
                FIELD  AMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AMX_VSIZE;    /* CAM_C_AMX_VSIZE */

typedef union _CAM_C_REG_BIN_CTL_
{
        struct    /* 0x1A008A70 */
        {
                FIELD  BIN_TYPE                              :  2;        /*  0.. 1, 0x00000003 */
                FIELD  BIN_MODE                              :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  BIN_DMD                               :  2;        /*  4.. 5, 0x00000030 */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  BIN_OV_TH                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  BIN_LE_INV_CTL                        :  4;        /* 16..19, 0x000F0000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BIN_CTL;    /* CAM_C_BIN_CTL */

typedef union _CAM_C_REG_BIN_FTH_
{
        struct    /* 0x1A008A74 */
        {
                FIELD  BIN_FTH1                              :  8;        /*  0.. 7, 0x000000FF */
                FIELD  BIN_FTH2                              :  8;        /*  8..15, 0x0000FF00 */
                FIELD  BIN_FTH3                              :  8;        /* 16..23, 0x00FF0000 */
                FIELD  BIN_FTH4                              :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BIN_FTH;    /* CAM_C_BIN_FTH */

typedef union _CAM_C_REG_BIN_SPARE_
{
        struct    /* 0x1A008A78 */
        {
                FIELD  BIN_SPARE                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BIN_SPARE;    /* CAM_C_BIN_SPARE */

typedef union _CAM_C_REG_DBN_GAIN_
{
        struct    /* 0x1A008A90 */
        {
                FIELD  DBN_GAIN                              : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBN_GAIN;    /* CAM_C_DBN_GAIN */

typedef union _CAM_C_REG_DBN_OFST_
{
        struct    /* 0x1A008A94 */
        {
                FIELD  DBN_OFST                              : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBN_OFST;    /* CAM_C_DBN_OFST */

typedef union _CAM_C_REG_DBN_SPARE_
{
        struct    /* 0x1A008A98 */
        {
                FIELD  DBN_SPARE                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBN_SPARE;    /* CAM_C_DBN_SPARE */

typedef union _CAM_C_REG_PBN_TYPE_
{
        struct    /* 0x1A008AA0 */
        {
                FIELD  PBN_TYPE                              :  1;        /*  0.. 0, 0x00000001 */
                FIELD  PBN_SEP                               :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PBN_OBIT                              :  4;        /*  2.. 5, 0x0000003C */
                FIELD  rsv_6                                 : 26;        /*  6..31, 0xFFFFFFC0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PBN_TYPE;    /* CAM_C_PBN_TYPE */

typedef union _CAM_C_REG_PBN_LST_
{
        struct    /* 0x1A008AA4 */
        {
                FIELD  PBN_LST                               :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PBN_LST;    /* CAM_C_PBN_LST */

typedef union _CAM_C_REG_PBN_VSIZE_
{
        struct    /* 0x1A008AA8 */
        {
                FIELD  PBN_VSIZE                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PBN_VSIZE;    /* CAM_C_PBN_VSIZE */

typedef union _CAM_C_REG_RCP3_CROP_CON1_
{
        struct    /* 0x1A008AB0 */
        {
                FIELD  RCP_STR_X                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  RCP_END_X                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RCP3_CROP_CON1;    /* CAM_C_RCP3_CROP_CON1 */

typedef union _CAM_C_REG_RCP3_CROP_CON2_
{
        struct    /* 0x1A008AB4 */
        {
                FIELD  RCP_STR_Y                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  RCP_END_Y                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RCP3_CROP_CON2;    /* CAM_C_RCP3_CROP_CON2 */

typedef union _CAM_C_REG_DBS_SIGMA_
{
        struct    /* 0x1A008AC0 */
        {
                FIELD  DBS_OFST                              : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  DBS_SL                                :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_SIGMA;    /* CAM_C_DBS_SIGMA */

typedef union _CAM_C_REG_DBS_BSTBL_0_
{
        struct    /* 0x1A008AC4 */
        {
                FIELD  DBS_BIAS_Y0                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_BIAS_Y1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_BIAS_Y2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_BIAS_Y3                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_BSTBL_0;    /* CAM_C_DBS_BSTBL_0 */

typedef union _CAM_C_REG_DBS_BSTBL_1_
{
        struct    /* 0x1A008AC8 */
        {
                FIELD  DBS_BIAS_Y4                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_BIAS_Y5                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_BIAS_Y6                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_BIAS_Y7                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_BSTBL_1;    /* CAM_C_DBS_BSTBL_1 */

typedef union _CAM_C_REG_DBS_BSTBL_2_
{
        struct    /* 0x1A008ACC */
        {
                FIELD  DBS_BIAS_Y8                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_BIAS_Y9                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_BIAS_Y10                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_BIAS_Y11                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_BSTBL_2;    /* CAM_C_DBS_BSTBL_2 */

typedef union _CAM_C_REG_DBS_BSTBL_3_
{
        struct    /* 0x1A008AD0 */
        {
                FIELD  DBS_BIAS_Y12                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_BIAS_Y13                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_BIAS_Y14                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_BSTBL_3;    /* CAM_C_DBS_BSTBL_3 */

typedef union _CAM_C_REG_DBS_CTL_
{
        struct    /* 0x1A008AD4 */
        {
                FIELD  DBS_HDR_GNP                           :  3;        /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  DBS_SL_EN                             :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  3;        /*  5.. 7, 0x000000E0 */
                FIELD  DBS_LE_INV_CTL                        :  4;        /*  8..11, 0x00000F00 */
                FIELD  DBS_EDGE                              :  4;        /* 12..15, 0x0000F000 */
                FIELD  DBS_HDR_GAIN                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_HDR_GAIN2                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_CTL;    /* CAM_C_DBS_CTL */

typedef union _CAM_C_REG_DBS_CTL_2_
{
        struct    /* 0x1A008AD8 */
        {
                FIELD  DBS_HDR_OSCTH                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_CTL_2;    /* CAM_C_DBS_CTL_2 */

typedef union _CAM_C_REG_DBS_SIGMA_2_
{
        struct    /* 0x1A008ADC */
        {
                FIELD  DBS_MUL_B                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  DBS_MUL_GB                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  DBS_MUL_GR                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  DBS_MUL_R                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_SIGMA_2;    /* CAM_C_DBS_SIGMA_2 */

typedef union _CAM_C_REG_DBS_YGN_
{
        struct    /* 0x1A008AE0 */
        {
                FIELD  DBS_YGN_B                             :  6;        /*  0.. 5, 0x0000003F */
                FIELD  rsv_6                                 :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  DBS_YGN_GB                            :  6;        /*  8..13, 0x00003F00 */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  DBS_YGN_GR                            :  6;        /* 16..21, 0x003F0000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  DBS_YGN_R                             :  6;        /* 24..29, 0x3F000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_YGN;    /* CAM_C_DBS_YGN */

typedef union _CAM_C_REG_DBS_SL_Y12_
{
        struct    /* 0x1A008AE4 */
        {
                FIELD  DBS_SL_Y1                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  DBS_SL_Y2                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_SL_Y12;    /* CAM_C_DBS_SL_Y12 */

typedef union _CAM_C_REG_DBS_SL_Y34_
{
        struct    /* 0x1A008AE8 */
        {
                FIELD  DBS_SL_Y3                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  DBS_SL_Y4                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_SL_Y34;    /* CAM_C_DBS_SL_Y34 */

typedef union _CAM_C_REG_DBS_SL_G12_
{
        struct    /* 0x1A008AEC */
        {
                FIELD  DBS_SL_G1                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  DBS_SL_G2                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_SL_G12;    /* CAM_C_DBS_SL_G12 */

typedef union _CAM_C_REG_DBS_SL_G34_
{
        struct    /* 0x1A008AF0 */
        {
                FIELD  DBS_SL_G3                             : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  DBS_SL_G4                             : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DBS_SL_G34;    /* CAM_C_DBS_SL_G34 */

typedef union _CAM_C_REG_SL2F_CEN_
{
        struct    /* 0x1A008B00 */
        {
                FIELD  SL2_CENTR_X                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_CENTR_Y                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2F_CEN;    /* CAM_C_SL2F_CEN */

typedef union _CAM_C_REG_SL2F_RR_CON0_
{
        struct    /* 0x1A008B04 */
        {
                FIELD  SL2_R_0                               : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_R_1                               : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2F_RR_CON0;    /* CAM_C_SL2F_RR_CON0 */

typedef union _CAM_C_REG_SL2F_RR_CON1_
{
        struct    /* 0x1A008B08 */
        {
                FIELD  SL2_R_2                               : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_GAIN_0                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SL2_GAIN_1                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2F_RR_CON1;    /* CAM_C_SL2F_RR_CON1 */

typedef union _CAM_C_REG_SL2F_GAIN_
{
        struct    /* 0x1A008B0C */
        {
                FIELD  SL2_GAIN_2                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SL2_GAIN_3                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SL2_GAIN_4                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SL2_SET_ZERO                          :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2F_GAIN;    /* CAM_C_SL2F_GAIN */

typedef union _CAM_C_REG_SL2F_RZ_
{
        struct    /* 0x1A008B10 */
        {
                FIELD  SL2_HRZ_COMP                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_VRZ_COMP                          : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2F_RZ;    /* CAM_C_SL2F_RZ */

typedef union _CAM_C_REG_SL2F_XOFF_
{
        struct    /* 0x1A008B14 */
        {
                FIELD  SL2_X_OFST                            : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2F_XOFF;    /* CAM_C_SL2F_XOFF */

typedef union _CAM_C_REG_SL2F_YOFF_
{
        struct    /* 0x1A008B18 */
        {
                FIELD  SL2_Y_OFST                            : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2F_YOFF;    /* CAM_C_SL2F_YOFF */

typedef union _CAM_C_REG_SL2F_SLP_CON0_
{
        struct    /* 0x1A008B1C */
        {
                FIELD  SL2_SLP_1                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2F_SLP_CON0;    /* CAM_C_SL2F_SLP_CON0 */

typedef union _CAM_C_REG_SL2F_SLP_CON1_
{
        struct    /* 0x1A008B20 */
        {
                FIELD  SL2_SLP_2                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2F_SLP_CON1;    /* CAM_C_SL2F_SLP_CON1 */

typedef union _CAM_C_REG_SL2F_SLP_CON2_
{
        struct    /* 0x1A008B24 */
        {
                FIELD  SL2_SLP_3                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2F_SLP_CON2;    /* CAM_C_SL2F_SLP_CON2 */

typedef union _CAM_C_REG_SL2F_SLP_CON3_
{
        struct    /* 0x1A008B28 */
        {
                FIELD  SL2_SLP_4                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2F_SLP_CON3;    /* CAM_C_SL2F_SLP_CON3 */

typedef union _CAM_C_REG_SL2F_SIZE_
{
        struct    /* 0x1A008B2C */
        {
                FIELD  SL2_TPIPE_WD                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_TPIPE_HT                          : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2F_SIZE;    /* CAM_C_SL2F_SIZE */

typedef union _CAM_C_REG_SL2J_CEN_
{
        struct    /* 0x1A008B40 */
        {
                FIELD  SL2_CENTR_X                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_CENTR_Y                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2J_CEN;    /* CAM_C_SL2J_CEN */

typedef union _CAM_C_REG_SL2J_RR_CON0_
{
        struct    /* 0x1A008B44 */
        {
                FIELD  SL2_R_0                               : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_R_1                               : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2J_RR_CON0;    /* CAM_C_SL2J_RR_CON0 */

typedef union _CAM_C_REG_SL2J_RR_CON1_
{
        struct    /* 0x1A008B48 */
        {
                FIELD  SL2_R_2                               : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_GAIN_0                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SL2_GAIN_1                            :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2J_RR_CON1;    /* CAM_C_SL2J_RR_CON1 */

typedef union _CAM_C_REG_SL2J_GAIN_
{
        struct    /* 0x1A008B4C */
        {
                FIELD  SL2_GAIN_2                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SL2_GAIN_3                            :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SL2_GAIN_4                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SL2_SET_ZERO                          :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2J_GAIN;    /* CAM_C_SL2J_GAIN */

typedef union _CAM_C_REG_SL2J_RZ_
{
        struct    /* 0x1A008B50 */
        {
                FIELD  SL2_HRZ_COMP                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_VRZ_COMP                          : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2J_RZ;    /* CAM_C_SL2J_RZ */

typedef union _CAM_C_REG_SL2J_XOFF_
{
        struct    /* 0x1A008B54 */
        {
                FIELD  SL2_X_OFST                            : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2J_XOFF;    /* CAM_C_SL2J_XOFF */

typedef union _CAM_C_REG_SL2J_YOFF_
{
        struct    /* 0x1A008B58 */
        {
                FIELD  SL2_Y_OFST                            : 28;        /*  0..27, 0x0FFFFFFF */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2J_YOFF;    /* CAM_C_SL2J_YOFF */

typedef union _CAM_C_REG_SL2J_SLP_CON0_
{
        struct    /* 0x1A008B5C */
        {
                FIELD  SL2_SLP_1                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2J_SLP_CON0;    /* CAM_C_SL2J_SLP_CON0 */

typedef union _CAM_C_REG_SL2J_SLP_CON1_
{
        struct    /* 0x1A008B60 */
        {
                FIELD  SL2_SLP_2                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2J_SLP_CON1;    /* CAM_C_SL2J_SLP_CON1 */

typedef union _CAM_C_REG_SL2J_SLP_CON2_
{
        struct    /* 0x1A008B64 */
        {
                FIELD  SL2_SLP_3                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2J_SLP_CON2;    /* CAM_C_SL2J_SLP_CON2 */

typedef union _CAM_C_REG_SL2J_SLP_CON3_
{
        struct    /* 0x1A008B68 */
        {
                FIELD  SL2_SLP_4                             : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2J_SLP_CON3;    /* CAM_C_SL2J_SLP_CON3 */

typedef union _CAM_C_REG_SL2J_SIZE_
{
        struct    /* 0x1A008B6C */
        {
                FIELD  SL2_TPIPE_WD                          : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  SL2_TPIPE_HT                          : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SL2J_SIZE;    /* CAM_C_SL2J_SIZE */

typedef union _CAM_C_REG_PCP_CROP_CON1_
{
        struct    /* 0x1A008B80 */
        {
                FIELD  PCP_STR_X                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PCP_END_X                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PCP_CROP_CON1;    /* CAM_C_PCP_CROP_CON1 */

typedef union _CAM_C_REG_PCP_CROP_CON2_
{
        struct    /* 0x1A008B84 */
        {
                FIELD  PCP_STR_Y                             : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PCP_END_Y                             : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PCP_CROP_CON2;    /* CAM_C_PCP_CROP_CON2 */

typedef union _CAM_C_REG_SGG2_PGN_
{
        struct    /* 0x1A008B90 */
        {
                FIELD  SGG_GAIN                              : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGG2_PGN;    /* CAM_C_SGG2_PGN */

typedef union _CAM_C_REG_SGG2_GMRC_1_
{
        struct    /* 0x1A008B94 */
        {
                FIELD  SGG_GMR_1                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_2                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_3                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGG_GMR_4                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGG2_GMRC_1;    /* CAM_C_SGG2_GMRC_1 */

typedef union _CAM_C_REG_SGG2_GMRC_2_
{
        struct    /* 0x1A008B98 */
        {
                FIELD  SGG_GMR_5                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_6                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_7                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGG2_GMRC_2;    /* CAM_C_SGG2_GMRC_2 */

typedef union _CAM_C_REG_PSB_CON_
{
        struct    /* 0x1A008BA0 */
        {
                FIELD  PSB_MODE                              :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  PSB_STR                               :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSB_CON;    /* CAM_C_PSB_CON */

typedef union _CAM_C_REG_PSB_SIZE_
{
        struct    /* 0x1A008BA4 */
        {
                FIELD  PSB_WD                                : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PSB_HT                                : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSB_SIZE;    /* CAM_C_PSB_SIZE */

typedef union _CAM_C_REG_PDE_TBLI1_
{
        struct    /* 0x1A008BB0 */
        {
                FIELD  PDE_XOFFSET                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PDE_YOFFSET                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDE_TBLI1;    /* CAM_C_PDE_TBLI1 */

typedef union _CAM_C_REG_PDE_CTL_
{
        struct    /* 0x1A008BB4 */
        {
                FIELD  PDE_OBIT                              :  4;        /*  0.. 3, 0x0000000F */
                FIELD  rsv_4                                 : 28;        /*  4..31, 0xFFFFFFF0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDE_CTL;    /* CAM_C_PDE_CTL */

typedef union _CAM_C_REG_RMB_MODE_
{
        struct    /* 0x1A008BC0 */
        {
                FIELD  ACC                                   :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  ACC_MODE                              :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 :  1;        /*  5.. 5, 0x00000020 */
                FIELD  SENSOR_TYPE                           :  2;        /*  6.. 7, 0x000000C0 */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RMB_MODE;    /* CAM_C_RMB_MODE */

typedef union _CAM_C_REG_PS_AWB_WIN_ORG_
{
        struct    /* 0x1A008BD0 */
        {
                FIELD  AWB_W_HORG                            : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_W_VORG                            : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_AWB_WIN_ORG;    /* CAM_C_PS_AWB_WIN_ORG */

typedef union _CAM_C_REG_PS_AWB_WIN_SIZE_
{
        struct    /* 0x1A008BD4 */
        {
                FIELD  AWB_W_HSIZE                           : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_W_VSIZE                           : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_AWB_WIN_SIZE;    /* CAM_C_PS_AWB_WIN_SIZE */

typedef union _CAM_C_REG_PS_AWB_WIN_PIT_
{
        struct    /* 0x1A008BD8 */
        {
                FIELD  AWB_W_HPIT                            : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  AWB_W_VPIT                            : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_AWB_WIN_PIT;    /* CAM_C_PS_AWB_WIN_PIT */

typedef union _CAM_C_REG_PS_AWB_WIN_NUM_
{
        struct    /* 0x1A008BDC */
        {
                FIELD  AWB_W_HNUM                            :  8;        /*  0.. 7, 0x000000FF */
                FIELD  rsv_8                                 :  8;        /*  8..15, 0x0000FF00 */
                FIELD  AWB_W_VNUM                            :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_AWB_WIN_NUM;    /* CAM_C_PS_AWB_WIN_NUM */

typedef union _CAM_C_REG_PS_AWB_PIXEL_CNT0_
{
        struct    /* 0x1A008BE0 */
        {
                FIELD  AWB_PIXEL_CNT0                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_AWB_PIXEL_CNT0;    /* CAM_C_PS_AWB_PIXEL_CNT0 */

typedef union _CAM_C_REG_PS_AWB_PIXEL_CNT1_
{
        struct    /* 0x1A008BE4 */
        {
                FIELD  AWB_PIXEL_CNT1                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_AWB_PIXEL_CNT1;    /* CAM_C_PS_AWB_PIXEL_CNT1 */

typedef union _CAM_C_REG_PS_AWB_PIXEL_CNT2_
{
        struct    /* 0x1A008BE8 */
        {
                FIELD  AWB_PIXEL_CNT2                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_AWB_PIXEL_CNT2;    /* CAM_C_PS_AWB_PIXEL_CNT2 */

typedef union _CAM_C_REG_PS_AWB_PIXEL_CNT3_
{
        struct    /* 0x1A008BEC */
        {
                FIELD  AWB_PIXEL_CNT3                        : 24;        /*  0..23, 0x00FFFFFF */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_AWB_PIXEL_CNT3;    /* CAM_C_PS_AWB_PIXEL_CNT3 */

typedef union _CAM_C_REG_PS_AE_YCOEF0_
{
        struct    /* 0x1A008BF0 */
        {
                FIELD  AE_YCOEF_R                            : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  AE_YCOEF_GR                           : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_AE_YCOEF0;    /* CAM_C_PS_AE_YCOEF0 */

typedef union _CAM_C_REG_PS_AE_YCOEF1_
{
        struct    /* 0x1A008BF4 */
        {
                FIELD  AE_YCOEF_GB                           : 15;        /*  0..14, 0x00007FFF */
                FIELD  rsv_15                                :  1;        /* 15..15, 0x00008000 */
                FIELD  AE_YCOEF_B                            : 15;        /* 16..30, 0x7FFF0000 */
                FIELD  rsv_31                                :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_AE_YCOEF1;    /* CAM_C_PS_AE_YCOEF1 */

typedef union _CAM_C_REG_PS_DATA_TYPE_
{
        struct    /* 0x1A008BF8 */
        {
                FIELD  SENSOR_TYPE                           :  2;        /*  0.. 1, 0x00000003 */
                FIELD  G_LE_FIRST                            :  1;        /*  2.. 2, 0x00000004 */
                FIELD  R_LE_FIRST                            :  1;        /*  3.. 3, 0x00000008 */
                FIELD  B_LE_FIRST                            :  1;        /*  4.. 4, 0x00000010 */
                FIELD  EXP_MODE                              :  2;        /*  5.. 6, 0x00000060 */
                FIELD  rsv_7                                 : 25;        /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_DATA_TYPE;    /* CAM_C_PS_DATA_TYPE */

typedef union _CAM_C_REG_PS_HST_CFG_
{
        struct    /* 0x1A008BFC */
        {
                FIELD  PS_HST_EN                             :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  1;        /*  1.. 1, 0x00000002 */
                FIELD  PS_HST_SEP_G                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  PS_CCU_HST_END_Y                      :  8;        /*  3..10, 0x000007F8 */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_HST_CFG;    /* CAM_C_PS_HST_CFG */

typedef union _CAM_C_REG_PS_HST_ROI_X_
{
        struct    /* 0x1A008C00 */
        {
                FIELD  PS_X_LOW                              : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PS_X_HI                               : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_HST_ROI_X;    /* CAM_C_PS_HST_ROI_X */

typedef union _CAM_C_REG_PS_HST_ROI_Y_
{
        struct    /* 0x1A008C04 */
        {
                FIELD  PS_Y_LOW                              : 14;        /*  0..13, 0x00003FFF */
                FIELD  rsv_14                                :  2;        /* 14..15, 0x0000C000 */
                FIELD  PS_Y_HI                               : 14;        /* 16..29, 0x3FFF0000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PS_HST_ROI_Y;    /* CAM_C_PS_HST_ROI_Y */

typedef union _CAM_C_REG_QBN3_MODE_
{
        struct    /* 0x1A008C30 */
        {
                FIELD  QBN_ACC                               :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 :  2;        /*  2.. 3, 0x0000000C */
                FIELD  QBN_ACC_MODE                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_QBN3_MODE;    /* CAM_C_QBN3_MODE */

typedef union _CAM_C_REG_SGG3_PGN_
{
        struct    /* 0x1A008C40 */
        {
                FIELD  SGG_GAIN                              : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGG3_PGN;    /* CAM_C_SGG3_PGN */

typedef union _CAM_C_REG_SGG3_GMRC_1_
{
        struct    /* 0x1A008C44 */
        {
                FIELD  SGG_GMR_1                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_2                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_3                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGG_GMR_4                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGG3_GMRC_1;    /* CAM_C_SGG3_GMRC_1 */

typedef union _CAM_C_REG_SGG3_GMRC_2_
{
        struct    /* 0x1A008C48 */
        {
                FIELD  SGG_GMR_5                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_6                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_7                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGG3_GMRC_2;    /* CAM_C_SGG3_GMRC_2 */

typedef union _CAM_C_REG_FLK_A_CON_
{
        struct    /* 0x1A008C50 */
        {
                FIELD  RESERVED                              :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 31;        /*  1..31, 0xFFFFFFFE */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLK_A_CON;    /* CAM_C_FLK_A_CON */

typedef union _CAM_C_REG_FLK_A_OFST_
{
        struct    /* 0x1A008C54 */
        {
                FIELD  FLK_OFST_X                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FLK_OFST_Y                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLK_A_OFST;    /* CAM_C_FLK_A_OFST */

typedef union _CAM_C_REG_FLK_A_SIZE_
{
        struct    /* 0x1A008C58 */
        {
                FIELD  FLK_SIZE_X                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FLK_SIZE_Y                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLK_A_SIZE;    /* CAM_C_FLK_A_SIZE */

typedef union _CAM_C_REG_FLK_A_NUM_
{
        struct    /* 0x1A008C5C */
        {
                FIELD  FLK_NUM_X                             :  3;        /*  0.. 2, 0x00000007 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FLK_NUM_Y                             :  3;        /*  4.. 6, 0x00000070 */
                FIELD  rsv_7                                 : 25;        /*  7..31, 0xFFFFFF80 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLK_A_NUM;    /* CAM_C_FLK_A_NUM */

typedef union _CAM_C_REG_SGG5_PGN_
{
        struct    /* 0x1A008CB0 */
        {
                FIELD  SGG_GAIN                              : 11;        /*  0..10, 0x000007FF */
                FIELD  rsv_11                                : 21;        /* 11..31, 0xFFFFF800 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGG5_PGN;    /* CAM_C_SGG5_PGN */

typedef union _CAM_C_REG_SGG5_GMRC_1_
{
        struct    /* 0x1A008CB4 */
        {
                FIELD  SGG_GMR_1                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_2                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_3                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGG_GMR_4                             :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGG5_GMRC_1;    /* CAM_C_SGG5_GMRC_1 */

typedef union _CAM_C_REG_SGG5_GMRC_2_
{
        struct    /* 0x1A008CB8 */
        {
                FIELD  SGG_GMR_5                             :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGG_GMR_6                             :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGG_GMR_7                             :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGG5_GMRC_2;    /* CAM_C_SGG5_GMRC_2 */

typedef union _CAM_C_REG_HDS_MODE_
{
        struct    /* 0x1A008CC0 */
        {
                FIELD  HDS_DS                                :  2;        /*  0.. 1, 0x00000003 */
                FIELD  rsv_2                                 : 30;        /*  2..31, 0xFFFFFFFC */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_HDS_MODE;    /* CAM_C_HDS_MODE */

typedef union _CAM_C_REG_UFE_CON_
{
        struct    /* 0x1A008D20 */
        {
                FIELD  UFE_FORCE_PCM                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  UFE_TCCT_BYP                          :  1;        /*  4.. 4, 0x00000010 */
                FIELD  rsv_5                                 : 27;        /*  5..31, 0xFFFFFFE0 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFE_CON;    /* CAM_C_UFE_CON */

typedef union _CAM_C_REG_BMX2_CTL_
{
        struct    /* 0x1A008D30 */
        {
                FIELD  BMX_SRAM_SIZE                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BMX_EDGE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  BMX_SINGLE_MODE_1                     :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  3;        /* 21..23, 0x00E00000 */
                FIELD  BMX_SINGLE_MODE_2                     :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  6;        /* 25..30, 0x7E000000 */
                FIELD  BMX_EDGE_SET                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BMX2_CTL;    /* CAM_C_BMX2_CTL */

typedef union _CAM_C_REG_BMX2_CROP_
{
        struct    /* 0x1A008D34 */
        {
                FIELD  BMX_STR_X                             : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BMX_END_X                             : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BMX2_CROP;    /* CAM_C_BMX2_CROP */

typedef union _CAM_C_REG_BMX2_VSIZE_
{
        struct    /* 0x1A008D38 */
        {
                FIELD  BMX_HT                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BMX2_VSIZE;    /* CAM_C_BMX2_VSIZE */

typedef union _CAM_C_REG_ADBS_CTL_
{
        struct    /* 0x1A008D50 */
        {
                FIELD  ADBS_EDGE                             :  4;        /*  0.. 3, 0x0000000F */
                FIELD  ADBS_LE_INV_CTL                       :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_CTL;    /* CAM_C_ADBS_CTL */

typedef union _CAM_C_REG_ADBS_GRAY_BLD_0_
{
        struct    /* 0x1A008D54 */
        {
                FIELD  ADBS_LUMA_MODE                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 : 15;        /*  1..15, 0x0000FFFE */
                FIELD  ADBS_BLD_MXRT                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_GRAY_BLD_0;    /* CAM_C_ADBS_GRAY_BLD_0 */

typedef union _CAM_C_REG_ADBS_GRAY_BLD_1_
{
        struct    /* 0x1A008D58 */
        {
                FIELD  ADBS_BLD_LOW                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  ADBS_BLD_SLP                          : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_GRAY_BLD_1;    /* CAM_C_ADBS_GRAY_BLD_1 */

typedef union _CAM_C_REG_ADBS_BIAS_LUT_R0_
{
        struct    /* 0x1A008D5C */
        {
                FIELD  ADBS_BIAS_R0                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_R1                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_R2                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_R3                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_BIAS_LUT_R0;    /* CAM_C_ADBS_BIAS_LUT_R0 */

typedef union _CAM_C_REG_ADBS_BIAS_LUT_R1_
{
        struct    /* 0x1A008D60 */
        {
                FIELD  ADBS_BIAS_R4                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_R5                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_R6                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_R7                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_BIAS_LUT_R1;    /* CAM_C_ADBS_BIAS_LUT_R1 */

typedef union _CAM_C_REG_ADBS_BIAS_LUT_R2_
{
        struct    /* 0x1A008D64 */
        {
                FIELD  ADBS_BIAS_R8                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_R9                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_R10                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_R11                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_BIAS_LUT_R2;    /* CAM_C_ADBS_BIAS_LUT_R2 */

typedef union _CAM_C_REG_ADBS_BIAS_LUT_R3_
{
        struct    /* 0x1A008D68 */
        {
                FIELD  ADBS_BIAS_R12                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_R13                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_R14                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_BIAS_LUT_R3;    /* CAM_C_ADBS_BIAS_LUT_R3 */

typedef union _CAM_C_REG_ADBS_BIAS_LUT_G0_
{
        struct    /* 0x1A008D6C */
        {
                FIELD  ADBS_BIAS_G0                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_G1                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_G2                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_G3                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_BIAS_LUT_G0;    /* CAM_C_ADBS_BIAS_LUT_G0 */

typedef union _CAM_C_REG_ADBS_BIAS_LUT_G1_
{
        struct    /* 0x1A008D70 */
        {
                FIELD  ADBS_BIAS_G4                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_G5                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_G6                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_G7                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_BIAS_LUT_G1;    /* CAM_C_ADBS_BIAS_LUT_G1 */

typedef union _CAM_C_REG_ADBS_BIAS_LUT_G2_
{
        struct    /* 0x1A008D74 */
        {
                FIELD  ADBS_BIAS_G8                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_G9                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_G10                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_G11                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_BIAS_LUT_G2;    /* CAM_C_ADBS_BIAS_LUT_G2 */

typedef union _CAM_C_REG_ADBS_BIAS_LUT_G3_
{
        struct    /* 0x1A008D78 */
        {
                FIELD  ADBS_BIAS_G12                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_G13                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_G14                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_BIAS_LUT_G3;    /* CAM_C_ADBS_BIAS_LUT_G3 */

typedef union _CAM_C_REG_ADBS_BIAS_LUT_B0_
{
        struct    /* 0x1A008D7C */
        {
                FIELD  ADBS_BIAS_B0                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_B1                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_B2                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_B3                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_BIAS_LUT_B0;    /* CAM_C_ADBS_BIAS_LUT_B0 */

typedef union _CAM_C_REG_ADBS_BIAS_LUT_B1_
{
        struct    /* 0x1A008D80 */
        {
                FIELD  ADBS_BIAS_B4                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_B5                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_B6                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_B7                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_BIAS_LUT_B1;    /* CAM_C_ADBS_BIAS_LUT_B1 */

typedef union _CAM_C_REG_ADBS_BIAS_LUT_B2_
{
        struct    /* 0x1A008D84 */
        {
                FIELD  ADBS_BIAS_B8                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_B9                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_B10                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  ADBS_BIAS_B11                         :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_BIAS_LUT_B2;    /* CAM_C_ADBS_BIAS_LUT_B2 */

typedef union _CAM_C_REG_ADBS_BIAS_LUT_B3_
{
        struct    /* 0x1A008D88 */
        {
                FIELD  ADBS_BIAS_B12                         :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_BIAS_B13                         :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_BIAS_B14                         :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_BIAS_LUT_B3;    /* CAM_C_ADBS_BIAS_LUT_B3 */

typedef union _CAM_C_REG_ADBS_GAIN_0_
{
        struct    /* 0x1A008D8C */
        {
                FIELD  ADBS_GAIN_R                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                :  3;        /* 13..15, 0x0000E000 */
                FIELD  ADBS_GAIN_B                           : 13;        /* 16..28, 0x1FFF0000 */
                FIELD  rsv_29                                :  3;        /* 29..31, 0xE0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_GAIN_0;    /* CAM_C_ADBS_GAIN_0 */

typedef union _CAM_C_REG_ADBS_GAIN_1_
{
        struct    /* 0x1A008D90 */
        {
                FIELD  ADBS_GAIN_G                           : 13;        /*  0..12, 0x00001FFF */
                FIELD  rsv_13                                : 19;        /* 13..31, 0xFFFFE000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_GAIN_1;    /* CAM_C_ADBS_GAIN_1 */

typedef union _CAM_C_REG_ADBS_IVGN_0_
{
        struct    /* 0x1A008D94 */
        {
                FIELD  ADBS_IVGN_R                           : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                :  6;        /* 10..15, 0x0000FC00 */
                FIELD  ADBS_IVGN_B                           : 10;        /* 16..25, 0x03FF0000 */
                FIELD  rsv_26                                :  6;        /* 26..31, 0xFC000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_IVGN_0;    /* CAM_C_ADBS_IVGN_0 */

typedef union _CAM_C_REG_ADBS_IVGN_1_
{
        struct    /* 0x1A008D98 */
        {
                FIELD  ADBS_IVGN_G                           : 10;        /*  0.. 9, 0x000003FF */
                FIELD  rsv_10                                : 22;        /* 10..31, 0xFFFFFC00 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_IVGN_1;    /* CAM_C_ADBS_IVGN_1 */

typedef union _CAM_C_REG_ADBS_HDR_
{
        struct    /* 0x1A008D9C */
        {
                FIELD  ADBS_HDR_GN                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  ADBS_HDR_GN2                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  ADBS_HDR_GNP                          :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  ADBS_HDR_OSCTH                        : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_HDR;    /* CAM_C_ADBS_HDR */

typedef union _CAM_C_REG_ADBS_CMDL_ONLY_1_
{
        struct    /* 0x1A008DA0 */
        {
                FIELD  rsv_0                                 : 29;        /*  0..28, 0x1FFFFFFF */
                FIELD  ADBS_EIGER_EN                         :  1;        /* 29..29, 0x20000000 */
                FIELD  rsv_30                                :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_ADBS_CMDL_ONLY_1;    /* CAM_C_ADBS_CMDL_ONLY_1 */

typedef union _CAM_C_REG_DCPN_HDR_EN_
{
        struct    /* 0x1A008DB0 */
        {
                FIELD  DCPN_HDR_EN                           :  1;        /*  0.. 0, 0x00000001 */
                FIELD  rsv_1                                 :  3;        /*  1.. 3, 0x0000000E */
                FIELD  DCPN_EDGE_INFO                        :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DCPN_HDR_EN;    /* CAM_C_DCPN_HDR_EN */

typedef union _CAM_C_REG_DCPN_IN_IMG_SIZE_
{
        struct    /* 0x1A008DB4 */
        {
                FIELD  DCPN_IN_IMG_H                         : 16;        /*  0..15, 0x0000FFFF */
                FIELD  DCPN_IN_IMG_W                         : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DCPN_IN_IMG_SIZE;    /* CAM_C_DCPN_IN_IMG_SIZE */

typedef union _CAM_C_REG_DCPN_ALGO_PARAM1_
{
        struct    /* 0x1A008DB8 */
        {
                FIELD  DCPN_HDR_RATIO                        :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  DCPN_HDR_GAIN                         :  9;        /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DCPN_ALGO_PARAM1;    /* CAM_C_DCPN_ALGO_PARAM1 */

typedef union _CAM_C_REG_DCPN_ALGO_PARAM2_
{
        struct    /* 0x1A008DBC */
        {
                FIELD  DCPN_HDR_TH_K                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  DCPN_HDR_TH_T                         : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DCPN_ALGO_PARAM2;    /* CAM_C_DCPN_ALGO_PARAM2 */

typedef union _CAM_C_REG_DCPN_GTM_X0_
{
        struct    /* 0x1A008DC0 */
        {
                FIELD  DCPN_GTM_X0                           : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DCPN_GTM_X0;    /* CAM_C_DCPN_GTM_X0 */

typedef union _CAM_C_REG_DCPN_GTM_Y0_
{
        struct    /* 0x1A008DC4 */
        {
                FIELD  DCPN_GTM_Y0                           : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DCPN_GTM_Y0;    /* CAM_C_DCPN_GTM_Y0 */

typedef union _CAM_C_REG_DCPN_GTM_S0_
{
        struct    /* 0x1A008DC8 */
        {
                FIELD  DCPN_GTM_S0                           : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DCPN_GTM_S0;    /* CAM_C_DCPN_GTM_S0 */

typedef union _CAM_C_REG_DCPN_GTM_S1_
{
        struct    /* 0x1A008DCC */
        {
                FIELD  DCPN_GTM_S1                           : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DCPN_GTM_S1;    /* CAM_C_DCPN_GTM_S1 */

typedef union _CAM_C_REG_CPN_HDR_CTL_EN_
{
        struct    /* 0x1A008DF0 */
        {
                FIELD  CPN_HDR_EN                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  CPN_AALLE_EN                          :  1;        /*  1.. 1, 0x00000002 */
                FIELD  CPN_PSSE_EN                           :  1;        /*  2.. 2, 0x00000004 */
                FIELD  rsv_3                                 :  1;        /*  3.. 3, 0x00000008 */
                FIELD  CPN_EDGE_INFO                         :  4;        /*  4.. 7, 0x000000F0 */
                FIELD  rsv_8                                 : 24;        /*  8..31, 0xFFFFFF00 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_HDR_CTL_EN;    /* CAM_C_CPN_HDR_CTL_EN */

typedef union _CAM_C_REG_CPN_IN_IMG_SIZE_
{
        struct    /* 0x1A008DF4 */
        {
                FIELD  CPN_IN_IMG_H                          : 16;        /*  0..15, 0x0000FFFF */
                FIELD  CPN_IN_IMG_W                          : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_IN_IMG_SIZE;    /* CAM_C_CPN_IN_IMG_SIZE */

typedef union _CAM_C_REG_CPN_ALGO_PARAM1_
{
        struct    /* 0x1A008DF8 */
        {
                FIELD  CPN_HDR_RATIO                         :  9;        /*  0.. 8, 0x000001FF */
                FIELD  rsv_9                                 :  7;        /*  9..15, 0x0000FE00 */
                FIELD  CPN_HDR_GAIN                          :  9;        /* 16..24, 0x01FF0000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_ALGO_PARAM1;    /* CAM_C_CPN_ALGO_PARAM1 */

typedef union _CAM_C_REG_CPN_ALGO_PARAM2_
{
        struct    /* 0x1A008DFC */
        {
                FIELD  CPN_HDR_TH_K                          : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_HDR_TH_T                          : 11;        /* 16..26, 0x07FF0000 */
                FIELD  rsv_27                                :  5;        /* 27..31, 0xF8000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_ALGO_PARAM2;    /* CAM_C_CPN_ALGO_PARAM2 */

typedef union _CAM_C_REG_CPN_GTM_X0X1_
{
        struct    /* 0x1A008E00 */
        {
                FIELD  CPN_GTM_X0                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_X1                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_GTM_X0X1;    /* CAM_C_CPN_GTM_X0X1 */

typedef union _CAM_C_REG_CPN_GTM_X2X3_
{
        struct    /* 0x1A008E04 */
        {
                FIELD  CPN_GTM_X2                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_X3                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_GTM_X2X3;    /* CAM_C_CPN_GTM_X2X3 */

typedef union _CAM_C_REG_CPN_GTM_X4X5_
{
        struct    /* 0x1A008E08 */
        {
                FIELD  CPN_GTM_X4                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_X5                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_GTM_X4X5;    /* CAM_C_CPN_GTM_X4X5 */

typedef union _CAM_C_REG_CPN_GTM_X6_
{
        struct    /* 0x1A008E0C */
        {
                FIELD  CPN_GTM_X6                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_GTM_X6;    /* CAM_C_CPN_GTM_X6 */

typedef union _CAM_C_REG_CPN_GTM_Y0Y1_
{
        struct    /* 0x1A008E10 */
        {
                FIELD  CPN_GTM_Y0                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_Y1                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_GTM_Y0Y1;    /* CAM_C_CPN_GTM_Y0Y1 */

typedef union _CAM_C_REG_CPN_GTM_Y2Y3_
{
        struct    /* 0x1A008E14 */
        {
                FIELD  CPN_GTM_Y2                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_Y3                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_GTM_Y2Y3;    /* CAM_C_CPN_GTM_Y2Y3 */

typedef union _CAM_C_REG_CPN_GTM_Y4Y5_
{
        struct    /* 0x1A008E18 */
        {
                FIELD  CPN_GTM_Y4                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_Y5                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_GTM_Y4Y5;    /* CAM_C_CPN_GTM_Y4Y5 */

typedef union _CAM_C_REG_CPN_GTM_Y6_
{
        struct    /* 0x1A008E1C */
        {
                FIELD  CPN_GTM_Y6                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_GTM_Y6;    /* CAM_C_CPN_GTM_Y6 */

typedef union _CAM_C_REG_CPN_GTM_S0S1_
{
        struct    /* 0x1A008E20 */
        {
                FIELD  CPN_GTM_S0                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_S1                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_GTM_S0S1;    /* CAM_C_CPN_GTM_S0S1 */

typedef union _CAM_C_REG_CPN_GTM_S2S3_
{
        struct    /* 0x1A008E24 */
        {
                FIELD  CPN_GTM_S2                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_S3                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_GTM_S2S3;    /* CAM_C_CPN_GTM_S2S3 */

typedef union _CAM_C_REG_CPN_GTM_S4S5_
{
        struct    /* 0x1A008E28 */
        {
                FIELD  CPN_GTM_S4                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_S5                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_GTM_S4S5;    /* CAM_C_CPN_GTM_S4S5 */

typedef union _CAM_C_REG_CPN_GTM_S6S7_
{
        struct    /* 0x1A008E2C */
        {
                FIELD  CPN_GTM_S6                            : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  CPN_GTM_S7                            : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CPN_GTM_S6S7;    /* CAM_C_CPN_GTM_S6S7 */

typedef union _CAM_C_REG_SGM_R_OFST_TABLE0_3_
{
        struct    /* 0x1A008FA0 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_R_OFST1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_R_OFST2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_R_OFST3                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGM_R_OFST_TABLE0_3;    /* CAM_C_SGM_R_OFST_TABLE0_3 */

typedef union _CAM_C_REG_SGM_R_OFST_TABLE4_7_
{
        struct    /* 0x1A008FA4 */
        {
                FIELD  SGM_R_OFST4                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_R_OFST5                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_R_OFST6                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_R_OFST7                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGM_R_OFST_TABLE4_7;    /* CAM_C_SGM_R_OFST_TABLE4_7 */

typedef union _CAM_C_REG_SGM_R_OFST_TABLE8_11_
{
        struct    /* 0x1A008FA8 */
        {
                FIELD  SGM_R_OFST8                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_R_OFST9                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_R_OFST10                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_R_OFST11                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGM_R_OFST_TABLE8_11;    /* CAM_C_SGM_R_OFST_TABLE8_11 */

typedef union _CAM_C_REG_SGM_R_OFST_TABLE12_15_
{
        struct    /* 0x1A008FAC */
        {
                FIELD  SGM_R_OFST12                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_R_OFST13                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_R_OFST14                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_R_OFST15                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGM_R_OFST_TABLE12_15;    /* CAM_C_SGM_R_OFST_TABLE12_15 */

typedef union _CAM_C_REG_SGM_G_OFST_TABLE0_3_
{
        struct    /* 0x1A008FB0 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_G_OFST1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_G_OFST2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_G_OFST3                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGM_G_OFST_TABLE0_3;    /* CAM_C_SGM_G_OFST_TABLE0_3 */

typedef union _CAM_C_REG_SGM_G_OFST_TABLE4_7_
{
        struct    /* 0x1A008FB4 */
        {
                FIELD  SGM_G_OFST4                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_G_OFST5                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_G_OFST6                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_G_OFST7                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGM_G_OFST_TABLE4_7;    /* CAM_C_SGM_G_OFST_TABLE4_7 */

typedef union _CAM_C_REG_SGM_G_OFST_TABLE8_11_
{
        struct    /* 0x1A008FB8 */
        {
                FIELD  SGM_G_OFST8                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_G_OFST9                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_G_OFST10                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_G_OFST11                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGM_G_OFST_TABLE8_11;    /* CAM_C_SGM_G_OFST_TABLE8_11 */

typedef union _CAM_C_REG_SGM_G_OFST_TABLE12_15_
{
        struct    /* 0x1A008FBC */
        {
                FIELD  SGM_G_OFST12                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_G_OFST13                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_G_OFST14                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_G_OFST15                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGM_G_OFST_TABLE12_15;    /* CAM_C_SGM_G_OFST_TABLE12_15 */

typedef union _CAM_C_REG_SGM_B_OFST_TABLE0_3_
{
        struct    /* 0x1A008FC0 */
        {
                FIELD  rsv_0                                 :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_B_OFST1                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_B_OFST2                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_B_OFST3                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGM_B_OFST_TABLE0_3;    /* CAM_C_SGM_B_OFST_TABLE0_3 */

typedef union _CAM_C_REG_SGM_B_OFST_TABLE4_7_
{
        struct    /* 0x1A008FC4 */
        {
                FIELD  SGM_B_OFST4                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_B_OFST5                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_B_OFST6                           :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_B_OFST7                           :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGM_B_OFST_TABLE4_7;    /* CAM_C_SGM_B_OFST_TABLE4_7 */

typedef union _CAM_C_REG_SGM_B_OFST_TABLE8_11_
{
        struct    /* 0x1A008FC8 */
        {
                FIELD  SGM_B_OFST8                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_B_OFST9                           :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_B_OFST10                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_B_OFST11                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGM_B_OFST_TABLE8_11;    /* CAM_C_SGM_B_OFST_TABLE8_11 */

typedef union _CAM_C_REG_SGM_B_OFST_TABLE12_15_
{
        struct    /* 0x1A008FCC */
        {
                FIELD  SGM_B_OFST12                          :  8;        /*  0.. 7, 0x000000FF */
                FIELD  SGM_B_OFST13                          :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SGM_B_OFST14                          :  8;        /* 16..23, 0x00FF0000 */
                FIELD  SGM_B_OFST15                          :  8;        /* 24..31, 0xFF000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SGM_B_OFST_TABLE12_15;    /* CAM_C_SGM_B_OFST_TABLE12_15 */

typedef union _CAM_C_REG_DMA_SOFT_RSTSTAT_
{
        struct    /* 0x1A009000 */
        {
                FIELD  IMGO_SOFT_RST_STAT                    :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_SOFT_RST_STAT                    :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_SOFT_RST_STAT                     :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_SOFT_RST_STAT                     :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_SOFT_RST_STAT                    :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_SOFT_RST_STAT                    :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_SOFT_RST_STAT                     :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_SOFT_RST_STAT                     :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_SOFT_RST_STAT                    :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_SOFT_RST_STAT                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_C_SOFT_RST_STAT                  :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_SOFT_RST_STAT                    :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_SOFT_RST_STAT                     :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_SOFT_RST_STAT                    :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_SOFT_RST_STAT                    :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_SOFT_RST_STAT                    :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_SOFT_RST_STAT                   :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_SOFT_RSTSTAT;    /* CAM_C_DMA_SOFT_RSTSTAT */

typedef union _CAM_C_REG_CQ0I_BASE_ADDR_
{
        struct    /* 0x1A009004 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ0I_BASE_ADDR;    /* CAM_C_CQ0I_BASE_ADDR */

typedef union _CAM_C_REG_CQ0I_XSIZE_
{
        struct    /* 0x1A009008 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CQ0I_XSIZE;    /* CAM_C_CQ0I_XSIZE */

typedef union _CAM_C_REG_VERTICAL_FLIP_EN_
{
        struct    /* 0x1A00900C */
        {
                FIELD  IMGO_V_FLIP_EN                        :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_V_FLIP_EN                        :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_V_FLIP_EN                         :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_V_FLIP_EN                         :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_V_FLIP_EN                        :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_V_FLIP_EN                        :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_V_FLIP_EN                         :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_V_FLIP_EN                         :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_V_FLIP_EN                        :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_V_FLIP_EN                        :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_C_V_FLIP_EN                      :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_V_FLIP_EN                        :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_V_FLIP_EN                         :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_V_FLIP_EN                        :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_V_FLIP_EN                        :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_V_FLIP_EN                        :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_V_FLIP_EN                       :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_VERTICAL_FLIP_EN;    /* CAM_C_VERTICAL_FLIP_EN */

typedef union _CAM_C_REG_DMA_SOFT_RESET_
{
        struct    /* 0x1A009010 */
        {
                FIELD  IMGO_SOFT_RST                         :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_SOFT_RST                         :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_SOFT_RST                          :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_SOFT_RST                          :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_SOFT_RST                         :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_SOFT_RST                         :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_SOFT_RST                          :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_SOFT_RST                          :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_SOFT_RST                         :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_SOFT_RST                         :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_C_SOFT_RST                       :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_SOFT_RST                         :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_SOFT_RST                          :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_SOFT_RST                         :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_SOFT_RST                         :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_SOFT_RST                         :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_SOFT_RST                        :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 11;        /* 20..30, 0x7FF00000 */
                FIELD  SEPARATE_SOFT_RST_EN                  :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_SOFT_RESET;    /* CAM_C_DMA_SOFT_RESET */

typedef union _CAM_C_REG_LAST_ULTRA_EN_
{
        struct    /* 0x1A009014 */
        {
                FIELD  IMGO_LAST_ULTRA_EN                    :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_LAST_ULTRA_EN                    :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_LAST_ULTRA_EN                     :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_LAST_ULTRA_EN                     :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_LAST_ULTRA_EN                    :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_LAST_ULTRA_EN                    :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_LAST_ULTRA_EN                     :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_LAST_ULTRA_EN                     :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_LAST_ULTRA_EN                    :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_LAST_ULTRA_EN                    :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_C_LAST_ULTRA_EN                  :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_LAST_ULTRA_EN                    :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_LAST_ULTRA_EN                     :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_LAST_ULTRA_EN                    :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_LAST_ULTRA_EN                    :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_LAST_ULTRA_EN                    :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_LAST_ULTRA_EN                   :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LAST_ULTRA_EN;    /* CAM_C_LAST_ULTRA_EN */

typedef union _CAM_C_REG_SPECIAL_FUN_EN_
{
        struct    /* 0x1A009018 */
        {
                FIELD  rsv_0                                 : 20;        /*  0..19, 0x000FFFFF */
                FIELD  CONTINUOUS_COM_CON                    :  2;        /* 20..21, 0x00300000 */
                FIELD  rsv_22                                :  2;        /* 22..23, 0x00C00000 */
                FIELD  MULTI_PLANE_ID_EN                     :  1;        /* 24..24, 0x01000000 */
                FIELD  CONTINUOUS_COM_EN                     :  1;        /* 25..25, 0x02000000 */
                FIELD  FIFO_CHANGE_EN                        :  1;        /* 26..26, 0x04000000 */
                FIELD  GCLAST_EN                             :  1;        /* 27..27, 0x08000000 */
                FIELD  CQ_ULTRA_BPCI_EN                      :  1;        /* 28..28, 0x10000000 */
                FIELD  CQ_ULTRA_LSCI_EN                      :  1;        /* 29..29, 0x20000000 */
                FIELD  UFOG_RRZO_EN                          :  1;        /* 30..30, 0x40000000 */
                FIELD  UFO_IMGO_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_SPECIAL_FUN_EN;    /* CAM_C_SPECIAL_FUN_EN */

typedef union _CAM_C_REG_IMGO_BASE_ADDR_
{
        struct    /* 0x1A009020 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_BASE_ADDR;    /* CAM_C_IMGO_BASE_ADDR */

typedef union _CAM_C_REG_IMGO_OFST_ADDR_
{
        struct    /* 0x1A009028 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_OFST_ADDR;    /* CAM_C_IMGO_OFST_ADDR */

typedef union _CAM_C_REG_IMGO_DRS_
{
        struct    /* 0x1A00902C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_DRS;    /* CAM_C_IMGO_DRS */

typedef union _CAM_C_REG_IMGO_XSIZE_
{
        struct    /* 0x1A009030 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_XSIZE;    /* CAM_C_IMGO_XSIZE */

typedef union _CAM_C_REG_IMGO_YSIZE_
{
        struct    /* 0x1A009034 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_YSIZE;    /* CAM_C_IMGO_YSIZE */

typedef union _CAM_C_REG_IMGO_STRIDE_
{
        struct    /* 0x1A009038 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                :  1;        /* 19..19, 0x00080000 */
                FIELD  FORMAT                                :  2;        /* 20..21, 0x00300000 */
                FIELD  rsv_22                                :  1;        /* 22..22, 0x00400000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_STRIDE;    /* CAM_C_IMGO_STRIDE */

typedef union _CAM_C_REG_IMGO_CON_
{
        struct    /* 0x1A00903C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_CON;    /* CAM_C_IMGO_CON */

typedef union _CAM_C_REG_IMGO_CON2_
{
        struct    /* 0x1A009040 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_CON2;    /* CAM_C_IMGO_CON2 */

typedef union _CAM_C_REG_IMGO_CON3_
{
        struct    /* 0x1A009044 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_CON3;    /* CAM_C_IMGO_CON3 */

typedef union _CAM_C_REG_IMGO_CROP_
{
        struct    /* 0x1A009048 */
        {
                FIELD  XOFFSET                               : 16;        /*  0..15, 0x0000FFFF */
                FIELD  YOFFSET                               : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_CROP;    /* CAM_C_IMGO_CROP */

typedef union _CAM_C_REG_IMGO_CON4_
{
        struct    /* 0x1A00904C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_CON4;    /* CAM_C_IMGO_CON4 */

typedef union _CAM_C_REG_RRZO_BASE_ADDR_
{
        struct    /* 0x1A009050 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_BASE_ADDR;    /* CAM_C_RRZO_BASE_ADDR */

typedef union _CAM_C_REG_RRZO_OFST_ADDR_
{
        struct    /* 0x1A009058 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_OFST_ADDR;    /* CAM_C_RRZO_OFST_ADDR */

typedef union _CAM_C_REG_RRZO_DRS_
{
        struct    /* 0x1A00905C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_DRS;    /* CAM_C_RRZO_DRS */

typedef union _CAM_C_REG_RRZO_XSIZE_
{
        struct    /* 0x1A009060 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_XSIZE;    /* CAM_C_RRZO_XSIZE */

typedef union _CAM_C_REG_RRZO_YSIZE_
{
        struct    /* 0x1A009064 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_YSIZE;    /* CAM_C_RRZO_YSIZE */

typedef union _CAM_C_REG_RRZO_STRIDE_
{
        struct    /* 0x1A009068 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  FORMAT                                :  2;        /* 20..21, 0x00300000 */
                FIELD  rsv_22                                :  1;        /* 22..22, 0x00400000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_STRIDE;    /* CAM_C_RRZO_STRIDE */

typedef union _CAM_C_REG_RRZO_CON_
{
        struct    /* 0x1A00906C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_CON;    /* CAM_C_RRZO_CON */

typedef union _CAM_C_REG_RRZO_CON2_
{
        struct    /* 0x1A009070 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_CON2;    /* CAM_C_RRZO_CON2 */

typedef union _CAM_C_REG_RRZO_CON3_
{
        struct    /* 0x1A009074 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_CON3;    /* CAM_C_RRZO_CON3 */

typedef union _CAM_C_REG_RRZO_CROP_
{
        struct    /* 0x1A009078 */
        {
                FIELD  XOFFSET                               : 16;        /*  0..15, 0x0000FFFF */
                FIELD  YOFFSET                               : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_CROP;    /* CAM_C_RRZO_CROP */

typedef union _CAM_C_REG_RRZO_CON4_
{
        struct    /* 0x1A00907C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_CON4;    /* CAM_C_RRZO_CON4 */

typedef union _CAM_C_REG_AAO_BASE_ADDR_
{
        struct    /* 0x1A009080 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_BASE_ADDR;    /* CAM_C_AAO_BASE_ADDR */

typedef union _CAM_C_REG_AAO_OFST_ADDR_
{
        struct    /* 0x1A009088 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_OFST_ADDR;    /* CAM_C_AAO_OFST_ADDR */

typedef union _CAM_C_REG_AAO_DRS_
{
        struct    /* 0x1A00908C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_DRS;    /* CAM_C_AAO_DRS */

typedef union _CAM_C_REG_AAO_XSIZE_
{
        struct    /* 0x1A009090 */
        {
                FIELD  XSIZE                                 : 19;        /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_XSIZE;    /* CAM_C_AAO_XSIZE */

typedef union _CAM_C_REG_AAO_YSIZE_
{
        struct    /* 0x1A009094 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_YSIZE;    /* CAM_C_AAO_YSIZE */

typedef union _CAM_C_REG_AAO_STRIDE_
{
        struct    /* 0x1A009098 */
        {
                FIELD  RSV                                   : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  6;        /* 18..23, 0x00FC0000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_STRIDE;    /* CAM_C_AAO_STRIDE */

typedef union _CAM_C_REG_AAO_CON_
{
        struct    /* 0x1A00909C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_CON;    /* CAM_C_AAO_CON */

typedef union _CAM_C_REG_AAO_CON2_
{
        struct    /* 0x1A0090A0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_CON2;    /* CAM_C_AAO_CON2 */

typedef union _CAM_C_REG_AAO_CON3_
{
        struct    /* 0x1A0090A4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_CON3;    /* CAM_C_AAO_CON3 */

typedef union _CAM_C_REG_AAO_CON4_
{
        struct    /* 0x1A0090AC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_CON4;    /* CAM_C_AAO_CON4 */

typedef union _CAM_C_REG_AFO_BASE_ADDR_
{
        struct    /* 0x1A0090B0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_BASE_ADDR;    /* CAM_C_AFO_BASE_ADDR */

typedef union _CAM_C_REG_AFO_OFST_ADDR_
{
        struct    /* 0x1A0090B8 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_OFST_ADDR;    /* CAM_C_AFO_OFST_ADDR */

typedef union _CAM_C_REG_AFO_DRS_
{
        struct    /* 0x1A0090BC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_DRS;    /* CAM_C_AFO_DRS */

typedef union _CAM_C_REG_AFO_XSIZE_
{
        struct    /* 0x1A0090C0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_XSIZE;    /* CAM_C_AFO_XSIZE */

typedef union _CAM_C_REG_AFO_YSIZE_
{
        struct    /* 0x1A0090C4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_YSIZE;    /* CAM_C_AFO_YSIZE */

typedef union _CAM_C_REG_AFO_STRIDE_
{
        struct    /* 0x1A0090C8 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_STRIDE;    /* CAM_C_AFO_STRIDE */

typedef union _CAM_C_REG_AFO_CON_
{
        struct    /* 0x1A0090CC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_CON;    /* CAM_C_AFO_CON */

typedef union _CAM_C_REG_AFO_CON2_
{
        struct    /* 0x1A0090D0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_CON2;    /* CAM_C_AFO_CON2 */

typedef union _CAM_C_REG_AFO_CON3_
{
        struct    /* 0x1A0090D4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_CON3;    /* CAM_C_AFO_CON3 */

typedef union _CAM_C_REG_AFO_CON4_
{
        struct    /* 0x1A0090DC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_CON4;    /* CAM_C_AFO_CON4 */

typedef union _CAM_C_REG_LCSO_BASE_ADDR_
{
        struct    /* 0x1A0090E0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_BASE_ADDR;    /* CAM_C_LCSO_BASE_ADDR */

typedef union _CAM_C_REG_LCSO_OFST_ADDR_
{
        struct    /* 0x1A0090E8 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_OFST_ADDR;    /* CAM_C_LCSO_OFST_ADDR */

typedef union _CAM_C_REG_LCSO_DRS_
{
        struct    /* 0x1A0090EC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_DRS;    /* CAM_C_LCSO_DRS */

typedef union _CAM_C_REG_LCSO_XSIZE_
{
        struct    /* 0x1A0090F0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_XSIZE;    /* CAM_C_LCSO_XSIZE */

typedef union _CAM_C_REG_LCSO_YSIZE_
{
        struct    /* 0x1A0090F4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_YSIZE;    /* CAM_C_LCSO_YSIZE */

typedef union _CAM_C_REG_LCSO_STRIDE_
{
        struct    /* 0x1A0090F8 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_STRIDE;    /* CAM_C_LCSO_STRIDE */

typedef union _CAM_C_REG_LCSO_CON_
{
        struct    /* 0x1A0090FC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_CON;    /* CAM_C_LCSO_CON */

typedef union _CAM_C_REG_LCSO_CON2_
{
        struct    /* 0x1A009100 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_CON2;    /* CAM_C_LCSO_CON2 */

typedef union _CAM_C_REG_LCSO_CON3_
{
        struct    /* 0x1A009104 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_CON3;    /* CAM_C_LCSO_CON3 */

typedef union _CAM_C_REG_LCSO_CON4_
{
        struct    /* 0x1A00910C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_CON4;    /* CAM_C_LCSO_CON4 */

typedef union _CAM_C_REG_UFEO_BASE_ADDR_
{
        struct    /* 0x1A009110 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_BASE_ADDR;    /* CAM_C_UFEO_BASE_ADDR */

typedef union _CAM_C_REG_UFEO_OFST_ADDR_
{
        struct    /* 0x1A009118 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_OFST_ADDR;    /* CAM_C_UFEO_OFST_ADDR */

typedef union _CAM_C_REG_UFEO_DRS_
{
        struct    /* 0x1A00911C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_DRS;    /* CAM_C_UFEO_DRS */

typedef union _CAM_C_REG_UFEO_XSIZE_
{
        struct    /* 0x1A009120 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_XSIZE;    /* CAM_C_UFEO_XSIZE */

typedef union _CAM_C_REG_UFEO_YSIZE_
{
        struct    /* 0x1A009124 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_YSIZE;    /* CAM_C_UFEO_YSIZE */

typedef union _CAM_C_REG_UFEO_STRIDE_
{
        struct    /* 0x1A009128 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_STRIDE;    /* CAM_C_UFEO_STRIDE */

typedef union _CAM_C_REG_UFEO_CON_
{
        struct    /* 0x1A00912C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_CON;    /* CAM_C_UFEO_CON */

typedef union _CAM_C_REG_UFEO_CON2_
{
        struct    /* 0x1A009130 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_CON2;    /* CAM_C_UFEO_CON2 */

typedef union _CAM_C_REG_UFEO_CON3_
{
        struct    /* 0x1A009134 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_CON3;    /* CAM_C_UFEO_CON3 */

typedef union _CAM_C_REG_UFEO_CON4_
{
        struct    /* 0x1A00913C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_CON4;    /* CAM_C_UFEO_CON4 */

typedef union _CAM_C_REG_PDO_BASE_ADDR_
{
        struct    /* 0x1A009140 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_BASE_ADDR;    /* CAM_C_PDO_BASE_ADDR */

typedef union _CAM_C_REG_PDO_OFST_ADDR_
{
        struct    /* 0x1A009148 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_OFST_ADDR;    /* CAM_C_PDO_OFST_ADDR */

typedef union _CAM_C_REG_PDO_DRS_
{
        struct    /* 0x1A00914C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_DRS;    /* CAM_C_PDO_DRS */

typedef union _CAM_C_REG_PDO_XSIZE_
{
        struct    /* 0x1A009150 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_XSIZE;    /* CAM_C_PDO_XSIZE */

typedef union _CAM_C_REG_PDO_YSIZE_
{
        struct    /* 0x1A009154 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_YSIZE;    /* CAM_C_PDO_YSIZE */

typedef union _CAM_C_REG_PDO_STRIDE_
{
        struct    /* 0x1A009158 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_STRIDE;    /* CAM_C_PDO_STRIDE */

typedef union _CAM_C_REG_PDO_CON_
{
        struct    /* 0x1A00915C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_CON;    /* CAM_C_PDO_CON */

typedef union _CAM_C_REG_PDO_CON2_
{
        struct    /* 0x1A009160 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_CON2;    /* CAM_C_PDO_CON2 */

typedef union _CAM_C_REG_PDO_CON3_
{
        struct    /* 0x1A009164 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_CON3;    /* CAM_C_PDO_CON3 */

typedef union _CAM_C_REG_PDO_CON4_
{
        struct    /* 0x1A00916C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_CON4;    /* CAM_C_PDO_CON4 */

typedef union _CAM_C_REG_BPCI_BASE_ADDR_
{
        struct    /* 0x1A009170 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BPCI_BASE_ADDR;    /* CAM_C_BPCI_BASE_ADDR */

typedef union _CAM_C_REG_BPCI_OFST_ADDR_
{
        struct    /* 0x1A009178 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BPCI_OFST_ADDR;    /* CAM_C_BPCI_OFST_ADDR */

typedef union _CAM_C_REG_BPCI_DRS_
{
        struct    /* 0x1A00917C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BPCI_DRS;    /* CAM_C_BPCI_DRS */

typedef union _CAM_C_REG_BPCI_XSIZE_
{
        struct    /* 0x1A009180 */
        {
                FIELD  XSIZE                                 : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BPCI_XSIZE;    /* CAM_C_BPCI_XSIZE */

typedef union _CAM_C_REG_BPCI_YSIZE_
{
        struct    /* 0x1A009184 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BPCI_YSIZE;    /* CAM_C_BPCI_YSIZE */

typedef union _CAM_C_REG_BPCI_STRIDE_
{
        struct    /* 0x1A009188 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BPCI_STRIDE;    /* CAM_C_BPCI_STRIDE */

typedef union _CAM_C_REG_BPCI_CON_
{
        struct    /* 0x1A00918C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BPCI_CON;    /* CAM_C_BPCI_CON */

typedef union _CAM_C_REG_BPCI_CON2_
{
        struct    /* 0x1A009190 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BPCI_CON2;    /* CAM_C_BPCI_CON2 */

typedef union _CAM_C_REG_BPCI_CON3_
{
        struct    /* 0x1A009194 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BPCI_CON3;    /* CAM_C_BPCI_CON3 */

typedef union _CAM_C_REG_BPCI_CON4_
{
        struct    /* 0x1A00919C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BPCI_CON4;    /* CAM_C_BPCI_CON4 */

typedef union _CAM_C_REG_CACI_BASE_ADDR_
{
        struct    /* 0x1A0091A0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CACI_BASE_ADDR;    /* CAM_C_CACI_BASE_ADDR */

typedef union _CAM_C_REG_CACI_OFST_ADDR_
{
        struct    /* 0x1A0091A8 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CACI_OFST_ADDR;    /* CAM_C_CACI_OFST_ADDR */

typedef union _CAM_C_REG_CACI_DRS_
{
        struct    /* 0x1A0091AC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CACI_DRS;    /* CAM_C_CACI_DRS */

typedef union _CAM_C_REG_CACI_XSIZE_
{
        struct    /* 0x1A0091B0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CACI_XSIZE;    /* CAM_C_CACI_XSIZE */

typedef union _CAM_C_REG_CACI_YSIZE_
{
        struct    /* 0x1A0091B4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CACI_YSIZE;    /* CAM_C_CACI_YSIZE */

typedef union _CAM_C_REG_CACI_STRIDE_
{
        struct    /* 0x1A0091B8 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CACI_STRIDE;    /* CAM_C_CACI_STRIDE */

typedef union _CAM_C_REG_CACI_CON_
{
        struct    /* 0x1A0091BC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CACI_CON;    /* CAM_C_CACI_CON */

typedef union _CAM_C_REG_CACI_CON2_
{
        struct    /* 0x1A0091C0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CACI_CON2;    /* CAM_C_CACI_CON2 */

typedef union _CAM_C_REG_CACI_CON3_
{
        struct    /* 0x1A0091C4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CACI_CON3;    /* CAM_C_CACI_CON3 */

typedef union _CAM_C_REG_CACI_CON4_
{
        struct    /* 0x1A0091CC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CACI_CON4;    /* CAM_C_CACI_CON4 */

typedef union _CAM_C_REG_LSCI_BASE_ADDR_
{
        struct    /* 0x1A0091D0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSCI_BASE_ADDR;    /* CAM_C_LSCI_BASE_ADDR */

typedef union _CAM_C_REG_LSCI_OFST_ADDR_
{
        struct    /* 0x1A0091D8 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSCI_OFST_ADDR;    /* CAM_C_LSCI_OFST_ADDR */

typedef union _CAM_C_REG_LSCI_DRS_
{
        struct    /* 0x1A0091DC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSCI_DRS;    /* CAM_C_LSCI_DRS */

typedef union _CAM_C_REG_LSCI_XSIZE_
{
        struct    /* 0x1A0091E0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSCI_XSIZE;    /* CAM_C_LSCI_XSIZE */

typedef union _CAM_C_REG_LSCI_YSIZE_
{
        struct    /* 0x1A0091E4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSCI_YSIZE;    /* CAM_C_LSCI_YSIZE */

typedef union _CAM_C_REG_LSCI_STRIDE_
{
        struct    /* 0x1A0091E8 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSCI_STRIDE;    /* CAM_C_LSCI_STRIDE */

typedef union _CAM_C_REG_LSCI_CON_
{
        struct    /* 0x1A0091EC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSCI_CON;    /* CAM_C_LSCI_CON */

typedef union _CAM_C_REG_LSCI_CON2_
{
        struct    /* 0x1A0091F0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSCI_CON2;    /* CAM_C_LSCI_CON2 */

typedef union _CAM_C_REG_LSCI_CON3_
{
        struct    /* 0x1A0091F4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSCI_CON3;    /* CAM_C_LSCI_CON3 */

typedef union _CAM_C_REG_LSCI_CON4_
{
        struct    /* 0x1A0091FC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSCI_CON4;    /* CAM_C_LSCI_CON4 */

typedef union _CAM_C_REG_LSC3I_BASE_ADDR_
{
        struct    /* 0x1A009200 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC3I_BASE_ADDR;    /* CAM_C_LSC3I_BASE_ADDR */

typedef union _CAM_C_REG_LSC3I_OFST_ADDR_
{
        struct    /* 0x1A009208 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC3I_OFST_ADDR;    /* CAM_C_LSC3I_OFST_ADDR */

typedef union _CAM_C_REG_LSC3I_DRS_
{
        struct    /* 0x1A00920C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC3I_DRS;    /* CAM_C_LSC3I_DRS */

typedef union _CAM_C_REG_LSC3I_XSIZE_
{
        struct    /* 0x1A009210 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC3I_XSIZE;    /* CAM_C_LSC3I_XSIZE */

typedef union _CAM_C_REG_LSC3I_YSIZE_
{
        struct    /* 0x1A009214 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC3I_YSIZE;    /* CAM_C_LSC3I_YSIZE */

typedef union _CAM_C_REG_LSC3I_STRIDE_
{
        struct    /* 0x1A009218 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  4;        /* 16..19, 0x000F0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC3I_STRIDE;    /* CAM_C_LSC3I_STRIDE */

typedef union _CAM_C_REG_LSC3I_CON_
{
        struct    /* 0x1A00921C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC3I_CON;    /* CAM_C_LSC3I_CON */

typedef union _CAM_C_REG_LSC3I_CON2_
{
        struct    /* 0x1A009220 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC3I_CON2;    /* CAM_C_LSC3I_CON2 */

typedef union _CAM_C_REG_LSC3I_CON3_
{
        struct    /* 0x1A009224 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC3I_CON3;    /* CAM_C_LSC3I_CON3 */

typedef union _CAM_C_REG_LSC3I_CON4_
{
        struct    /* 0x1A00922C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC3I_CON4;    /* CAM_C_LSC3I_CON4 */

typedef union _CAM_C_REG_PDI_BASE_ADDR_
{
        struct    /* 0x1A009230 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDI_BASE_ADDR;    /* CAM_C_PDI_BASE_ADDR */

typedef union _CAM_C_REG_PDI_OFST_ADDR_
{
        struct    /* 0x1A009234 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDI_OFST_ADDR;    /* CAM_C_PDI_OFST_ADDR */

typedef union _CAM_C_REG_PDI_DRS_
{
        struct    /* 0x1A00923C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDI_DRS;    /* CAM_C_PDI_DRS */

typedef union _CAM_C_REG_PDI_XSIZE_
{
        struct    /* 0x1A009240 */
        {
                FIELD  XSIZE                                 : 20;        /*  0..19, 0x000FFFFF */
                FIELD  rsv_20                                : 12;        /* 20..31, 0xFFF00000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDI_XSIZE;    /* CAM_C_PDI_XSIZE */

typedef union _CAM_C_REG_PDI_YSIZE_
{
        struct    /* 0x1A009244 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDI_YSIZE;    /* CAM_C_PDI_YSIZE */

typedef union _CAM_C_REG_PDI_STRIDE_
{
        struct    /* 0x1A009248 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  2;        /* 18..19, 0x000C0000 */
                FIELD  FORMAT                                :  1;        /* 20..20, 0x00100000 */
                FIELD  rsv_21                                :  2;        /* 21..22, 0x00600000 */
                FIELD  FORMAT_EN                             :  1;        /* 23..23, 0x00800000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  5;        /* 25..29, 0x3E000000 */
                FIELD  SWAP                                  :  2;        /* 30..31, 0xC0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDI_STRIDE;    /* CAM_C_PDI_STRIDE */

typedef union _CAM_C_REG_PDI_CON_
{
        struct    /* 0x1A00924C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDI_CON;    /* CAM_C_PDI_CON */

typedef union _CAM_C_REG_PDI_CON2_
{
        struct    /* 0x1A009250 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDI_CON2;    /* CAM_C_PDI_CON2 */

typedef union _CAM_C_REG_PDI_CON3_
{
        struct    /* 0x1A009254 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDI_CON3;    /* CAM_C_PDI_CON3 */

typedef union _CAM_C_REG_PDI_CON4_
{
        struct    /* 0x1A00925C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDI_CON4;    /* CAM_C_PDI_CON4 */

typedef union _CAM_C_REG_PSO_BASE_ADDR_
{
        struct    /* 0x1A009260 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_BASE_ADDR;    /* CAM_C_PSO_BASE_ADDR */

typedef union _CAM_C_REG_PSO_OFST_ADDR_
{
        struct    /* 0x1A009264 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_OFST_ADDR;    /* CAM_C_PSO_OFST_ADDR */

typedef union _CAM_C_REG_PSO_DRS_
{
        struct    /* 0x1A00926C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_DRS;    /* CAM_C_PSO_DRS */

typedef union _CAM_C_REG_PSO_XSIZE_
{
        struct    /* 0x1A009270 */
        {
                FIELD  XSIZE                                 : 19;        /*  0..18, 0x0007FFFF */
                FIELD  rsv_19                                : 13;        /* 19..31, 0xFFF80000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_XSIZE;    /* CAM_C_PSO_XSIZE */

typedef union _CAM_C_REG_PSO_YSIZE_
{
        struct    /* 0x1A009274 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_YSIZE;    /* CAM_C_PSO_YSIZE */

typedef union _CAM_C_REG_PSO_STRIDE_
{
        struct    /* 0x1A009278 */
        {
                FIELD  RSV                                   : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  2;        /* 16..17, 0x00030000 */
                FIELD  rsv_18                                :  6;        /* 18..23, 0x00FC0000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_STRIDE;    /* CAM_C_PSO_STRIDE */

typedef union _CAM_C_REG_PSO_CON_
{
        struct    /* 0x1A00927C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_CON;    /* CAM_C_PSO_CON */

typedef union _CAM_C_REG_PSO_CON2_
{
        struct    /* 0x1A009280 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_CON2;    /* CAM_C_PSO_CON2 */

typedef union _CAM_C_REG_PSO_CON3_
{
        struct    /* 0x1A009284 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_CON3;    /* CAM_C_PSO_CON3 */

typedef union _CAM_C_REG_PSO_CON4_
{
        struct    /* 0x1A00928C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_CON4;    /* CAM_C_PSO_CON4 */

typedef union _CAM_C_REG_LMVO_BASE_ADDR_
{
        struct    /* 0x1A009290 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_BASE_ADDR;    /* CAM_C_LMVO_BASE_ADDR */

typedef union _CAM_C_REG_LMVO_OFST_ADDR_
{
        struct    /* 0x1A009294 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_OFST_ADDR;    /* CAM_C_LMVO_OFST_ADDR */

typedef union _CAM_C_REG_LMVO_DRS_
{
        struct    /* 0x1A00929C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_DRS;    /* CAM_C_LMVO_DRS */

typedef union _CAM_C_REG_LMVO_XSIZE_
{
        struct    /* 0x1A0092A0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_XSIZE;    /* CAM_C_LMVO_XSIZE */

typedef union _CAM_C_REG_LMVO_YSIZE_
{
        struct    /* 0x1A0092A4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_YSIZE;    /* CAM_C_LMVO_YSIZE */

typedef union _CAM_C_REG_LMVO_STRIDE_
{
        struct    /* 0x1A0092A8 */
        {
                FIELD  RSV                                   : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  3;        /* 16..18, 0x00070000 */
                FIELD  rsv_19                                :  5;        /* 19..23, 0x00F80000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_STRIDE;    /* CAM_C_LMVO_STRIDE */

typedef union _CAM_C_REG_LMVO_CON_
{
        struct    /* 0x1A0092AC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_CON;    /* CAM_C_LMVO_CON */

typedef union _CAM_C_REG_LMVO_CON2_
{
        struct    /* 0x1A0092B0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_CON2;    /* CAM_C_LMVO_CON2 */

typedef union _CAM_C_REG_LMVO_CON3_
{
        struct    /* 0x1A0092B4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_CON3;    /* CAM_C_LMVO_CON3 */

typedef union _CAM_C_REG_LMVO_CON4_
{
        struct    /* 0x1A0092BC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_CON4;    /* CAM_C_LMVO_CON4 */

typedef union _CAM_C_REG_FLKO_BASE_ADDR_
{
        struct    /* 0x1A0092C0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_BASE_ADDR;    /* CAM_C_FLKO_BASE_ADDR */

typedef union _CAM_C_REG_FLKO_OFST_ADDR_
{
        struct    /* 0x1A0092C4 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_OFST_ADDR;    /* CAM_C_FLKO_OFST_ADDR */

typedef union _CAM_C_REG_FLKO_DRS_
{
        struct    /* 0x1A0092CC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_DRS;    /* CAM_C_FLKO_DRS */

typedef union _CAM_C_REG_FLKO_XSIZE_
{
        struct    /* 0x1A0092D0 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_XSIZE;    /* CAM_C_FLKO_XSIZE */

typedef union _CAM_C_REG_FLKO_YSIZE_
{
        struct    /* 0x1A0092D4 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_YSIZE;    /* CAM_C_FLKO_YSIZE */

typedef union _CAM_C_REG_FLKO_STRIDE_
{
        struct    /* 0x1A0092D8 */
        {
                FIELD  RSV                                   : 16;        /*  0..15, 0x0000FFFF */
                FIELD  BUS_SIZE                              :  1;        /* 16..16, 0x00010000 */
                FIELD  rsv_17                                :  7;        /* 17..23, 0x00FE0000 */
                FIELD  BUS_SIZE_EN                           :  1;        /* 24..24, 0x01000000 */
                FIELD  rsv_25                                :  7;        /* 25..31, 0xFE000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_STRIDE;    /* CAM_C_FLKO_STRIDE */

typedef union _CAM_C_REG_FLKO_CON_
{
        struct    /* 0x1A0092DC */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_CON;    /* CAM_C_FLKO_CON */

typedef union _CAM_C_REG_FLKO_CON2_
{
        struct    /* 0x1A0092E0 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_CON2;    /* CAM_C_FLKO_CON2 */

typedef union _CAM_C_REG_FLKO_CON3_
{
        struct    /* 0x1A0092E4 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_CON3;    /* CAM_C_FLKO_CON3 */

typedef union _CAM_C_REG_FLKO_CON4_
{
        struct    /* 0x1A0092EC */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_CON4;    /* CAM_C_FLKO_CON4 */

typedef union _CAM_C_REG_RSSO_C_BASE_ADDR_
{
        struct    /* 0x1A0092F0 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_BASE_ADDR;    /* CAM_C_RSSO_C_BASE_ADDR */

typedef union _CAM_C_REG_RSSO_C_OFST_ADDR_
{
        struct    /* 0x1A0092F4 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_OFST_ADDR;    /* CAM_C_RSSO_C_OFST_ADDR */

typedef union _CAM_C_REG_RSSO_C_DRS_
{
        struct    /* 0x1A0092FC */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_DRS;    /* CAM_C_RSSO_C_DRS */

typedef union _CAM_C_REG_RSSO_C_XSIZE_
{
        struct    /* 0x1A009300 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_XSIZE;    /* CAM_C_RSSO_C_XSIZE */

typedef union _CAM_C_REG_RSSO_C_YSIZE_
{
        struct    /* 0x1A009304 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_YSIZE;    /* CAM_C_RSSO_C_YSIZE */

typedef union _CAM_C_REG_RSSO_C_STRIDE_
{
        struct    /* 0x1A009308 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_STRIDE;    /* CAM_C_RSSO_C_STRIDE */

typedef union _CAM_C_REG_RSSO_C_CON_
{
        struct    /* 0x1A00930C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_CON;    /* CAM_C_RSSO_C_CON */

typedef union _CAM_C_REG_RSSO_C_CON2_
{
        struct    /* 0x1A009310 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_CON2;    /* CAM_C_RSSO_C_CON2 */

typedef union _CAM_C_REG_RSSO_C_CON3_
{
        struct    /* 0x1A009314 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_CON3;    /* CAM_C_RSSO_C_CON3 */

typedef union _CAM_C_REG_RSSO_C_CON4_
{
        struct    /* 0x1A00931C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_CON4;    /* CAM_C_RSSO_C_CON4 */

typedef union _CAM_C_REG_UFGO_BASE_ADDR_
{
        struct    /* 0x1A009320 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_BASE_ADDR;    /* CAM_C_UFGO_BASE_ADDR */

typedef union _CAM_C_REG_UFGO_OFST_ADDR_
{
        struct    /* 0x1A009324 */
        {
                FIELD  OFFSET_ADDR                           : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_OFST_ADDR;    /* CAM_C_UFGO_OFST_ADDR */

typedef union _CAM_C_REG_UFGO_DRS_
{
        struct    /* 0x1A00932C */
        {
                FIELD  FIFO_DRS_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DRS_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DRS_EN                           :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_DRS;    /* CAM_C_UFGO_DRS */

typedef union _CAM_C_REG_UFGO_XSIZE_
{
        struct    /* 0x1A009330 */
        {
                FIELD  XSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_XSIZE;    /* CAM_C_UFGO_XSIZE */

typedef union _CAM_C_REG_UFGO_YSIZE_
{
        struct    /* 0x1A009334 */
        {
                FIELD  YSIZE                                 : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_YSIZE;    /* CAM_C_UFGO_YSIZE */

typedef union _CAM_C_REG_UFGO_STRIDE_
{
        struct    /* 0x1A009338 */
        {
                FIELD  STRIDE                                : 16;        /*  0..15, 0x0000FFFF */
                FIELD  rsv_16                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_STRIDE;    /* CAM_C_UFGO_STRIDE */

typedef union _CAM_C_REG_UFGO_CON_
{
        struct    /* 0x1A00933C */
        {
                FIELD  FIFO_SIZE                             : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                : 16;        /* 12..27, 0x0FFFF000 */
                FIELD  MAX_BURST_LEN                         :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_CON;    /* CAM_C_UFGO_CON */

typedef union _CAM_C_REG_UFGO_CON2_
{
        struct    /* 0x1A009340 */
        {
                FIELD  FIFO_PRI_THRL                         : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRI_THRH                         : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_CON2;    /* CAM_C_UFGO_CON2 */

typedef union _CAM_C_REG_UFGO_CON3_
{
        struct    /* 0x1A009344 */
        {
                FIELD  FIFO_PRE_PRI_THRL                     : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_PRE_PRI_THRH                     : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  4;        /* 28..31, 0xF0000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_CON3;    /* CAM_C_UFGO_CON3 */

typedef union _CAM_C_REG_UFGO_CON4_
{
        struct    /* 0x1A00934C */
        {
                FIELD  FIFO_DVFS_THRL                        : 12;        /*  0..11, 0x00000FFF */
                FIELD  rsv_12                                :  4;        /* 12..15, 0x0000F000 */
                FIELD  FIFO_DVFS_THRH                        : 12;        /* 16..27, 0x0FFF0000 */
                FIELD  rsv_28                                :  3;        /* 28..30, 0x70000000 */
                FIELD  FIFO_DVFS_EN                          :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_CON4;    /* CAM_C_UFGO_CON4 */

typedef union _CAM_C_REG_DMA_ERR_CTRL_
{
        struct    /* 0x1A009350 */
        {
                FIELD  IMGO_C_ERR                            :  1;        /*  0.. 0, 0x00000001 */
                FIELD  RRZO_C_ERR                            :  1;        /*  1.. 1, 0x00000002 */
                FIELD  AAO_C_ERR                             :  1;        /*  2.. 2, 0x00000004 */
                FIELD  AFO_C_ERR                             :  1;        /*  3.. 3, 0x00000008 */
                FIELD  LCSO_C_ERR                            :  1;        /*  4.. 4, 0x00000010 */
                FIELD  UFEO_C_ERR                            :  1;        /*  5.. 5, 0x00000020 */
                FIELD  PDO_C_ERR                             :  1;        /*  6.. 6, 0x00000040 */
                FIELD  PSO_C_ERR                             :  1;        /*  7.. 7, 0x00000080 */
                FIELD  LMVO_C_ERR                            :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FLKO_C_ERR                            :  1;        /*  9.. 9, 0x00000200 */
                FIELD  RSSO_C_ERR                            :  1;        /* 10..10, 0x00000400 */
                FIELD  UFGO_C_ERR                            :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                :  3;        /* 12..14, 0x00007000 */
                FIELD  PDI_C_ERR                             :  1;        /* 15..15, 0x00008000 */
                FIELD  BPCI_C_ERR                            :  1;        /* 16..16, 0x00010000 */
                FIELD  CACI_C_ERR                            :  1;        /* 17..17, 0x00020000 */
                FIELD  LSCI_C_ERR                            :  1;        /* 18..18, 0x00040000 */
                FIELD  LSC3I_C_ERR                           :  1;        /* 19..19, 0x00080000 */
                FIELD  rsv_20                                : 11;        /* 20..30, 0x7FF00000 */
                FIELD  ERR_CLR_MD                            :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_ERR_CTRL;    /* CAM_C_DMA_ERR_CTRL */

typedef union _CAM_C_REG_IMGO_ERR_STAT_
{
        struct    /* 0x1A009360 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_ERR_STAT;    /* CAM_C_IMGO_ERR_STAT */

typedef union _CAM_C_REG_RRZO_ERR_STAT_
{
        struct    /* 0x1A009364 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_ERR_STAT;    /* CAM_C_RRZO_ERR_STAT */

typedef union _CAM_C_REG_AAO_ERR_STAT_
{
        struct    /* 0x1A009368 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_ERR_STAT;    /* CAM_C_AAO_ERR_STAT */

typedef union _CAM_C_REG_AFO_ERR_STAT_
{
        struct    /* 0x1A00936C */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_ERR_STAT;    /* CAM_C_AFO_ERR_STAT */

typedef union _CAM_C_REG_LCSO_ERR_STAT_
{
        struct    /* 0x1A009370 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_ERR_STAT;    /* CAM_C_LCSO_ERR_STAT */

typedef union _CAM_C_REG_UFEO_ERR_STAT_
{
        struct    /* 0x1A009374 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_ERR_STAT;    /* CAM_C_UFEO_ERR_STAT */

typedef union _CAM_C_REG_PDO_ERR_STAT_
{
        struct    /* 0x1A009378 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_ERR_STAT;    /* CAM_C_PDO_ERR_STAT */

typedef union _CAM_C_REG_BPCI_ERR_STAT_
{
        struct    /* 0x1A00937C */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_BPCI_ERR_STAT;    /* CAM_C_BPCI_ERR_STAT */

typedef union _CAM_C_REG_CACI_ERR_STAT_
{
        struct    /* 0x1A009380 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_CACI_ERR_STAT;    /* CAM_C_CACI_ERR_STAT */

typedef union _CAM_C_REG_LSCI_ERR_STAT_
{
        struct    /* 0x1A009384 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSCI_ERR_STAT;    /* CAM_C_LSCI_ERR_STAT */

typedef union _CAM_C_REG_LSC3I_ERR_STAT_
{
        struct    /* 0x1A009388 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LSC3I_ERR_STAT;    /* CAM_C_LSC3I_ERR_STAT */

typedef union _CAM_C_REG_PDI_ERR_STAT_
{
        struct    /* 0x1A00938C */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDI_ERR_STAT;    /* CAM_C_PDI_ERR_STAT */

typedef union _CAM_C_REG_LMVO_ERR_STAT_
{
        struct    /* 0x1A009390 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_ERR_STAT;    /* CAM_C_LMVO_ERR_STAT */

typedef union _CAM_C_REG_FLKO_ERR_STAT_
{
        struct    /* 0x1A009394 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_ERR_STAT;    /* CAM_C_FLKO_ERR_STAT */

typedef union _CAM_C_REG_RSSO_C_ERR_STAT_
{
        struct    /* 0x1A009398 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_ERR_STAT;    /* CAM_C_RSSO_C_ERR_STAT */

typedef union _CAM_C_REG_UFGO_ERR_STAT_
{
        struct    /* 0x1A00939C */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_ERR_STAT;    /* CAM_C_UFGO_ERR_STAT */

typedef union _CAM_C_REG_PSO_ERR_STAT_
{
        struct    /* 0x1A0093A0 */
        {
                FIELD  ERR_STAT                              : 16;        /*  0..15, 0x0000FFFF */
                FIELD  ERR_EN                                : 16;        /* 16..31, 0xFFFF0000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_ERR_STAT;    /* CAM_C_PSO_ERR_STAT */

typedef union _CAM_C_REG_DMA_DEBUG_ADDR_
{
        struct    /* 0x1A0093AC */
        {
                FIELD  DEBUG_ADDR                            : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_DEBUG_ADDR;    /* CAM_C_DMA_DEBUG_ADDR */

typedef union _CAM_C_REG_DMA_RSV1_
{
        struct    /* 0x1A0093B0 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_RSV1;    /* CAM_C_DMA_RSV1 */

typedef union _CAM_C_REG_DMA_RSV2_
{
        struct    /* 0x1A0093B4 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_RSV2;    /* CAM_C_DMA_RSV2 */

typedef union _CAM_C_REG_DMA_RSV3_
{
        struct    /* 0x1A0093B8 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_RSV3;    /* CAM_C_DMA_RSV3 */

typedef union _CAM_C_REG_DMA_RSV4_
{
        struct    /* 0x1A0093BC */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_RSV4;    /* CAM_C_DMA_RSV4 */

typedef union _CAM_C_REG_DMA_RSV5_
{
        struct    /* 0x1A0093C0 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_RSV5;    /* CAM_C_DMA_RSV5 */

typedef union _CAM_C_REG_DMA_RSV6_
{
        struct    /* 0x1A0093C4 */
        {
                FIELD  RSV                                   : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_RSV6;    /* CAM_C_DMA_RSV6 */

typedef union _CAM_C_REG_DMA_DEBUG_SEL_
{
        struct    /* 0x1A0093C8 */
        {
                FIELD  DMA_TOP_SEL                           :  8;        /*  0.. 7, 0x000000FF */
                FIELD  R_W_DMA_TOP_SEL                       :  8;        /*  8..15, 0x0000FF00 */
                FIELD  SUB_MODULE_SEL                        :  8;        /* 16..23, 0x00FF0000 */
                FIELD  rsv_24                                :  4;        /* 24..27, 0x0F000000 */
                FIELD  PDO_FIFO_FULL_XSIZE                   :  1;        /* 28..28, 0x10000000 */
                FIELD  IMGO_UFE_FIFO_FULL_XSIZE              :  1;        /* 29..29, 0x20000000 */
                FIELD  ARBITER_BVALID_FULL                   :  1;        /* 30..30, 0x40000000 */
                FIELD  ARBITER_COM_FULL                      :  1;        /* 31..31, 0x80000000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_DEBUG_SEL;    /* CAM_C_DMA_DEBUG_SEL */

typedef union _CAM_C_REG_DMA_BW_SELF_TEST_
{
        struct    /* 0x1A0093CC */
        {
                FIELD  BW_SELF_TEST_EN_IMGO                  :  1;        /*  0.. 0, 0x00000001 */
                FIELD  BW_SELF_TEST_EN_RRZO                  :  1;        /*  1.. 1, 0x00000002 */
                FIELD  BW_SELF_TEST_EN_AAO                   :  1;        /*  2.. 2, 0x00000004 */
                FIELD  BW_SELF_TEST_EN_AFO                   :  1;        /*  3.. 3, 0x00000008 */
                FIELD  BW_SELF_TEST_EN_LCSO                  :  1;        /*  4.. 4, 0x00000010 */
                FIELD  BW_SELF_TEST_EN_UFEO                  :  1;        /*  5.. 5, 0x00000020 */
                FIELD  BW_SELF_TEST_EN_PDO                   :  1;        /*  6.. 6, 0x00000040 */
                FIELD  BW_SELF_TEST_EN_PSO                   :  1;        /*  7.. 7, 0x00000080 */
                FIELD  BW_SELF_TEST_EN_LMVO                  :  1;        /*  8.. 8, 0x00000100 */
                FIELD  BW_SELF_TEST_EN_FLKO                  :  1;        /*  9.. 9, 0x00000200 */
                FIELD  BW_SELF_TEST_EN_RSSO_A                :  1;        /* 10..10, 0x00000400 */
                FIELD  BW_SELF_TEST_EN_UFGO                  :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_BW_SELF_TEST;    /* CAM_C_DMA_BW_SELF_TEST */

typedef union _CAM_C_REG_DMA_FRAME_HEADER_EN_
{
        struct    /* 0x1A009400 */
        {
                FIELD  FRAME_HEADER_EN_IMGO                  :  1;        /*  0.. 0, 0x00000001 */
                FIELD  FRAME_HEADER_EN_RRZO                  :  1;        /*  1.. 1, 0x00000002 */
                FIELD  FRAME_HEADER_EN_AAO                   :  1;        /*  2.. 2, 0x00000004 */
                FIELD  FRAME_HEADER_EN_AFO                   :  1;        /*  3.. 3, 0x00000008 */
                FIELD  FRAME_HEADER_EN_LCSO                  :  1;        /*  4.. 4, 0x00000010 */
                FIELD  FRAME_HEADER_EN_UFEO                  :  1;        /*  5.. 5, 0x00000020 */
                FIELD  FRAME_HEADER_EN_PDO                   :  1;        /*  6.. 6, 0x00000040 */
                FIELD  FRAME_HEADER_EN_PSO                   :  1;        /*  7.. 7, 0x00000080 */
                FIELD  FRAME_HEADER_EN_LMVO                  :  1;        /*  8.. 8, 0x00000100 */
                FIELD  FRAME_HEADER_EN_FLKO                  :  1;        /*  9.. 9, 0x00000200 */
                FIELD  FRAME_HEADER_EN_RSSO_A                :  1;        /* 10..10, 0x00000400 */
                FIELD  FRAME_HEADER_EN_UFGO                  :  1;        /* 11..11, 0x00000800 */
                FIELD  rsv_12                                : 20;        /* 12..31, 0xFFFFF000 */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_DMA_FRAME_HEADER_EN;    /* CAM_C_DMA_FRAME_HEADER_EN */

typedef union _CAM_C_REG_IMGO_FH_BASE_ADDR_
{
        struct    /* 0x1A009404 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_BASE_ADDR;    /* CAM_C_IMGO_FH_BASE_ADDR */

typedef union _CAM_C_REG_RRZO_FH_BASE_ADDR_
{
        struct    /* 0x1A009408 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_BASE_ADDR;    /* CAM_C_RRZO_FH_BASE_ADDR */

typedef union _CAM_C_REG_AAO_FH_BASE_ADDR_
{
        struct    /* 0x1A00940C */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_BASE_ADDR;    /* CAM_C_AAO_FH_BASE_ADDR */

typedef union _CAM_C_REG_AFO_FH_BASE_ADDR_
{
        struct    /* 0x1A009410 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_BASE_ADDR;    /* CAM_C_AFO_FH_BASE_ADDR */

typedef union _CAM_C_REG_LCSO_FH_BASE_ADDR_
{
        struct    /* 0x1A009414 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_BASE_ADDR;    /* CAM_C_LCSO_FH_BASE_ADDR */

typedef union _CAM_C_REG_UFEO_FH_BASE_ADDR_
{
        struct    /* 0x1A009418 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_BASE_ADDR;    /* CAM_C_UFEO_FH_BASE_ADDR */

typedef union _CAM_C_REG_PDO_FH_BASE_ADDR_
{
        struct    /* 0x1A00941C */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_BASE_ADDR;    /* CAM_C_PDO_FH_BASE_ADDR */

typedef union _CAM_C_REG_PSO_FH_BASE_ADDR_
{
        struct    /* 0x1A009420 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_BASE_ADDR;    /* CAM_C_PSO_FH_BASE_ADDR */

typedef union _CAM_C_REG_LMVO_FH_BASE_ADDR_
{
        struct    /* 0x1A009424 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_BASE_ADDR;    /* CAM_C_LMVO_FH_BASE_ADDR */

typedef union _CAM_C_REG_FLKO_FH_BASE_ADDR_
{
        struct    /* 0x1A009428 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_BASE_ADDR;    /* CAM_C_FLKO_FH_BASE_ADDR */

typedef union _CAM_C_REG_RSSO_C_FH_BASE_ADDR_
{
        struct    /* 0x1A00942C */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_BASE_ADDR;    /* CAM_C_RSSO_C_FH_BASE_ADDR */

typedef union _CAM_C_REG_UFGO_FH_BASE_ADDR_
{
        struct    /* 0x1A009430 */
        {
                FIELD  BASE_ADDR                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_BASE_ADDR;    /* CAM_C_UFGO_FH_BASE_ADDR */

typedef union _CAM_C_REG_IMGO_FH_SPARE_2_
{
        struct    /* 0x1A009434 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_2;    /* CAM_C_IMGO_FH_SPARE_2 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_3_
{
        struct    /* 0x1A009438 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_3;    /* CAM_C_IMGO_FH_SPARE_3 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_4_
{
        struct    /* 0x1A00943C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_4;    /* CAM_C_IMGO_FH_SPARE_4 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_5_
{
        struct    /* 0x1A009440 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_5;    /* CAM_C_IMGO_FH_SPARE_5 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_6_
{
        struct    /* 0x1A009444 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_6;    /* CAM_C_IMGO_FH_SPARE_6 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_7_
{
        struct    /* 0x1A009448 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_7;    /* CAM_C_IMGO_FH_SPARE_7 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_8_
{
        struct    /* 0x1A00944C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_8;    /* CAM_C_IMGO_FH_SPARE_8 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_9_
{
        struct    /* 0x1A009450 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_9;    /* CAM_C_IMGO_FH_SPARE_9 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_10_
{
        struct    /* 0x1A009454 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_10;    /* CAM_C_IMGO_FH_SPARE_10 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_11_
{
        struct    /* 0x1A009458 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_11;    /* CAM_C_IMGO_FH_SPARE_11 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_12_
{
        struct    /* 0x1A00945C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_12;    /* CAM_C_IMGO_FH_SPARE_12 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_13_
{
        struct    /* 0x1A009460 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_13;    /* CAM_C_IMGO_FH_SPARE_13 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_14_
{
        struct    /* 0x1A009464 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_14;    /* CAM_C_IMGO_FH_SPARE_14 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_15_
{
        struct    /* 0x1A009468 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_15;    /* CAM_C_IMGO_FH_SPARE_15 */

typedef union _CAM_C_REG_IMGO_FH_SPARE_16_
{
        struct    /* 0x1A00946C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_IMGO_FH_SPARE_16;    /* CAM_C_IMGO_FH_SPARE_16 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_2_
{
        struct    /* 0x1A009474 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_2;    /* CAM_C_RRZO_FH_SPARE_2 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_3_
{
        struct    /* 0x1A009478 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_3;    /* CAM_C_RRZO_FH_SPARE_3 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_4_
{
        struct    /* 0x1A00947C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_4;    /* CAM_C_RRZO_FH_SPARE_4 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_5_
{
        struct    /* 0x1A009480 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_5;    /* CAM_C_RRZO_FH_SPARE_5 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_6_
{
        struct    /* 0x1A009484 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_6;    /* CAM_C_RRZO_FH_SPARE_6 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_7_
{
        struct    /* 0x1A009488 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_7;    /* CAM_C_RRZO_FH_SPARE_7 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_8_
{
        struct    /* 0x1A00948C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_8;    /* CAM_C_RRZO_FH_SPARE_8 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_9_
{
        struct    /* 0x1A009490 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_9;    /* CAM_C_RRZO_FH_SPARE_9 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_10_
{
        struct    /* 0x1A009494 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_10;    /* CAM_C_RRZO_FH_SPARE_10 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_11_
{
        struct    /* 0x1A009498 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_11;    /* CAM_C_RRZO_FH_SPARE_11 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_12_
{
        struct    /* 0x1A00949C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_12;    /* CAM_C_RRZO_FH_SPARE_12 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_13_
{
        struct    /* 0x1A0094A0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_13;    /* CAM_C_RRZO_FH_SPARE_13 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_14_
{
        struct    /* 0x1A0094A4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_14;    /* CAM_C_RRZO_FH_SPARE_14 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_15_
{
        struct    /* 0x1A0094A8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_15;    /* CAM_C_RRZO_FH_SPARE_15 */

typedef union _CAM_C_REG_RRZO_FH_SPARE_16_
{
        struct    /* 0x1A0094AC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RRZO_FH_SPARE_16;    /* CAM_C_RRZO_FH_SPARE_16 */

typedef union _CAM_C_REG_AAO_FH_SPARE_2_
{
        struct    /* 0x1A0094B4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_2;    /* CAM_C_AAO_FH_SPARE_2 */

typedef union _CAM_C_REG_AAO_FH_SPARE_3_
{
        struct    /* 0x1A0094B8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_3;    /* CAM_C_AAO_FH_SPARE_3 */

typedef union _CAM_C_REG_AAO_FH_SPARE_4_
{
        struct    /* 0x1A0094BC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_4;    /* CAM_C_AAO_FH_SPARE_4 */

typedef union _CAM_C_REG_AAO_FH_SPARE_5_
{
        struct    /* 0x1A0094C0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_5;    /* CAM_C_AAO_FH_SPARE_5 */

typedef union _CAM_C_REG_AAO_FH_SPARE_6_
{
        struct    /* 0x1A0094C4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_6;    /* CAM_C_AAO_FH_SPARE_6 */

typedef union _CAM_C_REG_AAO_FH_SPARE_7_
{
        struct    /* 0x1A0094C8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_7;    /* CAM_C_AAO_FH_SPARE_7 */

typedef union _CAM_C_REG_AAO_FH_SPARE_8_
{
        struct    /* 0x1A0094CC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_8;    /* CAM_C_AAO_FH_SPARE_8 */

typedef union _CAM_C_REG_AAO_FH_SPARE_9_
{
        struct    /* 0x1A0094D0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_9;    /* CAM_C_AAO_FH_SPARE_9 */

typedef union _CAM_C_REG_AAO_FH_SPARE_10_
{
        struct    /* 0x1A0094D4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_10;    /* CAM_C_AAO_FH_SPARE_10 */

typedef union _CAM_C_REG_AAO_FH_SPARE_11_
{
        struct    /* 0x1A0094D8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_11;    /* CAM_C_AAO_FH_SPARE_11 */

typedef union _CAM_C_REG_AAO_FH_SPARE_12_
{
        struct    /* 0x1A0094DC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_12;    /* CAM_C_AAO_FH_SPARE_12 */

typedef union _CAM_C_REG_AAO_FH_SPARE_13_
{
        struct    /* 0x1A0094E0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_13;    /* CAM_C_AAO_FH_SPARE_13 */

typedef union _CAM_C_REG_AAO_FH_SPARE_14_
{
        struct    /* 0x1A0094E4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_14;    /* CAM_C_AAO_FH_SPARE_14 */

typedef union _CAM_C_REG_AAO_FH_SPARE_15_
{
        struct    /* 0x1A0094E8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_15;    /* CAM_C_AAO_FH_SPARE_15 */

typedef union _CAM_C_REG_AAO_FH_SPARE_16_
{
        struct    /* 0x1A0094EC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AAO_FH_SPARE_16;    /* CAM_C_AAO_FH_SPARE_16 */

typedef union _CAM_C_REG_AFO_FH_SPARE_2_
{
        struct    /* 0x1A0094F4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_2;    /* CAM_C_AFO_FH_SPARE_2 */

typedef union _CAM_C_REG_AFO_FH_SPARE_3_
{
        struct    /* 0x1A0094F8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_3;    /* CAM_C_AFO_FH_SPARE_3 */

typedef union _CAM_C_REG_AFO_FH_SPARE_4_
{
        struct    /* 0x1A0094FC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_4;    /* CAM_C_AFO_FH_SPARE_4 */

typedef union _CAM_C_REG_AFO_FH_SPARE_5_
{
        struct    /* 0x1A009500 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_5;    /* CAM_C_AFO_FH_SPARE_5 */

typedef union _CAM_C_REG_AFO_FH_SPARE_6_
{
        struct    /* 0x1A009504 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_6;    /* CAM_C_AFO_FH_SPARE_6 */

typedef union _CAM_C_REG_AFO_FH_SPARE_7_
{
        struct    /* 0x1A009508 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_7;    /* CAM_C_AFO_FH_SPARE_7 */

typedef union _CAM_C_REG_AFO_FH_SPARE_8_
{
        struct    /* 0x1A00950C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_8;    /* CAM_C_AFO_FH_SPARE_8 */

typedef union _CAM_C_REG_AFO_FH_SPARE_9_
{
        struct    /* 0x1A009510 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_9;    /* CAM_C_AFO_FH_SPARE_9 */

typedef union _CAM_C_REG_AFO_FH_SPARE_10_
{
        struct    /* 0x1A009514 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_10;    /* CAM_C_AFO_FH_SPARE_10 */

typedef union _CAM_C_REG_AFO_FH_SPARE_11_
{
        struct    /* 0x1A009518 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_11;    /* CAM_C_AFO_FH_SPARE_11 */

typedef union _CAM_C_REG_AFO_FH_SPARE_12_
{
        struct    /* 0x1A00951C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_12;    /* CAM_C_AFO_FH_SPARE_12 */

typedef union _CAM_C_REG_AFO_FH_SPARE_13_
{
        struct    /* 0x1A009520 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_13;    /* CAM_C_AFO_FH_SPARE_13 */

typedef union _CAM_C_REG_AFO_FH_SPARE_14_
{
        struct    /* 0x1A009524 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_14;    /* CAM_C_AFO_FH_SPARE_14 */

typedef union _CAM_C_REG_AFO_FH_SPARE_15_
{
        struct    /* 0x1A009528 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_15;    /* CAM_C_AFO_FH_SPARE_15 */

typedef union _CAM_C_REG_AFO_FH_SPARE_16_
{
        struct    /* 0x1A00952C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_AFO_FH_SPARE_16;    /* CAM_C_AFO_FH_SPARE_16 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_2_
{
        struct    /* 0x1A009534 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_2;    /* CAM_C_LCSO_FH_SPARE_2 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_3_
{
        struct    /* 0x1A009538 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_3;    /* CAM_C_LCSO_FH_SPARE_3 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_4_
{
        struct    /* 0x1A00953C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_4;    /* CAM_C_LCSO_FH_SPARE_4 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_5_
{
        struct    /* 0x1A009540 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_5;    /* CAM_C_LCSO_FH_SPARE_5 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_6_
{
        struct    /* 0x1A009544 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_6;    /* CAM_C_LCSO_FH_SPARE_6 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_7_
{
        struct    /* 0x1A009548 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_7;    /* CAM_C_LCSO_FH_SPARE_7 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_8_
{
        struct    /* 0x1A00954C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_8;    /* CAM_C_LCSO_FH_SPARE_8 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_9_
{
        struct    /* 0x1A009550 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_9;    /* CAM_C_LCSO_FH_SPARE_9 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_10_
{
        struct    /* 0x1A009554 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_10;    /* CAM_C_LCSO_FH_SPARE_10 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_11_
{
        struct    /* 0x1A009558 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_11;    /* CAM_C_LCSO_FH_SPARE_11 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_12_
{
        struct    /* 0x1A00955C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_12;    /* CAM_C_LCSO_FH_SPARE_12 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_13_
{
        struct    /* 0x1A009560 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_13;    /* CAM_C_LCSO_FH_SPARE_13 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_14_
{
        struct    /* 0x1A009564 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_14;    /* CAM_C_LCSO_FH_SPARE_14 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_15_
{
        struct    /* 0x1A009568 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_15;    /* CAM_C_LCSO_FH_SPARE_15 */

typedef union _CAM_C_REG_LCSO_FH_SPARE_16_
{
        struct    /* 0x1A00956C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LCSO_FH_SPARE_16;    /* CAM_C_LCSO_FH_SPARE_16 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_2_
{
        struct    /* 0x1A009574 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_2;    /* CAM_C_UFEO_FH_SPARE_2 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_3_
{
        struct    /* 0x1A009578 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_3;    /* CAM_C_UFEO_FH_SPARE_3 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_4_
{
        struct    /* 0x1A00957C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_4;    /* CAM_C_UFEO_FH_SPARE_4 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_5_
{
        struct    /* 0x1A009580 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_5;    /* CAM_C_UFEO_FH_SPARE_5 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_6_
{
        struct    /* 0x1A009584 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_6;    /* CAM_C_UFEO_FH_SPARE_6 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_7_
{
        struct    /* 0x1A009588 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_7;    /* CAM_C_UFEO_FH_SPARE_7 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_8_
{
        struct    /* 0x1A00958C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_8;    /* CAM_C_UFEO_FH_SPARE_8 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_9_
{
        struct    /* 0x1A009590 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_9;    /* CAM_C_UFEO_FH_SPARE_9 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_10_
{
        struct    /* 0x1A009594 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_10;    /* CAM_C_UFEO_FH_SPARE_10 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_11_
{
        struct    /* 0x1A009598 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_11;    /* CAM_C_UFEO_FH_SPARE_11 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_12_
{
        struct    /* 0x1A00959C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_12;    /* CAM_C_UFEO_FH_SPARE_12 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_13_
{
        struct    /* 0x1A0095A0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_13;    /* CAM_C_UFEO_FH_SPARE_13 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_14_
{
        struct    /* 0x1A0095A4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_14;    /* CAM_C_UFEO_FH_SPARE_14 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_15_
{
        struct    /* 0x1A0095A8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_15;    /* CAM_C_UFEO_FH_SPARE_15 */

typedef union _CAM_C_REG_UFEO_FH_SPARE_16_
{
        struct    /* 0x1A0095AC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFEO_FH_SPARE_16;    /* CAM_C_UFEO_FH_SPARE_16 */

typedef union _CAM_C_REG_PDO_FH_SPARE_2_
{
        struct    /* 0x1A0095B4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_2;    /* CAM_C_PDO_FH_SPARE_2 */

typedef union _CAM_C_REG_PDO_FH_SPARE_3_
{
        struct    /* 0x1A0095B8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_3;    /* CAM_C_PDO_FH_SPARE_3 */

typedef union _CAM_C_REG_PDO_FH_SPARE_4_
{
        struct    /* 0x1A0095BC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_4;    /* CAM_C_PDO_FH_SPARE_4 */

typedef union _CAM_C_REG_PDO_FH_SPARE_5_
{
        struct    /* 0x1A0095C0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_5;    /* CAM_C_PDO_FH_SPARE_5 */

typedef union _CAM_C_REG_PDO_FH_SPARE_6_
{
        struct    /* 0x1A0095C4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_6;    /* CAM_C_PDO_FH_SPARE_6 */

typedef union _CAM_C_REG_PDO_FH_SPARE_7_
{
        struct    /* 0x1A0095C8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_7;    /* CAM_C_PDO_FH_SPARE_7 */

typedef union _CAM_C_REG_PDO_FH_SPARE_8_
{
        struct    /* 0x1A0095CC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_8;    /* CAM_C_PDO_FH_SPARE_8 */

typedef union _CAM_C_REG_PDO_FH_SPARE_9_
{
        struct    /* 0x1A0095D0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_9;    /* CAM_C_PDO_FH_SPARE_9 */

typedef union _CAM_C_REG_PDO_FH_SPARE_10_
{
        struct    /* 0x1A0095D4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_10;    /* CAM_C_PDO_FH_SPARE_10 */

typedef union _CAM_C_REG_PDO_FH_SPARE_11_
{
        struct    /* 0x1A0095D8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_11;    /* CAM_C_PDO_FH_SPARE_11 */

typedef union _CAM_C_REG_PDO_FH_SPARE_12_
{
        struct    /* 0x1A0095DC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_12;    /* CAM_C_PDO_FH_SPARE_12 */

typedef union _CAM_C_REG_PDO_FH_SPARE_13_
{
        struct    /* 0x1A0095E0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_13;    /* CAM_C_PDO_FH_SPARE_13 */

typedef union _CAM_C_REG_PDO_FH_SPARE_14_
{
        struct    /* 0x1A0095E4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_14;    /* CAM_C_PDO_FH_SPARE_14 */

typedef union _CAM_C_REG_PDO_FH_SPARE_15_
{
        struct    /* 0x1A0095E8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_15;    /* CAM_C_PDO_FH_SPARE_15 */

typedef union _CAM_C_REG_PDO_FH_SPARE_16_
{
        struct    /* 0x1A0095EC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PDO_FH_SPARE_16;    /* CAM_C_PDO_FH_SPARE_16 */

typedef union _CAM_C_REG_PSO_FH_SPARE_4_
{
        struct    /* 0x1A0095F0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_4;    /* CAM_C_PSO_FH_SPARE_4 */

typedef union _CAM_C_REG_PSO_FH_SPARE_2_
{
        struct    /* 0x1A0095F4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_2;    /* CAM_C_PSO_FH_SPARE_2 */

typedef union _CAM_C_REG_PSO_FH_SPARE_3_
{
        struct    /* 0x1A0095F8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_3;    /* CAM_C_PSO_FH_SPARE_3 */

typedef union _CAM_C_REG_PSO_FH_SPARE_5_
{
        struct    /* 0x1A009600 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_5;    /* CAM_C_PSO_FH_SPARE_5 */

typedef union _CAM_C_REG_PSO_FH_SPARE_6_
{
        struct    /* 0x1A009604 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_6;    /* CAM_C_PSO_FH_SPARE_6 */

typedef union _CAM_C_REG_PSO_FH_SPARE_7_
{
        struct    /* 0x1A009608 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_7;    /* CAM_C_PSO_FH_SPARE_7 */

typedef union _CAM_C_REG_PSO_FH_SPARE_8_
{
        struct    /* 0x1A00960C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_8;    /* CAM_C_PSO_FH_SPARE_8 */

typedef union _CAM_C_REG_PSO_FH_SPARE_9_
{
        struct    /* 0x1A009614 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_9;    /* CAM_C_PSO_FH_SPARE_9 */

typedef union _CAM_C_REG_PSO_FH_SPARE_10_
{
        struct    /* 0x1A009618 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_10;    /* CAM_C_PSO_FH_SPARE_10 */

typedef union _CAM_C_REG_PSO_FH_SPARE_11_
{
        struct    /* 0x1A00961C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_11;    /* CAM_C_PSO_FH_SPARE_11 */

typedef union _CAM_C_REG_PSO_FH_SPARE_12_
{
        struct    /* 0x1A009620 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_12;    /* CAM_C_PSO_FH_SPARE_12 */

typedef union _CAM_C_REG_PSO_FH_SPARE_13_
{
        struct    /* 0x1A009624 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_13;    /* CAM_C_PSO_FH_SPARE_13 */

typedef union _CAM_C_REG_PSO_FH_SPARE_14_
{
        struct    /* 0x1A009628 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_14;    /* CAM_C_PSO_FH_SPARE_14 */

typedef union _CAM_C_REG_PSO_FH_SPARE_15_
{
        struct    /* 0x1A00962C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_15;    /* CAM_C_PSO_FH_SPARE_15 */

typedef union _CAM_C_REG_PSO_FH_SPARE_16_
{
        struct    /* 0x1A009630 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_PSO_FH_SPARE_16;    /* CAM_C_PSO_FH_SPARE_16 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_2_
{
        struct    /* 0x1A009634 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_2;    /* CAM_C_LMVO_FH_SPARE_2 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_3_
{
        struct    /* 0x1A009638 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_3;    /* CAM_C_LMVO_FH_SPARE_3 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_4_
{
        struct    /* 0x1A00963C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_4;    /* CAM_C_LMVO_FH_SPARE_4 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_5_
{
        struct    /* 0x1A009640 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_5;    /* CAM_C_LMVO_FH_SPARE_5 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_6_
{
        struct    /* 0x1A009644 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_6;    /* CAM_C_LMVO_FH_SPARE_6 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_7_
{
        struct    /* 0x1A009648 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_7;    /* CAM_C_LMVO_FH_SPARE_7 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_8_
{
        struct    /* 0x1A00964C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_8;    /* CAM_C_LMVO_FH_SPARE_8 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_9_
{
        struct    /* 0x1A009654 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_9;    /* CAM_C_LMVO_FH_SPARE_9 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_10_
{
        struct    /* 0x1A009658 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_10;    /* CAM_C_LMVO_FH_SPARE_10 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_11_
{
        struct    /* 0x1A00965C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_11;    /* CAM_C_LMVO_FH_SPARE_11 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_12_
{
        struct    /* 0x1A009660 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_12;    /* CAM_C_LMVO_FH_SPARE_12 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_13_
{
        struct    /* 0x1A009664 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_13;    /* CAM_C_LMVO_FH_SPARE_13 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_14_
{
        struct    /* 0x1A009668 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_14;    /* CAM_C_LMVO_FH_SPARE_14 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_15_
{
        struct    /* 0x1A00966C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_15;    /* CAM_C_LMVO_FH_SPARE_15 */

typedef union _CAM_C_REG_LMVO_FH_SPARE_16_
{
        struct    /* 0x1A009670 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_LMVO_FH_SPARE_16;    /* CAM_C_LMVO_FH_SPARE_16 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_2_
{
        struct    /* 0x1A009674 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_2;    /* CAM_C_FLKO_FH_SPARE_2 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_3_
{
        struct    /* 0x1A009678 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_3;    /* CAM_C_FLKO_FH_SPARE_3 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_4_
{
        struct    /* 0x1A00967C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_4;    /* CAM_C_FLKO_FH_SPARE_4 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_5_
{
        struct    /* 0x1A009680 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_5;    /* CAM_C_FLKO_FH_SPARE_5 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_6_
{
        struct    /* 0x1A009684 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_6;    /* CAM_C_FLKO_FH_SPARE_6 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_7_
{
        struct    /* 0x1A009688 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_7;    /* CAM_C_FLKO_FH_SPARE_7 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_8_
{
        struct    /* 0x1A00968C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_8;    /* CAM_C_FLKO_FH_SPARE_8 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_9_
{
        struct    /* 0x1A009694 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_9;    /* CAM_C_FLKO_FH_SPARE_9 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_10_
{
        struct    /* 0x1A009698 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_10;    /* CAM_C_FLKO_FH_SPARE_10 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_11_
{
        struct    /* 0x1A00969C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_11;    /* CAM_C_FLKO_FH_SPARE_11 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_12_
{
        struct    /* 0x1A0096A0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_12;    /* CAM_C_FLKO_FH_SPARE_12 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_13_
{
        struct    /* 0x1A0096A4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_13;    /* CAM_C_FLKO_FH_SPARE_13 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_14_
{
        struct    /* 0x1A0096A8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_14;    /* CAM_C_FLKO_FH_SPARE_14 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_15_
{
        struct    /* 0x1A0096AC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_15;    /* CAM_C_FLKO_FH_SPARE_15 */

typedef union _CAM_C_REG_FLKO_FH_SPARE_16_
{
        struct    /* 0x1A0096B0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_FLKO_FH_SPARE_16;    /* CAM_C_FLKO_FH_SPARE_16 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_2_
{
        struct    /* 0x1A0096B4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_2;    /* CAM_C_RSSO_C_FH_SPARE_2 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_3_
{
        struct    /* 0x1A0096B8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_3;    /* CAM_C_RSSO_C_FH_SPARE_3 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_4_
{
        struct    /* 0x1A0096BC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_4;    /* CAM_C_RSSO_C_FH_SPARE_4 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_5_
{
        struct    /* 0x1A0096E0 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_5;    /* CAM_C_RSSO_C_FH_SPARE_5 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_6_
{
        struct    /* 0x1A0096E4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_6;    /* CAM_C_RSSO_C_FH_SPARE_6 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_7_
{
        struct    /* 0x1A0096E8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_7;    /* CAM_C_RSSO_C_FH_SPARE_7 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_8_
{
        struct    /* 0x1A0096EC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_8;    /* CAM_C_RSSO_C_FH_SPARE_8 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_9_
{
        struct    /* 0x1A0096F4 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_9;    /* CAM_C_RSSO_C_FH_SPARE_9 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_10_
{
        struct    /* 0x1A0096F8 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_10;    /* CAM_C_RSSO_C_FH_SPARE_10 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_11_
{
        struct    /* 0x1A0096FC */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_11;    /* CAM_C_RSSO_C_FH_SPARE_11 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_12_
{
        struct    /* 0x1A009700 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_12;    /* CAM_C_RSSO_C_FH_SPARE_12 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_13_
{
        struct    /* 0x1A009704 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_13;    /* CAM_C_RSSO_C_FH_SPARE_13 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_14_
{
        struct    /* 0x1A009708 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_14;    /* CAM_C_RSSO_C_FH_SPARE_14 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_15_
{
        struct    /* 0x1A00970C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_15;    /* CAM_C_RSSO_C_FH_SPARE_15 */

typedef union _CAM_C_REG_RSSO_C_FH_SPARE_16_
{
        struct    /* 0x1A009710 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_RSSO_C_FH_SPARE_16;    /* CAM_C_RSSO_C_FH_SPARE_16 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_2_
{
        struct    /* 0x1A009714 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_2;    /* CAM_C_UFGO_FH_SPARE_2 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_3_
{
        struct    /* 0x1A009718 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_3;    /* CAM_C_UFGO_FH_SPARE_3 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_4_
{
        struct    /* 0x1A00971C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_4;    /* CAM_C_UFGO_FH_SPARE_4 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_5_
{
        struct    /* 0x1A009720 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_5;    /* CAM_C_UFGO_FH_SPARE_5 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_6_
{
        struct    /* 0x1A009724 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_6;    /* CAM_C_UFGO_FH_SPARE_6 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_7_
{
        struct    /* 0x1A009728 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_7;    /* CAM_C_UFGO_FH_SPARE_7 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_8_
{
        struct    /* 0x1A00972C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_8;    /* CAM_C_UFGO_FH_SPARE_8 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_9_
{
        struct    /* 0x1A009730 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_9;    /* CAM_C_UFGO_FH_SPARE_9 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_10_
{
        struct    /* 0x1A009734 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_10;    /* CAM_C_UFGO_FH_SPARE_10 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_11_
{
        struct    /* 0x1A009738 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_11;    /* CAM_C_UFGO_FH_SPARE_11 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_12_
{
        struct    /* 0x1A00973C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_12;    /* CAM_C_UFGO_FH_SPARE_12 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_13_
{
        struct    /* 0x1A009740 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_13;    /* CAM_C_UFGO_FH_SPARE_13 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_14_
{
        struct    /* 0x1A009744 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_14;    /* CAM_C_UFGO_FH_SPARE_14 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_15_
{
        struct    /* 0x1A009748 */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_15;    /* CAM_C_UFGO_FH_SPARE_15 */

typedef union _CAM_C_REG_UFGO_FH_SPARE_16_
{
        struct    /* 0x1A00974C */
        {
                FIELD  SPARE_REG                             : 32;        /*  0..31, 0xFFFFFFFF */
        } Bits;
        UINT32 Raw;
}CAM_C_REG_UFGO_FH_SPARE_16;    /* CAM_C_UFGO_FH_SPARE_16 */

typedef struct _cam_a_reg_t_    /* 0x1A004000..0x1A005FFF */
{
    CAM_A_REG_CTL_START                             CAM_A_CTL_START;                                 /* 0000, 0x1A004000 */
    CAM_A_REG_CTL_EN                                CAM_A_CTL_EN;                                    /* 0004, 0x1A004004 */
    CAM_A_REG_CTL_DMA_EN                            CAM_A_CTL_DMA_EN;                                /* 0008, 0x1A004008 */
    CAM_A_REG_CTL_FMT_SEL                           CAM_A_CTL_FMT_SEL;                               /* 000C, 0x1A00400C */
    CAM_A_REG_CTL_SEL                               CAM_A_CTL_SEL;                                   /* 0010, 0x1A004010 */
    CAM_A_REG_CTL_MISC                              CAM_A_CTL_MISC;                                  /* 0014, 0x1A004014 */
    CAM_A_REG_CTL_EN2                               CAM_A_CTL_EN2;                                   /* 0018, 0x1A004018 */
    UINT32                                          rsv_001C;                                        /* 001C, 0x1A00401C */
    CAM_A_REG_CTL_RAW_INT_EN                        CAM_A_CTL_RAW_INT_EN;                            /* 0020, 0x1A004020 */
    CAM_A_REG_CTL_RAW_INT_STATUS                    CAM_A_CTL_RAW_INT_STATUS;                        /* 0024, 0x1A004024 */
    CAM_A_REG_CTL_RAW_INT_STATUSX                   CAM_A_CTL_RAW_INT_STATUSX;                       /* 0028, 0x1A004028 */
    UINT32                                          rsv_002C;                                        /* 002C, 0x1A00402C */
    CAM_A_REG_CTL_RAW_INT2_EN                       CAM_A_CTL_RAW_INT2_EN;                           /* 0030, 0x1A004030 */
    CAM_A_REG_CTL_RAW_INT2_STATUS                   CAM_A_CTL_RAW_INT2_STATUS;                       /* 0034, 0x1A004034 */
    CAM_A_REG_CTL_RAW_INT2_STATUSX                  CAM_A_CTL_RAW_INT2_STATUSX;                      /* 0038, 0x1A004038 */
    UINT32                                          rsv_003C;                                        /* 003C, 0x1A00403C */
    CAM_A_REG_CTL_SW_CTL                            CAM_A_CTL_SW_CTL;                                /* 0040, 0x1A004040 */
    CAM_A_REG_CTL_AB_DONE_SEL                       CAM_A_CTL_AB_DONE_SEL;                           /* 0044, 0x1A004044 */
    CAM_A_REG_CTL_CD_DONE_SEL                       CAM_A_CTL_CD_DONE_SEL;                           /* 0048, 0x1A004048 */
    CAM_A_REG_CTL_UNI_DONE_SEL                      CAM_A_CTL_UNI_DONE_SEL;                          /* 004C, 0x1A00404C */
    CAM_A_REG_CTL_SPARE0                            CAM_A_CTL_SPARE0;                                /* 0050, 0x1A004050 */
    CAM_A_REG_CTL_SPARE1                            CAM_A_CTL_SPARE1;                                /* 0054, 0x1A004054 */
    CAM_A_REG_CTL_SPARE2                            CAM_A_CTL_SPARE2;                                /* 0058, 0x1A004058 */
    CAM_A_REG_CTL_SW_PASS1_DONE                     CAM_A_CTL_SW_PASS1_DONE;                         /* 005C, 0x1A00405C */
    CAM_A_REG_CTL_FBC_RCNT_INC                      CAM_A_CTL_FBC_RCNT_INC;                          /* 0060, 0x1A004060 */
    UINT32                                          rsv_0064[3];                                     /* 0064..006F, 0x1A004064..1A00406F */
    CAM_A_REG_CTL_DBG_SET                           CAM_A_CTL_DBG_SET;                               /* 0070, 0x1A004070 */
    CAM_A_REG_CTL_DBG_PORT                          CAM_A_CTL_DBG_PORT;                              /* 0074, 0x1A004074 */
    CAM_A_REG_CTL_DATE_CODE                         CAM_A_CTL_DATE_CODE;                             /* 0078, 0x1A004078 */
    CAM_A_REG_CTL_PROJ_CODE                         CAM_A_CTL_PROJ_CODE;                             /* 007C, 0x1A00407C */
    CAM_A_REG_CTL_RAW_DCM_DIS                       CAM_A_CTL_RAW_DCM_DIS;                           /* 0080, 0x1A004080 */
    CAM_A_REG_CTL_DMA_DCM_DIS                       CAM_A_CTL_DMA_DCM_DIS;                           /* 0084, 0x1A004084 */
    CAM_A_REG_CTL_TOP_DCM_DIS                       CAM_A_CTL_TOP_DCM_DIS;                           /* 0088, 0x1A004088 */
    UINT32                                          rsv_008C;                                        /* 008C, 0x1A00408C */
    CAM_A_REG_CTL_RAW_DCM_STATUS                    CAM_A_CTL_RAW_DCM_STATUS;                        /* 0090, 0x1A004090 */
    CAM_A_REG_CTL_DMA_DCM_STATUS                    CAM_A_CTL_DMA_DCM_STATUS;                        /* 0094, 0x1A004094 */
    CAM_A_REG_CTL_TOP_DCM_STATUS                    CAM_A_CTL_TOP_DCM_STATUS;                        /* 0098, 0x1A004098 */
    UINT32                                          rsv_009C;                                        /* 009C, 0x1A00409C */
    CAM_A_REG_CTL_RAW_REQ_STATUS                    CAM_A_CTL_RAW_REQ_STATUS;                        /* 00A0, 0x1A0040A0 */
    CAM_A_REG_CTL_DMA_REQ_STATUS                    CAM_A_CTL_DMA_REQ_STATUS;                        /* 00A4, 0x1A0040A4 */
    CAM_A_REG_CTL_RAW_RDY_STATUS                    CAM_A_CTL_RAW_RDY_STATUS;                        /* 00A8, 0x1A0040A8 */
    CAM_A_REG_CTL_DMA_RDY_STATUS                    CAM_A_CTL_DMA_RDY_STATUS;                        /* 00AC, 0x1A0040AC */
    CAM_A_REG_CTL_RAW_CCU_INT_EN                    CAM_A_CTL_RAW_CCU_INT_EN;                        /* 00B0, 0x1A0040B0 */
    CAM_A_REG_CTL_RAW_CCU_INT_STATUS                CAM_A_CTL_RAW_CCU_INT_STATUS;                    /* 00B4, 0x1A0040B4 */
    CAM_A_REG_CTL_RAW_CCU_INT2_EN                   CAM_A_CTL_RAW_CCU_INT2_EN;                       /* 00B8, 0x1A0040B8 */
    CAM_A_REG_CTL_RAW_CCU_INT2_STATUS               CAM_A_CTL_RAW_CCU_INT2_STATUS;                   /* 00BC, 0x1A0040BC */
    CAM_A_REG_CTL_RAW_INT3_EN                       CAM_A_CTL_RAW_INT3_EN;                           /* 00C0, 0x1A0040C0 */
    CAM_A_REG_CTL_RAW_INT3_STATUS                   CAM_A_CTL_RAW_INT3_STATUS;                       /* 00C4, 0x1A0040C4 */
    CAM_A_REG_CTL_RAW_INT3_STATUSX                  CAM_A_CTL_RAW_INT3_STATUSX;                      /* 00C8, 0x1A0040C8 */
    UINT32                                          rsv_00CC;                                        /* 00CC, 0x1A0040CC */
    CAM_A_REG_CTL_RAW_CCU_INT3_EN                   CAM_A_CTL_RAW_CCU_INT3_EN;                       /* 00D0, 0x1A0040D0 */
    CAM_A_REG_CTL_RAW_CCU_INT3_STATUS               CAM_A_CTL_RAW_CCU_INT3_STATUS;                   /* 00D4, 0x1A0040D4 */
    CAM_A_REG_CTL_UNI_B_DONE_SEL                    CAM_A_CTL_UNI_B_DONE_SEL;                        /* 00D8, 0x1A0040D8 */
    UINT32                                          rsv_00DC;                                        /* 00DC, 0x1A0040DC */
    CAM_A_REG_CTL_RAW2_DCM_DIS                      CAM_A_CTL_RAW2_DCM_DIS;                          /* 00E0, 0x1A0040E0 */
    CAM_A_REG_CTL_RAW2_DCM_STATUS                   CAM_A_CTL_RAW2_DCM_STATUS;                       /* 00E4, 0x1A0040E4 */
    CAM_A_REG_CTL_RAW2_REQ_STATUS                   CAM_A_CTL_RAW2_REQ_STATUS;                       /* 00E8, 0x1A0040E8 */
    CAM_A_REG_CTL_RAW2_RDY_STATUS                   CAM_A_CTL_RAW2_RDY_STATUS;                       /* 00EC, 0x1A0040EC */
    UINT32                                          rsv_00F0[8];                                     /* 00F0..010F, 0x1A0040F0..1A00410F */
    CAM_A_REG_FBC_IMGO_CTL1                         CAM_A_FBC_IMGO_CTL1;                             /* 0110, 0x1A004110 */
    CAM_A_REG_FBC_IMGO_CTL2                         CAM_A_FBC_IMGO_CTL2;                             /* 0114, 0x1A004114 */
    CAM_A_REG_FBC_RRZO_CTL1                         CAM_A_FBC_RRZO_CTL1;                             /* 0118, 0x1A004118 */
    CAM_A_REG_FBC_RRZO_CTL2                         CAM_A_FBC_RRZO_CTL2;                             /* 011C, 0x1A00411C */
    CAM_A_REG_FBC_UFEO_CTL1                         CAM_A_FBC_UFEO_CTL1;                             /* 0120, 0x1A004120 */
    CAM_A_REG_FBC_UFEO_CTL2                         CAM_A_FBC_UFEO_CTL2;                             /* 0124, 0x1A004124 */
    CAM_A_REG_FBC_LCSO_CTL1                         CAM_A_FBC_LCSO_CTL1;                             /* 0128, 0x1A004128 */
    CAM_A_REG_FBC_LCSO_CTL2                         CAM_A_FBC_LCSO_CTL2;                             /* 012C, 0x1A00412C */
    CAM_A_REG_FBC_AFO_CTL1                          CAM_A_FBC_AFO_CTL1;                              /* 0130, 0x1A004130 */
    CAM_A_REG_FBC_AFO_CTL2                          CAM_A_FBC_AFO_CTL2;                              /* 0134, 0x1A004134 */
    CAM_A_REG_FBC_AAO_CTL1                          CAM_A_FBC_AAO_CTL1;                              /* 0138, 0x1A004138 */
    CAM_A_REG_FBC_AAO_CTL2                          CAM_A_FBC_AAO_CTL2;                              /* 013C, 0x1A00413C */
    CAM_A_REG_FBC_PDO_CTL1                          CAM_A_FBC_PDO_CTL1;                              /* 0140, 0x1A004140 */
    CAM_A_REG_FBC_PDO_CTL2                          CAM_A_FBC_PDO_CTL2;                              /* 0144, 0x1A004144 */
    CAM_A_REG_FBC_PSO_CTL1                          CAM_A_FBC_PSO_CTL1;                              /* 0148, 0x1A004148 */
    CAM_A_REG_FBC_PSO_CTL2                          CAM_A_FBC_PSO_CTL2;                              /* 014C, 0x1A00414C */
    CAM_A_REG_FBC_FLKO_CTL1                         CAM_A_FBC_FLKO_CTL1;                             /* 0150, 0x1A004150 */
    CAM_A_REG_FBC_FLKO_CTL2                         CAM_A_FBC_FLKO_CTL2;                             /* 0154, 0x1A004154 */
    CAM_A_REG_FBC_LMVO_CTL1                         CAM_A_FBC_LMVO_CTL1;                             /* 0158, 0x1A004158 */
    CAM_A_REG_FBC_LMVO_CTL2                         CAM_A_FBC_LMVO_CTL2;                             /* 015C, 0x1A00415C */
    CAM_A_REG_FBC_RSSO_CTL1                         CAM_A_FBC_RSSO_CTL1;                             /* 0160, 0x1A004160 */
    CAM_A_REG_FBC_RSSO_CTL2                         CAM_A_FBC_RSSO_CTL2;                             /* 0164, 0x1A004164 */
    CAM_A_REG_FBC_UFGO_CTL1                         CAM_A_FBC_UFGO_CTL1;                             /* 0168, 0x1A004168 */
    CAM_A_REG_FBC_UFGO_CTL2                         CAM_A_FBC_UFGO_CTL2;                             /* 016C, 0x1A00416C */
    UINT32                                          rsv_0170[8];                                     /* 0170..018F, 0x1A004170..1A00418F */
    CAM_A_REG_CQ_EN                                 CAM_A_CQ_EN;                                     /* 0190, 0x1A004190 */
    CAM_A_REG_CQ_THR0_CTL                           CAM_A_CQ_THR0_CTL;                               /* 0194, 0x1A004194 */
    CAM_A_REG_CQ_THR0_BASEADDR                      CAM_A_CQ_THR0_BASEADDR;                          /* 0198, 0x1A004198 */
    CAM_A_REG_CQ_THR0_DESC_SIZE                     CAM_A_CQ_THR0_DESC_SIZE;                         /* 019C, 0x1A00419C */
    CAM_A_REG_CQ_THR1_CTL                           CAM_A_CQ_THR1_CTL;                               /* 01A0, 0x1A0041A0 */
    CAM_A_REG_CQ_THR1_BASEADDR                      CAM_A_CQ_THR1_BASEADDR;                          /* 01A4, 0x1A0041A4 */
    CAM_A_REG_CQ_THR1_DESC_SIZE                     CAM_A_CQ_THR1_DESC_SIZE;                         /* 01A8, 0x1A0041A8 */
    CAM_A_REG_CQ_THR2_CTL                           CAM_A_CQ_THR2_CTL;                               /* 01AC, 0x1A0041AC */
    CAM_A_REG_CQ_THR2_BASEADDR                      CAM_A_CQ_THR2_BASEADDR;                          /* 01B0, 0x1A0041B0 */
    CAM_A_REG_CQ_THR2_DESC_SIZE                     CAM_A_CQ_THR2_DESC_SIZE;                         /* 01B4, 0x1A0041B4 */
    CAM_A_REG_CQ_THR3_CTL                           CAM_A_CQ_THR3_CTL;                               /* 01B8, 0x1A0041B8 */
    CAM_A_REG_CQ_THR3_BASEADDR                      CAM_A_CQ_THR3_BASEADDR;                          /* 01BC, 0x1A0041BC */
    CAM_A_REG_CQ_THR3_DESC_SIZE                     CAM_A_CQ_THR3_DESC_SIZE;                         /* 01C0, 0x1A0041C0 */
    CAM_A_REG_CQ_THR4_CTL                           CAM_A_CQ_THR4_CTL;                               /* 01C4, 0x1A0041C4 */
    CAM_A_REG_CQ_THR4_BASEADDR                      CAM_A_CQ_THR4_BASEADDR;                          /* 01C8, 0x1A0041C8 */
    CAM_A_REG_CQ_THR4_DESC_SIZE                     CAM_A_CQ_THR4_DESC_SIZE;                         /* 01CC, 0x1A0041CC */
    CAM_A_REG_CQ_THR5_CTL                           CAM_A_CQ_THR5_CTL;                               /* 01D0, 0x1A0041D0 */
    CAM_A_REG_CQ_THR5_BASEADDR                      CAM_A_CQ_THR5_BASEADDR;                          /* 01D4, 0x1A0041D4 */
    CAM_A_REG_CQ_THR5_DESC_SIZE                     CAM_A_CQ_THR5_DESC_SIZE;                         /* 01D8, 0x1A0041D8 */
    CAM_A_REG_CQ_THR6_CTL                           CAM_A_CQ_THR6_CTL;                               /* 01DC, 0x1A0041DC */
    CAM_A_REG_CQ_THR6_BASEADDR                      CAM_A_CQ_THR6_BASEADDR;                          /* 01E0, 0x1A0041E0 */
    CAM_A_REG_CQ_THR6_DESC_SIZE                     CAM_A_CQ_THR6_DESC_SIZE;                         /* 01E4, 0x1A0041E4 */
    CAM_A_REG_CQ_THR7_CTL                           CAM_A_CQ_THR7_CTL;                               /* 01E8, 0x1A0041E8 */
    CAM_A_REG_CQ_THR7_BASEADDR                      CAM_A_CQ_THR7_BASEADDR;                          /* 01EC, 0x1A0041EC */
    CAM_A_REG_CQ_THR7_DESC_SIZE                     CAM_A_CQ_THR7_DESC_SIZE;                         /* 01F0, 0x1A0041F0 */
    CAM_A_REG_CQ_THR8_CTL                           CAM_A_CQ_THR8_CTL;                               /* 01F4, 0x1A0041F4 */
    CAM_A_REG_CQ_THR8_BASEADDR                      CAM_A_CQ_THR8_BASEADDR;                          /* 01F8, 0x1A0041F8 */
    CAM_A_REG_CQ_THR8_DESC_SIZE                     CAM_A_CQ_THR8_DESC_SIZE;                         /* 01FC, 0x1A0041FC */
    CAM_A_REG_CQ_THR9_CTL                           CAM_A_CQ_THR9_CTL;                               /* 0200, 0x1A004200 */
    CAM_A_REG_CQ_THR9_BASEADDR                      CAM_A_CQ_THR9_BASEADDR;                          /* 0204, 0x1A004204 */
    CAM_A_REG_CQ_THR9_DESC_SIZE                     CAM_A_CQ_THR9_DESC_SIZE;                         /* 0208, 0x1A004208 */
    CAM_A_REG_CQ_THR10_CTL                          CAM_A_CQ_THR10_CTL;                              /* 020C, 0x1A00420C */
    CAM_A_REG_CQ_THR10_BASEADDR                     CAM_A_CQ_THR10_BASEADDR;                         /* 0210, 0x1A004210 */
    CAM_A_REG_CQ_THR10_DESC_SIZE                    CAM_A_CQ_THR10_DESC_SIZE;                        /* 0214, 0x1A004214 */
    CAM_A_REG_CQ_THR11_CTL                          CAM_A_CQ_THR11_CTL;                              /* 0218, 0x1A004218 */
    CAM_A_REG_CQ_THR11_BASEADDR                     CAM_A_CQ_THR11_BASEADDR;                         /* 021C, 0x1A00421C */
    CAM_A_REG_CQ_THR11_DESC_SIZE                    CAM_A_CQ_THR11_DESC_SIZE;                        /* 0220, 0x1A004220 */
    CAM_A_REG_CQ_THR12_CTL                          CAM_A_CQ_THR12_CTL;                              /* 0224, 0x1A004224 */
    CAM_A_REG_CQ_THR12_BASEADDR                     CAM_A_CQ_THR12_BASEADDR;                         /* 0228, 0x1A004228 */
    CAM_A_REG_CQ_THR12_DESC_SIZE                    CAM_A_CQ_THR12_DESC_SIZE;                        /* 022C, 0x1A00422C */
    CAM_A_REG_TG_SEN_MODE                           CAM_A_TG_SEN_MODE;                               /* 0230, 0x1A004230 */
    CAM_A_REG_TG_VF_CON                             CAM_A_TG_VF_CON;                                 /* 0234, 0x1A004234 */
    CAM_A_REG_TG_SEN_GRAB_PXL                       CAM_A_TG_SEN_GRAB_PXL;                           /* 0238, 0x1A004238 */
    CAM_A_REG_TG_SEN_GRAB_LIN                       CAM_A_TG_SEN_GRAB_LIN;                           /* 023C, 0x1A00423C */
    CAM_A_REG_TG_PATH_CFG                           CAM_A_TG_PATH_CFG;                               /* 0240, 0x1A004240 */
    CAM_A_REG_TG_MEMIN_CTL                          CAM_A_TG_MEMIN_CTL;                              /* 0244, 0x1A004244 */
    CAM_A_REG_TG_INT1                               CAM_A_TG_INT1;                                   /* 0248, 0x1A004248 */
    CAM_A_REG_TG_INT2                               CAM_A_TG_INT2;                                   /* 024C, 0x1A00424C */
    CAM_A_REG_TG_SOF_CNT                            CAM_A_TG_SOF_CNT;                                /* 0250, 0x1A004250 */
    CAM_A_REG_TG_SOT_CNT                            CAM_A_TG_SOT_CNT;                                /* 0254, 0x1A004254 */
    CAM_A_REG_TG_EOT_CNT                            CAM_A_TG_EOT_CNT;                                /* 0258, 0x1A004258 */
    CAM_A_REG_TG_ERR_CTL                            CAM_A_TG_ERR_CTL;                                /* 025C, 0x1A00425C */
    CAM_A_REG_TG_DAT_NO                             CAM_A_TG_DAT_NO;                                 /* 0260, 0x1A004260 */
    CAM_A_REG_TG_FRM_CNT_ST                         CAM_A_TG_FRM_CNT_ST;                             /* 0264, 0x1A004264 */
    CAM_A_REG_TG_FRMSIZE_ST                         CAM_A_TG_FRMSIZE_ST;                             /* 0268, 0x1A004268 */
    CAM_A_REG_TG_INTER_ST                           CAM_A_TG_INTER_ST;                               /* 026C, 0x1A00426C */
    CAM_A_REG_TG_FLASHA_CTL                         CAM_A_TG_FLASHA_CTL;                             /* 0270, 0x1A004270 */
    CAM_A_REG_TG_FLASHA_LINE_CNT                    CAM_A_TG_FLASHA_LINE_CNT;                        /* 0274, 0x1A004274 */
    CAM_A_REG_TG_FLASHA_POS                         CAM_A_TG_FLASHA_POS;                             /* 0278, 0x1A004278 */
    CAM_A_REG_TG_FLASHB_CTL                         CAM_A_TG_FLASHB_CTL;                             /* 027C, 0x1A00427C */
    CAM_A_REG_TG_FLASHB_LINE_CNT                    CAM_A_TG_FLASHB_LINE_CNT;                        /* 0280, 0x1A004280 */
    CAM_A_REG_TG_FLASHB_POS                         CAM_A_TG_FLASHB_POS;                             /* 0284, 0x1A004284 */
    CAM_A_REG_TG_FLASHB_POS1                        CAM_A_TG_FLASHB_POS1;                            /* 0288, 0x1A004288 */
    UINT32                                          rsv_028C;                                        /* 028C, 0x1A00428C */
    CAM_A_REG_TG_I2C_CQ_TRIG                        CAM_A_TG_I2C_CQ_TRIG;                            /* 0290, 0x1A004290 */
    CAM_A_REG_TG_CQ_TIMING                          CAM_A_TG_CQ_TIMING;                              /* 0294, 0x1A004294 */
    CAM_A_REG_TG_CQ_NUM                             CAM_A_TG_CQ_NUM;                                 /* 0298, 0x1A004298 */
    UINT32                                          rsv_029C;                                        /* 029C, 0x1A00429C */
    CAM_A_REG_TG_TIME_STAMP                         CAM_A_TG_TIME_STAMP;                             /* 02A0, 0x1A0042A0 */
    CAM_A_REG_TG_SUB_PERIOD                         CAM_A_TG_SUB_PERIOD;                             /* 02A4, 0x1A0042A4 */
    CAM_A_REG_TG_DAT_NO_R                           CAM_A_TG_DAT_NO_R;                               /* 02A8, 0x1A0042A8 */
    CAM_A_REG_TG_FRMSIZE_ST_R                       CAM_A_TG_FRMSIZE_ST_R;                           /* 02AC, 0x1A0042AC */
    CAM_A_REG_TG_TIME_STAMP_CTL                     CAM_A_TG_TIME_STAMP_CTL;                         /* 02B0, 0x1A0042B0 */
    CAM_A_REG_TG_TIME_STAMP_MSB                     CAM_A_TG_TIME_STAMP_MSB;                         /* 02B4, 0x1A0042B4 */
    UINT32                                          rsv_02B8[30];                                    /* 02B8..032F, 0x1A0042B8..1A00432F */
    CAM_A_REG_DMX_CTL                               CAM_A_DMX_CTL;                                   /* 0330, 0x1A004330 */
    CAM_A_REG_DMX_CROP                              CAM_A_DMX_CROP;                                  /* 0334, 0x1A004334 */
    CAM_A_REG_DMX_VSIZE                             CAM_A_DMX_VSIZE;                                 /* 0338, 0x1A004338 */
    UINT32                                          rsv_033C[5];                                     /* 033C..034F, 0x1A00433C..1A00434F */
    CAM_A_REG_RMG_HDR_CFG                           CAM_A_RMG_HDR_CFG;                               /* 0350, 0x1A004350 */
    CAM_A_REG_RMG_HDR_GAIN                          CAM_A_RMG_HDR_GAIN;                              /* 0354, 0x1A004354 */
    CAM_A_REG_RMG_HDR_CFG2                          CAM_A_RMG_HDR_CFG2;                              /* 0358, 0x1A004358 */
    UINT32                                          rsv_035C[13];                                    /* 035C..038F, 0x1A00435C..1A00438F */
    CAM_A_REG_RMM_OSC                               CAM_A_RMM_OSC;                                   /* 0390, 0x1A004390 */
    CAM_A_REG_RMM_MC                                CAM_A_RMM_MC;                                    /* 0394, 0x1A004394 */
    CAM_A_REG_RMM_REVG_1                            CAM_A_RMM_REVG_1;                                /* 0398, 0x1A004398 */
    CAM_A_REG_RMM_REVG_2                            CAM_A_RMM_REVG_2;                                /* 039C, 0x1A00439C */
    CAM_A_REG_RMM_LEOS                              CAM_A_RMM_LEOS;                                  /* 03A0, 0x1A0043A0 */
    CAM_A_REG_RMM_MC2                               CAM_A_RMM_MC2;                                   /* 03A4, 0x1A0043A4 */
    CAM_A_REG_RMM_DIFF_LB                           CAM_A_RMM_DIFF_LB;                               /* 03A8, 0x1A0043A8 */
    CAM_A_REG_RMM_MA                                CAM_A_RMM_MA;                                    /* 03AC, 0x1A0043AC */
    CAM_A_REG_RMM_TUNE                              CAM_A_RMM_TUNE;                                  /* 03B0, 0x1A0043B0 */
    UINT32                                          rsv_03B4[15];                                    /* 03B4..03EF, 0x1A0043B4..1A0043EF */
    CAM_A_REG_OBC_OFFST0                            CAM_A_OBC_OFFST0;                                /* 03F0, 0x1A0043F0 */
    CAM_A_REG_OBC_OFFST1                            CAM_A_OBC_OFFST1;                                /* 03F4, 0x1A0043F4 */
    CAM_A_REG_OBC_OFFST2                            CAM_A_OBC_OFFST2;                                /* 03F8, 0x1A0043F8 */
    CAM_A_REG_OBC_OFFST3                            CAM_A_OBC_OFFST3;                                /* 03FC, 0x1A0043FC */
    CAM_A_REG_OBC_GAIN0                             CAM_A_OBC_GAIN0;                                 /* 0400, 0x1A004400 */
    CAM_A_REG_OBC_GAIN1                             CAM_A_OBC_GAIN1;                                 /* 0404, 0x1A004404 */
    CAM_A_REG_OBC_GAIN2                             CAM_A_OBC_GAIN2;                                 /* 0408, 0x1A004408 */
    CAM_A_REG_OBC_GAIN3                             CAM_A_OBC_GAIN3;                                 /* 040C, 0x1A00440C */
    UINT32                                          rsv_0410[4];                                     /* 0410..041F, 0x1A004410..1A00441F */
    CAM_A_REG_BNR_BPC_CON                           CAM_A_BNR_BPC_CON;                               /* 0420, 0x1A004420 */
    CAM_A_REG_BNR_BPC_TH1                           CAM_A_BNR_BPC_TH1;                               /* 0424, 0x1A004424 */
    CAM_A_REG_BNR_BPC_TH2                           CAM_A_BNR_BPC_TH2;                               /* 0428, 0x1A004428 */
    CAM_A_REG_BNR_BPC_TH3                           CAM_A_BNR_BPC_TH3;                               /* 042C, 0x1A00442C */
    CAM_A_REG_BNR_BPC_TH4                           CAM_A_BNR_BPC_TH4;                               /* 0430, 0x1A004430 */
    CAM_A_REG_BNR_BPC_DTC                           CAM_A_BNR_BPC_DTC;                               /* 0434, 0x1A004434 */
    CAM_A_REG_BNR_BPC_COR                           CAM_A_BNR_BPC_COR;                               /* 0438, 0x1A004438 */
    CAM_A_REG_BNR_BPC_TBLI1                         CAM_A_BNR_BPC_TBLI1;                             /* 043C, 0x1A00443C */
    CAM_A_REG_BNR_BPC_TBLI2                         CAM_A_BNR_BPC_TBLI2;                             /* 0440, 0x1A004440 */
    CAM_A_REG_BNR_BPC_TH1_C                         CAM_A_BNR_BPC_TH1_C;                             /* 0444, 0x1A004444 */
    CAM_A_REG_BNR_BPC_TH2_C                         CAM_A_BNR_BPC_TH2_C;                             /* 0448, 0x1A004448 */
    CAM_A_REG_BNR_BPC_TH3_C                         CAM_A_BNR_BPC_TH3_C;                             /* 044C, 0x1A00444C */
    CAM_A_REG_BNR_NR1_CON                           CAM_A_BNR_NR1_CON;                               /* 0450, 0x1A004450 */
    CAM_A_REG_BNR_NR1_CT_CON                        CAM_A_BNR_NR1_CT_CON;                            /* 0454, 0x1A004454 */
    CAM_A_REG_BNR_NR1_CT_CON2                       CAM_A_BNR_NR1_CT_CON2;                           /* 0458, 0x1A004458 */
    CAM_A_REG_BNR_NR1_CT_CON3                       CAM_A_BNR_NR1_CT_CON3;                           /* 045C, 0x1A00445C */
    CAM_A_REG_BNR_PDC_CON                           CAM_A_BNR_PDC_CON;                               /* 0460, 0x1A004460 */
    CAM_A_REG_BNR_PDC_GAIN_L0                       CAM_A_BNR_PDC_GAIN_L0;                           /* 0464, 0x1A004464 */
    CAM_A_REG_BNR_PDC_GAIN_L1                       CAM_A_BNR_PDC_GAIN_L1;                           /* 0468, 0x1A004468 */
    CAM_A_REG_BNR_PDC_GAIN_L2                       CAM_A_BNR_PDC_GAIN_L2;                           /* 046C, 0x1A00446C */
    CAM_A_REG_BNR_PDC_GAIN_L3                       CAM_A_BNR_PDC_GAIN_L3;                           /* 0470, 0x1A004470 */
    CAM_A_REG_BNR_PDC_GAIN_L4                       CAM_A_BNR_PDC_GAIN_L4;                           /* 0474, 0x1A004474 */
    CAM_A_REG_BNR_PDC_GAIN_R0                       CAM_A_BNR_PDC_GAIN_R0;                           /* 0478, 0x1A004478 */
    CAM_A_REG_BNR_PDC_GAIN_R1                       CAM_A_BNR_PDC_GAIN_R1;                           /* 047C, 0x1A00447C */
    CAM_A_REG_BNR_PDC_GAIN_R2                       CAM_A_BNR_PDC_GAIN_R2;                           /* 0480, 0x1A004480 */
    CAM_A_REG_BNR_PDC_GAIN_R3                       CAM_A_BNR_PDC_GAIN_R3;                           /* 0484, 0x1A004484 */
    CAM_A_REG_BNR_PDC_GAIN_R4                       CAM_A_BNR_PDC_GAIN_R4;                           /* 0488, 0x1A004488 */
    CAM_A_REG_BNR_PDC_TH_GB                         CAM_A_BNR_PDC_TH_GB;                             /* 048C, 0x1A00448C */
    CAM_A_REG_BNR_PDC_TH_IA                         CAM_A_BNR_PDC_TH_IA;                             /* 0490, 0x1A004490 */
    CAM_A_REG_BNR_PDC_TH_HD                         CAM_A_BNR_PDC_TH_HD;                             /* 0494, 0x1A004494 */
    CAM_A_REG_BNR_PDC_SL                            CAM_A_BNR_PDC_SL;                                /* 0498, 0x1A004498 */
    CAM_A_REG_BNR_PDC_POS                           CAM_A_BNR_PDC_POS;                               /* 049C, 0x1A00449C */
    CAM_A_REG_STM_CFG0                              CAM_A_STM_CFG0;                                  /* 04A0, 0x1A0044A0 */
    CAM_A_REG_STM_CFG1                              CAM_A_STM_CFG1;                                  /* 04A4, 0x1A0044A4 */
    UINT32                                          rsv_04A8[2];                                     /* 04A8..04AF, 0x1A0044A8..1A0044AF */
    CAM_A_REG_SCM_CFG0                              CAM_A_SCM_CFG0;                                  /* 04B0, 0x1A0044B0 */
    CAM_A_REG_SCM_CFG1                              CAM_A_SCM_CFG1;                                  /* 04B4, 0x1A0044B4 */
    UINT32                                          rsv_04B8[2];                                     /* 04B8..04BF, 0x1A0044B8..1A0044BF */
    CAM_A_REG_RPG_SATU_1                            CAM_A_RPG_SATU_1;                                /* 04C0, 0x1A0044C0 */
    CAM_A_REG_RPG_SATU_2                            CAM_A_RPG_SATU_2;                                /* 04C4, 0x1A0044C4 */
    CAM_A_REG_RPG_GAIN_1                            CAM_A_RPG_GAIN_1;                                /* 04C8, 0x1A0044C8 */
    CAM_A_REG_RPG_GAIN_2                            CAM_A_RPG_GAIN_2;                                /* 04CC, 0x1A0044CC */
    CAM_A_REG_RPG_OFST_1                            CAM_A_RPG_OFST_1;                                /* 04D0, 0x1A0044D0 */
    CAM_A_REG_RPG_OFST_2                            CAM_A_RPG_OFST_2;                                /* 04D4, 0x1A0044D4 */
    UINT32                                          rsv_04D8[2];                                     /* 04D8..04DF, 0x1A0044D8..1A0044DF */
    CAM_A_REG_RRZ_CTL                               CAM_A_RRZ_CTL;                                   /* 04E0, 0x1A0044E0 */
    CAM_A_REG_RRZ_IN_IMG                            CAM_A_RRZ_IN_IMG;                                /* 04E4, 0x1A0044E4 */
    CAM_A_REG_RRZ_OUT_IMG                           CAM_A_RRZ_OUT_IMG;                               /* 04E8, 0x1A0044E8 */
    CAM_A_REG_RRZ_HORI_STEP                         CAM_A_RRZ_HORI_STEP;                             /* 04EC, 0x1A0044EC */
    CAM_A_REG_RRZ_VERT_STEP                         CAM_A_RRZ_VERT_STEP;                             /* 04F0, 0x1A0044F0 */
    CAM_A_REG_RRZ_HORI_INT_OFST                     CAM_A_RRZ_HORI_INT_OFST;                         /* 04F4, 0x1A0044F4 */
    CAM_A_REG_RRZ_HORI_SUB_OFST                     CAM_A_RRZ_HORI_SUB_OFST;                         /* 04F8, 0x1A0044F8 */
    CAM_A_REG_RRZ_VERT_INT_OFST                     CAM_A_RRZ_VERT_INT_OFST;                         /* 04FC, 0x1A0044FC */
    CAM_A_REG_RRZ_VERT_SUB_OFST                     CAM_A_RRZ_VERT_SUB_OFST;                         /* 0500, 0x1A004500 */
    CAM_A_REG_RRZ_MODE_TH                           CAM_A_RRZ_MODE_TH;                               /* 0504, 0x1A004504 */
    CAM_A_REG_RRZ_MODE_CTL                          CAM_A_RRZ_MODE_CTL;                              /* 0508, 0x1A004508 */
    CAM_A_REG_RRZ_RLB_AOFST                         CAM_A_RRZ_RLB_AOFST;                             /* 050C, 0x1A00450C */
    CAM_A_REG_RRZ_LBLD_CFG                          CAM_A_RRZ_LBLD_CFG;                              /* 0510, 0x1A004510 */
    CAM_A_REG_RRZ_NNIR_TBL_SEL                      CAM_A_RRZ_NNIR_TBL_SEL;                          /* 0514, 0x1A004514 */
    UINT32                                          rsv_0518[10];                                    /* 0518..053F, 0x1A004518..1A00453F */
    CAM_A_REG_RMX_CTL                               CAM_A_RMX_CTL;                                   /* 0540, 0x1A004540 */
    CAM_A_REG_RMX_CROP                              CAM_A_RMX_CROP;                                  /* 0544, 0x1A004544 */
    CAM_A_REG_RMX_VSIZE                             CAM_A_RMX_VSIZE;                                 /* 0548, 0x1A004548 */
    UINT32                                          rsv_054C[13];                                    /* 054C..057F, 0x1A00454C..1A00457F */
    CAM_A_REG_BMX_CTL                               CAM_A_BMX_CTL;                                   /* 0580, 0x1A004580 */
    CAM_A_REG_BMX_CROP                              CAM_A_BMX_CROP;                                  /* 0584, 0x1A004584 */
    CAM_A_REG_BMX_VSIZE                             CAM_A_BMX_VSIZE;                                 /* 0588, 0x1A004588 */
    UINT32                                          rsv_058C[13];                                    /* 058C..05BF, 0x1A00458C..1A0045BF */
    CAM_A_REG_UFEG_CON                              CAM_A_UFEG_CON;                                  /* 05C0, 0x1A0045C0 */
    UINT32                                          rsv_05C4[3];                                     /* 05C4..05CF, 0x1A0045C4..1A0045CF */
    CAM_A_REG_LSC_CTL1                              CAM_A_LSC_CTL1;                                  /* 05D0, 0x1A0045D0 */
    CAM_A_REG_LSC_CTL2                              CAM_A_LSC_CTL2;                                  /* 05D4, 0x1A0045D4 */
    CAM_A_REG_LSC_CTL3                              CAM_A_LSC_CTL3;                                  /* 05D8, 0x1A0045D8 */
    CAM_A_REG_LSC_LBLOCK                            CAM_A_LSC_LBLOCK;                                /* 05DC, 0x1A0045DC */
    CAM_A_REG_LSC_RATIO_0                           CAM_A_LSC_RATIO_0;                               /* 05E0, 0x1A0045E0 */
    CAM_A_REG_LSC_TPIPE_OFST                        CAM_A_LSC_TPIPE_OFST;                            /* 05E4, 0x1A0045E4 */
    CAM_A_REG_LSC_TPIPE_SIZE                        CAM_A_LSC_TPIPE_SIZE;                            /* 05E8, 0x1A0045E8 */
    CAM_A_REG_LSC_GAIN_TH                           CAM_A_LSC_GAIN_TH;                               /* 05EC, 0x1A0045EC */
    CAM_A_REG_LSC_RATIO_1                           CAM_A_LSC_RATIO_1;                               /* 05F0, 0x1A0045F0 */
    CAM_A_REG_LSC_UPB_B_GB                          CAM_A_LSC_UPB_B_GB;                              /* 05F4, 0x1A0045F4 */
    CAM_A_REG_LSC_UPB_GR_R                          CAM_A_LSC_UPB_GR_R;                              /* 05F8, 0x1A0045F8 */
    UINT32                                          rsv_05FC[5];                                     /* 05FC..060F, 0x1A0045FC..1A00460F */
    CAM_A_REG_AF_CON                                CAM_A_AF_CON;                                    /* 0610, 0x1A004610 */
    CAM_A_REG_AF_TH_0                               CAM_A_AF_TH_0;                                   /* 0614, 0x1A004614 */
    CAM_A_REG_AF_TH_1                               CAM_A_AF_TH_1;                                   /* 0618, 0x1A004618 */
    CAM_A_REG_AF_FLT_1                              CAM_A_AF_FLT_1;                                  /* 061C, 0x1A00461C */
    CAM_A_REG_AF_FLT_2                              CAM_A_AF_FLT_2;                                  /* 0620, 0x1A004620 */
    CAM_A_REG_AF_FLT_3                              CAM_A_AF_FLT_3;                                  /* 0624, 0x1A004624 */
    CAM_A_REG_AF_FLT_4                              CAM_A_AF_FLT_4;                                  /* 0628, 0x1A004628 */
    CAM_A_REG_AF_FLT_5                              CAM_A_AF_FLT_5;                                  /* 062C, 0x1A00462C */
    CAM_A_REG_AF_FLT_6                              CAM_A_AF_FLT_6;                                  /* 0630, 0x1A004630 */
    CAM_A_REG_AF_FLT_7                              CAM_A_AF_FLT_7;                                  /* 0634, 0x1A004634 */
    CAM_A_REG_AF_FLT_8                              CAM_A_AF_FLT_8;                                  /* 0638, 0x1A004638 */
    UINT32                                          rsv_063C;                                        /* 063C, 0x1A00463C */
    CAM_A_REG_AF_SIZE                               CAM_A_AF_SIZE;                                   /* 0640, 0x1A004640 */
    CAM_A_REG_AF_VLD                                CAM_A_AF_VLD;                                    /* 0644, 0x1A004644 */
    CAM_A_REG_AF_BLK_0                              CAM_A_AF_BLK_0;                                  /* 0648, 0x1A004648 */
    CAM_A_REG_AF_BLK_1                              CAM_A_AF_BLK_1;                                  /* 064C, 0x1A00464C */
    CAM_A_REG_AF_TH_2                               CAM_A_AF_TH_2;                                   /* 0650, 0x1A004650 */
    CAM_A_REG_AF_FLT_9                              CAM_A_AF_FLT_9;                                  /* 0654, 0x1A004654 */
    CAM_A_REG_AF_FLT_10                             CAM_A_AF_FLT_10;                                 /* 0658, 0x1A004658 */
    CAM_A_REG_AF_FLT_11                             CAM_A_AF_FLT_11;                                 /* 065C, 0x1A00465C */
    CAM_A_REG_AF_FLT_12                             CAM_A_AF_FLT_12;                                 /* 0660, 0x1A004660 */
    UINT32                                          rsv_0664[3];                                     /* 0664..066F, 0x1A004664..1A00466F */
    CAM_A_REG_AF_LUT_H0_0                           CAM_A_AF_LUT_H0_0;                               /* 0670, 0x1A004670 */
    CAM_A_REG_AF_LUT_H0_1                           CAM_A_AF_LUT_H0_1;                               /* 0674, 0x1A004674 */
    CAM_A_REG_AF_LUT_H0_2                           CAM_A_AF_LUT_H0_2;                               /* 0678, 0x1A004678 */
    CAM_A_REG_AF_LUT_H0_3                           CAM_A_AF_LUT_H0_3;                               /* 067C, 0x1A00467C */
    CAM_A_REG_AF_LUT_H0_4                           CAM_A_AF_LUT_H0_4;                               /* 0680, 0x1A004680 */
    UINT32                                          rsv_0684[3];                                     /* 0684..068F, 0x1A004684..1A00468F */
    CAM_A_REG_AF_LUT_H1_0                           CAM_A_AF_LUT_H1_0;                               /* 0690, 0x1A004690 */
    CAM_A_REG_AF_LUT_H1_1                           CAM_A_AF_LUT_H1_1;                               /* 0694, 0x1A004694 */
    CAM_A_REG_AF_LUT_H1_2                           CAM_A_AF_LUT_H1_2;                               /* 0698, 0x1A004698 */
    CAM_A_REG_AF_LUT_H1_3                           CAM_A_AF_LUT_H1_3;                               /* 069C, 0x1A00469C */
    CAM_A_REG_AF_LUT_H1_4                           CAM_A_AF_LUT_H1_4;                               /* 06A0, 0x1A0046A0 */
    UINT32                                          rsv_06A4[3];                                     /* 06A4..06AF, 0x1A0046A4..1A0046AF */
    CAM_A_REG_AF_LUT_V_0                            CAM_A_AF_LUT_V_0;                                /* 06B0, 0x1A0046B0 */
    CAM_A_REG_AF_LUT_V_1                            CAM_A_AF_LUT_V_1;                                /* 06B4, 0x1A0046B4 */
    CAM_A_REG_AF_LUT_V_2                            CAM_A_AF_LUT_V_2;                                /* 06B8, 0x1A0046B8 */
    CAM_A_REG_AF_LUT_V_3                            CAM_A_AF_LUT_V_3;                                /* 06BC, 0x1A0046BC */
    CAM_A_REG_AF_LUT_V_4                            CAM_A_AF_LUT_V_4;                                /* 06C0, 0x1A0046C0 */
    CAM_A_REG_AF_CON2                               CAM_A_AF_CON2;                                   /* 06C4, 0x1A0046C4 */
    CAM_A_REG_AF_BLK_2                              CAM_A_AF_BLK_2;                                  /* 06C8, 0x1A0046C8 */
    UINT32                                          rsv_06CC[17];                                    /* 06CC..070F, 0x1A0046CC..1A00470F */
    CAM_A_REG_HLR_CFG                               CAM_A_HLR_CFG;                                   /* 0710, 0x1A004710 */
    UINT32                                          rsv_0714;                                        /* 0714, 0x1A004714 */
    CAM_A_REG_HLR_GAIN                              CAM_A_HLR_GAIN;                                  /* 0718, 0x1A004718 */
    CAM_A_REG_HLR_GAIN_1                            CAM_A_HLR_GAIN_1;                                /* 071C, 0x1A00471C */
    CAM_A_REG_HLR_OFST                              CAM_A_HLR_OFST;                                  /* 0720, 0x1A004720 */
    CAM_A_REG_HLR_OFST_1                            CAM_A_HLR_OFST_1;                                /* 0724, 0x1A004724 */
    CAM_A_REG_HLR_IVGN                              CAM_A_HLR_IVGN;                                  /* 0728, 0x1A004728 */
    CAM_A_REG_HLR_IVGN_1                            CAM_A_HLR_IVGN_1;                                /* 072C, 0x1A00472C */
    CAM_A_REG_HLR_KC                                CAM_A_HLR_KC;                                    /* 0730, 0x1A004730 */
    CAM_A_REG_HLR_CFG_1                             CAM_A_HLR_CFG_1;                                 /* 0734, 0x1A004734 */
    CAM_A_REG_HLR_SL_PARA                           CAM_A_HLR_SL_PARA;                               /* 0738, 0x1A004738 */
    CAM_A_REG_HLR_SL_PARA_1                         CAM_A_HLR_SL_PARA_1;                             /* 073C, 0x1A00473C */
    UINT32                                          rsv_0740[20];                                    /* 0740..078F, 0x1A004740..1A00478F */
    CAM_A_REG_LCS25_CON                             CAM_A_LCS25_CON;                                 /* 0790, 0x1A004790 */
    CAM_A_REG_LCS25_ST                              CAM_A_LCS25_ST;                                  /* 0794, 0x1A004794 */
    CAM_A_REG_LCS25_AWS                             CAM_A_LCS25_AWS;                                 /* 0798, 0x1A004798 */
    CAM_A_REG_LCS25_FLR                             CAM_A_LCS25_FLR;                                 /* 079C, 0x1A00479C */
    CAM_A_REG_LCS25_LRZR_1                          CAM_A_LCS25_LRZR_1;                              /* 07A0, 0x1A0047A0 */
    CAM_A_REG_LCS25_LRZR_2                          CAM_A_LCS25_LRZR_2;                              /* 07A4, 0x1A0047A4 */
    CAM_A_REG_LCS25_SATU_1                          CAM_A_LCS25_SATU_1;                              /* 07A8, 0x1A0047A8 */
    CAM_A_REG_LCS25_SATU_2                          CAM_A_LCS25_SATU_2;                              /* 07AC, 0x1A0047AC */
    CAM_A_REG_LCS25_GAIN_1                          CAM_A_LCS25_GAIN_1;                              /* 07B0, 0x1A0047B0 */
    CAM_A_REG_LCS25_GAIN_2                          CAM_A_LCS25_GAIN_2;                              /* 07B4, 0x1A0047B4 */
    CAM_A_REG_LCS25_OFST_1                          CAM_A_LCS25_OFST_1;                              /* 07B8, 0x1A0047B8 */
    CAM_A_REG_LCS25_OFST_2                          CAM_A_LCS25_OFST_2;                              /* 07BC, 0x1A0047BC */
    CAM_A_REG_LCS25_G2G_CNV_1                       CAM_A_LCS25_G2G_CNV_1;                           /* 07C0, 0x1A0047C0 */
    CAM_A_REG_LCS25_G2G_CNV_2                       CAM_A_LCS25_G2G_CNV_2;                           /* 07C4, 0x1A0047C4 */
    CAM_A_REG_LCS25_G2G_CNV_3                       CAM_A_LCS25_G2G_CNV_3;                           /* 07C8, 0x1A0047C8 */
    CAM_A_REG_LCS25_G2G_CNV_4                       CAM_A_LCS25_G2G_CNV_4;                           /* 07CC, 0x1A0047CC */
    CAM_A_REG_LCS25_G2G_CNV_5                       CAM_A_LCS25_G2G_CNV_5;                           /* 07D0, 0x1A0047D0 */
    CAM_A_REG_LCS25_LPF                             CAM_A_LCS25_LPF;                                 /* 07D4, 0x1A0047D4 */
    UINT32                                          rsv_07D8[10];                                    /* 07D8..07FF, 0x1A0047D8..1A0047FF */
    CAM_A_REG_RCP_CROP_CON1                         CAM_A_RCP_CROP_CON1;                             /* 0800, 0x1A004800 */
    CAM_A_REG_RCP_CROP_CON2                         CAM_A_RCP_CROP_CON2;                             /* 0804, 0x1A004804 */
    UINT32                                          rsv_0808[2];                                     /* 0808..080F, 0x1A004808..1A00480F */
    CAM_A_REG_SGG1_PGN                              CAM_A_SGG1_PGN;                                  /* 0810, 0x1A004810 */
    CAM_A_REG_SGG1_GMRC_1                           CAM_A_SGG1_GMRC_1;                               /* 0814, 0x1A004814 */
    CAM_A_REG_SGG1_GMRC_2                           CAM_A_SGG1_GMRC_2;                               /* 0818, 0x1A004818 */
    UINT32                                          rsv_081C;                                        /* 081C, 0x1A00481C */
    CAM_A_REG_QBN2_MODE                             CAM_A_QBN2_MODE;                                 /* 0820, 0x1A004820 */
    UINT32                                          rsv_0824[3];                                     /* 0824..082F, 0x1A004824..1A00482F */
    CAM_A_REG_AWB_WIN_ORG                           CAM_A_AWB_WIN_ORG;                               /* 0830, 0x1A004830 */
    CAM_A_REG_AWB_WIN_SIZE                          CAM_A_AWB_WIN_SIZE;                              /* 0834, 0x1A004834 */
    CAM_A_REG_AWB_WIN_PIT                           CAM_A_AWB_WIN_PIT;                               /* 0838, 0x1A004838 */
    CAM_A_REG_AWB_WIN_NUM                           CAM_A_AWB_WIN_NUM;                               /* 083C, 0x1A00483C */
    CAM_A_REG_AWB_GAIN1_0                           CAM_A_AWB_GAIN1_0;                               /* 0840, 0x1A004840 */
    CAM_A_REG_AWB_GAIN1_1                           CAM_A_AWB_GAIN1_1;                               /* 0844, 0x1A004844 */
    CAM_A_REG_AWB_LMT1_0                            CAM_A_AWB_LMT1_0;                                /* 0848, 0x1A004848 */
    CAM_A_REG_AWB_LMT1_1                            CAM_A_AWB_LMT1_1;                                /* 084C, 0x1A00484C */
    CAM_A_REG_AWB_LOW_THR                           CAM_A_AWB_LOW_THR;                               /* 0850, 0x1A004850 */
    CAM_A_REG_AWB_HI_THR                            CAM_A_AWB_HI_THR;                                /* 0854, 0x1A004854 */
    CAM_A_REG_AWB_PIXEL_CNT0                        CAM_A_AWB_PIXEL_CNT0;                            /* 0858, 0x1A004858 */
    CAM_A_REG_AWB_PIXEL_CNT1                        CAM_A_AWB_PIXEL_CNT1;                            /* 085C, 0x1A00485C */
    CAM_A_REG_AWB_PIXEL_CNT2                        CAM_A_AWB_PIXEL_CNT2;                            /* 0860, 0x1A004860 */
    CAM_A_REG_AWB_ERR_THR                           CAM_A_AWB_ERR_THR;                               /* 0864, 0x1A004864 */
    CAM_A_REG_AWB_ROT                               CAM_A_AWB_ROT;                                   /* 0868, 0x1A004868 */
    CAM_A_REG_AWB_L0_X                              CAM_A_AWB_L0_X;                                  /* 086C, 0x1A00486C */
    CAM_A_REG_AWB_L0_Y                              CAM_A_AWB_L0_Y;                                  /* 0870, 0x1A004870 */
    CAM_A_REG_AWB_L1_X                              CAM_A_AWB_L1_X;                                  /* 0874, 0x1A004874 */
    CAM_A_REG_AWB_L1_Y                              CAM_A_AWB_L1_Y;                                  /* 0878, 0x1A004878 */
    CAM_A_REG_AWB_L2_X                              CAM_A_AWB_L2_X;                                  /* 087C, 0x1A00487C */
    CAM_A_REG_AWB_L2_Y                              CAM_A_AWB_L2_Y;                                  /* 0880, 0x1A004880 */
    CAM_A_REG_AWB_L3_X                              CAM_A_AWB_L3_X;                                  /* 0884, 0x1A004884 */
    CAM_A_REG_AWB_L3_Y                              CAM_A_AWB_L3_Y;                                  /* 0888, 0x1A004888 */
    CAM_A_REG_AWB_L4_X                              CAM_A_AWB_L4_X;                                  /* 088C, 0x1A00488C */
    CAM_A_REG_AWB_L4_Y                              CAM_A_AWB_L4_Y;                                  /* 0890, 0x1A004890 */
    CAM_A_REG_AWB_L5_X                              CAM_A_AWB_L5_X;                                  /* 0894, 0x1A004894 */
    CAM_A_REG_AWB_L5_Y                              CAM_A_AWB_L5_Y;                                  /* 0898, 0x1A004898 */
    CAM_A_REG_AWB_L6_X                              CAM_A_AWB_L6_X;                                  /* 089C, 0x1A00489C */
    CAM_A_REG_AWB_L6_Y                              CAM_A_AWB_L6_Y;                                  /* 08A0, 0x1A0048A0 */
    CAM_A_REG_AWB_L7_X                              CAM_A_AWB_L7_X;                                  /* 08A4, 0x1A0048A4 */
    CAM_A_REG_AWB_L7_Y                              CAM_A_AWB_L7_Y;                                  /* 08A8, 0x1A0048A8 */
    CAM_A_REG_AWB_L8_X                              CAM_A_AWB_L8_X;                                  /* 08AC, 0x1A0048AC */
    CAM_A_REG_AWB_L8_Y                              CAM_A_AWB_L8_Y;                                  /* 08B0, 0x1A0048B0 */
    CAM_A_REG_AWB_L9_X                              CAM_A_AWB_L9_X;                                  /* 08B4, 0x1A0048B4 */
    CAM_A_REG_AWB_L9_Y                              CAM_A_AWB_L9_Y;                                  /* 08B8, 0x1A0048B8 */
    CAM_A_REG_AWB_SPARE                             CAM_A_AWB_SPARE;                                 /* 08BC, 0x1A0048BC */
    CAM_A_REG_AWB_MOTION_THR                        CAM_A_AWB_MOTION_THR;                            /* 08C0, 0x1A0048C0 */
    CAM_A_REG_AWB_RC_CNV_0                          CAM_A_AWB_RC_CNV_0;                              /* 08C4, 0x1A0048C4 */
    CAM_A_REG_AWB_RC_CNV_1                          CAM_A_AWB_RC_CNV_1;                              /* 08C8, 0x1A0048C8 */
    CAM_A_REG_AWB_RC_CNV_2                          CAM_A_AWB_RC_CNV_2;                              /* 08CC, 0x1A0048CC */
    CAM_A_REG_AWB_RC_CNV_3                          CAM_A_AWB_RC_CNV_3;                              /* 08D0, 0x1A0048D0 */
    CAM_A_REG_AWB_RC_CNV_4                          CAM_A_AWB_RC_CNV_4;                              /* 08D4, 0x1A0048D4 */
    UINT32                                          rsv_08D8[10];                                    /* 08D8..08FF, 0x1A0048D8..1A0048FF */
    CAM_A_REG_AE_GAIN2_0                            CAM_A_AE_GAIN2_0;                                /* 0900, 0x1A004900 */
    CAM_A_REG_AE_GAIN2_1                            CAM_A_AE_GAIN2_1;                                /* 0904, 0x1A004904 */
    CAM_A_REG_AE_LMT2_0                             CAM_A_AE_LMT2_0;                                 /* 0908, 0x1A004908 */
    CAM_A_REG_AE_LMT2_1                             CAM_A_AE_LMT2_1;                                 /* 090C, 0x1A00490C */
    CAM_A_REG_AE_RC_CNV_0                           CAM_A_AE_RC_CNV_0;                               /* 0910, 0x1A004910 */
    CAM_A_REG_AE_RC_CNV_1                           CAM_A_AE_RC_CNV_1;                               /* 0914, 0x1A004914 */
    CAM_A_REG_AE_RC_CNV_2                           CAM_A_AE_RC_CNV_2;                               /* 0918, 0x1A004918 */
    CAM_A_REG_AE_RC_CNV_3                           CAM_A_AE_RC_CNV_3;                               /* 091C, 0x1A00491C */
    CAM_A_REG_AE_RC_CNV_4                           CAM_A_AE_RC_CNV_4;                               /* 0920, 0x1A004920 */
    CAM_A_REG_AE_YGAMMA_0                           CAM_A_AE_YGAMMA_0;                               /* 0924, 0x1A004924 */
    CAM_A_REG_AE_YGAMMA_1                           CAM_A_AE_YGAMMA_1;                               /* 0928, 0x1A004928 */
    CAM_A_REG_AE_OVER_EXPO_CFG                      CAM_A_AE_OVER_EXPO_CFG;                          /* 092C, 0x1A00492C */
    CAM_A_REG_AE_PIX_HST_CTL                        CAM_A_AE_PIX_HST_CTL;                            /* 0930, 0x1A004930 */
    CAM_A_REG_AE_PIX_HST_SET                        CAM_A_AE_PIX_HST_SET;                            /* 0934, 0x1A004934 */
    CAM_A_REG_AE_PIX_HST_SET_1                      CAM_A_AE_PIX_HST_SET_1;                          /* 0938, 0x1A004938 */
    CAM_A_REG_AE_PIX_HST0_YRNG                      CAM_A_AE_PIX_HST0_YRNG;                          /* 093C, 0x1A00493C */
    CAM_A_REG_AE_PIX_HST0_XRNG                      CAM_A_AE_PIX_HST0_XRNG;                          /* 0940, 0x1A004940 */
    CAM_A_REG_AE_PIX_HST1_YRNG                      CAM_A_AE_PIX_HST1_YRNG;                          /* 0944, 0x1A004944 */
    CAM_A_REG_AE_PIX_HST1_XRNG                      CAM_A_AE_PIX_HST1_XRNG;                          /* 0948, 0x1A004948 */
    CAM_A_REG_AE_PIX_HST2_YRNG                      CAM_A_AE_PIX_HST2_YRNG;                          /* 094C, 0x1A00494C */
    CAM_A_REG_AE_PIX_HST2_XRNG                      CAM_A_AE_PIX_HST2_XRNG;                          /* 0950, 0x1A004950 */
    CAM_A_REG_AE_PIX_HST3_YRNG                      CAM_A_AE_PIX_HST3_YRNG;                          /* 0954, 0x1A004954 */
    CAM_A_REG_AE_PIX_HST3_XRNG                      CAM_A_AE_PIX_HST3_XRNG;                          /* 0958, 0x1A004958 */
    CAM_A_REG_AE_PIX_HST4_YRNG                      CAM_A_AE_PIX_HST4_YRNG;                          /* 095C, 0x1A00495C */
    CAM_A_REG_AE_PIX_HST4_XRNG                      CAM_A_AE_PIX_HST4_XRNG;                          /* 0960, 0x1A004960 */
    CAM_A_REG_AE_PIX_HST5_YRNG                      CAM_A_AE_PIX_HST5_YRNG;                          /* 0964, 0x1A004964 */
    CAM_A_REG_AE_PIX_HST5_XRNG                      CAM_A_AE_PIX_HST5_XRNG;                          /* 0968, 0x1A004968 */
    CAM_A_REG_AE_STAT_EN                            CAM_A_AE_STAT_EN;                                /* 096C, 0x1A00496C */
    CAM_A_REG_AE_YCOEF                              CAM_A_AE_YCOEF;                                  /* 0970, 0x1A004970 */
    CAM_A_REG_AE_CCU_HST_END_Y                      CAM_A_AE_CCU_HST_END_Y;                          /* 0974, 0x1A004974 */
    CAM_A_REG_AE_SPARE                              CAM_A_AE_SPARE;                                  /* 0978, 0x1A004978 */
    UINT32                                          rsv_097C[21];                                    /* 097C..09CF, 0x1A00497C..1A0049CF */
    CAM_A_REG_QBN1_MODE                             CAM_A_QBN1_MODE;                                 /* 09D0, 0x1A0049D0 */
    UINT32                                          rsv_09D4[3];                                     /* 09D4..09DF, 0x1A0049D4..1A0049DF */
    CAM_A_REG_CPG_SATU_1                            CAM_A_CPG_SATU_1;                                /* 09E0, 0x1A0049E0 */
    CAM_A_REG_CPG_SATU_2                            CAM_A_CPG_SATU_2;                                /* 09E4, 0x1A0049E4 */
    CAM_A_REG_CPG_GAIN_1                            CAM_A_CPG_GAIN_1;                                /* 09E8, 0x1A0049E8 */
    CAM_A_REG_CPG_GAIN_2                            CAM_A_CPG_GAIN_2;                                /* 09EC, 0x1A0049EC */
    CAM_A_REG_CPG_OFST_1                            CAM_A_CPG_OFST_1;                                /* 09F0, 0x1A0049F0 */
    CAM_A_REG_CPG_OFST_2                            CAM_A_CPG_OFST_2;                                /* 09F4, 0x1A0049F4 */
    UINT32                                          rsv_09F8[14];                                    /* 09F8..0A2F, 0x1A0049F8..1A004A2F */
    CAM_A_REG_VBN_GAIN                              CAM_A_VBN_GAIN;                                  /* 0A30, 0x1A004A30 */
    CAM_A_REG_VBN_OFST                              CAM_A_VBN_OFST;                                  /* 0A34, 0x1A004A34 */
    CAM_A_REG_VBN_TYPE                              CAM_A_VBN_TYPE;                                  /* 0A38, 0x1A004A38 */
    CAM_A_REG_VBN_SPARE                             CAM_A_VBN_SPARE;                                 /* 0A3C, 0x1A004A3C */
    UINT32                                          rsv_0A40[4];                                     /* 0A40..0A4F, 0x1A004A40..1A004A4F */
    CAM_A_REG_AMX_CTL                               CAM_A_AMX_CTL;                                   /* 0A50, 0x1A004A50 */
    CAM_A_REG_AMX_CROP                              CAM_A_AMX_CROP;                                  /* 0A54, 0x1A004A54 */
    CAM_A_REG_AMX_VSIZE                             CAM_A_AMX_VSIZE;                                 /* 0A58, 0x1A004A58 */
    UINT32                                          rsv_0A5C[5];                                     /* 0A5C..0A6F, 0x1A004A5C..1A004A6F */
    CAM_A_REG_BIN_CTL                               CAM_A_BIN_CTL;                                   /* 0A70, 0x1A004A70 */
    CAM_A_REG_BIN_FTH                               CAM_A_BIN_FTH;                                   /* 0A74, 0x1A004A74 */
    CAM_A_REG_BIN_SPARE                             CAM_A_BIN_SPARE;                                 /* 0A78, 0x1A004A78 */
    UINT32                                          rsv_0A7C[5];                                     /* 0A7C..0A8F, 0x1A004A7C..1A004A8F */
    CAM_A_REG_DBN_GAIN                              CAM_A_DBN_GAIN;                                  /* 0A90, 0x1A004A90 */
    CAM_A_REG_DBN_OFST                              CAM_A_DBN_OFST;                                  /* 0A94, 0x1A004A94 */
    CAM_A_REG_DBN_SPARE                             CAM_A_DBN_SPARE;                                 /* 0A98, 0x1A004A98 */
    UINT32                                          rsv_0A9C;                                        /* 0A9C, 0x1A004A9C */
    CAM_A_REG_PBN_TYPE                              CAM_A_PBN_TYPE;                                  /* 0AA0, 0x1A004AA0 */
    CAM_A_REG_PBN_LST                               CAM_A_PBN_LST;                                   /* 0AA4, 0x1A004AA4 */
    CAM_A_REG_PBN_VSIZE                             CAM_A_PBN_VSIZE;                                 /* 0AA8, 0x1A004AA8 */
    UINT32                                          rsv_0AAC;                                        /* 0AAC, 0x1A004AAC */
    CAM_A_REG_RCP3_CROP_CON1                        CAM_A_RCP3_CROP_CON1;                            /* 0AB0, 0x1A004AB0 */
    CAM_A_REG_RCP3_CROP_CON2                        CAM_A_RCP3_CROP_CON2;                            /* 0AB4, 0x1A004AB4 */
    UINT32                                          rsv_0AB8[2];                                     /* 0AB8..0ABF, 0x1A004AB8..1A004ABF */
    CAM_A_REG_DBS_SIGMA                             CAM_A_DBS_SIGMA;                                 /* 0AC0, 0x1A004AC0 */
    CAM_A_REG_DBS_BSTBL_0                           CAM_A_DBS_BSTBL_0;                               /* 0AC4, 0x1A004AC4 */
    CAM_A_REG_DBS_BSTBL_1                           CAM_A_DBS_BSTBL_1;                               /* 0AC8, 0x1A004AC8 */
    CAM_A_REG_DBS_BSTBL_2                           CAM_A_DBS_BSTBL_2;                               /* 0ACC, 0x1A004ACC */
    CAM_A_REG_DBS_BSTBL_3                           CAM_A_DBS_BSTBL_3;                               /* 0AD0, 0x1A004AD0 */
    CAM_A_REG_DBS_CTL                               CAM_A_DBS_CTL;                                   /* 0AD4, 0x1A004AD4 */
    CAM_A_REG_DBS_CTL_2                             CAM_A_DBS_CTL_2;                                 /* 0AD8, 0x1A004AD8 */
    CAM_A_REG_DBS_SIGMA_2                           CAM_A_DBS_SIGMA_2;                               /* 0ADC, 0x1A004ADC */
    CAM_A_REG_DBS_YGN                               CAM_A_DBS_YGN;                                   /* 0AE0, 0x1A004AE0 */
    CAM_A_REG_DBS_SL_Y12                            CAM_A_DBS_SL_Y12;                                /* 0AE4, 0x1A004AE4 */
    CAM_A_REG_DBS_SL_Y34                            CAM_A_DBS_SL_Y34;                                /* 0AE8, 0x1A004AE8 */
    CAM_A_REG_DBS_SL_G12                            CAM_A_DBS_SL_G12;                                /* 0AEC, 0x1A004AEC */
    CAM_A_REG_DBS_SL_G34                            CAM_A_DBS_SL_G34;                                /* 0AF0, 0x1A004AF0 */
    UINT32                                          rsv_0AF4[3];                                     /* 0AF4..0AFF, 0x1A004AF4..1A004AFF */
    CAM_A_REG_SL2F_CEN                              CAM_A_SL2F_CEN;                                  /* 0B00, 0x1A004B00 */
    CAM_A_REG_SL2F_RR_CON0                          CAM_A_SL2F_RR_CON0;                              /* 0B04, 0x1A004B04 */
    CAM_A_REG_SL2F_RR_CON1                          CAM_A_SL2F_RR_CON1;                              /* 0B08, 0x1A004B08 */
    CAM_A_REG_SL2F_GAIN                             CAM_A_SL2F_GAIN;                                 /* 0B0C, 0x1A004B0C */
    CAM_A_REG_SL2F_RZ                               CAM_A_SL2F_RZ;                                   /* 0B10, 0x1A004B10 */
    CAM_A_REG_SL2F_XOFF                             CAM_A_SL2F_XOFF;                                 /* 0B14, 0x1A004B14 */
    CAM_A_REG_SL2F_YOFF                             CAM_A_SL2F_YOFF;                                 /* 0B18, 0x1A004B18 */
    CAM_A_REG_SL2F_SLP_CON0                         CAM_A_SL2F_SLP_CON0;                             /* 0B1C, 0x1A004B1C */
    CAM_A_REG_SL2F_SLP_CON1                         CAM_A_SL2F_SLP_CON1;                             /* 0B20, 0x1A004B20 */
    CAM_A_REG_SL2F_SLP_CON2                         CAM_A_SL2F_SLP_CON2;                             /* 0B24, 0x1A004B24 */
    CAM_A_REG_SL2F_SLP_CON3                         CAM_A_SL2F_SLP_CON3;                             /* 0B28, 0x1A004B28 */
    CAM_A_REG_SL2F_SIZE                             CAM_A_SL2F_SIZE;                                 /* 0B2C, 0x1A004B2C */
    UINT32                                          rsv_0B30[4];                                     /* 0B30..0B3F, 0x1A004B30..1A004B3F */
    CAM_A_REG_SL2J_CEN                              CAM_A_SL2J_CEN;                                  /* 0B40, 0x1A004B40 */
    CAM_A_REG_SL2J_RR_CON0                          CAM_A_SL2J_RR_CON0;                              /* 0B44, 0x1A004B44 */
    CAM_A_REG_SL2J_RR_CON1                          CAM_A_SL2J_RR_CON1;                              /* 0B48, 0x1A004B48 */
    CAM_A_REG_SL2J_GAIN                             CAM_A_SL2J_GAIN;                                 /* 0B4C, 0x1A004B4C */
    CAM_A_REG_SL2J_RZ                               CAM_A_SL2J_RZ;                                   /* 0B50, 0x1A004B50 */
    CAM_A_REG_SL2J_XOFF                             CAM_A_SL2J_XOFF;                                 /* 0B54, 0x1A004B54 */
    CAM_A_REG_SL2J_YOFF                             CAM_A_SL2J_YOFF;                                 /* 0B58, 0x1A004B58 */
    CAM_A_REG_SL2J_SLP_CON0                         CAM_A_SL2J_SLP_CON0;                             /* 0B5C, 0x1A004B5C */
    CAM_A_REG_SL2J_SLP_CON1                         CAM_A_SL2J_SLP_CON1;                             /* 0B60, 0x1A004B60 */
    CAM_A_REG_SL2J_SLP_CON2                         CAM_A_SL2J_SLP_CON2;                             /* 0B64, 0x1A004B64 */
    CAM_A_REG_SL2J_SLP_CON3                         CAM_A_SL2J_SLP_CON3;                             /* 0B68, 0x1A004B68 */
    CAM_A_REG_SL2J_SIZE                             CAM_A_SL2J_SIZE;                                 /* 0B6C, 0x1A004B6C */
    UINT32                                          rsv_0B70[4];                                     /* 0B70..0B7F, 0x1A004B70..1A004B7F */
    CAM_A_REG_PCP_CROP_CON1                         CAM_A_PCP_CROP_CON1;                             /* 0B80, 0x1A004B80 */
    CAM_A_REG_PCP_CROP_CON2                         CAM_A_PCP_CROP_CON2;                             /* 0B84, 0x1A004B84 */
    UINT32                                          rsv_0B88[2];                                     /* 0B88..0B8F, 0x1A004B88..1A004B8F */
    CAM_A_REG_SGG2_PGN                              CAM_A_SGG2_PGN;                                  /* 0B90, 0x1A004B90 */
    CAM_A_REG_SGG2_GMRC_1                           CAM_A_SGG2_GMRC_1;                               /* 0B94, 0x1A004B94 */
    CAM_A_REG_SGG2_GMRC_2                           CAM_A_SGG2_GMRC_2;                               /* 0B98, 0x1A004B98 */
    UINT32                                          rsv_0B9C;                                        /* 0B9C, 0x1A004B9C */
    CAM_A_REG_PSB_CON                               CAM_A_PSB_CON;                                   /* 0BA0, 0x1A004BA0 */
    CAM_A_REG_PSB_SIZE                              CAM_A_PSB_SIZE;                                  /* 0BA4, 0x1A004BA4 */
    UINT32                                          rsv_0BA8[2];                                     /* 0BA8..0BAF, 0x1A004BA8..1A004BAF */
    CAM_A_REG_PDE_TBLI1                             CAM_A_PDE_TBLI1;                                 /* 0BB0, 0x1A004BB0 */
    CAM_A_REG_PDE_CTL                               CAM_A_PDE_CTL;                                   /* 0BB4, 0x1A004BB4 */
    UINT32                                          rsv_0BB8[2];                                     /* 0BB8..0BBF, 0x1A004BB8..1A004BBF */
    CAM_A_REG_RMB_MODE                              CAM_A_RMB_MODE;                                  /* 0BC0, 0x1A004BC0 */
    UINT32                                          rsv_0BC4[3];                                     /* 0BC4..0BCF, 0x1A004BC4..1A004BCF */
    CAM_A_REG_PS_AWB_WIN_ORG                        CAM_A_PS_AWB_WIN_ORG;                            /* 0BD0, 0x1A004BD0 */
    CAM_A_REG_PS_AWB_WIN_SIZE                       CAM_A_PS_AWB_WIN_SIZE;                           /* 0BD4, 0x1A004BD4 */
    CAM_A_REG_PS_AWB_WIN_PIT                        CAM_A_PS_AWB_WIN_PIT;                            /* 0BD8, 0x1A004BD8 */
    CAM_A_REG_PS_AWB_WIN_NUM                        CAM_A_PS_AWB_WIN_NUM;                            /* 0BDC, 0x1A004BDC */
    CAM_A_REG_PS_AWB_PIXEL_CNT0                     CAM_A_PS_AWB_PIXEL_CNT0;                         /* 0BE0, 0x1A004BE0 */
    CAM_A_REG_PS_AWB_PIXEL_CNT1                     CAM_A_PS_AWB_PIXEL_CNT1;                         /* 0BE4, 0x1A004BE4 */
    CAM_A_REG_PS_AWB_PIXEL_CNT2                     CAM_A_PS_AWB_PIXEL_CNT2;                         /* 0BE8, 0x1A004BE8 */
    CAM_A_REG_PS_AWB_PIXEL_CNT3                     CAM_A_PS_AWB_PIXEL_CNT3;                         /* 0BEC, 0x1A004BEC */
    CAM_A_REG_PS_AE_YCOEF0                          CAM_A_PS_AE_YCOEF0;                              /* 0BF0, 0x1A004BF0 */
    CAM_A_REG_PS_AE_YCOEF1                          CAM_A_PS_AE_YCOEF1;                              /* 0BF4, 0x1A004BF4 */
    CAM_A_REG_PS_DATA_TYPE                          CAM_A_PS_DATA_TYPE;                              /* 0BF8, 0x1A004BF8 */
    CAM_A_REG_PS_HST_CFG                            CAM_A_PS_HST_CFG;                                /* 0BFC, 0x1A004BFC */
    CAM_A_REG_PS_HST_ROI_X                          CAM_A_PS_HST_ROI_X;                              /* 0C00, 0x1A004C00 */
    CAM_A_REG_PS_HST_ROI_Y                          CAM_A_PS_HST_ROI_Y;                              /* 0C04, 0x1A004C04 */
    UINT32                                          rsv_0C08[10];                                    /* 0C08..0C2F, 0x1A004C08..1A004C2F */
    CAM_A_REG_QBN3_MODE                             CAM_A_QBN3_MODE;                                 /* 0C30, 0x1A004C30 */
    UINT32                                          rsv_0C34[3];                                     /* 0C34..0C3F, 0x1A004C34..1A004C3F */
    CAM_A_REG_SGG3_PGN                              CAM_A_SGG3_PGN;                                  /* 0C40, 0x1A004C40 */
    CAM_A_REG_SGG3_GMRC_1                           CAM_A_SGG3_GMRC_1;                               /* 0C44, 0x1A004C44 */
    CAM_A_REG_SGG3_GMRC_2                           CAM_A_SGG3_GMRC_2;                               /* 0C48, 0x1A004C48 */
    UINT32                                          rsv_0C4C;                                        /* 0C4C, 0x1A004C4C */
    CAM_A_REG_FLK_A_CON                             CAM_A_FLK_A_CON;                                 /* 0C50, 0x1A004C50 */
    CAM_A_REG_FLK_A_OFST                            CAM_A_FLK_A_OFST;                                /* 0C54, 0x1A004C54 */
    CAM_A_REG_FLK_A_SIZE                            CAM_A_FLK_A_SIZE;                                /* 0C58, 0x1A004C58 */
    CAM_A_REG_FLK_A_NUM                             CAM_A_FLK_A_NUM;                                 /* 0C5C, 0x1A004C5C */
    UINT32                                          rsv_0C60[4];                                     /* 0C60..0C6F, 0x1A004C60..1A004C6F */
    CAM_A_REG_EIS_PREP_ME_CTRL1                     CAM_A_EIS_PREP_ME_CTRL1;                         /* 0C70, 0x1A004C70 */
    CAM_A_REG_EIS_PREP_ME_CTRL2                     CAM_A_EIS_PREP_ME_CTRL2;                         /* 0C74, 0x1A004C74 */
    CAM_A_REG_EIS_LMV_TH                            CAM_A_EIS_LMV_TH;                                /* 0C78, 0x1A004C78 */
    CAM_A_REG_EIS_FL_OFFSET                         CAM_A_EIS_FL_OFFSET;                             /* 0C7C, 0x1A004C7C */
    CAM_A_REG_EIS_MB_OFFSET                         CAM_A_EIS_MB_OFFSET;                             /* 0C80, 0x1A004C80 */
    CAM_A_REG_EIS_MB_INTERVAL                       CAM_A_EIS_MB_INTERVAL;                           /* 0C84, 0x1A004C84 */
    CAM_A_REG_EIS_GMV                               CAM_A_EIS_GMV;                                   /* 0C88, 0x1A004C88 */
    CAM_A_REG_EIS_ERR_CTRL                          CAM_A_EIS_ERR_CTRL;                              /* 0C8C, 0x1A004C8C */
    CAM_A_REG_EIS_IMAGE_CTRL                        CAM_A_EIS_IMAGE_CTRL;                            /* 0C90, 0x1A004C90 */
    UINT32                                          rsv_0C94[7];                                     /* 0C94..0CAF, 0x1A004C94..1A004CAF */
    CAM_A_REG_SGG5_PGN                              CAM_A_SGG5_PGN;                                  /* 0CB0, 0x1A004CB0 */
    CAM_A_REG_SGG5_GMRC_1                           CAM_A_SGG5_GMRC_1;                               /* 0CB4, 0x1A004CB4 */
    CAM_A_REG_SGG5_GMRC_2                           CAM_A_SGG5_GMRC_2;                               /* 0CB8, 0x1A004CB8 */
    UINT32                                          rsv_0CBC;                                        /* 0CBC, 0x1A004CBC */
    CAM_A_REG_HDS_MODE                              CAM_A_HDS_MODE;                                  /* 0CC0, 0x1A004CC0 */
    UINT32                                          rsv_0CC4[7];                                     /* 0CC4..0CDF, 0x1A004CC4..1A004CDF */
    CAM_A_REG_RSS_A_CONTROL                         CAM_A_RSS_A_CONTROL;                             /* 0CE0, 0x1A004CE0 */
    CAM_A_REG_RSS_A_IN_IMG                          CAM_A_RSS_A_IN_IMG;                              /* 0CE4, 0x1A004CE4 */
    CAM_A_REG_RSS_A_OUT_IMG                         CAM_A_RSS_A_OUT_IMG;                             /* 0CE8, 0x1A004CE8 */
    CAM_A_REG_RSS_A_HORI_STEP                       CAM_A_RSS_A_HORI_STEP;                           /* 0CEC, 0x1A004CEC */
    CAM_A_REG_RSS_A_VERT_STEP                       CAM_A_RSS_A_VERT_STEP;                           /* 0CF0, 0x1A004CF0 */
    CAM_A_REG_RSS_A_HORI_INT_OFST                   CAM_A_RSS_A_HORI_INT_OFST;                       /* 0CF4, 0x1A004CF4 */
    CAM_A_REG_RSS_A_HORI_SUB_OFST                   CAM_A_RSS_A_HORI_SUB_OFST;                       /* 0CF8, 0x1A004CF8 */
    CAM_A_REG_RSS_A_VERT_INT_OFST                   CAM_A_RSS_A_VERT_INT_OFST;                       /* 0CFC, 0x1A004CFC */
    CAM_A_REG_RSS_A_VERT_SUB_OFST                   CAM_A_RSS_A_VERT_SUB_OFST;                       /* 0D00, 0x1A004D00 */
    UINT32                                          rsv_0D04[7];                                     /* 0D04..0D1F, 0x1A004D04..1A004D1F */
    CAM_A_REG_UFE_CON                               CAM_A_UFE_CON;                                   /* 0D20, 0x1A004D20 */
    UINT32                                          rsv_0D24[3];                                     /* 0D24..0D2F, 0x1A004D24..1A004D2F */
    CAM_A_REG_BMX2_CTL                              CAM_A_BMX2_CTL;                                  /* 0D30, 0x1A004D30 */
    CAM_A_REG_BMX2_CROP                             CAM_A_BMX2_CROP;                                 /* 0D34, 0x1A004D34 */
    CAM_A_REG_BMX2_VSIZE                            CAM_A_BMX2_VSIZE;                                /* 0D38, 0x1A004D38 */
    UINT32                                          rsv_0D3C[5];                                     /* 0D3C..0D4F, 0x1A004D3C..1A004D4F */
    CAM_A_REG_ADBS_CTL                              CAM_A_ADBS_CTL;                                  /* 0D50, 0x1A004D50 */
    CAM_A_REG_ADBS_GRAY_BLD_0                       CAM_A_ADBS_GRAY_BLD_0;                           /* 0D54, 0x1A004D54 */
    CAM_A_REG_ADBS_GRAY_BLD_1                       CAM_A_ADBS_GRAY_BLD_1;                           /* 0D58, 0x1A004D58 */
    CAM_A_REG_ADBS_BIAS_LUT_R0                      CAM_A_ADBS_BIAS_LUT_R0;                          /* 0D5C, 0x1A004D5C */
    CAM_A_REG_ADBS_BIAS_LUT_R1                      CAM_A_ADBS_BIAS_LUT_R1;                          /* 0D60, 0x1A004D60 */
    CAM_A_REG_ADBS_BIAS_LUT_R2                      CAM_A_ADBS_BIAS_LUT_R2;                          /* 0D64, 0x1A004D64 */
    CAM_A_REG_ADBS_BIAS_LUT_R3                      CAM_A_ADBS_BIAS_LUT_R3;                          /* 0D68, 0x1A004D68 */
    CAM_A_REG_ADBS_BIAS_LUT_G0                      CAM_A_ADBS_BIAS_LUT_G0;                          /* 0D6C, 0x1A004D6C */
    CAM_A_REG_ADBS_BIAS_LUT_G1                      CAM_A_ADBS_BIAS_LUT_G1;                          /* 0D70, 0x1A004D70 */
    CAM_A_REG_ADBS_BIAS_LUT_G2                      CAM_A_ADBS_BIAS_LUT_G2;                          /* 0D74, 0x1A004D74 */
    CAM_A_REG_ADBS_BIAS_LUT_G3                      CAM_A_ADBS_BIAS_LUT_G3;                          /* 0D78, 0x1A004D78 */
    CAM_A_REG_ADBS_BIAS_LUT_B0                      CAM_A_ADBS_BIAS_LUT_B0;                          /* 0D7C, 0x1A004D7C */
    CAM_A_REG_ADBS_BIAS_LUT_B1                      CAM_A_ADBS_BIAS_LUT_B1;                          /* 0D80, 0x1A004D80 */
    CAM_A_REG_ADBS_BIAS_LUT_B2                      CAM_A_ADBS_BIAS_LUT_B2;                          /* 0D84, 0x1A004D84 */
    CAM_A_REG_ADBS_BIAS_LUT_B3                      CAM_A_ADBS_BIAS_LUT_B3;                          /* 0D88, 0x1A004D88 */
    CAM_A_REG_ADBS_GAIN_0                           CAM_A_ADBS_GAIN_0;                               /* 0D8C, 0x1A004D8C */
    CAM_A_REG_ADBS_GAIN_1                           CAM_A_ADBS_GAIN_1;                               /* 0D90, 0x1A004D90 */
    CAM_A_REG_ADBS_IVGN_0                           CAM_A_ADBS_IVGN_0;                               /* 0D94, 0x1A004D94 */
    CAM_A_REG_ADBS_IVGN_1                           CAM_A_ADBS_IVGN_1;                               /* 0D98, 0x1A004D98 */
    CAM_A_REG_ADBS_HDR                              CAM_A_ADBS_HDR;                                  /* 0D9C, 0x1A004D9C */
    CAM_A_REG_ADBS_CMDL_ONLY_1                      CAM_A_ADBS_CMDL_ONLY_1;                          /* 0DA0, 0x1A004DA0 */
    UINT32                                          rsv_0DA4[3];                                     /* 0DA4..0DAF, 0x1A004DA4..1A004DAF */
    CAM_A_REG_DCPN_HDR_EN                           CAM_A_DCPN_HDR_EN;                               /* 0DB0, 0x1A004DB0 */
    CAM_A_REG_DCPN_IN_IMG_SIZE                      CAM_A_DCPN_IN_IMG_SIZE;                          /* 0DB4, 0x1A004DB4 */
    CAM_A_REG_DCPN_ALGO_PARAM1                      CAM_A_DCPN_ALGO_PARAM1;                          /* 0DB8, 0x1A004DB8 */
    CAM_A_REG_DCPN_ALGO_PARAM2                      CAM_A_DCPN_ALGO_PARAM2;                          /* 0DBC, 0x1A004DBC */
    CAM_A_REG_DCPN_GTM_X0                           CAM_A_DCPN_GTM_X0;                               /* 0DC0, 0x1A004DC0 */
    CAM_A_REG_DCPN_GTM_Y0                           CAM_A_DCPN_GTM_Y0;                               /* 0DC4, 0x1A004DC4 */
    CAM_A_REG_DCPN_GTM_S0                           CAM_A_DCPN_GTM_S0;                               /* 0DC8, 0x1A004DC8 */
    CAM_A_REG_DCPN_GTM_S1                           CAM_A_DCPN_GTM_S1;                               /* 0DCC, 0x1A004DCC */
    UINT32                                          rsv_0DD0[8];                                     /* 0DD0..0DEF, 0x1A004DD0..1A004DEF */
    CAM_A_REG_CPN_HDR_CTL_EN                        CAM_A_CPN_HDR_CTL_EN;                            /* 0DF0, 0x1A004DF0 */
    CAM_A_REG_CPN_IN_IMG_SIZE                       CAM_A_CPN_IN_IMG_SIZE;                           /* 0DF4, 0x1A004DF4 */
    CAM_A_REG_CPN_ALGO_PARAM1                       CAM_A_CPN_ALGO_PARAM1;                           /* 0DF8, 0x1A004DF8 */
    CAM_A_REG_CPN_ALGO_PARAM2                       CAM_A_CPN_ALGO_PARAM2;                           /* 0DFC, 0x1A004DFC */
    CAM_A_REG_CPN_GTM_X0X1                          CAM_A_CPN_GTM_X0X1;                              /* 0E00, 0x1A004E00 */
    CAM_A_REG_CPN_GTM_X2X3                          CAM_A_CPN_GTM_X2X3;                              /* 0E04, 0x1A004E04 */
    CAM_A_REG_CPN_GTM_X4X5                          CAM_A_CPN_GTM_X4X5;                              /* 0E08, 0x1A004E08 */
    CAM_A_REG_CPN_GTM_X6                            CAM_A_CPN_GTM_X6;                                /* 0E0C, 0x1A004E0C */
    CAM_A_REG_CPN_GTM_Y0Y1                          CAM_A_CPN_GTM_Y0Y1;                              /* 0E10, 0x1A004E10 */
    CAM_A_REG_CPN_GTM_Y2Y3                          CAM_A_CPN_GTM_Y2Y3;                              /* 0E14, 0x1A004E14 */
    CAM_A_REG_CPN_GTM_Y4Y5                          CAM_A_CPN_GTM_Y4Y5;                              /* 0E18, 0x1A004E18 */
    CAM_A_REG_CPN_GTM_Y6                            CAM_A_CPN_GTM_Y6;                                /* 0E1C, 0x1A004E1C */
    CAM_A_REG_CPN_GTM_S0S1                          CAM_A_CPN_GTM_S0S1;                              /* 0E20, 0x1A004E20 */
    CAM_A_REG_CPN_GTM_S2S3                          CAM_A_CPN_GTM_S2S3;                              /* 0E24, 0x1A004E24 */
    CAM_A_REG_CPN_GTM_S4S5                          CAM_A_CPN_GTM_S4S5;                              /* 0E28, 0x1A004E28 */
    CAM_A_REG_CPN_GTM_S6S7                          CAM_A_CPN_GTM_S6S7;                              /* 0E2C, 0x1A004E2C */
    UINT32                                          rsv_0E30[92];                                    /* 0E30..0F9F, 0x1A004E30..1A004F9F */
    CAM_A_REG_SGM_R_OFST_TABLE0_3                   CAM_A_SGM_R_OFST_TABLE0_3;                       /* 0FA0, 0x1A004FA0 */
    CAM_A_REG_SGM_R_OFST_TABLE4_7                   CAM_A_SGM_R_OFST_TABLE4_7;                       /* 0FA4, 0x1A004FA4 */
    CAM_A_REG_SGM_R_OFST_TABLE8_11                  CAM_A_SGM_R_OFST_TABLE8_11;                      /* 0FA8, 0x1A004FA8 */
    CAM_A_REG_SGM_R_OFST_TABLE12_15                 CAM_A_SGM_R_OFST_TABLE12_15;                     /* 0FAC, 0x1A004FAC */
    CAM_A_REG_SGM_G_OFST_TABLE0_3                   CAM_A_SGM_G_OFST_TABLE0_3;                       /* 0FB0, 0x1A004FB0 */
    CAM_A_REG_SGM_G_OFST_TABLE4_7                   CAM_A_SGM_G_OFST_TABLE4_7;                       /* 0FB4, 0x1A004FB4 */
    CAM_A_REG_SGM_G_OFST_TABLE8_11                  CAM_A_SGM_G_OFST_TABLE8_11;                      /* 0FB8, 0x1A004FB8 */
    CAM_A_REG_SGM_G_OFST_TABLE12_15                 CAM_A_SGM_G_OFST_TABLE12_15;                     /* 0FBC, 0x1A004FBC */
    CAM_A_REG_SGM_B_OFST_TABLE0_3                   CAM_A_SGM_B_OFST_TABLE0_3;                       /* 0FC0, 0x1A004FC0 */
    CAM_A_REG_SGM_B_OFST_TABLE4_7                   CAM_A_SGM_B_OFST_TABLE4_7;                       /* 0FC4, 0x1A004FC4 */
    CAM_A_REG_SGM_B_OFST_TABLE8_11                  CAM_A_SGM_B_OFST_TABLE8_11;                      /* 0FC8, 0x1A004FC8 */
    CAM_A_REG_SGM_B_OFST_TABLE12_15                 CAM_A_SGM_B_OFST_TABLE12_15;                     /* 0FCC, 0x1A004FCC */
    UINT32                                          rsv_0FD0[12];                                    /* 0FD0..0FFF, 0x1A004FD0..1A004FFF */
    CAM_A_REG_DMA_SOFT_RSTSTAT                      CAM_A_DMA_SOFT_RSTSTAT;                          /* 1000, 0x1A005000 */
    CAM_A_REG_CQ0I_BASE_ADDR                        CAM_A_CQ0I_BASE_ADDR;                            /* 1004, 0x1A005004 */
    CAM_A_REG_CQ0I_XSIZE                            CAM_A_CQ0I_XSIZE;                                /* 1008, 0x1A005008 */
    CAM_A_REG_VERTICAL_FLIP_EN                      CAM_A_VERTICAL_FLIP_EN;                          /* 100C, 0x1A00500C */
    CAM_A_REG_DMA_SOFT_RESET                        CAM_A_DMA_SOFT_RESET;                            /* 1010, 0x1A005010 */
    CAM_A_REG_LAST_ULTRA_EN                         CAM_A_LAST_ULTRA_EN;                             /* 1014, 0x1A005014 */
    CAM_A_REG_SPECIAL_FUN_EN                        CAM_A_SPECIAL_FUN_EN;                            /* 1018, 0x1A005018 */
    UINT32                                          rsv_101C;                                        /* 101C, 0x1A00501C */
    CAM_A_REG_IMGO_BASE_ADDR                        CAM_A_IMGO_BASE_ADDR;                            /* 1020, 0x1A005020 */
    UINT32                                          rsv_1024;                                        /* 1024, 0x1A005024 */
    CAM_A_REG_IMGO_OFST_ADDR                        CAM_A_IMGO_OFST_ADDR;                            /* 1028, 0x1A005028 */
    CAM_A_REG_IMGO_DRS                              CAM_A_IMGO_DRS;                                  /* 102C, 0x1A00502C */
    CAM_A_REG_IMGO_XSIZE                            CAM_A_IMGO_XSIZE;                                /* 1030, 0x1A005030 */
    CAM_A_REG_IMGO_YSIZE                            CAM_A_IMGO_YSIZE;                                /* 1034, 0x1A005034 */
    CAM_A_REG_IMGO_STRIDE                           CAM_A_IMGO_STRIDE;                               /* 1038, 0x1A005038 */
    CAM_A_REG_IMGO_CON                              CAM_A_IMGO_CON;                                  /* 103C, 0x1A00503C */
    CAM_A_REG_IMGO_CON2                             CAM_A_IMGO_CON2;                                 /* 1040, 0x1A005040 */
    CAM_A_REG_IMGO_CON3                             CAM_A_IMGO_CON3;                                 /* 1044, 0x1A005044 */
    CAM_A_REG_IMGO_CROP                             CAM_A_IMGO_CROP;                                 /* 1048, 0x1A005048 */
    CAM_A_REG_IMGO_CON4                             CAM_A_IMGO_CON4;                                 /* 104C, 0x1A00504C */
    CAM_A_REG_RRZO_BASE_ADDR                        CAM_A_RRZO_BASE_ADDR;                            /* 1050, 0x1A005050 */
    UINT32                                          rsv_1054;                                        /* 1054, 0x1A005054 */
    CAM_A_REG_RRZO_OFST_ADDR                        CAM_A_RRZO_OFST_ADDR;                            /* 1058, 0x1A005058 */
    CAM_A_REG_RRZO_DRS                              CAM_A_RRZO_DRS;                                  /* 105C, 0x1A00505C */
    CAM_A_REG_RRZO_XSIZE                            CAM_A_RRZO_XSIZE;                                /* 1060, 0x1A005060 */
    CAM_A_REG_RRZO_YSIZE                            CAM_A_RRZO_YSIZE;                                /* 1064, 0x1A005064 */
    CAM_A_REG_RRZO_STRIDE                           CAM_A_RRZO_STRIDE;                               /* 1068, 0x1A005068 */
    CAM_A_REG_RRZO_CON                              CAM_A_RRZO_CON;                                  /* 106C, 0x1A00506C */
    CAM_A_REG_RRZO_CON2                             CAM_A_RRZO_CON2;                                 /* 1070, 0x1A005070 */
    CAM_A_REG_RRZO_CON3                             CAM_A_RRZO_CON3;                                 /* 1074, 0x1A005074 */
    CAM_A_REG_RRZO_CROP                             CAM_A_RRZO_CROP;                                 /* 1078, 0x1A005078 */
    CAM_A_REG_RRZO_CON4                             CAM_A_RRZO_CON4;                                 /* 107C, 0x1A00507C */
    CAM_A_REG_AAO_BASE_ADDR                         CAM_A_AAO_BASE_ADDR;                             /* 1080, 0x1A005080 */
    UINT32                                          rsv_1084;                                        /* 1084, 0x1A005084 */
    CAM_A_REG_AAO_OFST_ADDR                         CAM_A_AAO_OFST_ADDR;                             /* 1088, 0x1A005088 */
    CAM_A_REG_AAO_DRS                               CAM_A_AAO_DRS;                                   /* 108C, 0x1A00508C */
    CAM_A_REG_AAO_XSIZE                             CAM_A_AAO_XSIZE;                                 /* 1090, 0x1A005090 */
    CAM_A_REG_AAO_YSIZE                             CAM_A_AAO_YSIZE;                                 /* 1094, 0x1A005094 */
    CAM_A_REG_AAO_STRIDE                            CAM_A_AAO_STRIDE;                                /* 1098, 0x1A005098 */
    CAM_A_REG_AAO_CON                               CAM_A_AAO_CON;                                   /* 109C, 0x1A00509C */
    CAM_A_REG_AAO_CON2                              CAM_A_AAO_CON2;                                  /* 10A0, 0x1A0050A0 */
    CAM_A_REG_AAO_CON3                              CAM_A_AAO_CON3;                                  /* 10A4, 0x1A0050A4 */
    UINT32                                          rsv_10A8;                                        /* 10A8, 0x1A0050A8 */
    CAM_A_REG_AAO_CON4                              CAM_A_AAO_CON4;                                  /* 10AC, 0x1A0050AC */
    CAM_A_REG_AFO_BASE_ADDR                         CAM_A_AFO_BASE_ADDR;                             /* 10B0, 0x1A0050B0 */
    UINT32                                          rsv_10B4;                                        /* 10B4, 0x1A0050B4 */
    CAM_A_REG_AFO_OFST_ADDR                         CAM_A_AFO_OFST_ADDR;                             /* 10B8, 0x1A0050B8 */
    CAM_A_REG_AFO_DRS                               CAM_A_AFO_DRS;                                   /* 10BC, 0x1A0050BC */
    CAM_A_REG_AFO_XSIZE                             CAM_A_AFO_XSIZE;                                 /* 10C0, 0x1A0050C0 */
    CAM_A_REG_AFO_YSIZE                             CAM_A_AFO_YSIZE;                                 /* 10C4, 0x1A0050C4 */
    CAM_A_REG_AFO_STRIDE                            CAM_A_AFO_STRIDE;                                /* 10C8, 0x1A0050C8 */
    CAM_A_REG_AFO_CON                               CAM_A_AFO_CON;                                   /* 10CC, 0x1A0050CC */
    CAM_A_REG_AFO_CON2                              CAM_A_AFO_CON2;                                  /* 10D0, 0x1A0050D0 */
    CAM_A_REG_AFO_CON3                              CAM_A_AFO_CON3;                                  /* 10D4, 0x1A0050D4 */
    UINT32                                          rsv_10D8;                                        /* 10D8, 0x1A0050D8 */
    CAM_A_REG_AFO_CON4                              CAM_A_AFO_CON4;                                  /* 10DC, 0x1A0050DC */
    CAM_A_REG_LCSO_BASE_ADDR                        CAM_A_LCSO_BASE_ADDR;                            /* 10E0, 0x1A0050E0 */
    UINT32                                          rsv_10E4;                                        /* 10E4, 0x1A0050E4 */
    CAM_A_REG_LCSO_OFST_ADDR                        CAM_A_LCSO_OFST_ADDR;                            /* 10E8, 0x1A0050E8 */
    CAM_A_REG_LCSO_DRS                              CAM_A_LCSO_DRS;                                  /* 10EC, 0x1A0050EC */
    CAM_A_REG_LCSO_XSIZE                            CAM_A_LCSO_XSIZE;                                /* 10F0, 0x1A0050F0 */
    CAM_A_REG_LCSO_YSIZE                            CAM_A_LCSO_YSIZE;                                /* 10F4, 0x1A0050F4 */
    CAM_A_REG_LCSO_STRIDE                           CAM_A_LCSO_STRIDE;                               /* 10F8, 0x1A0050F8 */
    CAM_A_REG_LCSO_CON                              CAM_A_LCSO_CON;                                  /* 10FC, 0x1A0050FC */
    CAM_A_REG_LCSO_CON2                             CAM_A_LCSO_CON2;                                 /* 1100, 0x1A005100 */
    CAM_A_REG_LCSO_CON3                             CAM_A_LCSO_CON3;                                 /* 1104, 0x1A005104 */
    UINT32                                          rsv_1108;                                        /* 1108, 0x1A005108 */
    CAM_A_REG_LCSO_CON4                             CAM_A_LCSO_CON4;                                 /* 110C, 0x1A00510C */
    CAM_A_REG_UFEO_BASE_ADDR                        CAM_A_UFEO_BASE_ADDR;                            /* 1110, 0x1A005110 */
    UINT32                                          rsv_1114;                                        /* 1114, 0x1A005114 */
    CAM_A_REG_UFEO_OFST_ADDR                        CAM_A_UFEO_OFST_ADDR;                            /* 1118, 0x1A005118 */
    CAM_A_REG_UFEO_DRS                              CAM_A_UFEO_DRS;                                  /* 111C, 0x1A00511C */
    CAM_A_REG_UFEO_XSIZE                            CAM_A_UFEO_XSIZE;                                /* 1120, 0x1A005120 */
    CAM_A_REG_UFEO_YSIZE                            CAM_A_UFEO_YSIZE;                                /* 1124, 0x1A005124 */
    CAM_A_REG_UFEO_STRIDE                           CAM_A_UFEO_STRIDE;                               /* 1128, 0x1A005128 */
    CAM_A_REG_UFEO_CON                              CAM_A_UFEO_CON;                                  /* 112C, 0x1A00512C */
    CAM_A_REG_UFEO_CON2                             CAM_A_UFEO_CON2;                                 /* 1130, 0x1A005130 */
    CAM_A_REG_UFEO_CON3                             CAM_A_UFEO_CON3;                                 /* 1134, 0x1A005134 */
    UINT32                                          rsv_1138;                                        /* 1138, 0x1A005138 */
    CAM_A_REG_UFEO_CON4                             CAM_A_UFEO_CON4;                                 /* 113C, 0x1A00513C */
    CAM_A_REG_PDO_BASE_ADDR                         CAM_A_PDO_BASE_ADDR;                             /* 1140, 0x1A005140 */
    UINT32                                          rsv_1144;                                        /* 1144, 0x1A005144 */
    CAM_A_REG_PDO_OFST_ADDR                         CAM_A_PDO_OFST_ADDR;                             /* 1148, 0x1A005148 */
    CAM_A_REG_PDO_DRS                               CAM_A_PDO_DRS;                                   /* 114C, 0x1A00514C */
    CAM_A_REG_PDO_XSIZE                             CAM_A_PDO_XSIZE;                                 /* 1150, 0x1A005150 */
    CAM_A_REG_PDO_YSIZE                             CAM_A_PDO_YSIZE;                                 /* 1154, 0x1A005154 */
    CAM_A_REG_PDO_STRIDE                            CAM_A_PDO_STRIDE;                                /* 1158, 0x1A005158 */
    CAM_A_REG_PDO_CON                               CAM_A_PDO_CON;                                   /* 115C, 0x1A00515C */
    CAM_A_REG_PDO_CON2                              CAM_A_PDO_CON2;                                  /* 1160, 0x1A005160 */
    CAM_A_REG_PDO_CON3                              CAM_A_PDO_CON3;                                  /* 1164, 0x1A005164 */
    UINT32                                          rsv_1168;                                        /* 1168, 0x1A005168 */
    CAM_A_REG_PDO_CON4                              CAM_A_PDO_CON4;                                  /* 116C, 0x1A00516C */
    CAM_A_REG_BPCI_BASE_ADDR                        CAM_A_BPCI_BASE_ADDR;                            /* 1170, 0x1A005170 */
    UINT32                                          rsv_1174;                                        /* 1174, 0x1A005174 */
    CAM_A_REG_BPCI_OFST_ADDR                        CAM_A_BPCI_OFST_ADDR;                            /* 1178, 0x1A005178 */
    CAM_A_REG_BPCI_DRS                              CAM_A_BPCI_DRS;                                  /* 117C, 0x1A00517C */
    CAM_A_REG_BPCI_XSIZE                            CAM_A_BPCI_XSIZE;                                /* 1180, 0x1A005180 */
    CAM_A_REG_BPCI_YSIZE                            CAM_A_BPCI_YSIZE;                                /* 1184, 0x1A005184 */
    CAM_A_REG_BPCI_STRIDE                           CAM_A_BPCI_STRIDE;                               /* 1188, 0x1A005188 */
    CAM_A_REG_BPCI_CON                              CAM_A_BPCI_CON;                                  /* 118C, 0x1A00518C */
    CAM_A_REG_BPCI_CON2                             CAM_A_BPCI_CON2;                                 /* 1190, 0x1A005190 */
    CAM_A_REG_BPCI_CON3                             CAM_A_BPCI_CON3;                                 /* 1194, 0x1A005194 */
    UINT32                                          rsv_1198;                                        /* 1198, 0x1A005198 */
    CAM_A_REG_BPCI_CON4                             CAM_A_BPCI_CON4;                                 /* 119C, 0x1A00519C */
    CAM_A_REG_CACI_BASE_ADDR                        CAM_A_CACI_BASE_ADDR;                            /* 11A0, 0x1A0051A0 */
    UINT32                                          rsv_11A4;                                        /* 11A4, 0x1A0051A4 */
    CAM_A_REG_CACI_OFST_ADDR                        CAM_A_CACI_OFST_ADDR;                            /* 11A8, 0x1A0051A8 */
    CAM_A_REG_CACI_DRS                              CAM_A_CACI_DRS;                                  /* 11AC, 0x1A0051AC */
    CAM_A_REG_CACI_XSIZE                            CAM_A_CACI_XSIZE;                                /* 11B0, 0x1A0051B0 */
    CAM_A_REG_CACI_YSIZE                            CAM_A_CACI_YSIZE;                                /* 11B4, 0x1A0051B4 */
    CAM_A_REG_CACI_STRIDE                           CAM_A_CACI_STRIDE;                               /* 11B8, 0x1A0051B8 */
    CAM_A_REG_CACI_CON                              CAM_A_CACI_CON;                                  /* 11BC, 0x1A0051BC */
    CAM_A_REG_CACI_CON2                             CAM_A_CACI_CON2;                                 /* 11C0, 0x1A0051C0 */
    CAM_A_REG_CACI_CON3                             CAM_A_CACI_CON3;                                 /* 11C4, 0x1A0051C4 */
    UINT32                                          rsv_11C8;                                        /* 11C8, 0x1A0051C8 */
    CAM_A_REG_CACI_CON4                             CAM_A_CACI_CON4;                                 /* 11CC, 0x1A0051CC */
    CAM_A_REG_LSCI_BASE_ADDR                        CAM_A_LSCI_BASE_ADDR;                            /* 11D0, 0x1A0051D0 */
    UINT32                                          rsv_11D4;                                        /* 11D4, 0x1A0051D4 */
    CAM_A_REG_LSCI_OFST_ADDR                        CAM_A_LSCI_OFST_ADDR;                            /* 11D8, 0x1A0051D8 */
    CAM_A_REG_LSCI_DRS                              CAM_A_LSCI_DRS;                                  /* 11DC, 0x1A0051DC */
    CAM_A_REG_LSCI_XSIZE                            CAM_A_LSCI_XSIZE;                                /* 11E0, 0x1A0051E0 */
    CAM_A_REG_LSCI_YSIZE                            CAM_A_LSCI_YSIZE;                                /* 11E4, 0x1A0051E4 */
    CAM_A_REG_LSCI_STRIDE                           CAM_A_LSCI_STRIDE;                               /* 11E8, 0x1A0051E8 */
    CAM_A_REG_LSCI_CON                              CAM_A_LSCI_CON;                                  /* 11EC, 0x1A0051EC */
    CAM_A_REG_LSCI_CON2                             CAM_A_LSCI_CON2;                                 /* 11F0, 0x1A0051F0 */
    CAM_A_REG_LSCI_CON3                             CAM_A_LSCI_CON3;                                 /* 11F4, 0x1A0051F4 */
    UINT32                                          rsv_11F8;                                        /* 11F8, 0x1A0051F8 */
    CAM_A_REG_LSCI_CON4                             CAM_A_LSCI_CON4;                                 /* 11FC, 0x1A0051FC */
    CAM_A_REG_LSC3I_BASE_ADDR                       CAM_A_LSC3I_BASE_ADDR;                           /* 1200, 0x1A005200 */
    UINT32                                          rsv_1204;                                        /* 1204, 0x1A005204 */
    CAM_A_REG_LSC3I_OFST_ADDR                       CAM_A_LSC3I_OFST_ADDR;                           /* 1208, 0x1A005208 */
    CAM_A_REG_LSC3I_DRS                             CAM_A_LSC3I_DRS;                                 /* 120C, 0x1A00520C */
    CAM_A_REG_LSC3I_XSIZE                           CAM_A_LSC3I_XSIZE;                               /* 1210, 0x1A005210 */
    CAM_A_REG_LSC3I_YSIZE                           CAM_A_LSC3I_YSIZE;                               /* 1214, 0x1A005214 */
    CAM_A_REG_LSC3I_STRIDE                          CAM_A_LSC3I_STRIDE;                              /* 1218, 0x1A005218 */
    CAM_A_REG_LSC3I_CON                             CAM_A_LSC3I_CON;                                 /* 121C, 0x1A00521C */
    CAM_A_REG_LSC3I_CON2                            CAM_A_LSC3I_CON2;                                /* 1220, 0x1A005220 */
    CAM_A_REG_LSC3I_CON3                            CAM_A_LSC3I_CON3;                                /* 1224, 0x1A005224 */
    UINT32                                          rsv_1228;                                        /* 1228, 0x1A005228 */
    CAM_A_REG_LSC3I_CON4                            CAM_A_LSC3I_CON4;                                /* 122C, 0x1A00522C */
    CAM_A_REG_PDI_BASE_ADDR                         CAM_A_PDI_BASE_ADDR;                             /* 1230, 0x1A005230 */
    CAM_A_REG_PDI_OFST_ADDR                         CAM_A_PDI_OFST_ADDR;                             /* 1234, 0x1A005234 */
    UINT32                                          rsv_1238;                                        /* 1238, 0x1A005238 */
    CAM_A_REG_PDI_DRS                               CAM_A_PDI_DRS;                                   /* 123C, 0x1A00523C */
    CAM_A_REG_PDI_XSIZE                             CAM_A_PDI_XSIZE;                                 /* 1240, 0x1A005240 */
    CAM_A_REG_PDI_YSIZE                             CAM_A_PDI_YSIZE;                                 /* 1244, 0x1A005244 */
    CAM_A_REG_PDI_STRIDE                            CAM_A_PDI_STRIDE;                                /* 1248, 0x1A005248 */
    CAM_A_REG_PDI_CON                               CAM_A_PDI_CON;                                   /* 124C, 0x1A00524C */
    CAM_A_REG_PDI_CON2                              CAM_A_PDI_CON2;                                  /* 1250, 0x1A005250 */
    CAM_A_REG_PDI_CON3                              CAM_A_PDI_CON3;                                  /* 1254, 0x1A005254 */
    UINT32                                          rsv_1258;                                        /* 1258, 0x1A005258 */
    CAM_A_REG_PDI_CON4                              CAM_A_PDI_CON4;                                  /* 125C, 0x1A00525C */
    CAM_A_REG_PSO_BASE_ADDR                         CAM_A_PSO_BASE_ADDR;                             /* 1260, 0x1A005260 */
    CAM_A_REG_PSO_OFST_ADDR                         CAM_A_PSO_OFST_ADDR;                             /* 1264, 0x1A005264 */
    UINT32                                          rsv_1268;                                        /* 1268, 0x1A005268 */
    CAM_A_REG_PSO_DRS                               CAM_A_PSO_DRS;                                   /* 126C, 0x1A00526C */
    CAM_A_REG_PSO_XSIZE                             CAM_A_PSO_XSIZE;                                 /* 1270, 0x1A005270 */
    CAM_A_REG_PSO_YSIZE                             CAM_A_PSO_YSIZE;                                 /* 1274, 0x1A005274 */
    CAM_A_REG_PSO_STRIDE                            CAM_A_PSO_STRIDE;                                /* 1278, 0x1A005278 */
    CAM_A_REG_PSO_CON                               CAM_A_PSO_CON;                                   /* 127C, 0x1A00527C */
    CAM_A_REG_PSO_CON2                              CAM_A_PSO_CON2;                                  /* 1280, 0x1A005280 */
    CAM_A_REG_PSO_CON3                              CAM_A_PSO_CON3;                                  /* 1284, 0x1A005284 */
    UINT32                                          rsv_1288;                                        /* 1288, 0x1A005288 */
    CAM_A_REG_PSO_CON4                              CAM_A_PSO_CON4;                                  /* 128C, 0x1A00528C */
    CAM_A_REG_LMVO_BASE_ADDR                        CAM_A_LMVO_BASE_ADDR;                            /* 1290, 0x1A005290 */
    CAM_A_REG_LMVO_OFST_ADDR                        CAM_A_LMVO_OFST_ADDR;                            /* 1294, 0x1A005294 */
    UINT32                                          rsv_1298;                                        /* 1298, 0x1A005298 */
    CAM_A_REG_LMVO_DRS                              CAM_A_LMVO_DRS;                                  /* 129C, 0x1A00529C */
    CAM_A_REG_LMVO_XSIZE                            CAM_A_LMVO_XSIZE;                                /* 12A0, 0x1A0052A0 */
    CAM_A_REG_LMVO_YSIZE                            CAM_A_LMVO_YSIZE;                                /* 12A4, 0x1A0052A4 */
    CAM_A_REG_LMVO_STRIDE                           CAM_A_LMVO_STRIDE;                               /* 12A8, 0x1A0052A8 */
    CAM_A_REG_LMVO_CON                              CAM_A_LMVO_CON;                                  /* 12AC, 0x1A0052AC */
    CAM_A_REG_LMVO_CON2                             CAM_A_LMVO_CON2;                                 /* 12B0, 0x1A0052B0 */
    CAM_A_REG_LMVO_CON3                             CAM_A_LMVO_CON3;                                 /* 12B4, 0x1A0052B4 */
    UINT32                                          rsv_12B8;                                        /* 12B8, 0x1A0052B8 */
    CAM_A_REG_LMVO_CON4                             CAM_A_LMVO_CON4;                                 /* 12BC, 0x1A0052BC */
    CAM_A_REG_FLKO_BASE_ADDR                        CAM_A_FLKO_BASE_ADDR;                            /* 12C0, 0x1A0052C0 */
    CAM_A_REG_FLKO_OFST_ADDR                        CAM_A_FLKO_OFST_ADDR;                            /* 12C4, 0x1A0052C4 */
    UINT32                                          rsv_12C8;                                        /* 12C8, 0x1A0052C8 */
    CAM_A_REG_FLKO_DRS                              CAM_A_FLKO_DRS;                                  /* 12CC, 0x1A0052CC */
    CAM_A_REG_FLKO_XSIZE                            CAM_A_FLKO_XSIZE;                                /* 12D0, 0x1A0052D0 */
    CAM_A_REG_FLKO_YSIZE                            CAM_A_FLKO_YSIZE;                                /* 12D4, 0x1A0052D4 */
    CAM_A_REG_FLKO_STRIDE                           CAM_A_FLKO_STRIDE;                               /* 12D8, 0x1A0052D8 */
    CAM_A_REG_FLKO_CON                              CAM_A_FLKO_CON;                                  /* 12DC, 0x1A0052DC */
    CAM_A_REG_FLKO_CON2                             CAM_A_FLKO_CON2;                                 /* 12E0, 0x1A0052E0 */
    CAM_A_REG_FLKO_CON3                             CAM_A_FLKO_CON3;                                 /* 12E4, 0x1A0052E4 */
    UINT32                                          rsv_12E8;                                        /* 12E8, 0x1A0052E8 */
    CAM_A_REG_FLKO_CON4                             CAM_A_FLKO_CON4;                                 /* 12EC, 0x1A0052EC */
    CAM_A_REG_RSSO_A_BASE_ADDR                      CAM_A_RSSO_A_BASE_ADDR;                          /* 12F0, 0x1A0052F0 */
    CAM_A_REG_RSSO_A_OFST_ADDR                      CAM_A_RSSO_A_OFST_ADDR;                          /* 12F4, 0x1A0052F4 */
    UINT32                                          rsv_12F8;                                        /* 12F8, 0x1A0052F8 */
    CAM_A_REG_RSSO_A_DRS                            CAM_A_RSSO_A_DRS;                                /* 12FC, 0x1A0052FC */
    CAM_A_REG_RSSO_A_XSIZE                          CAM_A_RSSO_A_XSIZE;                              /* 1300, 0x1A005300 */
    CAM_A_REG_RSSO_A_YSIZE                          CAM_A_RSSO_A_YSIZE;                              /* 1304, 0x1A005304 */
    CAM_A_REG_RSSO_A_STRIDE                         CAM_A_RSSO_A_STRIDE;                             /* 1308, 0x1A005308 */
    CAM_A_REG_RSSO_A_CON                            CAM_A_RSSO_A_CON;                                /* 130C, 0x1A00530C */
    CAM_A_REG_RSSO_A_CON2                           CAM_A_RSSO_A_CON2;                               /* 1310, 0x1A005310 */
    CAM_A_REG_RSSO_A_CON3                           CAM_A_RSSO_A_CON3;                               /* 1314, 0x1A005314 */
    UINT32                                          rsv_1318;                                        /* 1318, 0x1A005318 */
    CAM_A_REG_RSSO_A_CON4                           CAM_A_RSSO_A_CON4;                               /* 131C, 0x1A00531C */
    CAM_A_REG_UFGO_BASE_ADDR                        CAM_A_UFGO_BASE_ADDR;                            /* 1320, 0x1A005320 */
    CAM_A_REG_UFGO_OFST_ADDR                        CAM_A_UFGO_OFST_ADDR;                            /* 1324, 0x1A005324 */
    UINT32                                          rsv_1328;                                        /* 1328, 0x1A005328 */
    CAM_A_REG_UFGO_DRS                              CAM_A_UFGO_DRS;                                  /* 132C, 0x1A00532C */
    CAM_A_REG_UFGO_XSIZE                            CAM_A_UFGO_XSIZE;                                /* 1330, 0x1A005330 */
    CAM_A_REG_UFGO_YSIZE                            CAM_A_UFGO_YSIZE;                                /* 1334, 0x1A005334 */
    CAM_A_REG_UFGO_STRIDE                           CAM_A_UFGO_STRIDE;                               /* 1338, 0x1A005338 */
    CAM_A_REG_UFGO_CON                              CAM_A_UFGO_CON;                                  /* 133C, 0x1A00533C */
    CAM_A_REG_UFGO_CON2                             CAM_A_UFGO_CON2;                                 /* 1340, 0x1A005340 */
    CAM_A_REG_UFGO_CON3                             CAM_A_UFGO_CON3;                                 /* 1344, 0x1A005344 */
    UINT32                                          rsv_1348;                                        /* 1348, 0x1A005348 */
    CAM_A_REG_UFGO_CON4                             CAM_A_UFGO_CON4;                                 /* 134C, 0x1A00534C */
    CAM_A_REG_DMA_ERR_CTRL                          CAM_A_DMA_ERR_CTRL;                              /* 1350, 0x1A005350 */
    UINT32                                          rsv_1354[3];                                     /* 1354..135F, 0x1A005354..1A00535F */
    CAM_A_REG_IMGO_ERR_STAT                         CAM_A_IMGO_ERR_STAT;                             /* 1360, 0x1A005360 */
    CAM_A_REG_RRZO_ERR_STAT                         CAM_A_RRZO_ERR_STAT;                             /* 1364, 0x1A005364 */
    CAM_A_REG_AAO_ERR_STAT                          CAM_A_AAO_ERR_STAT;                              /* 1368, 0x1A005368 */
    CAM_A_REG_AFO_ERR_STAT                          CAM_A_AFO_ERR_STAT;                              /* 136C, 0x1A00536C */
    CAM_A_REG_LCSO_ERR_STAT                         CAM_A_LCSO_ERR_STAT;                             /* 1370, 0x1A005370 */
    CAM_A_REG_UFEO_ERR_STAT                         CAM_A_UFEO_ERR_STAT;                             /* 1374, 0x1A005374 */
    CAM_A_REG_PDO_ERR_STAT                          CAM_A_PDO_ERR_STAT;                              /* 1378, 0x1A005378 */
    CAM_A_REG_BPCI_ERR_STAT                         CAM_A_BPCI_ERR_STAT;                             /* 137C, 0x1A00537C */
    CAM_A_REG_CACI_ERR_STAT                         CAM_A_CACI_ERR_STAT;                             /* 1380, 0x1A005380 */
    CAM_A_REG_LSCI_ERR_STAT                         CAM_A_LSCI_ERR_STAT;                             /* 1384, 0x1A005384 */
    CAM_A_REG_LSC3I_ERR_STAT                        CAM_A_LSC3I_ERR_STAT;                            /* 1388, 0x1A005388 */
    CAM_A_REG_PDI_ERR_STAT                          CAM_A_PDI_ERR_STAT;                              /* 138C, 0x1A00538C */
    CAM_A_REG_LMVO_ERR_STAT                         CAM_A_LMVO_ERR_STAT;                             /* 1390, 0x1A005390 */
    CAM_A_REG_FLKO_ERR_STAT                         CAM_A_FLKO_ERR_STAT;                             /* 1394, 0x1A005394 */
    CAM_A_REG_RSSO_A_ERR_STAT                       CAM_A_RSSO_A_ERR_STAT;                           /* 1398, 0x1A005398 */
    CAM_A_REG_UFGO_ERR_STAT                         CAM_A_UFGO_ERR_STAT;                             /* 139C, 0x1A00539C */
    CAM_A_REG_PSO_ERR_STAT                          CAM_A_PSO_ERR_STAT;                              /* 13A0, 0x1A0053A0 */
    UINT32                                          rsv_13A4[2];                                     /* 13A4..13AB, 0x1A0053A4..1A0053AB */
    CAM_A_REG_DMA_DEBUG_ADDR                        CAM_A_DMA_DEBUG_ADDR;                            /* 13AC, 0x1A0053AC */
    CAM_A_REG_DMA_RSV1                              CAM_A_DMA_RSV1;                                  /* 13B0, 0x1A0053B0 */
    CAM_A_REG_DMA_RSV2                              CAM_A_DMA_RSV2;                                  /* 13B4, 0x1A0053B4 */
    CAM_A_REG_DMA_RSV3                              CAM_A_DMA_RSV3;                                  /* 13B8, 0x1A0053B8 */
    CAM_A_REG_DMA_RSV4                              CAM_A_DMA_RSV4;                                  /* 13BC, 0x1A0053BC */
    CAM_A_REG_DMA_RSV5                              CAM_A_DMA_RSV5;                                  /* 13C0, 0x1A0053C0 */
    CAM_A_REG_DMA_RSV6                              CAM_A_DMA_RSV6;                                  /* 13C4, 0x1A0053C4 */
    CAM_A_REG_DMA_DEBUG_SEL                         CAM_A_DMA_DEBUG_SEL;                             /* 13C8, 0x1A0053C8 */
    CAM_A_REG_DMA_BW_SELF_TEST                      CAM_A_DMA_BW_SELF_TEST;                          /* 13CC, 0x1A0053CC */
    UINT32                                          rsv_13D0[12];                                    /* 13D0..13FF, 0x1A0053D0..1A0053FF */
    CAM_A_REG_DMA_FRAME_HEADER_EN                   CAM_A_DMA_FRAME_HEADER_EN;                       /* 1400, 0x1A005400 */
    CAM_A_REG_IMGO_FH_BASE_ADDR                     CAM_A_IMGO_FH_BASE_ADDR;                         /* 1404, 0x1A005404 */
    CAM_A_REG_RRZO_FH_BASE_ADDR                     CAM_A_RRZO_FH_BASE_ADDR;                         /* 1408, 0x1A005408 */
    CAM_A_REG_AAO_FH_BASE_ADDR                      CAM_A_AAO_FH_BASE_ADDR;                          /* 140C, 0x1A00540C */
    CAM_A_REG_AFO_FH_BASE_ADDR                      CAM_A_AFO_FH_BASE_ADDR;                          /* 1410, 0x1A005410 */
    CAM_A_REG_LCSO_FH_BASE_ADDR                     CAM_A_LCSO_FH_BASE_ADDR;                         /* 1414, 0x1A005414 */
    CAM_A_REG_UFEO_FH_BASE_ADDR                     CAM_A_UFEO_FH_BASE_ADDR;                         /* 1418, 0x1A005418 */
    CAM_A_REG_PDO_FH_BASE_ADDR                      CAM_A_PDO_FH_BASE_ADDR;                          /* 141C, 0x1A00541C */
    CAM_A_REG_PSO_FH_BASE_ADDR                      CAM_A_PSO_FH_BASE_ADDR;                          /* 1420, 0x1A005420 */
    CAM_A_REG_LMVO_FH_BASE_ADDR                     CAM_A_LMVO_FH_BASE_ADDR;                         /* 1424, 0x1A005424 */
    CAM_A_REG_FLKO_FH_BASE_ADDR                     CAM_A_FLKO_FH_BASE_ADDR;                         /* 1428, 0x1A005428 */
    CAM_A_REG_RSSO_A_FH_BASE_ADDR                   CAM_A_RSSO_A_FH_BASE_ADDR;                       /* 142C, 0x1A00542C */
    CAM_A_REG_UFGO_FH_BASE_ADDR                     CAM_A_UFGO_FH_BASE_ADDR;                         /* 1430, 0x1A005430 */
    CAM_A_REG_IMGO_FH_SPARE_2                       CAM_A_IMGO_FH_SPARE_2;                           /* 1434, 0x1A005434 */
    CAM_A_REG_IMGO_FH_SPARE_3                       CAM_A_IMGO_FH_SPARE_3;                           /* 1438, 0x1A005438 */
    CAM_A_REG_IMGO_FH_SPARE_4                       CAM_A_IMGO_FH_SPARE_4;                           /* 143C, 0x1A00543C */
    CAM_A_REG_IMGO_FH_SPARE_5                       CAM_A_IMGO_FH_SPARE_5;                           /* 1440, 0x1A005440 */
    CAM_A_REG_IMGO_FH_SPARE_6                       CAM_A_IMGO_FH_SPARE_6;                           /* 1444, 0x1A005444 */
    CAM_A_REG_IMGO_FH_SPARE_7                       CAM_A_IMGO_FH_SPARE_7;                           /* 1448, 0x1A005448 */
    CAM_A_REG_IMGO_FH_SPARE_8                       CAM_A_IMGO_FH_SPARE_8;                           /* 144C, 0x1A00544C */
    CAM_A_REG_IMGO_FH_SPARE_9                       CAM_A_IMGO_FH_SPARE_9;                           /* 1450, 0x1A005450 */
    CAM_A_REG_IMGO_FH_SPARE_10                      CAM_A_IMGO_FH_SPARE_10;                          /* 1454, 0x1A005454 */
    CAM_A_REG_IMGO_FH_SPARE_11                      CAM_A_IMGO_FH_SPARE_11;                          /* 1458, 0x1A005458 */
    CAM_A_REG_IMGO_FH_SPARE_12                      CAM_A_IMGO_FH_SPARE_12;                          /* 145C, 0x1A00545C */
    CAM_A_REG_IMGO_FH_SPARE_13                      CAM_A_IMGO_FH_SPARE_13;                          /* 1460, 0x1A005460 */
    CAM_A_REG_IMGO_FH_SPARE_14                      CAM_A_IMGO_FH_SPARE_14;                          /* 1464, 0x1A005464 */
    CAM_A_REG_IMGO_FH_SPARE_15                      CAM_A_IMGO_FH_SPARE_15;                          /* 1468, 0x1A005468 */
    CAM_A_REG_IMGO_FH_SPARE_16                      CAM_A_IMGO_FH_SPARE_16;                          /* 146C, 0x1A00546C */
    UINT32                                          rsv_1470;                                        /* 1470, 0x1A005470 */
    CAM_A_REG_RRZO_FH_SPARE_2                       CAM_A_RRZO_FH_SPARE_2;                           /* 1474, 0x1A005474 */
    CAM_A_REG_RRZO_FH_SPARE_3                       CAM_A_RRZO_FH_SPARE_3;                           /* 1478, 0x1A005478 */
    CAM_A_REG_RRZO_FH_SPARE_4                       CAM_A_RRZO_FH_SPARE_4;                           /* 147C, 0x1A00547C */
    CAM_A_REG_RRZO_FH_SPARE_5                       CAM_A_RRZO_FH_SPARE_5;                           /* 1480, 0x1A005480 */
    CAM_A_REG_RRZO_FH_SPARE_6                       CAM_A_RRZO_FH_SPARE_6;                           /* 1484, 0x1A005484 */
    CAM_A_REG_RRZO_FH_SPARE_7                       CAM_A_RRZO_FH_SPARE_7;                           /* 1488, 0x1A005488 */
    CAM_A_REG_RRZO_FH_SPARE_8                       CAM_A_RRZO_FH_SPARE_8;                           /* 148C, 0x1A00548C */
    CAM_A_REG_RRZO_FH_SPARE_9                       CAM_A_RRZO_FH_SPARE_9;                           /* 1490, 0x1A005490 */
    CAM_A_REG_RRZO_FH_SPARE_10                      CAM_A_RRZO_FH_SPARE_10;                          /* 1494, 0x1A005494 */
    CAM_A_REG_RRZO_FH_SPARE_11                      CAM_A_RRZO_FH_SPARE_11;                          /* 1498, 0x1A005498 */
    CAM_A_REG_RRZO_FH_SPARE_12                      CAM_A_RRZO_FH_SPARE_12;                          /* 149C, 0x1A00549C */
    CAM_A_REG_RRZO_FH_SPARE_13                      CAM_A_RRZO_FH_SPARE_13;                          /* 14A0, 0x1A0054A0 */
    CAM_A_REG_RRZO_FH_SPARE_14                      CAM_A_RRZO_FH_SPARE_14;                          /* 14A4, 0x1A0054A4 */
    CAM_A_REG_RRZO_FH_SPARE_15                      CAM_A_RRZO_FH_SPARE_15;                          /* 14A8, 0x1A0054A8 */
    CAM_A_REG_RRZO_FH_SPARE_16                      CAM_A_RRZO_FH_SPARE_16;                          /* 14AC, 0x1A0054AC */
    UINT32                                          rsv_14B0;                                        /* 14B0, 0x1A0054B0 */
    CAM_A_REG_AAO_FH_SPARE_2                        CAM_A_AAO_FH_SPARE_2;                            /* 14B4, 0x1A0054B4 */
    CAM_A_REG_AAO_FH_SPARE_3                        CAM_A_AAO_FH_SPARE_3;                            /* 14B8, 0x1A0054B8 */
    CAM_A_REG_AAO_FH_SPARE_4                        CAM_A_AAO_FH_SPARE_4;                            /* 14BC, 0x1A0054BC */
    CAM_A_REG_AAO_FH_SPARE_5                        CAM_A_AAO_FH_SPARE_5;                            /* 14C0, 0x1A0054C0 */
    CAM_A_REG_AAO_FH_SPARE_6                        CAM_A_AAO_FH_SPARE_6;                            /* 14C4, 0x1A0054C4 */
    CAM_A_REG_AAO_FH_SPARE_7                        CAM_A_AAO_FH_SPARE_7;                            /* 14C8, 0x1A0054C8 */
    CAM_A_REG_AAO_FH_SPARE_8                        CAM_A_AAO_FH_SPARE_8;                            /* 14CC, 0x1A0054CC */
    CAM_A_REG_AAO_FH_SPARE_9                        CAM_A_AAO_FH_SPARE_9;                            /* 14D0, 0x1A0054D0 */
    CAM_A_REG_AAO_FH_SPARE_10                       CAM_A_AAO_FH_SPARE_10;                           /* 14D4, 0x1A0054D4 */
    CAM_A_REG_AAO_FH_SPARE_11                       CAM_A_AAO_FH_SPARE_11;                           /* 14D8, 0x1A0054D8 */
    CAM_A_REG_AAO_FH_SPARE_12                       CAM_A_AAO_FH_SPARE_12;                           /* 14DC, 0x1A0054DC */
    CAM_A_REG_AAO_FH_SPARE_13                       CAM_A_AAO_FH_SPARE_13;                           /* 14E0, 0x1A0054E0 */
    CAM_A_REG_AAO_FH_SPARE_14                       CAM_A_AAO_FH_SPARE_14;                           /* 14E4, 0x1A0054E4 */
    CAM_A_REG_AAO_FH_SPARE_15                       CAM_A_AAO_FH_SPARE_15;                           /* 14E8, 0x1A0054E8 */
    CAM_A_REG_AAO_FH_SPARE_16                       CAM_A_AAO_FH_SPARE_16;                           /* 14EC, 0x1A0054EC */
    UINT32                                          rsv_14F0;                                        /* 14F0, 0x1A0054F0 */
    CAM_A_REG_AFO_FH_SPARE_2                        CAM_A_AFO_FH_SPARE_2;                            /* 14F4, 0x1A0054F4 */
    CAM_A_REG_AFO_FH_SPARE_3                        CAM_A_AFO_FH_SPARE_3;                            /* 14F8, 0x1A0054F8 */
    CAM_A_REG_AFO_FH_SPARE_4                        CAM_A_AFO_FH_SPARE_4;                            /* 14FC, 0x1A0054FC */
    CAM_A_REG_AFO_FH_SPARE_5                        CAM_A_AFO_FH_SPARE_5;                            /* 1500, 0x1A005500 */
    CAM_A_REG_AFO_FH_SPARE_6                        CAM_A_AFO_FH_SPARE_6;                            /* 1504, 0x1A005504 */
    CAM_A_REG_AFO_FH_SPARE_7                        CAM_A_AFO_FH_SPARE_7;                            /* 1508, 0x1A005508 */
    CAM_A_REG_AFO_FH_SPARE_8                        CAM_A_AFO_FH_SPARE_8;                            /* 150C, 0x1A00550C */
    CAM_A_REG_AFO_FH_SPARE_9                        CAM_A_AFO_FH_SPARE_9;                            /* 1510, 0x1A005510 */
    CAM_A_REG_AFO_FH_SPARE_10                       CAM_A_AFO_FH_SPARE_10;                           /* 1514, 0x1A005514 */
    CAM_A_REG_AFO_FH_SPARE_11                       CAM_A_AFO_FH_SPARE_11;                           /* 1518, 0x1A005518 */
    CAM_A_REG_AFO_FH_SPARE_12                       CAM_A_AFO_FH_SPARE_12;                           /* 151C, 0x1A00551C */
    CAM_A_REG_AFO_FH_SPARE_13                       CAM_A_AFO_FH_SPARE_13;                           /* 1520, 0x1A005520 */
    CAM_A_REG_AFO_FH_SPARE_14                       CAM_A_AFO_FH_SPARE_14;                           /* 1524, 0x1A005524 */
    CAM_A_REG_AFO_FH_SPARE_15                       CAM_A_AFO_FH_SPARE_15;                           /* 1528, 0x1A005528 */
    CAM_A_REG_AFO_FH_SPARE_16                       CAM_A_AFO_FH_SPARE_16;                           /* 152C, 0x1A00552C */
    UINT32                                          rsv_1530;                                        /* 1530, 0x1A005530 */
    CAM_A_REG_LCSO_FH_SPARE_2                       CAM_A_LCSO_FH_SPARE_2;                           /* 1534, 0x1A005534 */
    CAM_A_REG_LCSO_FH_SPARE_3                       CAM_A_LCSO_FH_SPARE_3;                           /* 1538, 0x1A005538 */
    CAM_A_REG_LCSO_FH_SPARE_4                       CAM_A_LCSO_FH_SPARE_4;                           /* 153C, 0x1A00553C */
    CAM_A_REG_LCSO_FH_SPARE_5                       CAM_A_LCSO_FH_SPARE_5;                           /* 1540, 0x1A005540 */
    CAM_A_REG_LCSO_FH_SPARE_6                       CAM_A_LCSO_FH_SPARE_6;                           /* 1544, 0x1A005544 */
    CAM_A_REG_LCSO_FH_SPARE_7                       CAM_A_LCSO_FH_SPARE_7;                           /* 1548, 0x1A005548 */
    CAM_A_REG_LCSO_FH_SPARE_8                       CAM_A_LCSO_FH_SPARE_8;                           /* 154C, 0x1A00554C */
    CAM_A_REG_LCSO_FH_SPARE_9                       CAM_A_LCSO_FH_SPARE_9;                           /* 1550, 0x1A005550 */
    CAM_A_REG_LCSO_FH_SPARE_10                      CAM_A_LCSO_FH_SPARE_10;                          /* 1554, 0x1A005554 */
    CAM_A_REG_LCSO_FH_SPARE_11                      CAM_A_LCSO_FH_SPARE_11;                          /* 1558, 0x1A005558 */
    CAM_A_REG_LCSO_FH_SPARE_12                      CAM_A_LCSO_FH_SPARE_12;                          /* 155C, 0x1A00555C */
    CAM_A_REG_LCSO_FH_SPARE_13                      CAM_A_LCSO_FH_SPARE_13;                          /* 1560, 0x1A005560 */
    CAM_A_REG_LCSO_FH_SPARE_14                      CAM_A_LCSO_FH_SPARE_14;                          /* 1564, 0x1A005564 */
    CAM_A_REG_LCSO_FH_SPARE_15                      CAM_A_LCSO_FH_SPARE_15;                          /* 1568, 0x1A005568 */
    CAM_A_REG_LCSO_FH_SPARE_16                      CAM_A_LCSO_FH_SPARE_16;                          /* 156C, 0x1A00556C */
    UINT32                                          rsv_1570;                                        /* 1570, 0x1A005570 */
    CAM_A_REG_UFEO_FH_SPARE_2                       CAM_A_UFEO_FH_SPARE_2;                           /* 1574, 0x1A005574 */
    CAM_A_REG_UFEO_FH_SPARE_3                       CAM_A_UFEO_FH_SPARE_3;                           /* 1578, 0x1A005578 */
    CAM_A_REG_UFEO_FH_SPARE_4                       CAM_A_UFEO_FH_SPARE_4;                           /* 157C, 0x1A00557C */
    CAM_A_REG_UFEO_FH_SPARE_5                       CAM_A_UFEO_FH_SPARE_5;                           /* 1580, 0x1A005580 */
    CAM_A_REG_UFEO_FH_SPARE_6                       CAM_A_UFEO_FH_SPARE_6;                           /* 1584, 0x1A005584 */
    CAM_A_REG_UFEO_FH_SPARE_7                       CAM_A_UFEO_FH_SPARE_7;                           /* 1588, 0x1A005588 */
    CAM_A_REG_UFEO_FH_SPARE_8                       CAM_A_UFEO_FH_SPARE_8;                           /* 158C, 0x1A00558C */
    CAM_A_REG_UFEO_FH_SPARE_9                       CAM_A_UFEO_FH_SPARE_9;                           /* 1590, 0x1A005590 */
    CAM_A_REG_UFEO_FH_SPARE_10                      CAM_A_UFEO_FH_SPARE_10;                          /* 1594, 0x1A005594 */
    CAM_A_REG_UFEO_FH_SPARE_11                      CAM_A_UFEO_FH_SPARE_11;                          /* 1598, 0x1A005598 */
    CAM_A_REG_UFEO_FH_SPARE_12                      CAM_A_UFEO_FH_SPARE_12;                          /* 159C, 0x1A00559C */
    CAM_A_REG_UFEO_FH_SPARE_13                      CAM_A_UFEO_FH_SPARE_13;                          /* 15A0, 0x1A0055A0 */
    CAM_A_REG_UFEO_FH_SPARE_14                      CAM_A_UFEO_FH_SPARE_14;                          /* 15A4, 0x1A0055A4 */
    CAM_A_REG_UFEO_FH_SPARE_15                      CAM_A_UFEO_FH_SPARE_15;                          /* 15A8, 0x1A0055A8 */
    CAM_A_REG_UFEO_FH_SPARE_16                      CAM_A_UFEO_FH_SPARE_16;                          /* 15AC, 0x1A0055AC */
    UINT32                                          rsv_15B0;                                        /* 15B0, 0x1A0055B0 */
    CAM_A_REG_PDO_FH_SPARE_2                        CAM_A_PDO_FH_SPARE_2;                            /* 15B4, 0x1A0055B4 */
    CAM_A_REG_PDO_FH_SPARE_3                        CAM_A_PDO_FH_SPARE_3;                            /* 15B8, 0x1A0055B8 */
    CAM_A_REG_PDO_FH_SPARE_4                        CAM_A_PDO_FH_SPARE_4;                            /* 15BC, 0x1A0055BC */
    CAM_A_REG_PDO_FH_SPARE_5                        CAM_A_PDO_FH_SPARE_5;                            /* 15C0, 0x1A0055C0 */
    CAM_A_REG_PDO_FH_SPARE_6                        CAM_A_PDO_FH_SPARE_6;                            /* 15C4, 0x1A0055C4 */
    CAM_A_REG_PDO_FH_SPARE_7                        CAM_A_PDO_FH_SPARE_7;                            /* 15C8, 0x1A0055C8 */
    CAM_A_REG_PDO_FH_SPARE_8                        CAM_A_PDO_FH_SPARE_8;                            /* 15CC, 0x1A0055CC */
    CAM_A_REG_PDO_FH_SPARE_9                        CAM_A_PDO_FH_SPARE_9;                            /* 15D0, 0x1A0055D0 */
    CAM_A_REG_PDO_FH_SPARE_10                       CAM_A_PDO_FH_SPARE_10;                           /* 15D4, 0x1A0055D4 */
    CAM_A_REG_PDO_FH_SPARE_11                       CAM_A_PDO_FH_SPARE_11;                           /* 15D8, 0x1A0055D8 */
    CAM_A_REG_PDO_FH_SPARE_12                       CAM_A_PDO_FH_SPARE_12;                           /* 15DC, 0x1A0055DC */
    CAM_A_REG_PDO_FH_SPARE_13                       CAM_A_PDO_FH_SPARE_13;                           /* 15E0, 0x1A0055E0 */
    CAM_A_REG_PDO_FH_SPARE_14                       CAM_A_PDO_FH_SPARE_14;                           /* 15E4, 0x1A0055E4 */
    CAM_A_REG_PDO_FH_SPARE_15                       CAM_A_PDO_FH_SPARE_15;                           /* 15E8, 0x1A0055E8 */
    CAM_A_REG_PDO_FH_SPARE_16                       CAM_A_PDO_FH_SPARE_16;                           /* 15EC, 0x1A0055EC */
    CAM_A_REG_PSO_FH_SPARE_4                        CAM_A_PSO_FH_SPARE_4;                            /* 15F0, 0x1A0055F0 */
    CAM_A_REG_PSO_FH_SPARE_2                        CAM_A_PSO_FH_SPARE_2;                            /* 15F4, 0x1A0055F4 */
    CAM_A_REG_PSO_FH_SPARE_3                        CAM_A_PSO_FH_SPARE_3;                            /* 15F8, 0x1A0055F8 */
    UINT32                                          rsv_15FC;                                        /* 15FC, 0x1A0055FC */
    CAM_A_REG_PSO_FH_SPARE_5                        CAM_A_PSO_FH_SPARE_5;                            /* 1600, 0x1A005600 */
    CAM_A_REG_PSO_FH_SPARE_6                        CAM_A_PSO_FH_SPARE_6;                            /* 1604, 0x1A005604 */
    CAM_A_REG_PSO_FH_SPARE_7                        CAM_A_PSO_FH_SPARE_7;                            /* 1608, 0x1A005608 */
    CAM_A_REG_PSO_FH_SPARE_8                        CAM_A_PSO_FH_SPARE_8;                            /* 160C, 0x1A00560C */
    UINT32                                          rsv_1610;                                        /* 1610, 0x1A005610 */
    CAM_A_REG_PSO_FH_SPARE_9                        CAM_A_PSO_FH_SPARE_9;                            /* 1614, 0x1A005614 */
    CAM_A_REG_PSO_FH_SPARE_10                       CAM_A_PSO_FH_SPARE_10;                           /* 1618, 0x1A005618 */
    CAM_A_REG_PSO_FH_SPARE_11                       CAM_A_PSO_FH_SPARE_11;                           /* 161C, 0x1A00561C */
    CAM_A_REG_PSO_FH_SPARE_12                       CAM_A_PSO_FH_SPARE_12;                           /* 1620, 0x1A005620 */
    CAM_A_REG_PSO_FH_SPARE_13                       CAM_A_PSO_FH_SPARE_13;                           /* 1624, 0x1A005624 */
    CAM_A_REG_PSO_FH_SPARE_14                       CAM_A_PSO_FH_SPARE_14;                           /* 1628, 0x1A005628 */
    CAM_A_REG_PSO_FH_SPARE_15                       CAM_A_PSO_FH_SPARE_15;                           /* 162C, 0x1A00562C */
    CAM_A_REG_PSO_FH_SPARE_16                       CAM_A_PSO_FH_SPARE_16;                           /* 1630, 0x1A005630 */
    CAM_A_REG_LMVO_FH_SPARE_2                       CAM_A_LMVO_FH_SPARE_2;                           /* 1634, 0x1A005634 */
    CAM_A_REG_LMVO_FH_SPARE_3                       CAM_A_LMVO_FH_SPARE_3;                           /* 1638, 0x1A005638 */
    CAM_A_REG_LMVO_FH_SPARE_4                       CAM_A_LMVO_FH_SPARE_4;                           /* 163C, 0x1A00563C */
    CAM_A_REG_LMVO_FH_SPARE_5                       CAM_A_LMVO_FH_SPARE_5;                           /* 1640, 0x1A005640 */
    CAM_A_REG_LMVO_FH_SPARE_6                       CAM_A_LMVO_FH_SPARE_6;                           /* 1644, 0x1A005644 */
    CAM_A_REG_LMVO_FH_SPARE_7                       CAM_A_LMVO_FH_SPARE_7;                           /* 1648, 0x1A005648 */
    CAM_A_REG_LMVO_FH_SPARE_8                       CAM_A_LMVO_FH_SPARE_8;                           /* 164C, 0x1A00564C */
    UINT32                                          rsv_1650;                                        /* 1650, 0x1A005650 */
    CAM_A_REG_LMVO_FH_SPARE_9                       CAM_A_LMVO_FH_SPARE_9;                           /* 1654, 0x1A005654 */
    CAM_A_REG_LMVO_FH_SPARE_10                      CAM_A_LMVO_FH_SPARE_10;                          /* 1658, 0x1A005658 */
    CAM_A_REG_LMVO_FH_SPARE_11                      CAM_A_LMVO_FH_SPARE_11;                          /* 165C, 0x1A00565C */
    CAM_A_REG_LMVO_FH_SPARE_12                      CAM_A_LMVO_FH_SPARE_12;                          /* 1660, 0x1A005660 */
    CAM_A_REG_LMVO_FH_SPARE_13                      CAM_A_LMVO_FH_SPARE_13;                          /* 1664, 0x1A005664 */
    CAM_A_REG_LMVO_FH_SPARE_14                      CAM_A_LMVO_FH_SPARE_14;                          /* 1668, 0x1A005668 */
    CAM_A_REG_LMVO_FH_SPARE_15                      CAM_A_LMVO_FH_SPARE_15;                          /* 166C, 0x1A00566C */
    CAM_A_REG_LMVO_FH_SPARE_16                      CAM_A_LMVO_FH_SPARE_16;                          /* 1670, 0x1A005670 */
    CAM_A_REG_FLKO_FH_SPARE_2                       CAM_A_FLKO_FH_SPARE_2;                           /* 1674, 0x1A005674 */
    CAM_A_REG_FLKO_FH_SPARE_3                       CAM_A_FLKO_FH_SPARE_3;                           /* 1678, 0x1A005678 */
    CAM_A_REG_FLKO_FH_SPARE_4                       CAM_A_FLKO_FH_SPARE_4;                           /* 167C, 0x1A00567C */
    CAM_A_REG_FLKO_FH_SPARE_5                       CAM_A_FLKO_FH_SPARE_5;                           /* 1680, 0x1A005680 */
    CAM_A_REG_FLKO_FH_SPARE_6                       CAM_A_FLKO_FH_SPARE_6;                           /* 1684, 0x1A005684 */
    CAM_A_REG_FLKO_FH_SPARE_7                       CAM_A_FLKO_FH_SPARE_7;                           /* 1688, 0x1A005688 */
    CAM_A_REG_FLKO_FH_SPARE_8                       CAM_A_FLKO_FH_SPARE_8;                           /* 168C, 0x1A00568C */
    UINT32                                          rsv_1690;                                        /* 1690, 0x1A005690 */
    CAM_A_REG_FLKO_FH_SPARE_9                       CAM_A_FLKO_FH_SPARE_9;                           /* 1694, 0x1A005694 */
    CAM_A_REG_FLKO_FH_SPARE_10                      CAM_A_FLKO_FH_SPARE_10;                          /* 1698, 0x1A005698 */
    CAM_A_REG_FLKO_FH_SPARE_11                      CAM_A_FLKO_FH_SPARE_11;                          /* 169C, 0x1A00569C */
    CAM_A_REG_FLKO_FH_SPARE_12                      CAM_A_FLKO_FH_SPARE_12;                          /* 16A0, 0x1A0056A0 */
    CAM_A_REG_FLKO_FH_SPARE_13                      CAM_A_FLKO_FH_SPARE_13;                          /* 16A4, 0x1A0056A4 */
    CAM_A_REG_FLKO_FH_SPARE_14                      CAM_A_FLKO_FH_SPARE_14;                          /* 16A8, 0x1A0056A8 */
    CAM_A_REG_FLKO_FH_SPARE_15                      CAM_A_FLKO_FH_SPARE_15;                          /* 16AC, 0x1A0056AC */
    CAM_A_REG_FLKO_FH_SPARE_16                      CAM_A_FLKO_FH_SPARE_16;                          /* 16B0, 0x1A0056B0 */
    CAM_A_REG_RSSO_A_FH_SPARE_2                     CAM_A_RSSO_A_FH_SPARE_2;                         /* 16B4, 0x1A0056B4 */
    CAM_A_REG_RSSO_A_FH_SPARE_3                     CAM_A_RSSO_A_FH_SPARE_3;                         /* 16B8, 0x1A0056B8 */
    CAM_A_REG_RSSO_A_FH_SPARE_4                     CAM_A_RSSO_A_FH_SPARE_4;                         /* 16BC, 0x1A0056BC */
    UINT32                                          rsv_16C0[8];                                     /* 16C0..16DF, 0x1A0056C0..1A0056DF */
    CAM_A_REG_RSSO_A_FH_SPARE_5                     CAM_A_RSSO_A_FH_SPARE_5;                         /* 16E0, 0x1A0056E0 */
    CAM_A_REG_RSSO_A_FH_SPARE_6                     CAM_A_RSSO_A_FH_SPARE_6;                         /* 16E4, 0x1A0056E4 */
    CAM_A_REG_RSSO_A_FH_SPARE_7                     CAM_A_RSSO_A_FH_SPARE_7;                         /* 16E8, 0x1A0056E8 */
    CAM_A_REG_RSSO_A_FH_SPARE_8                     CAM_A_RSSO_A_FH_SPARE_8;                         /* 16EC, 0x1A0056EC */
    UINT32                                          rsv_16F0;                                        /* 16F0, 0x1A0056F0 */
    CAM_A_REG_RSSO_A_FH_SPARE_9                     CAM_A_RSSO_A_FH_SPARE_9;                         /* 16F4, 0x1A0056F4 */
    CAM_A_REG_RSSO_A_FH_SPARE_10                    CAM_A_RSSO_A_FH_SPARE_10;                        /* 16F8, 0x1A0056F8 */
    CAM_A_REG_RSSO_A_FH_SPARE_11                    CAM_A_RSSO_A_FH_SPARE_11;                        /* 16FC, 0x1A0056FC */
    CAM_A_REG_RSSO_A_FH_SPARE_12                    CAM_A_RSSO_A_FH_SPARE_12;                        /* 1700, 0x1A005700 */
    CAM_A_REG_RSSO_A_FH_SPARE_13                    CAM_A_RSSO_A_FH_SPARE_13;                        /* 1704, 0x1A005704 */
    CAM_A_REG_RSSO_A_FH_SPARE_14                    CAM_A_RSSO_A_FH_SPARE_14;                        /* 1708, 0x1A005708 */
    CAM_A_REG_RSSO_A_FH_SPARE_15                    CAM_A_RSSO_A_FH_SPARE_15;                        /* 170C, 0x1A00570C */
    CAM_A_REG_RSSO_A_FH_SPARE_16                    CAM_A_RSSO_A_FH_SPARE_16;                        /* 1710, 0x1A005710 */
    CAM_A_REG_UFGO_FH_SPARE_2                       CAM_A_UFGO_FH_SPARE_2;                           /* 1714, 0x1A005714 */
    CAM_A_REG_UFGO_FH_SPARE_3                       CAM_A_UFGO_FH_SPARE_3;                           /* 1718, 0x1A005718 */
    CAM_A_REG_UFGO_FH_SPARE_4                       CAM_A_UFGO_FH_SPARE_4;                           /* 171C, 0x1A00571C */
    CAM_A_REG_UFGO_FH_SPARE_5                       CAM_A_UFGO_FH_SPARE_5;                           /* 1720, 0x1A005720 */
    CAM_A_REG_UFGO_FH_SPARE_6                       CAM_A_UFGO_FH_SPARE_6;                           /* 1724, 0x1A005724 */
    CAM_A_REG_UFGO_FH_SPARE_7                       CAM_A_UFGO_FH_SPARE_7;                           /* 1728, 0x1A005728 */
    CAM_A_REG_UFGO_FH_SPARE_8                       CAM_A_UFGO_FH_SPARE_8;                           /* 172C, 0x1A00572C */
    CAM_A_REG_UFGO_FH_SPARE_9                       CAM_A_UFGO_FH_SPARE_9;                           /* 1730, 0x1A005730 */
    CAM_A_REG_UFGO_FH_SPARE_10                      CAM_A_UFGO_FH_SPARE_10;                          /* 1734, 0x1A005734 */
    CAM_A_REG_UFGO_FH_SPARE_11                      CAM_A_UFGO_FH_SPARE_11;                          /* 1738, 0x1A005738 */
    CAM_A_REG_UFGO_FH_SPARE_12                      CAM_A_UFGO_FH_SPARE_12;                          /* 173C, 0x1A00573C */
    CAM_A_REG_UFGO_FH_SPARE_13                      CAM_A_UFGO_FH_SPARE_13;                          /* 1740, 0x1A005740 */
    CAM_A_REG_UFGO_FH_SPARE_14                      CAM_A_UFGO_FH_SPARE_14;                          /* 1744, 0x1A005744 */
    CAM_A_REG_UFGO_FH_SPARE_15                      CAM_A_UFGO_FH_SPARE_15;                          /* 1748, 0x1A005748 */
    CAM_A_REG_UFGO_FH_SPARE_16                      CAM_A_UFGO_FH_SPARE_16;                          /* 174C, 0x1A00574C */
    UINT32                                          rsv_1750[556];                                   /* 1750..1FFF, 1A005750..1A005FFF */
}cam_a_reg_t;

typedef struct _cam_b_reg_t_    /* 0x1A006000..0x1A007FFF */
{
    CAM_B_REG_CTL_START                             CAM_B_CTL_START;                                 /* 0000, 0x1A006000 */
    CAM_B_REG_CTL_EN                                CAM_B_CTL_EN;                                    /* 0004, 0x1A006004 */
    CAM_B_REG_CTL_DMA_EN                            CAM_B_CTL_DMA_EN;                                /* 0008, 0x1A006008 */
    CAM_B_REG_CTL_FMT_SEL                           CAM_B_CTL_FMT_SEL;                               /* 000C, 0x1A00600C */
    CAM_B_REG_CTL_SEL                               CAM_B_CTL_SEL;                                   /* 0010, 0x1A006010 */
    CAM_B_REG_CTL_MISC                              CAM_B_CTL_MISC;                                  /* 0014, 0x1A006014 */
    CAM_B_REG_CTL_EN2                               CAM_B_CTL_EN2;                                   /* 0018, 0x1A006018 */
    UINT32                                          rsv_001C;                                        /* 001C, 0x1A00601C */
    CAM_B_REG_CTL_RAW_INT_EN                        CAM_B_CTL_RAW_INT_EN;                            /* 0020, 0x1A006020 */
    CAM_B_REG_CTL_RAW_INT_STATUS                    CAM_B_CTL_RAW_INT_STATUS;                        /* 0024, 0x1A006024 */
    CAM_B_REG_CTL_RAW_INT_STATUSX                   CAM_B_CTL_RAW_INT_STATUSX;                       /* 0028, 0x1A006028 */
    UINT32                                          rsv_002C;                                        /* 002C, 0x1A00602C */
    CAM_B_REG_CTL_RAW_INT2_EN                       CAM_B_CTL_RAW_INT2_EN;                           /* 0030, 0x1A006030 */
    CAM_B_REG_CTL_RAW_INT2_STATUS                   CAM_B_CTL_RAW_INT2_STATUS;                       /* 0034, 0x1A006034 */
    CAM_B_REG_CTL_RAW_INT2_STATUSX                  CAM_B_CTL_RAW_INT2_STATUSX;                      /* 0038, 0x1A006038 */
    UINT32                                          rsv_003C;                                        /* 003C, 0x1A00603C */
    CAM_B_REG_CTL_SW_CTL                            CAM_B_CTL_SW_CTL;                                /* 0040, 0x1A006040 */
    CAM_B_REG_CTL_AB_DONE_SEL                       CAM_B_CTL_AB_DONE_SEL;                           /* 0044, 0x1A006044 */
    CAM_B_REG_CTL_CD_DONE_SEL                       CAM_B_CTL_CD_DONE_SEL;                           /* 0048, 0x1A006048 */
    CAM_B_REG_CTL_UNI_DONE_SEL                      CAM_B_CTL_UNI_DONE_SEL;                          /* 004C, 0x1A00604C */
    CAM_B_REG_CTL_SPARE0                            CAM_B_CTL_SPARE0;                                /* 0050, 0x1A006050 */
    CAM_B_REG_CTL_SPARE1                            CAM_B_CTL_SPARE1;                                /* 0054, 0x1A006054 */
    CAM_B_REG_CTL_SPARE2                            CAM_B_CTL_SPARE2;                                /* 0058, 0x1A006058 */
    CAM_B_REG_CTL_SW_PASS1_DONE                     CAM_B_CTL_SW_PASS1_DONE;                         /* 005C, 0x1A00605C */
    CAM_B_REG_CTL_FBC_RCNT_INC                      CAM_B_CTL_FBC_RCNT_INC;                          /* 0060, 0x1A006060 */
    UINT32                                          rsv_0064[3];                                     /* 0064..006F, 0x1A006064..1A00606F */
    CAM_B_REG_CTL_DBG_SET                           CAM_B_CTL_DBG_SET;                               /* 0070, 0x1A006070 */
    CAM_B_REG_CTL_DBG_PORT                          CAM_B_CTL_DBG_PORT;                              /* 0074, 0x1A006074 */
    CAM_B_REG_CTL_DATE_CODE                         CAM_B_CTL_DATE_CODE;                             /* 0078, 0x1A006078 */
    CAM_B_REG_CTL_PROJ_CODE                         CAM_B_CTL_PROJ_CODE;                             /* 007C, 0x1A00607C */
    CAM_B_REG_CTL_RAW_DCM_DIS                       CAM_B_CTL_RAW_DCM_DIS;                           /* 0080, 0x1A006080 */
    CAM_B_REG_CTL_DMA_DCM_DIS                       CAM_B_CTL_DMA_DCM_DIS;                           /* 0084, 0x1A006084 */
    CAM_B_REG_CTL_TOP_DCM_DIS                       CAM_B_CTL_TOP_DCM_DIS;                           /* 0088, 0x1A006088 */
    UINT32                                          rsv_008C;                                        /* 008C, 0x1A00608C */
    CAM_B_REG_CTL_RAW_DCM_STATUS                    CAM_B_CTL_RAW_DCM_STATUS;                        /* 0090, 0x1A006090 */
    CAM_B_REG_CTL_DMA_DCM_STATUS                    CAM_B_CTL_DMA_DCM_STATUS;                        /* 0094, 0x1A006094 */
    CAM_B_REG_CTL_TOP_DCM_STATUS                    CAM_B_CTL_TOP_DCM_STATUS;                        /* 0098, 0x1A006098 */
    UINT32                                          rsv_009C;                                        /* 009C, 0x1A00609C */
    CAM_B_REG_CTL_RAW_REQ_STATUS                    CAM_B_CTL_RAW_REQ_STATUS;                        /* 00A0, 0x1A0060A0 */
    CAM_B_REG_CTL_DMA_REQ_STATUS                    CAM_B_CTL_DMA_REQ_STATUS;                        /* 00A4, 0x1A0060A4 */
    CAM_B_REG_CTL_RAW_RDY_STATUS                    CAM_B_CTL_RAW_RDY_STATUS;                        /* 00A8, 0x1A0060A8 */
    CAM_B_REG_CTL_DMA_RDY_STATUS                    CAM_B_CTL_DMA_RDY_STATUS;                        /* 00AC, 0x1A0060AC */
    CAM_B_REG_CTL_RAW_CCU_INT_EN                    CAM_B_CTL_RAW_CCU_INT_EN;                        /* 00B0, 0x1A0060B0 */
    CAM_B_REG_CTL_RAW_CCU_INT_STATUS                CAM_B_CTL_RAW_CCU_INT_STATUS;                    /* 00B4, 0x1A0060B4 */
    CAM_B_REG_CTL_RAW_CCU_INT2_EN                   CAM_B_CTL_RAW_CCU_INT2_EN;                       /* 00B8, 0x1A0060B8 */
    CAM_B_REG_CTL_RAW_CCU_INT2_STATUS               CAM_B_CTL_RAW_CCU_INT2_STATUS;                   /* 00BC, 0x1A0060BC */
    CAM_B_REG_CTL_RAW_INT3_EN                       CAM_B_CTL_RAW_INT3_EN;                           /* 00C0, 0x1A0060C0 */
    CAM_B_REG_CTL_RAW_INT3_STATUS                   CAM_B_CTL_RAW_INT3_STATUS;                       /* 00C4, 0x1A0060C4 */
    CAM_B_REG_CTL_RAW_INT3_STATUSX                  CAM_B_CTL_RAW_INT3_STATUSX;                      /* 00C8, 0x1A0060C8 */
    UINT32                                          rsv_00CC;                                        /* 00CC, 0x1A0060CC */
    CAM_B_REG_CTL_RAW_CCU_INT3_EN                   CAM_B_CTL_RAW_CCU_INT3_EN;                       /* 00D0, 0x1A0060D0 */
    CAM_B_REG_CTL_RAW_CCU_INT3_STATUS               CAM_B_CTL_RAW_CCU_INT3_STATUS;                   /* 00D4, 0x1A0060D4 */
    CAM_B_REG_CTL_UNI_B_DONE_SEL                    CAM_B_CTL_UNI_B_DONE_SEL;                        /* 00D8, 0x1A0060D8 */
    UINT32                                          rsv_00DC;                                        /* 00DC, 0x1A0060DC */
    CAM_B_REG_CTL_RAW2_DCM_DIS                      CAM_B_CTL_RAW2_DCM_DIS;                          /* 00E0, 0x1A0060E0 */
    CAM_B_REG_CTL_RAW2_DCM_STATUS                   CAM_B_CTL_RAW2_DCM_STATUS;                       /* 00E4, 0x1A0060E4 */
    CAM_B_REG_CTL_RAW2_REQ_STATUS                   CAM_B_CTL_RAW2_REQ_STATUS;                       /* 00E8, 0x1A0060E8 */
    CAM_B_REG_CTL_RAW2_RDY_STATUS                   CAM_B_CTL_RAW2_RDY_STATUS;                       /* 00EC, 0x1A0060EC */
    UINT32                                          rsv_00F0[8];                                     /* 00F0..010F, 0x1A0060F0..1A00610F */
    CAM_B_REG_FBC_IMGO_CTL1                         CAM_B_FBC_IMGO_CTL1;                             /* 0110, 0x1A006110 */
    CAM_B_REG_FBC_IMGO_CTL2                         CAM_B_FBC_IMGO_CTL2;                             /* 0114, 0x1A006114 */
    CAM_B_REG_FBC_RRZO_CTL1                         CAM_B_FBC_RRZO_CTL1;                             /* 0118, 0x1A006118 */
    CAM_B_REG_FBC_RRZO_CTL2                         CAM_B_FBC_RRZO_CTL2;                             /* 011C, 0x1A00611C */
    CAM_B_REG_FBC_UFEO_CTL1                         CAM_B_FBC_UFEO_CTL1;                             /* 0120, 0x1A006120 */
    CAM_B_REG_FBC_UFEO_CTL2                         CAM_B_FBC_UFEO_CTL2;                             /* 0124, 0x1A006124 */
    CAM_B_REG_FBC_LCSO_CTL1                         CAM_B_FBC_LCSO_CTL1;                             /* 0128, 0x1A006128 */
    CAM_B_REG_FBC_LCSO_CTL2                         CAM_B_FBC_LCSO_CTL2;                             /* 012C, 0x1A00612C */
    CAM_B_REG_FBC_AFO_CTL1                          CAM_B_FBC_AFO_CTL1;                              /* 0130, 0x1A006130 */
    CAM_B_REG_FBC_AFO_CTL2                          CAM_B_FBC_AFO_CTL2;                              /* 0134, 0x1A006134 */
    CAM_B_REG_FBC_AAO_CTL1                          CAM_B_FBC_AAO_CTL1;                              /* 0138, 0x1A006138 */
    CAM_B_REG_FBC_AAO_CTL2                          CAM_B_FBC_AAO_CTL2;                              /* 013C, 0x1A00613C */
    CAM_B_REG_FBC_PDO_CTL1                          CAM_B_FBC_PDO_CTL1;                              /* 0140, 0x1A006140 */
    CAM_B_REG_FBC_PDO_CTL2                          CAM_B_FBC_PDO_CTL2;                              /* 0144, 0x1A006144 */
    CAM_B_REG_FBC_PSO_CTL1                          CAM_B_FBC_PSO_CTL1;                              /* 0148, 0x1A006148 */
    CAM_B_REG_FBC_PSO_CTL2                          CAM_B_FBC_PSO_CTL2;                              /* 014C, 0x1A00614C */
    CAM_B_REG_FBC_FLKO_CTL1                         CAM_B_FBC_FLKO_CTL1;                             /* 0150, 0x1A006150 */
    CAM_B_REG_FBC_FLKO_CTL2                         CAM_B_FBC_FLKO_CTL2;                             /* 0154, 0x1A006154 */
    CAM_B_REG_FBC_LMVO_CTL1                         CAM_B_FBC_LMVO_CTL1;                             /* 0158, 0x1A006158 */
    CAM_B_REG_FBC_LMVO_CTL2                         CAM_B_FBC_LMVO_CTL2;                             /* 015C, 0x1A00615C */
    CAM_B_REG_FBC_RSSO_CTL1                         CAM_B_FBC_RSSO_CTL1;                             /* 0160, 0x1A006160 */
    CAM_B_REG_FBC_RSSO_CTL2                         CAM_B_FBC_RSSO_CTL2;                             /* 0164, 0x1A006164 */
    CAM_B_REG_FBC_UFGO_CTL1                         CAM_B_FBC_UFGO_CTL1;                             /* 0168, 0x1A006168 */
    CAM_B_REG_FBC_UFGO_CTL2                         CAM_B_FBC_UFGO_CTL2;                             /* 016C, 0x1A00616C */
    UINT32                                          rsv_0170[8];                                     /* 0170..018F, 0x1A006170..1A00618F */
    CAM_B_REG_CQ_EN                                 CAM_B_CQ_EN;                                     /* 0190, 0x1A006190 */
    CAM_B_REG_CQ_THR0_CTL                           CAM_B_CQ_THR0_CTL;                               /* 0194, 0x1A006194 */
    CAM_B_REG_CQ_THR0_BASEADDR                      CAM_B_CQ_THR0_BASEADDR;                          /* 0198, 0x1A006198 */
    CAM_B_REG_CQ_THR0_DESC_SIZE                     CAM_B_CQ_THR0_DESC_SIZE;                         /* 019C, 0x1A00619C */
    CAM_B_REG_CQ_THR1_CTL                           CAM_B_CQ_THR1_CTL;                               /* 01A0, 0x1A0061A0 */
    CAM_B_REG_CQ_THR1_BASEADDR                      CAM_B_CQ_THR1_BASEADDR;                          /* 01A4, 0x1A0061A4 */
    CAM_B_REG_CQ_THR1_DESC_SIZE                     CAM_B_CQ_THR1_DESC_SIZE;                         /* 01A8, 0x1A0061A8 */
    CAM_B_REG_CQ_THR2_CTL                           CAM_B_CQ_THR2_CTL;                               /* 01AC, 0x1A0061AC */
    CAM_B_REG_CQ_THR2_BASEADDR                      CAM_B_CQ_THR2_BASEADDR;                          /* 01B0, 0x1A0061B0 */
    CAM_B_REG_CQ_THR2_DESC_SIZE                     CAM_B_CQ_THR2_DESC_SIZE;                         /* 01B4, 0x1A0061B4 */
    CAM_B_REG_CQ_THR3_CTL                           CAM_B_CQ_THR3_CTL;                               /* 01B8, 0x1A0061B8 */
    CAM_B_REG_CQ_THR3_BASEADDR                      CAM_B_CQ_THR3_BASEADDR;                          /* 01BC, 0x1A0061BC */
    CAM_B_REG_CQ_THR3_DESC_SIZE                     CAM_B_CQ_THR3_DESC_SIZE;                         /* 01C0, 0x1A0061C0 */
    CAM_B_REG_CQ_THR4_CTL                           CAM_B_CQ_THR4_CTL;                               /* 01C4, 0x1A0061C4 */
    CAM_B_REG_CQ_THR4_BASEADDR                      CAM_B_CQ_THR4_BASEADDR;                          /* 01C8, 0x1A0061C8 */
    CAM_B_REG_CQ_THR4_DESC_SIZE                     CAM_B_CQ_THR4_DESC_SIZE;                         /* 01CC, 0x1A0061CC */
    CAM_B_REG_CQ_THR5_CTL                           CAM_B_CQ_THR5_CTL;                               /* 01D0, 0x1A0061D0 */
    CAM_B_REG_CQ_THR5_BASEADDR                      CAM_B_CQ_THR5_BASEADDR;                          /* 01D4, 0x1A0061D4 */
    CAM_B_REG_CQ_THR5_DESC_SIZE                     CAM_B_CQ_THR5_DESC_SIZE;                         /* 01D8, 0x1A0061D8 */
    CAM_B_REG_CQ_THR6_CTL                           CAM_B_CQ_THR6_CTL;                               /* 01DC, 0x1A0061DC */
    CAM_B_REG_CQ_THR6_BASEADDR                      CAM_B_CQ_THR6_BASEADDR;                          /* 01E0, 0x1A0061E0 */
    CAM_B_REG_CQ_THR6_DESC_SIZE                     CAM_B_CQ_THR6_DESC_SIZE;                         /* 01E4, 0x1A0061E4 */
    CAM_B_REG_CQ_THR7_CTL                           CAM_B_CQ_THR7_CTL;                               /* 01E8, 0x1A0061E8 */
    CAM_B_REG_CQ_THR7_BASEADDR                      CAM_B_CQ_THR7_BASEADDR;                          /* 01EC, 0x1A0061EC */
    CAM_B_REG_CQ_THR7_DESC_SIZE                     CAM_B_CQ_THR7_DESC_SIZE;                         /* 01F0, 0x1A0061F0 */
    CAM_B_REG_CQ_THR8_CTL                           CAM_B_CQ_THR8_CTL;                               /* 01F4, 0x1A0061F4 */
    CAM_B_REG_CQ_THR8_BASEADDR                      CAM_B_CQ_THR8_BASEADDR;                          /* 01F8, 0x1A0061F8 */
    CAM_B_REG_CQ_THR8_DESC_SIZE                     CAM_B_CQ_THR8_DESC_SIZE;                         /* 01FC, 0x1A0061FC */
    CAM_B_REG_CQ_THR9_CTL                           CAM_B_CQ_THR9_CTL;                               /* 0200, 0x1A006200 */
    CAM_B_REG_CQ_THR9_BASEADDR                      CAM_B_CQ_THR9_BASEADDR;                          /* 0204, 0x1A006204 */
    CAM_B_REG_CQ_THR9_DESC_SIZE                     CAM_B_CQ_THR9_DESC_SIZE;                         /* 0208, 0x1A006208 */
    CAM_B_REG_CQ_THR10_CTL                          CAM_B_CQ_THR10_CTL;                              /* 020C, 0x1A00620C */
    CAM_B_REG_CQ_THR10_BASEADDR                     CAM_B_CQ_THR10_BASEADDR;                         /* 0210, 0x1A006210 */
    CAM_B_REG_CQ_THR10_DESC_SIZE                    CAM_B_CQ_THR10_DESC_SIZE;                        /* 0214, 0x1A006214 */
    CAM_B_REG_CQ_THR11_CTL                          CAM_B_CQ_THR11_CTL;                              /* 0218, 0x1A006218 */
    CAM_B_REG_CQ_THR11_BASEADDR                     CAM_B_CQ_THR11_BASEADDR;                         /* 021C, 0x1A00621C */
    CAM_B_REG_CQ_THR11_DESC_SIZE                    CAM_B_CQ_THR11_DESC_SIZE;                        /* 0220, 0x1A006220 */
    CAM_B_REG_CQ_THR12_CTL                          CAM_B_CQ_THR12_CTL;                              /* 0224, 0x1A006224 */
    CAM_B_REG_CQ_THR12_BASEADDR                     CAM_B_CQ_THR12_BASEADDR;                         /* 0228, 0x1A006228 */
    CAM_B_REG_CQ_THR12_DESC_SIZE                    CAM_B_CQ_THR12_DESC_SIZE;                        /* 022C, 0x1A00622C */
    CAM_B_REG_TG_SEN_MODE                           CAM_B_TG_SEN_MODE;                               /* 0230, 0x1A006230 */
    CAM_B_REG_TG_VF_CON                             CAM_B_TG_VF_CON;                                 /* 0234, 0x1A006234 */
    CAM_B_REG_TG_SEN_GRAB_PXL                       CAM_B_TG_SEN_GRAB_PXL;                           /* 0238, 0x1A006238 */
    CAM_B_REG_TG_SEN_GRAB_LIN                       CAM_B_TG_SEN_GRAB_LIN;                           /* 023C, 0x1A00623C */
    CAM_B_REG_TG_PATH_CFG                           CAM_B_TG_PATH_CFG;                               /* 0240, 0x1A006240 */
    CAM_B_REG_TG_MEMIN_CTL                          CAM_B_TG_MEMIN_CTL;                              /* 0244, 0x1A006244 */
    CAM_B_REG_TG_INT1                               CAM_B_TG_INT1;                                   /* 0248, 0x1A006248 */
    CAM_B_REG_TG_INT2                               CAM_B_TG_INT2;                                   /* 024C, 0x1A00624C */
    CAM_B_REG_TG_SOF_CNT                            CAM_B_TG_SOF_CNT;                                /* 0250, 0x1A006250 */
    CAM_B_REG_TG_SOT_CNT                            CAM_B_TG_SOT_CNT;                                /* 0254, 0x1A006254 */
    CAM_B_REG_TG_EOT_CNT                            CAM_B_TG_EOT_CNT;                                /* 0258, 0x1A006258 */
    CAM_B_REG_TG_ERR_CTL                            CAM_B_TG_ERR_CTL;                                /* 025C, 0x1A00625C */
    CAM_B_REG_TG_DAT_NO                             CAM_B_TG_DAT_NO;                                 /* 0260, 0x1A006260 */
    CAM_B_REG_TG_FRM_CNT_ST                         CAM_B_TG_FRM_CNT_ST;                             /* 0264, 0x1A006264 */
    CAM_B_REG_TG_FRMSIZE_ST                         CAM_B_TG_FRMSIZE_ST;                             /* 0268, 0x1A006268 */
    CAM_B_REG_TG_INTER_ST                           CAM_B_TG_INTER_ST;                               /* 026C, 0x1A00626C */
    CAM_B_REG_TG_FLASHA_CTL                         CAM_B_TG_FLASHA_CTL;                             /* 0270, 0x1A006270 */
    CAM_B_REG_TG_FLASHA_LINE_CNT                    CAM_B_TG_FLASHA_LINE_CNT;                        /* 0274, 0x1A006274 */
    CAM_B_REG_TG_FLASHA_POS                         CAM_B_TG_FLASHA_POS;                             /* 0278, 0x1A006278 */
    CAM_B_REG_TG_FLASHB_CTL                         CAM_B_TG_FLASHB_CTL;                             /* 027C, 0x1A00627C */
    CAM_B_REG_TG_FLASHB_LINE_CNT                    CAM_B_TG_FLASHB_LINE_CNT;                        /* 0280, 0x1A006280 */
    CAM_B_REG_TG_FLASHB_POS                         CAM_B_TG_FLASHB_POS;                             /* 0284, 0x1A006284 */
    CAM_B_REG_TG_FLASHB_POS1                        CAM_B_TG_FLASHB_POS1;                            /* 0288, 0x1A006288 */
    UINT32                                          rsv_028C;                                        /* 028C, 0x1A00628C */
    CAM_B_REG_TG_I2C_CQ_TRIG                        CAM_B_TG_I2C_CQ_TRIG;                            /* 0290, 0x1A006290 */
    CAM_B_REG_TG_CQ_TIMING                          CAM_B_TG_CQ_TIMING;                              /* 0294, 0x1A006294 */
    CAM_B_REG_TG_CQ_NUM                             CAM_B_TG_CQ_NUM;                                 /* 0298, 0x1A006298 */
    UINT32                                          rsv_029C;                                        /* 029C, 0x1A00629C */
    CAM_B_REG_TG_TIME_STAMP                         CAM_B_TG_TIME_STAMP;                             /* 02A0, 0x1A0062A0 */
    CAM_B_REG_TG_SUB_PERIOD                         CAM_B_TG_SUB_PERIOD;                             /* 02A4, 0x1A0062A4 */
    CAM_B_REG_TG_DAT_NO_R                           CAM_B_TG_DAT_NO_R;                               /* 02A8, 0x1A0062A8 */
    CAM_B_REG_TG_FRMSIZE_ST_R                       CAM_B_TG_FRMSIZE_ST_R;                           /* 02AC, 0x1A0062AC */
    CAM_B_REG_TG_TIME_STAMP_CTL                     CAM_B_TG_TIME_STAMP_CTL;                         /* 02B0, 0x1A0062B0 */
    CAM_B_REG_TG_TIME_STAMP_MSB                     CAM_B_TG_TIME_STAMP_MSB;                         /* 02B4, 0x1A0062B4 */
    UINT32                                          rsv_02B8[30];                                    /* 02B8..032F, 0x1A0062B8..1A00632F */
    CAM_B_REG_DMX_CTL                               CAM_B_DMX_CTL;                                   /* 0330, 0x1A006330 */
    CAM_B_REG_DMX_CROP                              CAM_B_DMX_CROP;                                  /* 0334, 0x1A006334 */
    CAM_B_REG_DMX_VSIZE                             CAM_B_DMX_VSIZE;                                 /* 0338, 0x1A006338 */
    UINT32                                          rsv_033C[5];                                     /* 033C..034F, 0x1A00633C..1A00634F */
    CAM_B_REG_RMG_HDR_CFG                           CAM_B_RMG_HDR_CFG;                               /* 0350, 0x1A006350 */
    CAM_B_REG_RMG_HDR_GAIN                          CAM_B_RMG_HDR_GAIN;                              /* 0354, 0x1A006354 */
    CAM_B_REG_RMG_HDR_CFG2                          CAM_B_RMG_HDR_CFG2;                              /* 0358, 0x1A006358 */
    UINT32                                          rsv_035C[13];                                    /* 035C..038F, 0x1A00635C..1A00638F */
    CAM_B_REG_RMM_OSC                               CAM_B_RMM_OSC;                                   /* 0390, 0x1A006390 */
    CAM_B_REG_RMM_MC                                CAM_B_RMM_MC;                                    /* 0394, 0x1A006394 */
    CAM_B_REG_RMM_REVG_1                            CAM_B_RMM_REVG_1;                                /* 0398, 0x1A006398 */
    CAM_B_REG_RMM_REVG_2                            CAM_B_RMM_REVG_2;                                /* 039C, 0x1A00639C */
    CAM_B_REG_RMM_LEOS                              CAM_B_RMM_LEOS;                                  /* 03A0, 0x1A0063A0 */
    CAM_B_REG_RMM_MC2                               CAM_B_RMM_MC2;                                   /* 03A4, 0x1A0063A4 */
    CAM_B_REG_RMM_DIFF_LB                           CAM_B_RMM_DIFF_LB;                               /* 03A8, 0x1A0063A8 */
    CAM_B_REG_RMM_MA                                CAM_B_RMM_MA;                                    /* 03AC, 0x1A0063AC */
    CAM_B_REG_RMM_TUNE                              CAM_B_RMM_TUNE;                                  /* 03B0, 0x1A0063B0 */
    UINT32                                          rsv_03B4[15];                                    /* 03B4..03EF, 0x1A0063B4..1A0063EF */
    CAM_B_REG_OBC_OFFST0                            CAM_B_OBC_OFFST0;                                /* 03F0, 0x1A0063F0 */
    CAM_B_REG_OBC_OFFST1                            CAM_B_OBC_OFFST1;                                /* 03F4, 0x1A0063F4 */
    CAM_B_REG_OBC_OFFST2                            CAM_B_OBC_OFFST2;                                /* 03F8, 0x1A0063F8 */
    CAM_B_REG_OBC_OFFST3                            CAM_B_OBC_OFFST3;                                /* 03FC, 0x1A0063FC */
    CAM_B_REG_OBC_GAIN0                             CAM_B_OBC_GAIN0;                                 /* 0400, 0x1A006400 */
    CAM_B_REG_OBC_GAIN1                             CAM_B_OBC_GAIN1;                                 /* 0404, 0x1A006404 */
    CAM_B_REG_OBC_GAIN2                             CAM_B_OBC_GAIN2;                                 /* 0408, 0x1A006408 */
    CAM_B_REG_OBC_GAIN3                             CAM_B_OBC_GAIN3;                                 /* 040C, 0x1A00640C */
    UINT32                                          rsv_0410[4];                                     /* 0410..041F, 0x1A006410..1A00641F */
    CAM_B_REG_BNR_BPC_CON                           CAM_B_BNR_BPC_CON;                               /* 0420, 0x1A006420 */
    CAM_B_REG_BNR_BPC_TH1                           CAM_B_BNR_BPC_TH1;                               /* 0424, 0x1A006424 */
    CAM_B_REG_BNR_BPC_TH2                           CAM_B_BNR_BPC_TH2;                               /* 0428, 0x1A006428 */
    CAM_B_REG_BNR_BPC_TH3                           CAM_B_BNR_BPC_TH3;                               /* 042C, 0x1A00642C */
    CAM_B_REG_BNR_BPC_TH4                           CAM_B_BNR_BPC_TH4;                               /* 0430, 0x1A006430 */
    CAM_B_REG_BNR_BPC_DTC                           CAM_B_BNR_BPC_DTC;                               /* 0434, 0x1A006434 */
    CAM_B_REG_BNR_BPC_COR                           CAM_B_BNR_BPC_COR;                               /* 0438, 0x1A006438 */
    CAM_B_REG_BNR_BPC_TBLI1                         CAM_B_BNR_BPC_TBLI1;                             /* 043C, 0x1A00643C */
    CAM_B_REG_BNR_BPC_TBLI2                         CAM_B_BNR_BPC_TBLI2;                             /* 0440, 0x1A006440 */
    CAM_B_REG_BNR_BPC_TH1_C                         CAM_B_BNR_BPC_TH1_C;                             /* 0444, 0x1A006444 */
    CAM_B_REG_BNR_BPC_TH2_C                         CAM_B_BNR_BPC_TH2_C;                             /* 0448, 0x1A006448 */
    CAM_B_REG_BNR_BPC_TH3_C                         CAM_B_BNR_BPC_TH3_C;                             /* 044C, 0x1A00644C */
    CAM_B_REG_BNR_NR1_CON                           CAM_B_BNR_NR1_CON;                               /* 0450, 0x1A006450 */
    CAM_B_REG_BNR_NR1_CT_CON                        CAM_B_BNR_NR1_CT_CON;                            /* 0454, 0x1A006454 */
    CAM_B_REG_BNR_NR1_CT_CON2                       CAM_B_BNR_NR1_CT_CON2;                           /* 0458, 0x1A006458 */
    CAM_B_REG_BNR_NR1_CT_CON3                       CAM_B_BNR_NR1_CT_CON3;                           /* 045C, 0x1A00645C */
    CAM_B_REG_BNR_PDC_CON                           CAM_B_BNR_PDC_CON;                               /* 0460, 0x1A006460 */
    CAM_B_REG_BNR_PDC_GAIN_L0                       CAM_B_BNR_PDC_GAIN_L0;                           /* 0464, 0x1A006464 */
    CAM_B_REG_BNR_PDC_GAIN_L1                       CAM_B_BNR_PDC_GAIN_L1;                           /* 0468, 0x1A006468 */
    CAM_B_REG_BNR_PDC_GAIN_L2                       CAM_B_BNR_PDC_GAIN_L2;                           /* 046C, 0x1A00646C */
    CAM_B_REG_BNR_PDC_GAIN_L3                       CAM_B_BNR_PDC_GAIN_L3;                           /* 0470, 0x1A006470 */
    CAM_B_REG_BNR_PDC_GAIN_L4                       CAM_B_BNR_PDC_GAIN_L4;                           /* 0474, 0x1A006474 */
    CAM_B_REG_BNR_PDC_GAIN_R0                       CAM_B_BNR_PDC_GAIN_R0;                           /* 0478, 0x1A006478 */
    CAM_B_REG_BNR_PDC_GAIN_R1                       CAM_B_BNR_PDC_GAIN_R1;                           /* 047C, 0x1A00647C */
    CAM_B_REG_BNR_PDC_GAIN_R2                       CAM_B_BNR_PDC_GAIN_R2;                           /* 0480, 0x1A006480 */
    CAM_B_REG_BNR_PDC_GAIN_R3                       CAM_B_BNR_PDC_GAIN_R3;                           /* 0484, 0x1A006484 */
    CAM_B_REG_BNR_PDC_GAIN_R4                       CAM_B_BNR_PDC_GAIN_R4;                           /* 0488, 0x1A006488 */
    CAM_B_REG_BNR_PDC_TH_GB                         CAM_B_BNR_PDC_TH_GB;                             /* 048C, 0x1A00648C */
    CAM_B_REG_BNR_PDC_TH_IA                         CAM_B_BNR_PDC_TH_IA;                             /* 0490, 0x1A006490 */
    CAM_B_REG_BNR_PDC_TH_HD                         CAM_B_BNR_PDC_TH_HD;                             /* 0494, 0x1A006494 */
    CAM_B_REG_BNR_PDC_SL                            CAM_B_BNR_PDC_SL;                                /* 0498, 0x1A006498 */
    CAM_B_REG_BNR_PDC_POS                           CAM_B_BNR_PDC_POS;                               /* 049C, 0x1A00649C */
    CAM_B_REG_STM_CFG0                              CAM_B_STM_CFG0;                                  /* 04A0, 0x1A0064A0 */
    CAM_B_REG_STM_CFG1                              CAM_B_STM_CFG1;                                  /* 04A4, 0x1A0064A4 */
    UINT32                                          rsv_04A8[2];                                     /* 04A8..04AF, 0x1A0064A8..1A0064AF */
    CAM_B_REG_SCM_CFG0                              CAM_B_SCM_CFG0;                                  /* 04B0, 0x1A0064B0 */
    CAM_B_REG_SCM_CFG1                              CAM_B_SCM_CFG1;                                  /* 04B4, 0x1A0064B4 */
    UINT32                                          rsv_04B8[2];                                     /* 04B8..04BF, 0x1A0064B8..1A0064BF */
    CAM_B_REG_RPG_SATU_1                            CAM_B_RPG_SATU_1;                                /* 04C0, 0x1A0064C0 */
    CAM_B_REG_RPG_SATU_2                            CAM_B_RPG_SATU_2;                                /* 04C4, 0x1A0064C4 */
    CAM_B_REG_RPG_GAIN_1                            CAM_B_RPG_GAIN_1;                                /* 04C8, 0x1A0064C8 */
    CAM_B_REG_RPG_GAIN_2                            CAM_B_RPG_GAIN_2;                                /* 04CC, 0x1A0064CC */
    CAM_B_REG_RPG_OFST_1                            CAM_B_RPG_OFST_1;                                /* 04D0, 0x1A0064D0 */
    CAM_B_REG_RPG_OFST_2                            CAM_B_RPG_OFST_2;                                /* 04D4, 0x1A0064D4 */
    UINT32                                          rsv_04D8[2];                                     /* 04D8..04DF, 0x1A0064D8..1A0064DF */
    CAM_B_REG_RRZ_CTL                               CAM_B_RRZ_CTL;                                   /* 04E0, 0x1A0064E0 */
    CAM_B_REG_RRZ_IN_IMG                            CAM_B_RRZ_IN_IMG;                                /* 04E4, 0x1A0064E4 */
    CAM_B_REG_RRZ_OUT_IMG                           CAM_B_RRZ_OUT_IMG;                               /* 04E8, 0x1A0064E8 */
    CAM_B_REG_RRZ_HORI_STEP                         CAM_B_RRZ_HORI_STEP;                             /* 04EC, 0x1A0064EC */
    CAM_B_REG_RRZ_VERT_STEP                         CAM_B_RRZ_VERT_STEP;                             /* 04F0, 0x1A0064F0 */
    CAM_B_REG_RRZ_HORI_INT_OFST                     CAM_B_RRZ_HORI_INT_OFST;                         /* 04F4, 0x1A0064F4 */
    CAM_B_REG_RRZ_HORI_SUB_OFST                     CAM_B_RRZ_HORI_SUB_OFST;                         /* 04F8, 0x1A0064F8 */
    CAM_B_REG_RRZ_VERT_INT_OFST                     CAM_B_RRZ_VERT_INT_OFST;                         /* 04FC, 0x1A0064FC */
    CAM_B_REG_RRZ_VERT_SUB_OFST                     CAM_B_RRZ_VERT_SUB_OFST;                         /* 0500, 0x1A006500 */
    CAM_B_REG_RRZ_MODE_TH                           CAM_B_RRZ_MODE_TH;                               /* 0504, 0x1A006504 */
    CAM_B_REG_RRZ_MODE_CTL                          CAM_B_RRZ_MODE_CTL;                              /* 0508, 0x1A006508 */
    CAM_B_REG_RRZ_RLB_AOFST                         CAM_B_RRZ_RLB_AOFST;                             /* 050C, 0x1A00650C */
    CAM_B_REG_RRZ_LBLD_CFG                          CAM_B_RRZ_LBLD_CFG;                              /* 0510, 0x1A006510 */
    CAM_B_REG_RRZ_NNIR_TBL_SEL                      CAM_B_RRZ_NNIR_TBL_SEL;                          /* 0514, 0x1A006514 */
    UINT32                                          rsv_0518[10];                                    /* 0518..053F, 0x1A006518..1A00653F */
    CAM_B_REG_RMX_CTL                               CAM_B_RMX_CTL;                                   /* 0540, 0x1A006540 */
    CAM_B_REG_RMX_CROP                              CAM_B_RMX_CROP;                                  /* 0544, 0x1A006544 */
    CAM_B_REG_RMX_VSIZE                             CAM_B_RMX_VSIZE;                                 /* 0548, 0x1A006548 */
    UINT32                                          rsv_054C[13];                                    /* 054C..057F, 0x1A00654C..1A00657F */
    CAM_B_REG_BMX_CTL                               CAM_B_BMX_CTL;                                   /* 0580, 0x1A006580 */
    CAM_B_REG_BMX_CROP                              CAM_B_BMX_CROP;                                  /* 0584, 0x1A006584 */
    CAM_B_REG_BMX_VSIZE                             CAM_B_BMX_VSIZE;                                 /* 0588, 0x1A006588 */
    UINT32                                          rsv_058C[13];                                    /* 058C..05BF, 0x1A00658C..1A0065BF */
    CAM_B_REG_UFEG_CON                              CAM_B_UFEG_CON;                                  /* 05C0, 0x1A0065C0 */
    UINT32                                          rsv_05C4[3];                                     /* 05C4..05CF, 0x1A0065C4..1A0065CF */
    CAM_B_REG_LSC_CTL1                              CAM_B_LSC_CTL1;                                  /* 05D0, 0x1A0065D0 */
    CAM_B_REG_LSC_CTL2                              CAM_B_LSC_CTL2;                                  /* 05D4, 0x1A0065D4 */
    CAM_B_REG_LSC_CTL3                              CAM_B_LSC_CTL3;                                  /* 05D8, 0x1A0065D8 */
    CAM_B_REG_LSC_LBLOCK                            CAM_B_LSC_LBLOCK;                                /* 05DC, 0x1A0065DC */
    CAM_B_REG_LSC_RATIO_0                           CAM_B_LSC_RATIO_0;                               /* 05E0, 0x1A0065E0 */
    CAM_B_REG_LSC_TPIPE_OFST                        CAM_B_LSC_TPIPE_OFST;                            /* 05E4, 0x1A0065E4 */
    CAM_B_REG_LSC_TPIPE_SIZE                        CAM_B_LSC_TPIPE_SIZE;                            /* 05E8, 0x1A0065E8 */
    CAM_B_REG_LSC_GAIN_TH                           CAM_B_LSC_GAIN_TH;                               /* 05EC, 0x1A0065EC */
    CAM_B_REG_LSC_RATIO_1                           CAM_B_LSC_RATIO_1;                               /* 05F0, 0x1A0065F0 */
    CAM_B_REG_LSC_UPB_B_GB                          CAM_B_LSC_UPB_B_GB;                              /* 05F4, 0x1A0065F4 */
    CAM_B_REG_LSC_UPB_GR_R                          CAM_B_LSC_UPB_GR_R;                              /* 05F8, 0x1A0065F8 */
    UINT32                                          rsv_05FC[5];                                     /* 05FC..060F, 0x1A0065FC..1A00660F */
    CAM_B_REG_AF_CON                                CAM_B_AF_CON;                                    /* 0610, 0x1A006610 */
    CAM_B_REG_AF_TH_0                               CAM_B_AF_TH_0;                                   /* 0614, 0x1A006614 */
    CAM_B_REG_AF_TH_1                               CAM_B_AF_TH_1;                                   /* 0618, 0x1A006618 */
    CAM_B_REG_AF_FLT_1                              CAM_B_AF_FLT_1;                                  /* 061C, 0x1A00661C */
    CAM_B_REG_AF_FLT_2                              CAM_B_AF_FLT_2;                                  /* 0620, 0x1A006620 */
    CAM_B_REG_AF_FLT_3                              CAM_B_AF_FLT_3;                                  /* 0624, 0x1A006624 */
    CAM_B_REG_AF_FLT_4                              CAM_B_AF_FLT_4;                                  /* 0628, 0x1A006628 */
    CAM_B_REG_AF_FLT_5                              CAM_B_AF_FLT_5;                                  /* 062C, 0x1A00662C */
    CAM_B_REG_AF_FLT_6                              CAM_B_AF_FLT_6;                                  /* 0630, 0x1A006630 */
    CAM_B_REG_AF_FLT_7                              CAM_B_AF_FLT_7;                                  /* 0634, 0x1A006634 */
    CAM_B_REG_AF_FLT_8                              CAM_B_AF_FLT_8;                                  /* 0638, 0x1A006638 */
    UINT32                                          rsv_063C;                                        /* 063C, 0x1A00663C */
    CAM_B_REG_AF_SIZE                               CAM_B_AF_SIZE;                                   /* 0640, 0x1A006640 */
    CAM_B_REG_AF_VLD                                CAM_B_AF_VLD;                                    /* 0644, 0x1A006644 */
    CAM_B_REG_AF_BLK_0                              CAM_B_AF_BLK_0;                                  /* 0648, 0x1A006648 */
    CAM_B_REG_AF_BLK_1                              CAM_B_AF_BLK_1;                                  /* 064C, 0x1A00664C */
    CAM_B_REG_AF_TH_2                               CAM_B_AF_TH_2;                                   /* 0650, 0x1A006650 */
    CAM_B_REG_AF_FLT_9                              CAM_B_AF_FLT_9;                                  /* 0654, 0x1A006654 */
    CAM_B_REG_AF_FLT_10                             CAM_B_AF_FLT_10;                                 /* 0658, 0x1A006658 */
    CAM_B_REG_AF_FLT_11                             CAM_B_AF_FLT_11;                                 /* 065C, 0x1A00665C */
    CAM_B_REG_AF_FLT_12                             CAM_B_AF_FLT_12;                                 /* 0660, 0x1A006660 */
    UINT32                                          rsv_0664[3];                                     /* 0664..066F, 0x1A006664..1A00666F */
    CAM_B_REG_AF_LUT_H0_0                           CAM_B_AF_LUT_H0_0;                               /* 0670, 0x1A006670 */
    CAM_B_REG_AF_LUT_H0_1                           CAM_B_AF_LUT_H0_1;                               /* 0674, 0x1A006674 */
    CAM_B_REG_AF_LUT_H0_2                           CAM_B_AF_LUT_H0_2;                               /* 0678, 0x1A006678 */
    CAM_B_REG_AF_LUT_H0_3                           CAM_B_AF_LUT_H0_3;                               /* 067C, 0x1A00667C */
    CAM_B_REG_AF_LUT_H0_4                           CAM_B_AF_LUT_H0_4;                               /* 0680, 0x1A006680 */
    UINT32                                          rsv_0684[3];                                     /* 0684..068F, 0x1A006684..1A00668F */
    CAM_B_REG_AF_LUT_H1_0                           CAM_B_AF_LUT_H1_0;                               /* 0690, 0x1A006690 */
    CAM_B_REG_AF_LUT_H1_1                           CAM_B_AF_LUT_H1_1;                               /* 0694, 0x1A006694 */
    CAM_B_REG_AF_LUT_H1_2                           CAM_B_AF_LUT_H1_2;                               /* 0698, 0x1A006698 */
    CAM_B_REG_AF_LUT_H1_3                           CAM_B_AF_LUT_H1_3;                               /* 069C, 0x1A00669C */
    CAM_B_REG_AF_LUT_H1_4                           CAM_B_AF_LUT_H1_4;                               /* 06A0, 0x1A0066A0 */
    UINT32                                          rsv_06A4[3];                                     /* 06A4..06AF, 0x1A0066A4..1A0066AF */
    CAM_B_REG_AF_LUT_V_0                            CAM_B_AF_LUT_V_0;                                /* 06B0, 0x1A0066B0 */
    CAM_B_REG_AF_LUT_V_1                            CAM_B_AF_LUT_V_1;                                /* 06B4, 0x1A0066B4 */
    CAM_B_REG_AF_LUT_V_2                            CAM_B_AF_LUT_V_2;                                /* 06B8, 0x1A0066B8 */
    CAM_B_REG_AF_LUT_V_3                            CAM_B_AF_LUT_V_3;                                /* 06BC, 0x1A0066BC */
    CAM_B_REG_AF_LUT_V_4                            CAM_B_AF_LUT_V_4;                                /* 06C0, 0x1A0066C0 */
    CAM_B_REG_AF_CON2                               CAM_B_AF_CON2;                                   /* 06C4, 0x1A0066C4 */
    CAM_B_REG_AF_BLK_2                              CAM_B_AF_BLK_2;                                  /* 06C8, 0x1A0066C8 */
    UINT32                                          rsv_06CC[17];                                    /* 06CC..070F, 0x1A0066CC..1A00670F */
    CAM_B_REG_HLR_CFG                               CAM_B_HLR_CFG;                                   /* 0710, 0x1A006710 */
    UINT32                                          rsv_0714;                                        /* 0714, 0x1A006714 */
    CAM_B_REG_HLR_GAIN                              CAM_B_HLR_GAIN;                                  /* 0718, 0x1A006718 */
    CAM_B_REG_HLR_GAIN_1                            CAM_B_HLR_GAIN_1;                                /* 071C, 0x1A00671C */
    CAM_B_REG_HLR_OFST                              CAM_B_HLR_OFST;                                  /* 0720, 0x1A006720 */
    CAM_B_REG_HLR_OFST_1                            CAM_B_HLR_OFST_1;                                /* 0724, 0x1A006724 */
    CAM_B_REG_HLR_IVGN                              CAM_B_HLR_IVGN;                                  /* 0728, 0x1A006728 */
    CAM_B_REG_HLR_IVGN_1                            CAM_B_HLR_IVGN_1;                                /* 072C, 0x1A00672C */
    CAM_B_REG_HLR_KC                                CAM_B_HLR_KC;                                    /* 0730, 0x1A006730 */
    CAM_B_REG_HLR_CFG_1                             CAM_B_HLR_CFG_1;                                 /* 0734, 0x1A006734 */
    CAM_B_REG_HLR_SL_PARA                           CAM_B_HLR_SL_PARA;                               /* 0738, 0x1A006738 */
    CAM_B_REG_HLR_SL_PARA_1                         CAM_B_HLR_SL_PARA_1;                             /* 073C, 0x1A00673C */
    UINT32                                          rsv_0740[20];                                    /* 0740..078F, 0x1A006740..1A00678F */
    CAM_B_REG_LCS25_CON                             CAM_B_LCS25_CON;                                 /* 0790, 0x1A006790 */
    CAM_B_REG_LCS25_ST                              CAM_B_LCS25_ST;                                  /* 0794, 0x1A006794 */
    CAM_B_REG_LCS25_AWS                             CAM_B_LCS25_AWS;                                 /* 0798, 0x1A006798 */
    CAM_B_REG_LCS25_FLR                             CAM_B_LCS25_FLR;                                 /* 079C, 0x1A00679C */
    CAM_B_REG_LCS25_LRZR_1                          CAM_B_LCS25_LRZR_1;                              /* 07A0, 0x1A0067A0 */
    CAM_B_REG_LCS25_LRZR_2                          CAM_B_LCS25_LRZR_2;                              /* 07A4, 0x1A0067A4 */
    CAM_B_REG_LCS25_SATU_1                          CAM_B_LCS25_SATU_1;                              /* 07A8, 0x1A0067A8 */
    CAM_B_REG_LCS25_SATU_2                          CAM_B_LCS25_SATU_2;                              /* 07AC, 0x1A0067AC */
    CAM_B_REG_LCS25_GAIN_1                          CAM_B_LCS25_GAIN_1;                              /* 07B0, 0x1A0067B0 */
    CAM_B_REG_LCS25_GAIN_2                          CAM_B_LCS25_GAIN_2;                              /* 07B4, 0x1A0067B4 */
    CAM_B_REG_LCS25_OFST_1                          CAM_B_LCS25_OFST_1;                              /* 07B8, 0x1A0067B8 */
    CAM_B_REG_LCS25_OFST_2                          CAM_B_LCS25_OFST_2;                              /* 07BC, 0x1A0067BC */
    CAM_B_REG_LCS25_G2G_CNV_1                       CAM_B_LCS25_G2G_CNV_1;                           /* 07C0, 0x1A0067C0 */
    CAM_B_REG_LCS25_G2G_CNV_2                       CAM_B_LCS25_G2G_CNV_2;                           /* 07C4, 0x1A0067C4 */
    CAM_B_REG_LCS25_G2G_CNV_3                       CAM_B_LCS25_G2G_CNV_3;                           /* 07C8, 0x1A0067C8 */
    CAM_B_REG_LCS25_G2G_CNV_4                       CAM_B_LCS25_G2G_CNV_4;                           /* 07CC, 0x1A0067CC */
    CAM_B_REG_LCS25_G2G_CNV_5                       CAM_B_LCS25_G2G_CNV_5;                           /* 07D0, 0x1A0067D0 */
    CAM_B_REG_LCS25_LPF                             CAM_B_LCS25_LPF;                                 /* 07D4, 0x1A0067D4 */
    UINT32                                          rsv_07D8[10];                                    /* 07D8..07FF, 0x1A0067D8..1A0067FF */
    CAM_B_REG_RCP_CROP_CON1                         CAM_B_RCP_CROP_CON1;                             /* 0800, 0x1A006800 */
    CAM_B_REG_RCP_CROP_CON2                         CAM_B_RCP_CROP_CON2;                             /* 0804, 0x1A006804 */
    UINT32                                          rsv_0808[2];                                     /* 0808..080F, 0x1A006808..1A00680F */
    CAM_B_REG_SGG1_PGN                              CAM_B_SGG1_PGN;                                  /* 0810, 0x1A006810 */
    CAM_B_REG_SGG1_GMRC_1                           CAM_B_SGG1_GMRC_1;                               /* 0814, 0x1A006814 */
    CAM_B_REG_SGG1_GMRC_2                           CAM_B_SGG1_GMRC_2;                               /* 0818, 0x1A006818 */
    UINT32                                          rsv_081C;                                        /* 081C, 0x1A00681C */
    CAM_B_REG_QBN2_MODE                             CAM_B_QBN2_MODE;                                 /* 0820, 0x1A006820 */
    UINT32                                          rsv_0824[3];                                     /* 0824..082F, 0x1A006824..1A00682F */
    CAM_B_REG_AWB_WIN_ORG                           CAM_B_AWB_WIN_ORG;                               /* 0830, 0x1A006830 */
    CAM_B_REG_AWB_WIN_SIZE                          CAM_B_AWB_WIN_SIZE;                              /* 0834, 0x1A006834 */
    CAM_B_REG_AWB_WIN_PIT                           CAM_B_AWB_WIN_PIT;                               /* 0838, 0x1A006838 */
    CAM_B_REG_AWB_WIN_NUM                           CAM_B_AWB_WIN_NUM;                               /* 083C, 0x1A00683C */
    CAM_B_REG_AWB_GAIN1_0                           CAM_B_AWB_GAIN1_0;                               /* 0840, 0x1A006840 */
    CAM_B_REG_AWB_GAIN1_1                           CAM_B_AWB_GAIN1_1;                               /* 0844, 0x1A006844 */
    CAM_B_REG_AWB_LMT1_0                            CAM_B_AWB_LMT1_0;                                /* 0848, 0x1A006848 */
    CAM_B_REG_AWB_LMT1_1                            CAM_B_AWB_LMT1_1;                                /* 084C, 0x1A00684C */
    CAM_B_REG_AWB_LOW_THR                           CAM_B_AWB_LOW_THR;                               /* 0850, 0x1A006850 */
    CAM_B_REG_AWB_HI_THR                            CAM_B_AWB_HI_THR;                                /* 0854, 0x1A006854 */
    CAM_B_REG_AWB_PIXEL_CNT0                        CAM_B_AWB_PIXEL_CNT0;                            /* 0858, 0x1A006858 */
    CAM_B_REG_AWB_PIXEL_CNT1                        CAM_B_AWB_PIXEL_CNT1;                            /* 085C, 0x1A00685C */
    CAM_B_REG_AWB_PIXEL_CNT2                        CAM_B_AWB_PIXEL_CNT2;                            /* 0860, 0x1A006860 */
    CAM_B_REG_AWB_ERR_THR                           CAM_B_AWB_ERR_THR;                               /* 0864, 0x1A006864 */
    CAM_B_REG_AWB_ROT                               CAM_B_AWB_ROT;                                   /* 0868, 0x1A006868 */
    CAM_B_REG_AWB_L0_X                              CAM_B_AWB_L0_X;                                  /* 086C, 0x1A00686C */
    CAM_B_REG_AWB_L0_Y                              CAM_B_AWB_L0_Y;                                  /* 0870, 0x1A006870 */
    CAM_B_REG_AWB_L1_X                              CAM_B_AWB_L1_X;                                  /* 0874, 0x1A006874 */
    CAM_B_REG_AWB_L1_Y                              CAM_B_AWB_L1_Y;                                  /* 0878, 0x1A006878 */
    CAM_B_REG_AWB_L2_X                              CAM_B_AWB_L2_X;                                  /* 087C, 0x1A00687C */
    CAM_B_REG_AWB_L2_Y                              CAM_B_AWB_L2_Y;                                  /* 0880, 0x1A006880 */
    CAM_B_REG_AWB_L3_X                              CAM_B_AWB_L3_X;                                  /* 0884, 0x1A006884 */
    CAM_B_REG_AWB_L3_Y                              CAM_B_AWB_L3_Y;                                  /* 0888, 0x1A006888 */
    CAM_B_REG_AWB_L4_X                              CAM_B_AWB_L4_X;                                  /* 088C, 0x1A00688C */
    CAM_B_REG_AWB_L4_Y                              CAM_B_AWB_L4_Y;                                  /* 0890, 0x1A006890 */
    CAM_B_REG_AWB_L5_X                              CAM_B_AWB_L5_X;                                  /* 0894, 0x1A006894 */
    CAM_B_REG_AWB_L5_Y                              CAM_B_AWB_L5_Y;                                  /* 0898, 0x1A006898 */
    CAM_B_REG_AWB_L6_X                              CAM_B_AWB_L6_X;                                  /* 089C, 0x1A00689C */
    CAM_B_REG_AWB_L6_Y                              CAM_B_AWB_L6_Y;                                  /* 08A0, 0x1A0068A0 */
    CAM_B_REG_AWB_L7_X                              CAM_B_AWB_L7_X;                                  /* 08A4, 0x1A0068A4 */
    CAM_B_REG_AWB_L7_Y                              CAM_B_AWB_L7_Y;                                  /* 08A8, 0x1A0068A8 */
    CAM_B_REG_AWB_L8_X                              CAM_B_AWB_L8_X;                                  /* 08AC, 0x1A0068AC */
    CAM_B_REG_AWB_L8_Y                              CAM_B_AWB_L8_Y;                                  /* 08B0, 0x1A0068B0 */
    CAM_B_REG_AWB_L9_X                              CAM_B_AWB_L9_X;                                  /* 08B4, 0x1A0068B4 */
    CAM_B_REG_AWB_L9_Y                              CAM_B_AWB_L9_Y;                                  /* 08B8, 0x1A0068B8 */
    CAM_B_REG_AWB_SPARE                             CAM_B_AWB_SPARE;                                 /* 08BC, 0x1A0068BC */
    CAM_B_REG_AWB_MOTION_THR                        CAM_B_AWB_MOTION_THR;                            /* 08C0, 0x1A0068C0 */
    CAM_B_REG_AWB_RC_CNV_0                          CAM_B_AWB_RC_CNV_0;                              /* 08C4, 0x1A0068C4 */
    CAM_B_REG_AWB_RC_CNV_1                          CAM_B_AWB_RC_CNV_1;                              /* 08C8, 0x1A0068C8 */
    CAM_B_REG_AWB_RC_CNV_2                          CAM_B_AWB_RC_CNV_2;                              /* 08CC, 0x1A0068CC */
    CAM_B_REG_AWB_RC_CNV_3                          CAM_B_AWB_RC_CNV_3;                              /* 08D0, 0x1A0068D0 */
    CAM_B_REG_AWB_RC_CNV_4                          CAM_B_AWB_RC_CNV_4;                              /* 08D4, 0x1A0068D4 */
    UINT32                                          rsv_08D8[10];                                    /* 08D8..08FF, 0x1A0068D8..1A0068FF */
    CAM_B_REG_AE_GAIN2_0                            CAM_B_AE_GAIN2_0;                                /* 0900, 0x1A006900 */
    CAM_B_REG_AE_GAIN2_1                            CAM_B_AE_GAIN2_1;                                /* 0904, 0x1A006904 */
    CAM_B_REG_AE_LMT2_0                             CAM_B_AE_LMT2_0;                                 /* 0908, 0x1A006908 */
    CAM_B_REG_AE_LMT2_1                             CAM_B_AE_LMT2_1;                                 /* 090C, 0x1A00690C */
    CAM_B_REG_AE_RC_CNV_0                           CAM_B_AE_RC_CNV_0;                               /* 0910, 0x1A006910 */
    CAM_B_REG_AE_RC_CNV_1                           CAM_B_AE_RC_CNV_1;                               /* 0914, 0x1A006914 */
    CAM_B_REG_AE_RC_CNV_2                           CAM_B_AE_RC_CNV_2;                               /* 0918, 0x1A006918 */
    CAM_B_REG_AE_RC_CNV_3                           CAM_B_AE_RC_CNV_3;                               /* 091C, 0x1A00691C */
    CAM_B_REG_AE_RC_CNV_4                           CAM_B_AE_RC_CNV_4;                               /* 0920, 0x1A006920 */
    CAM_B_REG_AE_YGAMMA_0                           CAM_B_AE_YGAMMA_0;                               /* 0924, 0x1A006924 */
    CAM_B_REG_AE_YGAMMA_1                           CAM_B_AE_YGAMMA_1;                               /* 0928, 0x1A006928 */
    CAM_B_REG_AE_OVER_EXPO_CFG                      CAM_B_AE_OVER_EXPO_CFG;                          /* 092C, 0x1A00692C */
    CAM_B_REG_AE_PIX_HST_CTL                        CAM_B_AE_PIX_HST_CTL;                            /* 0930, 0x1A006930 */
    CAM_B_REG_AE_PIX_HST_SET                        CAM_B_AE_PIX_HST_SET;                            /* 0934, 0x1A006934 */
    CAM_B_REG_AE_PIX_HST_SET_1                      CAM_B_AE_PIX_HST_SET_1;                          /* 0938, 0x1A006938 */
    CAM_B_REG_AE_PIX_HST0_YRNG                      CAM_B_AE_PIX_HST0_YRNG;                          /* 093C, 0x1A00693C */
    CAM_B_REG_AE_PIX_HST0_XRNG                      CAM_B_AE_PIX_HST0_XRNG;                          /* 0940, 0x1A006940 */
    CAM_B_REG_AE_PIX_HST1_YRNG                      CAM_B_AE_PIX_HST1_YRNG;                          /* 0944, 0x1A006944 */
    CAM_B_REG_AE_PIX_HST1_XRNG                      CAM_B_AE_PIX_HST1_XRNG;                          /* 0948, 0x1A006948 */
    CAM_B_REG_AE_PIX_HST2_YRNG                      CAM_B_AE_PIX_HST2_YRNG;                          /* 094C, 0x1A00694C */
    CAM_B_REG_AE_PIX_HST2_XRNG                      CAM_B_AE_PIX_HST2_XRNG;                          /* 0950, 0x1A006950 */
    CAM_B_REG_AE_PIX_HST3_YRNG                      CAM_B_AE_PIX_HST3_YRNG;                          /* 0954, 0x1A006954 */
    CAM_B_REG_AE_PIX_HST3_XRNG                      CAM_B_AE_PIX_HST3_XRNG;                          /* 0958, 0x1A006958 */
    CAM_B_REG_AE_PIX_HST4_YRNG                      CAM_B_AE_PIX_HST4_YRNG;                          /* 095C, 0x1A00695C */
    CAM_B_REG_AE_PIX_HST4_XRNG                      CAM_B_AE_PIX_HST4_XRNG;                          /* 0960, 0x1A006960 */
    CAM_B_REG_AE_PIX_HST5_YRNG                      CAM_B_AE_PIX_HST5_YRNG;                          /* 0964, 0x1A006964 */
    CAM_B_REG_AE_PIX_HST5_XRNG                      CAM_B_AE_PIX_HST5_XRNG;                          /* 0968, 0x1A006968 */
    CAM_B_REG_AE_STAT_EN                            CAM_B_AE_STAT_EN;                                /* 096C, 0x1A00696C */
    CAM_B_REG_AE_YCOEF                              CAM_B_AE_YCOEF;                                  /* 0970, 0x1A006970 */
    CAM_B_REG_AE_CCU_HST_END_Y                      CAM_B_AE_CCU_HST_END_Y;                          /* 0974, 0x1A006974 */
    CAM_B_REG_AE_SPARE                              CAM_B_AE_SPARE;                                  /* 0978, 0x1A006978 */
    UINT32                                          rsv_097C[21];                                    /* 097C..09CF, 0x1A00697C..1A0069CF */
    CAM_B_REG_QBN1_MODE                             CAM_B_QBN1_MODE;                                 /* 09D0, 0x1A0069D0 */
    UINT32                                          rsv_09D4[3];                                     /* 09D4..09DF, 0x1A0069D4..1A0069DF */
    CAM_B_REG_CPG_SATU_1                            CAM_B_CPG_SATU_1;                                /* 09E0, 0x1A0069E0 */
    CAM_B_REG_CPG_SATU_2                            CAM_B_CPG_SATU_2;                                /* 09E4, 0x1A0069E4 */
    CAM_B_REG_CPG_GAIN_1                            CAM_B_CPG_GAIN_1;                                /* 09E8, 0x1A0069E8 */
    CAM_B_REG_CPG_GAIN_2                            CAM_B_CPG_GAIN_2;                                /* 09EC, 0x1A0069EC */
    CAM_B_REG_CPG_OFST_1                            CAM_B_CPG_OFST_1;                                /* 09F0, 0x1A0069F0 */
    CAM_B_REG_CPG_OFST_2                            CAM_B_CPG_OFST_2;                                /* 09F4, 0x1A0069F4 */
    UINT32                                          rsv_09F8[14];                                    /* 09F8..0A2F, 0x1A0069F8..1A006A2F */
    CAM_B_REG_VBN_GAIN                              CAM_B_VBN_GAIN;                                  /* 0A30, 0x1A006A30 */
    CAM_B_REG_VBN_OFST                              CAM_B_VBN_OFST;                                  /* 0A34, 0x1A006A34 */
    CAM_B_REG_VBN_TYPE                              CAM_B_VBN_TYPE;                                  /* 0A38, 0x1A006A38 */
    CAM_B_REG_VBN_SPARE                             CAM_B_VBN_SPARE;                                 /* 0A3C, 0x1A006A3C */
    UINT32                                          rsv_0A40[4];                                     /* 0A40..0A4F, 0x1A006A40..1A006A4F */
    CAM_B_REG_AMX_CTL                               CAM_B_AMX_CTL;                                   /* 0A50, 0x1A006A50 */
    CAM_B_REG_AMX_CROP                              CAM_B_AMX_CROP;                                  /* 0A54, 0x1A006A54 */
    CAM_B_REG_AMX_VSIZE                             CAM_B_AMX_VSIZE;                                 /* 0A58, 0x1A006A58 */
    UINT32                                          rsv_0A5C[5];                                     /* 0A5C..0A6F, 0x1A006A5C..1A006A6F */
    CAM_B_REG_BIN_CTL                               CAM_B_BIN_CTL;                                   /* 0A70, 0x1A006A70 */
    CAM_B_REG_BIN_FTH                               CAM_B_BIN_FTH;                                   /* 0A74, 0x1A006A74 */
    CAM_B_REG_BIN_SPARE                             CAM_B_BIN_SPARE;                                 /* 0A78, 0x1A006A78 */
    UINT32                                          rsv_0A7C[5];                                     /* 0A7C..0A8F, 0x1A006A7C..1A006A8F */
    CAM_B_REG_DBN_GAIN                              CAM_B_DBN_GAIN;                                  /* 0A90, 0x1A006A90 */
    CAM_B_REG_DBN_OFST                              CAM_B_DBN_OFST;                                  /* 0A94, 0x1A006A94 */
    CAM_B_REG_DBN_SPARE                             CAM_B_DBN_SPARE;                                 /* 0A98, 0x1A006A98 */
    UINT32                                          rsv_0A9C;                                        /* 0A9C, 0x1A006A9C */
    CAM_B_REG_PBN_TYPE                              CAM_B_PBN_TYPE;                                  /* 0AA0, 0x1A006AA0 */
    CAM_B_REG_PBN_LST                               CAM_B_PBN_LST;                                   /* 0AA4, 0x1A006AA4 */
    CAM_B_REG_PBN_VSIZE                             CAM_B_PBN_VSIZE;                                 /* 0AA8, 0x1A006AA8 */
    UINT32                                          rsv_0AAC;                                        /* 0AAC, 0x1A006AAC */
    CAM_B_REG_RCP3_CROP_CON1                        CAM_B_RCP3_CROP_CON1;                            /* 0AB0, 0x1A006AB0 */
    CAM_B_REG_RCP3_CROP_CON2                        CAM_B_RCP3_CROP_CON2;                            /* 0AB4, 0x1A006AB4 */
    UINT32                                          rsv_0AB8[2];                                     /* 0AB8..0ABF, 0x1A006AB8..1A006ABF */
    CAM_B_REG_DBS_SIGMA                             CAM_B_DBS_SIGMA;                                 /* 0AC0, 0x1A006AC0 */
    CAM_B_REG_DBS_BSTBL_0                           CAM_B_DBS_BSTBL_0;                               /* 0AC4, 0x1A006AC4 */
    CAM_B_REG_DBS_BSTBL_1                           CAM_B_DBS_BSTBL_1;                               /* 0AC8, 0x1A006AC8 */
    CAM_B_REG_DBS_BSTBL_2                           CAM_B_DBS_BSTBL_2;                               /* 0ACC, 0x1A006ACC */
    CAM_B_REG_DBS_BSTBL_3                           CAM_B_DBS_BSTBL_3;                               /* 0AD0, 0x1A006AD0 */
    CAM_B_REG_DBS_CTL                               CAM_B_DBS_CTL;                                   /* 0AD4, 0x1A006AD4 */
    CAM_B_REG_DBS_CTL_2                             CAM_B_DBS_CTL_2;                                 /* 0AD8, 0x1A006AD8 */
    CAM_B_REG_DBS_SIGMA_2                           CAM_B_DBS_SIGMA_2;                               /* 0ADC, 0x1A006ADC */
    CAM_B_REG_DBS_YGN                               CAM_B_DBS_YGN;                                   /* 0AE0, 0x1A006AE0 */
    CAM_B_REG_DBS_SL_Y12                            CAM_B_DBS_SL_Y12;                                /* 0AE4, 0x1A006AE4 */
    CAM_B_REG_DBS_SL_Y34                            CAM_B_DBS_SL_Y34;                                /* 0AE8, 0x1A006AE8 */
    CAM_B_REG_DBS_SL_G12                            CAM_B_DBS_SL_G12;                                /* 0AEC, 0x1A006AEC */
    CAM_B_REG_DBS_SL_G34                            CAM_B_DBS_SL_G34;                                /* 0AF0, 0x1A006AF0 */
    UINT32                                          rsv_0AF4[3];                                     /* 0AF4..0AFF, 0x1A006AF4..1A006AFF */
    CAM_B_REG_SL2F_CEN                              CAM_B_SL2F_CEN;                                  /* 0B00, 0x1A006B00 */
    CAM_B_REG_SL2F_RR_CON0                          CAM_B_SL2F_RR_CON0;                              /* 0B04, 0x1A006B04 */
    CAM_B_REG_SL2F_RR_CON1                          CAM_B_SL2F_RR_CON1;                              /* 0B08, 0x1A006B08 */
    CAM_B_REG_SL2F_GAIN                             CAM_B_SL2F_GAIN;                                 /* 0B0C, 0x1A006B0C */
    CAM_B_REG_SL2F_RZ                               CAM_B_SL2F_RZ;                                   /* 0B10, 0x1A006B10 */
    CAM_B_REG_SL2F_XOFF                             CAM_B_SL2F_XOFF;                                 /* 0B14, 0x1A006B14 */
    CAM_B_REG_SL2F_YOFF                             CAM_B_SL2F_YOFF;                                 /* 0B18, 0x1A006B18 */
    CAM_B_REG_SL2F_SLP_CON0                         CAM_B_SL2F_SLP_CON0;                             /* 0B1C, 0x1A006B1C */
    CAM_B_REG_SL2F_SLP_CON1                         CAM_B_SL2F_SLP_CON1;                             /* 0B20, 0x1A006B20 */
    CAM_B_REG_SL2F_SLP_CON2                         CAM_B_SL2F_SLP_CON2;                             /* 0B24, 0x1A006B24 */
    CAM_B_REG_SL2F_SLP_CON3                         CAM_B_SL2F_SLP_CON3;                             /* 0B28, 0x1A006B28 */
    CAM_B_REG_SL2F_SIZE                             CAM_B_SL2F_SIZE;                                 /* 0B2C, 0x1A006B2C */
    UINT32                                          rsv_0B30[4];                                     /* 0B30..0B3F, 0x1A006B30..1A006B3F */
    CAM_B_REG_SL2J_CEN                              CAM_B_SL2J_CEN;                                  /* 0B40, 0x1A006B40 */
    CAM_B_REG_SL2J_RR_CON0                          CAM_B_SL2J_RR_CON0;                              /* 0B44, 0x1A006B44 */
    CAM_B_REG_SL2J_RR_CON1                          CAM_B_SL2J_RR_CON1;                              /* 0B48, 0x1A006B48 */
    CAM_B_REG_SL2J_GAIN                             CAM_B_SL2J_GAIN;                                 /* 0B4C, 0x1A006B4C */
    CAM_B_REG_SL2J_RZ                               CAM_B_SL2J_RZ;                                   /* 0B50, 0x1A006B50 */
    CAM_B_REG_SL2J_XOFF                             CAM_B_SL2J_XOFF;                                 /* 0B54, 0x1A006B54 */
    CAM_B_REG_SL2J_YOFF                             CAM_B_SL2J_YOFF;                                 /* 0B58, 0x1A006B58 */
    CAM_B_REG_SL2J_SLP_CON0                         CAM_B_SL2J_SLP_CON0;                             /* 0B5C, 0x1A006B5C */
    CAM_B_REG_SL2J_SLP_CON1                         CAM_B_SL2J_SLP_CON1;                             /* 0B60, 0x1A006B60 */
    CAM_B_REG_SL2J_SLP_CON2                         CAM_B_SL2J_SLP_CON2;                             /* 0B64, 0x1A006B64 */
    CAM_B_REG_SL2J_SLP_CON3                         CAM_B_SL2J_SLP_CON3;                             /* 0B68, 0x1A006B68 */
    CAM_B_REG_SL2J_SIZE                             CAM_B_SL2J_SIZE;                                 /* 0B6C, 0x1A006B6C */
    UINT32                                          rsv_0B70[4];                                     /* 0B70..0B7F, 0x1A006B70..1A006B7F */
    CAM_B_REG_PCP_CROP_CON1                         CAM_B_PCP_CROP_CON1;                             /* 0B80, 0x1A006B80 */
    CAM_B_REG_PCP_CROP_CON2                         CAM_B_PCP_CROP_CON2;                             /* 0B84, 0x1A006B84 */
    UINT32                                          rsv_0B88[2];                                     /* 0B88..0B8F, 0x1A006B88..1A006B8F */
    CAM_B_REG_SGG2_PGN                              CAM_B_SGG2_PGN;                                  /* 0B90, 0x1A006B90 */
    CAM_B_REG_SGG2_GMRC_1                           CAM_B_SGG2_GMRC_1;                               /* 0B94, 0x1A006B94 */
    CAM_B_REG_SGG2_GMRC_2                           CAM_B_SGG2_GMRC_2;                               /* 0B98, 0x1A006B98 */
    UINT32                                          rsv_0B9C;                                        /* 0B9C, 0x1A006B9C */
    CAM_B_REG_PSB_CON                               CAM_B_PSB_CON;                                   /* 0BA0, 0x1A006BA0 */
    CAM_B_REG_PSB_SIZE                              CAM_B_PSB_SIZE;                                  /* 0BA4, 0x1A006BA4 */
    UINT32                                          rsv_0BA8[2];                                     /* 0BA8..0BAF, 0x1A006BA8..1A006BAF */
    CAM_B_REG_PDE_TBLI1                             CAM_B_PDE_TBLI1;                                 /* 0BB0, 0x1A006BB0 */
    CAM_B_REG_PDE_CTL                               CAM_B_PDE_CTL;                                   /* 0BB4, 0x1A006BB4 */
    UINT32                                          rsv_0BB8[2];                                     /* 0BB8..0BBF, 0x1A006BB8..1A006BBF */
    CAM_B_REG_RMB_MODE                              CAM_B_RMB_MODE;                                  /* 0BC0, 0x1A006BC0 */
    UINT32                                          rsv_0BC4[3];                                     /* 0BC4..0BCF, 0x1A006BC4..1A006BCF */
    CAM_B_REG_PS_AWB_WIN_ORG                        CAM_B_PS_AWB_WIN_ORG;                            /* 0BD0, 0x1A006BD0 */
    CAM_B_REG_PS_AWB_WIN_SIZE                       CAM_B_PS_AWB_WIN_SIZE;                           /* 0BD4, 0x1A006BD4 */
    CAM_B_REG_PS_AWB_WIN_PIT                        CAM_B_PS_AWB_WIN_PIT;                            /* 0BD8, 0x1A006BD8 */
    CAM_B_REG_PS_AWB_WIN_NUM                        CAM_B_PS_AWB_WIN_NUM;                            /* 0BDC, 0x1A006BDC */
    CAM_B_REG_PS_AWB_PIXEL_CNT0                     CAM_B_PS_AWB_PIXEL_CNT0;                         /* 0BE0, 0x1A006BE0 */
    CAM_B_REG_PS_AWB_PIXEL_CNT1                     CAM_B_PS_AWB_PIXEL_CNT1;                         /* 0BE4, 0x1A006BE4 */
    CAM_B_REG_PS_AWB_PIXEL_CNT2                     CAM_B_PS_AWB_PIXEL_CNT2;                         /* 0BE8, 0x1A006BE8 */
    CAM_B_REG_PS_AWB_PIXEL_CNT3                     CAM_B_PS_AWB_PIXEL_CNT3;                         /* 0BEC, 0x1A006BEC */
    CAM_B_REG_PS_AE_YCOEF0                          CAM_B_PS_AE_YCOEF0;                              /* 0BF0, 0x1A006BF0 */
    CAM_B_REG_PS_AE_YCOEF1                          CAM_B_PS_AE_YCOEF1;                              /* 0BF4, 0x1A006BF4 */
    CAM_B_REG_PS_DATA_TYPE                          CAM_B_PS_DATA_TYPE;                              /* 0BF8, 0x1A006BF8 */
    CAM_B_REG_PS_HST_CFG                            CAM_B_PS_HST_CFG;                                /* 0BFC, 0x1A006BFC */
    CAM_B_REG_PS_HST_ROI_X                          CAM_B_PS_HST_ROI_X;                              /* 0C00, 0x1A006C00 */
    CAM_B_REG_PS_HST_ROI_Y                          CAM_B_PS_HST_ROI_Y;                              /* 0C04, 0x1A006C04 */
    UINT32                                          rsv_0C08[10];                                    /* 0C08..0C2F, 0x1A006C08..1A006C2F */
    CAM_B_REG_QBN3_MODE                             CAM_B_QBN3_MODE;                                 /* 0C30, 0x1A006C30 */
    UINT32                                          rsv_0C34[3];                                     /* 0C34..0C3F, 0x1A006C34..1A006C3F */
    CAM_B_REG_SGG3_PGN                              CAM_B_SGG3_PGN;                                  /* 0C40, 0x1A006C40 */
    CAM_B_REG_SGG3_GMRC_1                           CAM_B_SGG3_GMRC_1;                               /* 0C44, 0x1A006C44 */
    CAM_B_REG_SGG3_GMRC_2                           CAM_B_SGG3_GMRC_2;                               /* 0C48, 0x1A006C48 */
    UINT32                                          rsv_0C4C;                                        /* 0C4C, 0x1A006C4C */
    CAM_B_REG_FLK_A_CON                             CAM_B_FLK_A_CON;                                 /* 0C50, 0x1A006C50 */
    CAM_B_REG_FLK_A_OFST                            CAM_B_FLK_A_OFST;                                /* 0C54, 0x1A006C54 */
    CAM_B_REG_FLK_A_SIZE                            CAM_B_FLK_A_SIZE;                                /* 0C58, 0x1A006C58 */
    CAM_B_REG_FLK_A_NUM                             CAM_B_FLK_A_NUM;                                 /* 0C5C, 0x1A006C5C */
    UINT32                                          rsv_0C60[4];                                     /* 0C60..0C6F, 0x1A006C60..1A006C6F */
    CAM_B_REG_EIS_PREP_ME_CTRL1                     CAM_B_EIS_PREP_ME_CTRL1;                         /* 0C70, 0x1A006C70 */
    CAM_B_REG_EIS_PREP_ME_CTRL2                     CAM_B_EIS_PREP_ME_CTRL2;                         /* 0C74, 0x1A006C74 */
    CAM_B_REG_EIS_LMV_TH                            CAM_B_EIS_LMV_TH;                                /* 0C78, 0x1A006C78 */
    CAM_B_REG_EIS_FL_OFFSET                         CAM_B_EIS_FL_OFFSET;                             /* 0C7C, 0x1A006C7C */
    CAM_B_REG_EIS_MB_OFFSET                         CAM_B_EIS_MB_OFFSET;                             /* 0C80, 0x1A006C80 */
    CAM_B_REG_EIS_MB_INTERVAL                       CAM_B_EIS_MB_INTERVAL;                           /* 0C84, 0x1A006C84 */
    CAM_B_REG_EIS_GMV                               CAM_B_EIS_GMV;                                   /* 0C88, 0x1A006C88 */
    CAM_B_REG_EIS_ERR_CTRL                          CAM_B_EIS_ERR_CTRL;                              /* 0C8C, 0x1A006C8C */
    CAM_B_REG_EIS_IMAGE_CTRL                        CAM_B_EIS_IMAGE_CTRL;                            /* 0C90, 0x1A006C90 */
    UINT32                                          rsv_0C94[7];                                     /* 0C94..0CAF, 0x1A006C94..1A006CAF */
    CAM_B_REG_SGG5_PGN                              CAM_B_SGG5_PGN;                                  /* 0CB0, 0x1A006CB0 */
    CAM_B_REG_SGG5_GMRC_1                           CAM_B_SGG5_GMRC_1;                               /* 0CB4, 0x1A006CB4 */
    CAM_B_REG_SGG5_GMRC_2                           CAM_B_SGG5_GMRC_2;                               /* 0CB8, 0x1A006CB8 */
    UINT32                                          rsv_0CBC;                                        /* 0CBC, 0x1A006CBC */
    CAM_B_REG_HDS_MODE                              CAM_B_HDS_MODE;                                  /* 0CC0, 0x1A006CC0 */
    UINT32                                          rsv_0CC4[7];                                     /* 0CC4..0CDF, 0x1A006CC4..1A006CDF */
    CAM_B_REG_RSS_B_CONTROL                         CAM_B_RSS_B_CONTROL;                             /* 0CE0, 0x1A006CE0 */
    CAM_B_REG_RSS_B_IN_IMG                          CAM_B_RSS_B_IN_IMG;                              /* 0CE4, 0x1A006CE4 */
    CAM_B_REG_RSS_B_OUT_IMG                         CAM_B_RSS_B_OUT_IMG;                             /* 0CE8, 0x1A006CE8 */
    CAM_B_REG_RSS_B_HORI_STEP                       CAM_B_RSS_B_HORI_STEP;                           /* 0CEC, 0x1A006CEC */
    CAM_B_REG_RSS_B_VERT_STEP                       CAM_B_RSS_B_VERT_STEP;                           /* 0CF0, 0x1A006CF0 */
    CAM_B_REG_RSS_B_HORI_INT_OFST                   CAM_B_RSS_B_HORI_INT_OFST;                       /* 0CF4, 0x1A006CF4 */
    CAM_B_REG_RSS_B_HORI_SUB_OFST                   CAM_B_RSS_B_HORI_SUB_OFST;                       /* 0CF8, 0x1A006CF8 */
    CAM_B_REG_RSS_B_VERT_INT_OFST                   CAM_B_RSS_B_VERT_INT_OFST;                       /* 0CFC, 0x1A006CFC */
    CAM_B_REG_RSS_B_VERT_SUB_OFST                   CAM_B_RSS_B_VERT_SUB_OFST;                       /* 0D00, 0x1A006D00 */
    UINT32                                          rsv_0D04[7];                                     /* 0D04..0D1F, 0x1A006D04..1A006D1F */
    CAM_B_REG_UFE_CON                               CAM_B_UFE_CON;                                   /* 0D20, 0x1A006D20 */
    UINT32                                          rsv_0D24[3];                                     /* 0D24..0D2F, 0x1A006D24..1A006D2F */
    CAM_B_REG_BMX2_CTL                              CAM_B_BMX2_CTL;                                  /* 0D30, 0x1A006D30 */
    CAM_B_REG_BMX2_CROP                             CAM_B_BMX2_CROP;                                 /* 0D34, 0x1A006D34 */
    CAM_B_REG_BMX2_VSIZE                            CAM_B_BMX2_VSIZE;                                /* 0D38, 0x1A006D38 */
    UINT32                                          rsv_0D3C[5];                                     /* 0D3C..0D4F, 0x1A006D3C..1A006D4F */
    CAM_B_REG_ADBS_CTL                              CAM_B_ADBS_CTL;                                  /* 0D50, 0x1A006D50 */
    CAM_B_REG_ADBS_GRAY_BLD_0                       CAM_B_ADBS_GRAY_BLD_0;                           /* 0D54, 0x1A006D54 */
    CAM_B_REG_ADBS_GRAY_BLD_1                       CAM_B_ADBS_GRAY_BLD_1;                           /* 0D58, 0x1A006D58 */
    CAM_B_REG_ADBS_BIAS_LUT_R0                      CAM_B_ADBS_BIAS_LUT_R0;                          /* 0D5C, 0x1A006D5C */
    CAM_B_REG_ADBS_BIAS_LUT_R1                      CAM_B_ADBS_BIAS_LUT_R1;                          /* 0D60, 0x1A006D60 */
    CAM_B_REG_ADBS_BIAS_LUT_R2                      CAM_B_ADBS_BIAS_LUT_R2;                          /* 0D64, 0x1A006D64 */
    CAM_B_REG_ADBS_BIAS_LUT_R3                      CAM_B_ADBS_BIAS_LUT_R3;                          /* 0D68, 0x1A006D68 */
    CAM_B_REG_ADBS_BIAS_LUT_G0                      CAM_B_ADBS_BIAS_LUT_G0;                          /* 0D6C, 0x1A006D6C */
    CAM_B_REG_ADBS_BIAS_LUT_G1                      CAM_B_ADBS_BIAS_LUT_G1;                          /* 0D70, 0x1A006D70 */
    CAM_B_REG_ADBS_BIAS_LUT_G2                      CAM_B_ADBS_BIAS_LUT_G2;                          /* 0D74, 0x1A006D74 */
    CAM_B_REG_ADBS_BIAS_LUT_G3                      CAM_B_ADBS_BIAS_LUT_G3;                          /* 0D78, 0x1A006D78 */
    CAM_B_REG_ADBS_BIAS_LUT_B0                      CAM_B_ADBS_BIAS_LUT_B0;                          /* 0D7C, 0x1A006D7C */
    CAM_B_REG_ADBS_BIAS_LUT_B1                      CAM_B_ADBS_BIAS_LUT_B1;                          /* 0D80, 0x1A006D80 */
    CAM_B_REG_ADBS_BIAS_LUT_B2                      CAM_B_ADBS_BIAS_LUT_B2;                          /* 0D84, 0x1A006D84 */
    CAM_B_REG_ADBS_BIAS_LUT_B3                      CAM_B_ADBS_BIAS_LUT_B3;                          /* 0D88, 0x1A006D88 */
    CAM_B_REG_ADBS_GAIN_0                           CAM_B_ADBS_GAIN_0;                               /* 0D8C, 0x1A006D8C */
    CAM_B_REG_ADBS_GAIN_1                           CAM_B_ADBS_GAIN_1;                               /* 0D90, 0x1A006D90 */
    CAM_B_REG_ADBS_IVGN_0                           CAM_B_ADBS_IVGN_0;                               /* 0D94, 0x1A006D94 */
    CAM_B_REG_ADBS_IVGN_1                           CAM_B_ADBS_IVGN_1;                               /* 0D98, 0x1A006D98 */
    CAM_B_REG_ADBS_HDR                              CAM_B_ADBS_HDR;                                  /* 0D9C, 0x1A006D9C */
    CAM_B_REG_ADBS_CMDL_ONLY_1                      CAM_B_ADBS_CMDL_ONLY_1;                          /* 0DA0, 0x1A006DA0 */
    UINT32                                          rsv_0DA4[3];                                     /* 0DA4..0DAF, 0x1A006DA4..1A006DAF */
    CAM_B_REG_DCPN_HDR_EN                           CAM_B_DCPN_HDR_EN;                               /* 0DB0, 0x1A006DB0 */
    CAM_B_REG_DCPN_IN_IMG_SIZE                      CAM_B_DCPN_IN_IMG_SIZE;                          /* 0DB4, 0x1A006DB4 */
    CAM_B_REG_DCPN_ALGO_PARAM1                      CAM_B_DCPN_ALGO_PARAM1;                          /* 0DB8, 0x1A006DB8 */
    CAM_B_REG_DCPN_ALGO_PARAM2                      CAM_B_DCPN_ALGO_PARAM2;                          /* 0DBC, 0x1A006DBC */
    CAM_B_REG_DCPN_GTM_X0                           CAM_B_DCPN_GTM_X0;                               /* 0DC0, 0x1A006DC0 */
    CAM_B_REG_DCPN_GTM_Y0                           CAM_B_DCPN_GTM_Y0;                               /* 0DC4, 0x1A006DC4 */
    CAM_B_REG_DCPN_GTM_S0                           CAM_B_DCPN_GTM_S0;                               /* 0DC8, 0x1A006DC8 */
    CAM_B_REG_DCPN_GTM_S1                           CAM_B_DCPN_GTM_S1;                               /* 0DCC, 0x1A006DCC */
    UINT32                                          rsv_0DD0[8];                                     /* 0DD0..0DEF, 0x1A006DD0..1A006DEF */
    CAM_B_REG_CPN_HDR_CTL_EN                        CAM_B_CPN_HDR_CTL_EN;                            /* 0DF0, 0x1A006DF0 */
    CAM_B_REG_CPN_IN_IMG_SIZE                       CAM_B_CPN_IN_IMG_SIZE;                           /* 0DF4, 0x1A006DF4 */
    CAM_B_REG_CPN_ALGO_PARAM1                       CAM_B_CPN_ALGO_PARAM1;                           /* 0DF8, 0x1A006DF8 */
    CAM_B_REG_CPN_ALGO_PARAM2                       CAM_B_CPN_ALGO_PARAM2;                           /* 0DFC, 0x1A006DFC */
    CAM_B_REG_CPN_GTM_X0X1                          CAM_B_CPN_GTM_X0X1;                              /* 0E00, 0x1A006E00 */
    CAM_B_REG_CPN_GTM_X2X3                          CAM_B_CPN_GTM_X2X3;                              /* 0E04, 0x1A006E04 */
    CAM_B_REG_CPN_GTM_X4X5                          CAM_B_CPN_GTM_X4X5;                              /* 0E08, 0x1A006E08 */
    CAM_B_REG_CPN_GTM_X6                            CAM_B_CPN_GTM_X6;                                /* 0E0C, 0x1A006E0C */
    CAM_B_REG_CPN_GTM_Y0Y1                          CAM_B_CPN_GTM_Y0Y1;                              /* 0E10, 0x1A006E10 */
    CAM_B_REG_CPN_GTM_Y2Y3                          CAM_B_CPN_GTM_Y2Y3;                              /* 0E14, 0x1A006E14 */
    CAM_B_REG_CPN_GTM_Y4Y5                          CAM_B_CPN_GTM_Y4Y5;                              /* 0E18, 0x1A006E18 */
    CAM_B_REG_CPN_GTM_Y6                            CAM_B_CPN_GTM_Y6;                                /* 0E1C, 0x1A006E1C */
    CAM_B_REG_CPN_GTM_S0S1                          CAM_B_CPN_GTM_S0S1;                              /* 0E20, 0x1A006E20 */
    CAM_B_REG_CPN_GTM_S2S3                          CAM_B_CPN_GTM_S2S3;                              /* 0E24, 0x1A006E24 */
    CAM_B_REG_CPN_GTM_S4S5                          CAM_B_CPN_GTM_S4S5;                              /* 0E28, 0x1A006E28 */
    CAM_B_REG_CPN_GTM_S6S7                          CAM_B_CPN_GTM_S6S7;                              /* 0E2C, 0x1A006E2C */
    UINT32                                          rsv_0E30[92];                                    /* 0E30..0F9F, 0x1A006E30..1A006F9F */
    CAM_B_REG_SGM_R_OFST_TABLE0_3                   CAM_B_SGM_R_OFST_TABLE0_3;                       /* 0FA0, 0x1A006FA0 */
    CAM_B_REG_SGM_R_OFST_TABLE4_7                   CAM_B_SGM_R_OFST_TABLE4_7;                       /* 0FA4, 0x1A006FA4 */
    CAM_B_REG_SGM_R_OFST_TABLE8_11                  CAM_B_SGM_R_OFST_TABLE8_11;                      /* 0FA8, 0x1A006FA8 */
    CAM_B_REG_SGM_R_OFST_TABLE12_15                 CAM_B_SGM_R_OFST_TABLE12_15;                     /* 0FAC, 0x1A006FAC */
    CAM_B_REG_SGM_G_OFST_TABLE0_3                   CAM_B_SGM_G_OFST_TABLE0_3;                       /* 0FB0, 0x1A006FB0 */
    CAM_B_REG_SGM_G_OFST_TABLE4_7                   CAM_B_SGM_G_OFST_TABLE4_7;                       /* 0FB4, 0x1A006FB4 */
    CAM_B_REG_SGM_G_OFST_TABLE8_11                  CAM_B_SGM_G_OFST_TABLE8_11;                      /* 0FB8, 0x1A006FB8 */
    CAM_B_REG_SGM_G_OFST_TABLE12_15                 CAM_B_SGM_G_OFST_TABLE12_15;                     /* 0FBC, 0x1A006FBC */
    CAM_B_REG_SGM_B_OFST_TABLE0_3                   CAM_B_SGM_B_OFST_TABLE0_3;                       /* 0FC0, 0x1A006FC0 */
    CAM_B_REG_SGM_B_OFST_TABLE4_7                   CAM_B_SGM_B_OFST_TABLE4_7;                       /* 0FC4, 0x1A006FC4 */
    CAM_B_REG_SGM_B_OFST_TABLE8_11                  CAM_B_SGM_B_OFST_TABLE8_11;                      /* 0FC8, 0x1A006FC8 */
    CAM_B_REG_SGM_B_OFST_TABLE12_15                 CAM_B_SGM_B_OFST_TABLE12_15;                     /* 0FCC, 0x1A006FCC */
    UINT32                                          rsv_0FD0[12];                                    /* 0FD0..0FFF, 0x1A006FD0..1A006FFF */
    CAM_B_REG_DMA_SOFT_RSTSTAT                      CAM_B_DMA_SOFT_RSTSTAT;                          /* 1000, 0x1A007000 */
    CAM_B_REG_CQ0I_BASE_ADDR                        CAM_B_CQ0I_BASE_ADDR;                            /* 1004, 0x1A007004 */
    CAM_B_REG_CQ0I_XSIZE                            CAM_B_CQ0I_XSIZE;                                /* 1008, 0x1A007008 */
    CAM_B_REG_VERTICAL_FLIP_EN                      CAM_B_VERTICAL_FLIP_EN;                          /* 100C, 0x1A00700C */
    CAM_B_REG_DMA_SOFT_RESET                        CAM_B_DMA_SOFT_RESET;                            /* 1010, 0x1A007010 */
    CAM_B_REG_LAST_ULTRA_EN                         CAM_B_LAST_ULTRA_EN;                             /* 1014, 0x1A007014 */
    CAM_B_REG_SPECIAL_FUN_EN                        CAM_B_SPECIAL_FUN_EN;                            /* 1018, 0x1A007018 */
    UINT32                                          rsv_101C;                                        /* 101C, 0x1A00701C */
    CAM_B_REG_IMGO_BASE_ADDR                        CAM_B_IMGO_BASE_ADDR;                            /* 1020, 0x1A007020 */
    UINT32                                          rsv_1024;                                        /* 1024, 0x1A007024 */
    CAM_B_REG_IMGO_OFST_ADDR                        CAM_B_IMGO_OFST_ADDR;                            /* 1028, 0x1A007028 */
    CAM_B_REG_IMGO_DRS                              CAM_B_IMGO_DRS;                                  /* 102C, 0x1A00702C */
    CAM_B_REG_IMGO_XSIZE                            CAM_B_IMGO_XSIZE;                                /* 1030, 0x1A007030 */
    CAM_B_REG_IMGO_YSIZE                            CAM_B_IMGO_YSIZE;                                /* 1034, 0x1A007034 */
    CAM_B_REG_IMGO_STRIDE                           CAM_B_IMGO_STRIDE;                               /* 1038, 0x1A007038 */
    CAM_B_REG_IMGO_CON                              CAM_B_IMGO_CON;                                  /* 103C, 0x1A00703C */
    CAM_B_REG_IMGO_CON2                             CAM_B_IMGO_CON2;                                 /* 1040, 0x1A007040 */
    CAM_B_REG_IMGO_CON3                             CAM_B_IMGO_CON3;                                 /* 1044, 0x1A007044 */
    CAM_B_REG_IMGO_CROP                             CAM_B_IMGO_CROP;                                 /* 1048, 0x1A007048 */
    CAM_B_REG_IMGO_CON4                             CAM_B_IMGO_CON4;                                 /* 104C, 0x1A00704C */
    CAM_B_REG_RRZO_BASE_ADDR                        CAM_B_RRZO_BASE_ADDR;                            /* 1050, 0x1A007050 */
    UINT32                                          rsv_1054;                                        /* 1054, 0x1A007054 */
    CAM_B_REG_RRZO_OFST_ADDR                        CAM_B_RRZO_OFST_ADDR;                            /* 1058, 0x1A007058 */
    CAM_B_REG_RRZO_DRS                              CAM_B_RRZO_DRS;                                  /* 105C, 0x1A00705C */
    CAM_B_REG_RRZO_XSIZE                            CAM_B_RRZO_XSIZE;                                /* 1060, 0x1A007060 */
    CAM_B_REG_RRZO_YSIZE                            CAM_B_RRZO_YSIZE;                                /* 1064, 0x1A007064 */
    CAM_B_REG_RRZO_STRIDE                           CAM_B_RRZO_STRIDE;                               /* 1068, 0x1A007068 */
    CAM_B_REG_RRZO_CON                              CAM_B_RRZO_CON;                                  /* 106C, 0x1A00706C */
    CAM_B_REG_RRZO_CON2                             CAM_B_RRZO_CON2;                                 /* 1070, 0x1A007070 */
    CAM_B_REG_RRZO_CON3                             CAM_B_RRZO_CON3;                                 /* 1074, 0x1A007074 */
    CAM_B_REG_RRZO_CROP                             CAM_B_RRZO_CROP;                                 /* 1078, 0x1A007078 */
    CAM_B_REG_RRZO_CON4                             CAM_B_RRZO_CON4;                                 /* 107C, 0x1A00707C */
    CAM_B_REG_AAO_BASE_ADDR                         CAM_B_AAO_BASE_ADDR;                             /* 1080, 0x1A007080 */
    UINT32                                          rsv_1084;                                        /* 1084, 0x1A007084 */
    CAM_B_REG_AAO_OFST_ADDR                         CAM_B_AAO_OFST_ADDR;                             /* 1088, 0x1A007088 */
    CAM_B_REG_AAO_DRS                               CAM_B_AAO_DRS;                                   /* 108C, 0x1A00708C */
    CAM_B_REG_AAO_XSIZE                             CAM_B_AAO_XSIZE;                                 /* 1090, 0x1A007090 */
    CAM_B_REG_AAO_YSIZE                             CAM_B_AAO_YSIZE;                                 /* 1094, 0x1A007094 */
    CAM_B_REG_AAO_STRIDE                            CAM_B_AAO_STRIDE;                                /* 1098, 0x1A007098 */
    CAM_B_REG_AAO_CON                               CAM_B_AAO_CON;                                   /* 109C, 0x1A00709C */
    CAM_B_REG_AAO_CON2                              CAM_B_AAO_CON2;                                  /* 10A0, 0x1A0070A0 */
    CAM_B_REG_AAO_CON3                              CAM_B_AAO_CON3;                                  /* 10A4, 0x1A0070A4 */
    UINT32                                          rsv_10A8;                                        /* 10A8, 0x1A0070A8 */
    CAM_B_REG_AAO_CON4                              CAM_B_AAO_CON4;                                  /* 10AC, 0x1A0070AC */
    CAM_B_REG_AFO_BASE_ADDR                         CAM_B_AFO_BASE_ADDR;                             /* 10B0, 0x1A0070B0 */
    UINT32                                          rsv_10B4;                                        /* 10B4, 0x1A0070B4 */
    CAM_B_REG_AFO_OFST_ADDR                         CAM_B_AFO_OFST_ADDR;                             /* 10B8, 0x1A0070B8 */
    CAM_B_REG_AFO_DRS                               CAM_B_AFO_DRS;                                   /* 10BC, 0x1A0070BC */
    CAM_B_REG_AFO_XSIZE                             CAM_B_AFO_XSIZE;                                 /* 10C0, 0x1A0070C0 */
    CAM_B_REG_AFO_YSIZE                             CAM_B_AFO_YSIZE;                                 /* 10C4, 0x1A0070C4 */
    CAM_B_REG_AFO_STRIDE                            CAM_B_AFO_STRIDE;                                /* 10C8, 0x1A0070C8 */
    CAM_B_REG_AFO_CON                               CAM_B_AFO_CON;                                   /* 10CC, 0x1A0070CC */
    CAM_B_REG_AFO_CON2                              CAM_B_AFO_CON2;                                  /* 10D0, 0x1A0070D0 */
    CAM_B_REG_AFO_CON3                              CAM_B_AFO_CON3;                                  /* 10D4, 0x1A0070D4 */
    UINT32                                          rsv_10D8;                                        /* 10D8, 0x1A0070D8 */
    CAM_B_REG_AFO_CON4                              CAM_B_AFO_CON4;                                  /* 10DC, 0x1A0070DC */
    CAM_B_REG_LCSO_BASE_ADDR                        CAM_B_LCSO_BASE_ADDR;                            /* 10E0, 0x1A0070E0 */
    UINT32                                          rsv_10E4;                                        /* 10E4, 0x1A0070E4 */
    CAM_B_REG_LCSO_OFST_ADDR                        CAM_B_LCSO_OFST_ADDR;                            /* 10E8, 0x1A0070E8 */
    CAM_B_REG_LCSO_DRS                              CAM_B_LCSO_DRS;                                  /* 10EC, 0x1A0070EC */
    CAM_B_REG_LCSO_XSIZE                            CAM_B_LCSO_XSIZE;                                /* 10F0, 0x1A0070F0 */
    CAM_B_REG_LCSO_YSIZE                            CAM_B_LCSO_YSIZE;                                /* 10F4, 0x1A0070F4 */
    CAM_B_REG_LCSO_STRIDE                           CAM_B_LCSO_STRIDE;                               /* 10F8, 0x1A0070F8 */
    CAM_B_REG_LCSO_CON                              CAM_B_LCSO_CON;                                  /* 10FC, 0x1A0070FC */
    CAM_B_REG_LCSO_CON2                             CAM_B_LCSO_CON2;                                 /* 1100, 0x1A007100 */
    CAM_B_REG_LCSO_CON3                             CAM_B_LCSO_CON3;                                 /* 1104, 0x1A007104 */
    UINT32                                          rsv_1108;                                        /* 1108, 0x1A007108 */
    CAM_B_REG_LCSO_CON4                             CAM_B_LCSO_CON4;                                 /* 110C, 0x1A00710C */
    CAM_B_REG_UFEO_BASE_ADDR                        CAM_B_UFEO_BASE_ADDR;                            /* 1110, 0x1A007110 */
    UINT32                                          rsv_1114;                                        /* 1114, 0x1A007114 */
    CAM_B_REG_UFEO_OFST_ADDR                        CAM_B_UFEO_OFST_ADDR;                            /* 1118, 0x1A007118 */
    CAM_B_REG_UFEO_DRS                              CAM_B_UFEO_DRS;                                  /* 111C, 0x1A00711C */
    CAM_B_REG_UFEO_XSIZE                            CAM_B_UFEO_XSIZE;                                /* 1120, 0x1A007120 */
    CAM_B_REG_UFEO_YSIZE                            CAM_B_UFEO_YSIZE;                                /* 1124, 0x1A007124 */
    CAM_B_REG_UFEO_STRIDE                           CAM_B_UFEO_STRIDE;                               /* 1128, 0x1A007128 */
    CAM_B_REG_UFEO_CON                              CAM_B_UFEO_CON;                                  /* 112C, 0x1A00712C */
    CAM_B_REG_UFEO_CON2                             CAM_B_UFEO_CON2;                                 /* 1130, 0x1A007130 */
    CAM_B_REG_UFEO_CON3                             CAM_B_UFEO_CON3;                                 /* 1134, 0x1A007134 */
    UINT32                                          rsv_1138;                                        /* 1138, 0x1A007138 */
    CAM_B_REG_UFEO_CON4                             CAM_B_UFEO_CON4;                                 /* 113C, 0x1A00713C */
    CAM_B_REG_PDO_BASE_ADDR                         CAM_B_PDO_BASE_ADDR;                             /* 1140, 0x1A007140 */
    UINT32                                          rsv_1144;                                        /* 1144, 0x1A007144 */
    CAM_B_REG_PDO_OFST_ADDR                         CAM_B_PDO_OFST_ADDR;                             /* 1148, 0x1A007148 */
    CAM_B_REG_PDO_DRS                               CAM_B_PDO_DRS;                                   /* 114C, 0x1A00714C */
    CAM_B_REG_PDO_XSIZE                             CAM_B_PDO_XSIZE;                                 /* 1150, 0x1A007150 */
    CAM_B_REG_PDO_YSIZE                             CAM_B_PDO_YSIZE;                                 /* 1154, 0x1A007154 */
    CAM_B_REG_PDO_STRIDE                            CAM_B_PDO_STRIDE;                                /* 1158, 0x1A007158 */
    CAM_B_REG_PDO_CON                               CAM_B_PDO_CON;                                   /* 115C, 0x1A00715C */
    CAM_B_REG_PDO_CON2                              CAM_B_PDO_CON2;                                  /* 1160, 0x1A007160 */
    CAM_B_REG_PDO_CON3                              CAM_B_PDO_CON3;                                  /* 1164, 0x1A007164 */
    UINT32                                          rsv_1168;                                        /* 1168, 0x1A007168 */
    CAM_B_REG_PDO_CON4                              CAM_B_PDO_CON4;                                  /* 116C, 0x1A00716C */
    CAM_B_REG_BPCI_BASE_ADDR                        CAM_B_BPCI_BASE_ADDR;                            /* 1170, 0x1A007170 */
    UINT32                                          rsv_1174;                                        /* 1174, 0x1A007174 */
    CAM_B_REG_BPCI_OFST_ADDR                        CAM_B_BPCI_OFST_ADDR;                            /* 1178, 0x1A007178 */
    CAM_B_REG_BPCI_DRS                              CAM_B_BPCI_DRS;                                  /* 117C, 0x1A00717C */
    CAM_B_REG_BPCI_XSIZE                            CAM_B_BPCI_XSIZE;                                /* 1180, 0x1A007180 */
    CAM_B_REG_BPCI_YSIZE                            CAM_B_BPCI_YSIZE;                                /* 1184, 0x1A007184 */
    CAM_B_REG_BPCI_STRIDE                           CAM_B_BPCI_STRIDE;                               /* 1188, 0x1A007188 */
    CAM_B_REG_BPCI_CON                              CAM_B_BPCI_CON;                                  /* 118C, 0x1A00718C */
    CAM_B_REG_BPCI_CON2                             CAM_B_BPCI_CON2;                                 /* 1190, 0x1A007190 */
    CAM_B_REG_BPCI_CON3                             CAM_B_BPCI_CON3;                                 /* 1194, 0x1A007194 */
    UINT32                                          rsv_1198;                                        /* 1198, 0x1A007198 */
    CAM_B_REG_BPCI_CON4                             CAM_B_BPCI_CON4;                                 /* 119C, 0x1A00719C */
    CAM_B_REG_CACI_BASE_ADDR                        CAM_B_CACI_BASE_ADDR;                            /* 11A0, 0x1A0071A0 */
    UINT32                                          rsv_11A4;                                        /* 11A4, 0x1A0071A4 */
    CAM_B_REG_CACI_OFST_ADDR                        CAM_B_CACI_OFST_ADDR;                            /* 11A8, 0x1A0071A8 */
    CAM_B_REG_CACI_DRS                              CAM_B_CACI_DRS;                                  /* 11AC, 0x1A0071AC */
    CAM_B_REG_CACI_XSIZE                            CAM_B_CACI_XSIZE;                                /* 11B0, 0x1A0071B0 */
    CAM_B_REG_CACI_YSIZE                            CAM_B_CACI_YSIZE;                                /* 11B4, 0x1A0071B4 */
    CAM_B_REG_CACI_STRIDE                           CAM_B_CACI_STRIDE;                               /* 11B8, 0x1A0071B8 */
    CAM_B_REG_CACI_CON                              CAM_B_CACI_CON;                                  /* 11BC, 0x1A0071BC */
    CAM_B_REG_CACI_CON2                             CAM_B_CACI_CON2;                                 /* 11C0, 0x1A0071C0 */
    CAM_B_REG_CACI_CON3                             CAM_B_CACI_CON3;                                 /* 11C4, 0x1A0071C4 */
    UINT32                                          rsv_11C8;                                        /* 11C8, 0x1A0071C8 */
    CAM_B_REG_CACI_CON4                             CAM_B_CACI_CON4;                                 /* 11CC, 0x1A0071CC */
    CAM_B_REG_LSCI_BASE_ADDR                        CAM_B_LSCI_BASE_ADDR;                            /* 11D0, 0x1A0071D0 */
    UINT32                                          rsv_11D4;                                        /* 11D4, 0x1A0071D4 */
    CAM_B_REG_LSCI_OFST_ADDR                        CAM_B_LSCI_OFST_ADDR;                            /* 11D8, 0x1A0071D8 */
    CAM_B_REG_LSCI_DRS                              CAM_B_LSCI_DRS;                                  /* 11DC, 0x1A0071DC */
    CAM_B_REG_LSCI_XSIZE                            CAM_B_LSCI_XSIZE;                                /* 11E0, 0x1A0071E0 */
    CAM_B_REG_LSCI_YSIZE                            CAM_B_LSCI_YSIZE;                                /* 11E4, 0x1A0071E4 */
    CAM_B_REG_LSCI_STRIDE                           CAM_B_LSCI_STRIDE;                               /* 11E8, 0x1A0071E8 */
    CAM_B_REG_LSCI_CON                              CAM_B_LSCI_CON;                                  /* 11EC, 0x1A0071EC */
    CAM_B_REG_LSCI_CON2                             CAM_B_LSCI_CON2;                                 /* 11F0, 0x1A0071F0 */
    CAM_B_REG_LSCI_CON3                             CAM_B_LSCI_CON3;                                 /* 11F4, 0x1A0071F4 */
    UINT32                                          rsv_11F8;                                        /* 11F8, 0x1A0071F8 */
    CAM_B_REG_LSCI_CON4                             CAM_B_LSCI_CON4;                                 /* 11FC, 0x1A0071FC */
    CAM_B_REG_LSC3I_BASE_ADDR                       CAM_B_LSC3I_BASE_ADDR;                           /* 1200, 0x1A007200 */
    UINT32                                          rsv_1204;                                        /* 1204, 0x1A007204 */
    CAM_B_REG_LSC3I_OFST_ADDR                       CAM_B_LSC3I_OFST_ADDR;                           /* 1208, 0x1A007208 */
    CAM_B_REG_LSC3I_DRS                             CAM_B_LSC3I_DRS;                                 /* 120C, 0x1A00720C */
    CAM_B_REG_LSC3I_XSIZE                           CAM_B_LSC3I_XSIZE;                               /* 1210, 0x1A007210 */
    CAM_B_REG_LSC3I_YSIZE                           CAM_B_LSC3I_YSIZE;                               /* 1214, 0x1A007214 */
    CAM_B_REG_LSC3I_STRIDE                          CAM_B_LSC3I_STRIDE;                              /* 1218, 0x1A007218 */
    CAM_B_REG_LSC3I_CON                             CAM_B_LSC3I_CON;                                 /* 121C, 0x1A00721C */
    CAM_B_REG_LSC3I_CON2                            CAM_B_LSC3I_CON2;                                /* 1220, 0x1A007220 */
    CAM_B_REG_LSC3I_CON3                            CAM_B_LSC3I_CON3;                                /* 1224, 0x1A007224 */
    UINT32                                          rsv_1228;                                        /* 1228, 0x1A007228 */
    CAM_B_REG_LSC3I_CON4                            CAM_B_LSC3I_CON4;                                /* 122C, 0x1A00722C */
    CAM_B_REG_PDI_BASE_ADDR                         CAM_B_PDI_BASE_ADDR;                             /* 1230, 0x1A007230 */
    CAM_B_REG_PDI_OFST_ADDR                         CAM_B_PDI_OFST_ADDR;                             /* 1234, 0x1A007234 */
    UINT32                                          rsv_1238;                                        /* 1238, 0x1A007238 */
    CAM_B_REG_PDI_DRS                               CAM_B_PDI_DRS;                                   /* 123C, 0x1A00723C */
    CAM_B_REG_PDI_XSIZE                             CAM_B_PDI_XSIZE;                                 /* 1240, 0x1A007240 */
    CAM_B_REG_PDI_YSIZE                             CAM_B_PDI_YSIZE;                                 /* 1244, 0x1A007244 */
    CAM_B_REG_PDI_STRIDE                            CAM_B_PDI_STRIDE;                                /* 1248, 0x1A007248 */
    CAM_B_REG_PDI_CON                               CAM_B_PDI_CON;                                   /* 124C, 0x1A00724C */
    CAM_B_REG_PDI_CON2                              CAM_B_PDI_CON2;                                  /* 1250, 0x1A007250 */
    CAM_B_REG_PDI_CON3                              CAM_B_PDI_CON3;                                  /* 1254, 0x1A007254 */
    UINT32                                          rsv_1258;                                        /* 1258, 0x1A007258 */
    CAM_B_REG_PDI_CON4                              CAM_B_PDI_CON4;                                  /* 125C, 0x1A00725C */
    CAM_B_REG_PSO_BASE_ADDR                         CAM_B_PSO_BASE_ADDR;                             /* 1260, 0x1A007260 */
    CAM_B_REG_PSO_OFST_ADDR                         CAM_B_PSO_OFST_ADDR;                             /* 1264, 0x1A007264 */
    UINT32                                          rsv_1268;                                        /* 1268, 0x1A007268 */
    CAM_B_REG_PSO_DRS                               CAM_B_PSO_DRS;                                   /* 126C, 0x1A00726C */
    CAM_B_REG_PSO_XSIZE                             CAM_B_PSO_XSIZE;                                 /* 1270, 0x1A007270 */
    CAM_B_REG_PSO_YSIZE                             CAM_B_PSO_YSIZE;                                 /* 1274, 0x1A007274 */
    CAM_B_REG_PSO_STRIDE                            CAM_B_PSO_STRIDE;                                /* 1278, 0x1A007278 */
    CAM_B_REG_PSO_CON                               CAM_B_PSO_CON;                                   /* 127C, 0x1A00727C */
    CAM_B_REG_PSO_CON2                              CAM_B_PSO_CON2;                                  /* 1280, 0x1A007280 */
    CAM_B_REG_PSO_CON3                              CAM_B_PSO_CON3;                                  /* 1284, 0x1A007284 */
    UINT32                                          rsv_1288;                                        /* 1288, 0x1A007288 */
    CAM_B_REG_PSO_CON4                              CAM_B_PSO_CON4;                                  /* 128C, 0x1A00728C */
    CAM_B_REG_LMVO_BASE_ADDR                        CAM_B_LMVO_BASE_ADDR;                            /* 1290, 0x1A007290 */
    CAM_B_REG_LMVO_OFST_ADDR                        CAM_B_LMVO_OFST_ADDR;                            /* 1294, 0x1A007294 */
    UINT32                                          rsv_1298;                                        /* 1298, 0x1A007298 */
    CAM_B_REG_LMVO_DRS                              CAM_B_LMVO_DRS;                                  /* 129C, 0x1A00729C */
    CAM_B_REG_LMVO_XSIZE                            CAM_B_LMVO_XSIZE;                                /* 12A0, 0x1A0072A0 */
    CAM_B_REG_LMVO_YSIZE                            CAM_B_LMVO_YSIZE;                                /* 12A4, 0x1A0072A4 */
    CAM_B_REG_LMVO_STRIDE                           CAM_B_LMVO_STRIDE;                               /* 12A8, 0x1A0072A8 */
    CAM_B_REG_LMVO_CON                              CAM_B_LMVO_CON;                                  /* 12AC, 0x1A0072AC */
    CAM_B_REG_LMVO_CON2                             CAM_B_LMVO_CON2;                                 /* 12B0, 0x1A0072B0 */
    CAM_B_REG_LMVO_CON3                             CAM_B_LMVO_CON3;                                 /* 12B4, 0x1A0072B4 */
    UINT32                                          rsv_12B8;                                        /* 12B8, 0x1A0072B8 */
    CAM_B_REG_LMVO_CON4                             CAM_B_LMVO_CON4;                                 /* 12BC, 0x1A0072BC */
    CAM_B_REG_FLKO_BASE_ADDR                        CAM_B_FLKO_BASE_ADDR;                            /* 12C0, 0x1A0072C0 */
    CAM_B_REG_FLKO_OFST_ADDR                        CAM_B_FLKO_OFST_ADDR;                            /* 12C4, 0x1A0072C4 */
    UINT32                                          rsv_12C8;                                        /* 12C8, 0x1A0072C8 */
    CAM_B_REG_FLKO_DRS                              CAM_B_FLKO_DRS;                                  /* 12CC, 0x1A0072CC */
    CAM_B_REG_FLKO_XSIZE                            CAM_B_FLKO_XSIZE;                                /* 12D0, 0x1A0072D0 */
    CAM_B_REG_FLKO_YSIZE                            CAM_B_FLKO_YSIZE;                                /* 12D4, 0x1A0072D4 */
    CAM_B_REG_FLKO_STRIDE                           CAM_B_FLKO_STRIDE;                               /* 12D8, 0x1A0072D8 */
    CAM_B_REG_FLKO_CON                              CAM_B_FLKO_CON;                                  /* 12DC, 0x1A0072DC */
    CAM_B_REG_FLKO_CON2                             CAM_B_FLKO_CON2;                                 /* 12E0, 0x1A0072E0 */
    CAM_B_REG_FLKO_CON3                             CAM_B_FLKO_CON3;                                 /* 12E4, 0x1A0072E4 */
    UINT32                                          rsv_12E8;                                        /* 12E8, 0x1A0072E8 */
    CAM_B_REG_FLKO_CON4                             CAM_B_FLKO_CON4;                                 /* 12EC, 0x1A0072EC */
    CAM_B_REG_RSSO_A_BASE_ADDR                      CAM_B_RSSO_A_BASE_ADDR;                          /* 12F0, 0x1A0072F0 */
    CAM_B_REG_RSSO_A_OFST_ADDR                      CAM_B_RSSO_A_OFST_ADDR;                          /* 12F4, 0x1A0072F4 */
    UINT32                                          rsv_12F8;                                        /* 12F8, 0x1A0072F8 */
    CAM_B_REG_RSSO_A_DRS                            CAM_B_RSSO_A_DRS;                                /* 12FC, 0x1A0072FC */
    CAM_B_REG_RSSO_A_XSIZE                          CAM_B_RSSO_A_XSIZE;                              /* 1300, 0x1A007300 */
    CAM_B_REG_RSSO_A_YSIZE                          CAM_B_RSSO_A_YSIZE;                              /* 1304, 0x1A007304 */
    CAM_B_REG_RSSO_A_STRIDE                         CAM_B_RSSO_A_STRIDE;                             /* 1308, 0x1A007308 */
    CAM_B_REG_RSSO_A_CON                            CAM_B_RSSO_A_CON;                                /* 130C, 0x1A00730C */
    CAM_B_REG_RSSO_A_CON2                           CAM_B_RSSO_A_CON2;                               /* 1310, 0x1A007310 */
    CAM_B_REG_RSSO_A_CON3                           CAM_B_RSSO_A_CON3;                               /* 1314, 0x1A007314 */
    UINT32                                          rsv_1318;                                        /* 1318, 0x1A007318 */
    CAM_B_REG_RSSO_A_CON4                           CAM_B_RSSO_A_CON4;                               /* 131C, 0x1A00731C */
    CAM_B_REG_UFGO_BASE_ADDR                        CAM_B_UFGO_BASE_ADDR;                            /* 1320, 0x1A007320 */
    CAM_B_REG_UFGO_OFST_ADDR                        CAM_B_UFGO_OFST_ADDR;                            /* 1324, 0x1A007324 */
    UINT32                                          rsv_1328;                                        /* 1328, 0x1A007328 */
    CAM_B_REG_UFGO_DRS                              CAM_B_UFGO_DRS;                                  /* 132C, 0x1A00732C */
    CAM_B_REG_UFGO_XSIZE                            CAM_B_UFGO_XSIZE;                                /* 1330, 0x1A007330 */
    CAM_B_REG_UFGO_YSIZE                            CAM_B_UFGO_YSIZE;                                /* 1334, 0x1A007334 */
    CAM_B_REG_UFGO_STRIDE                           CAM_B_UFGO_STRIDE;                               /* 1338, 0x1A007338 */
    CAM_B_REG_UFGO_CON                              CAM_B_UFGO_CON;                                  /* 133C, 0x1A00733C */
    CAM_B_REG_UFGO_CON2                             CAM_B_UFGO_CON2;                                 /* 1340, 0x1A007340 */
    CAM_B_REG_UFGO_CON3                             CAM_B_UFGO_CON3;                                 /* 1344, 0x1A007344 */
    UINT32                                          rsv_1348;                                        /* 1348, 0x1A007348 */
    CAM_B_REG_UFGO_CON4                             CAM_B_UFGO_CON4;                                 /* 134C, 0x1A00734C */
    CAM_B_REG_DMA_ERR_CTRL                          CAM_B_DMA_ERR_CTRL;                              /* 1350, 0x1A007350 */
    UINT32                                          rsv_1354[3];                                     /* 1354..135F, 0x1A007354..1A00735F */
    CAM_B_REG_IMGO_ERR_STAT                         CAM_B_IMGO_ERR_STAT;                             /* 1360, 0x1A007360 */
    CAM_B_REG_RRZO_ERR_STAT                         CAM_B_RRZO_ERR_STAT;                             /* 1364, 0x1A007364 */
    CAM_B_REG_AAO_ERR_STAT                          CAM_B_AAO_ERR_STAT;                              /* 1368, 0x1A007368 */
    CAM_B_REG_AFO_ERR_STAT                          CAM_B_AFO_ERR_STAT;                              /* 136C, 0x1A00736C */
    CAM_B_REG_LCSO_ERR_STAT                         CAM_B_LCSO_ERR_STAT;                             /* 1370, 0x1A007370 */
    CAM_B_REG_UFEO_ERR_STAT                         CAM_B_UFEO_ERR_STAT;                             /* 1374, 0x1A007374 */
    CAM_B_REG_PDO_ERR_STAT                          CAM_B_PDO_ERR_STAT;                              /* 1378, 0x1A007378 */
    CAM_B_REG_BPCI_ERR_STAT                         CAM_B_BPCI_ERR_STAT;                             /* 137C, 0x1A00737C */
    CAM_B_REG_CACI_ERR_STAT                         CAM_B_CACI_ERR_STAT;                             /* 1380, 0x1A007380 */
    CAM_B_REG_LSCI_ERR_STAT                         CAM_B_LSCI_ERR_STAT;                             /* 1384, 0x1A007384 */
    CAM_B_REG_LSC3I_ERR_STAT                        CAM_B_LSC3I_ERR_STAT;                            /* 1388, 0x1A007388 */
    CAM_B_REG_PDI_ERR_STAT                          CAM_B_PDI_ERR_STAT;                              /* 138C, 0x1A00738C */
    CAM_B_REG_LMVO_ERR_STAT                         CAM_B_LMVO_ERR_STAT;                             /* 1390, 0x1A007390 */
    CAM_B_REG_FLKO_ERR_STAT                         CAM_B_FLKO_ERR_STAT;                             /* 1394, 0x1A007394 */
    CAM_B_REG_RSSO_A_ERR_STAT                       CAM_B_RSSO_A_ERR_STAT;                           /* 1398, 0x1A007398 */
    CAM_B_REG_UFGO_ERR_STAT                         CAM_B_UFGO_ERR_STAT;                             /* 139C, 0x1A00739C */
    CAM_B_REG_PSO_ERR_STAT                          CAM_B_PSO_ERR_STAT;                              /* 13A0, 0x1A0073A0 */
    UINT32                                          rsv_13A4[2];                                     /* 13A4..13AB, 0x1A0073A4..1A0073AB */
    CAM_B_REG_DMA_DEBUG_ADDR                        CAM_B_DMA_DEBUG_ADDR;                            /* 13AC, 0x1A0073AC */
    CAM_B_REG_DMA_RSV1                              CAM_B_DMA_RSV1;                                  /* 13B0, 0x1A0073B0 */
    CAM_B_REG_DMA_RSV2                              CAM_B_DMA_RSV2;                                  /* 13B4, 0x1A0073B4 */
    CAM_B_REG_DMA_RSV3                              CAM_B_DMA_RSV3;                                  /* 13B8, 0x1A0073B8 */
    CAM_B_REG_DMA_RSV4                              CAM_B_DMA_RSV4;                                  /* 13BC, 0x1A0073BC */
    CAM_B_REG_DMA_RSV5                              CAM_B_DMA_RSV5;                                  /* 13C0, 0x1A0073C0 */
    CAM_B_REG_DMA_RSV6                              CAM_B_DMA_RSV6;                                  /* 13C4, 0x1A0073C4 */
    CAM_B_REG_DMA_DEBUG_SEL                         CAM_B_DMA_DEBUG_SEL;                             /* 13C8, 0x1A0073C8 */
    CAM_B_REG_DMA_BW_SELF_TEST                      CAM_B_DMA_BW_SELF_TEST;                          /* 13CC, 0x1A0073CC */
    UINT32                                          rsv_13D0[12];                                    /* 13D0..13FF, 0x1A0073D0..1A0073FF */
    CAM_B_REG_DMA_FRAME_HEADER_EN                   CAM_B_DMA_FRAME_HEADER_EN;                       /* 1400, 0x1A007400 */
    CAM_B_REG_IMGO_FH_BASE_ADDR                     CAM_B_IMGO_FH_BASE_ADDR;                         /* 1404, 0x1A007404 */
    CAM_B_REG_RRZO_FH_BASE_ADDR                     CAM_B_RRZO_FH_BASE_ADDR;                         /* 1408, 0x1A007408 */
    CAM_B_REG_AAO_FH_BASE_ADDR                      CAM_B_AAO_FH_BASE_ADDR;                          /* 140C, 0x1A00740C */
    CAM_B_REG_AFO_FH_BASE_ADDR                      CAM_B_AFO_FH_BASE_ADDR;                          /* 1410, 0x1A007410 */
    CAM_B_REG_LCSO_FH_BASE_ADDR                     CAM_B_LCSO_FH_BASE_ADDR;                         /* 1414, 0x1A007414 */
    CAM_B_REG_UFEO_FH_BASE_ADDR                     CAM_B_UFEO_FH_BASE_ADDR;                         /* 1418, 0x1A007418 */
    CAM_B_REG_PDO_FH_BASE_ADDR                      CAM_B_PDO_FH_BASE_ADDR;                          /* 141C, 0x1A00741C */
    CAM_B_REG_PSO_FH_BASE_ADDR                      CAM_B_PSO_FH_BASE_ADDR;                          /* 1420, 0x1A007420 */
    CAM_B_REG_LMVO_FH_BASE_ADDR                     CAM_B_LMVO_FH_BASE_ADDR;                         /* 1424, 0x1A007424 */
    CAM_B_REG_FLKO_FH_BASE_ADDR                     CAM_B_FLKO_FH_BASE_ADDR;                         /* 1428, 0x1A007428 */
    CAM_B_REG_RSSO_A_FH_BASE_ADDR                   CAM_B_RSSO_A_FH_BASE_ADDR;                       /* 142C, 0x1A00742C */
    CAM_B_REG_UFGO_FH_BASE_ADDR                     CAM_B_UFGO_FH_BASE_ADDR;                         /* 1430, 0x1A007430 */
    CAM_B_REG_IMGO_FH_SPARE_2                       CAM_B_IMGO_FH_SPARE_2;                           /* 1434, 0x1A007434 */
    CAM_B_REG_IMGO_FH_SPARE_3                       CAM_B_IMGO_FH_SPARE_3;                           /* 1438, 0x1A007438 */
    CAM_B_REG_IMGO_FH_SPARE_4                       CAM_B_IMGO_FH_SPARE_4;                           /* 143C, 0x1A00743C */
    CAM_B_REG_IMGO_FH_SPARE_5                       CAM_B_IMGO_FH_SPARE_5;                           /* 1440, 0x1A007440 */
    CAM_B_REG_IMGO_FH_SPARE_6                       CAM_B_IMGO_FH_SPARE_6;                           /* 1444, 0x1A007444 */
    CAM_B_REG_IMGO_FH_SPARE_7                       CAM_B_IMGO_FH_SPARE_7;                           /* 1448, 0x1A007448 */
    CAM_B_REG_IMGO_FH_SPARE_8                       CAM_B_IMGO_FH_SPARE_8;                           /* 144C, 0x1A00744C */
    CAM_B_REG_IMGO_FH_SPARE_9                       CAM_B_IMGO_FH_SPARE_9;                           /* 1450, 0x1A007450 */
    CAM_B_REG_IMGO_FH_SPARE_10                      CAM_B_IMGO_FH_SPARE_10;                          /* 1454, 0x1A007454 */
    CAM_B_REG_IMGO_FH_SPARE_11                      CAM_B_IMGO_FH_SPARE_11;                          /* 1458, 0x1A007458 */
    CAM_B_REG_IMGO_FH_SPARE_12                      CAM_B_IMGO_FH_SPARE_12;                          /* 145C, 0x1A00745C */
    CAM_B_REG_IMGO_FH_SPARE_13                      CAM_B_IMGO_FH_SPARE_13;                          /* 1460, 0x1A007460 */
    CAM_B_REG_IMGO_FH_SPARE_14                      CAM_B_IMGO_FH_SPARE_14;                          /* 1464, 0x1A007464 */
    CAM_B_REG_IMGO_FH_SPARE_15                      CAM_B_IMGO_FH_SPARE_15;                          /* 1468, 0x1A007468 */
    CAM_B_REG_IMGO_FH_SPARE_16                      CAM_B_IMGO_FH_SPARE_16;                          /* 146C, 0x1A00746C */
    UINT32                                          rsv_1470;                                        /* 1470, 0x1A007470 */
    CAM_B_REG_RRZO_FH_SPARE_2                       CAM_B_RRZO_FH_SPARE_2;                           /* 1474, 0x1A007474 */
    CAM_B_REG_RRZO_FH_SPARE_3                       CAM_B_RRZO_FH_SPARE_3;                           /* 1478, 0x1A007478 */
    CAM_B_REG_RRZO_FH_SPARE_4                       CAM_B_RRZO_FH_SPARE_4;                           /* 147C, 0x1A00747C */
    CAM_B_REG_RRZO_FH_SPARE_5                       CAM_B_RRZO_FH_SPARE_5;                           /* 1480, 0x1A007480 */
    CAM_B_REG_RRZO_FH_SPARE_6                       CAM_B_RRZO_FH_SPARE_6;                           /* 1484, 0x1A007484 */
    CAM_B_REG_RRZO_FH_SPARE_7                       CAM_B_RRZO_FH_SPARE_7;                           /* 1488, 0x1A007488 */
    CAM_B_REG_RRZO_FH_SPARE_8                       CAM_B_RRZO_FH_SPARE_8;                           /* 148C, 0x1A00748C */
    CAM_B_REG_RRZO_FH_SPARE_9                       CAM_B_RRZO_FH_SPARE_9;                           /* 1490, 0x1A007490 */
    CAM_B_REG_RRZO_FH_SPARE_10                      CAM_B_RRZO_FH_SPARE_10;                          /* 1494, 0x1A007494 */
    CAM_B_REG_RRZO_FH_SPARE_11                      CAM_B_RRZO_FH_SPARE_11;                          /* 1498, 0x1A007498 */
    CAM_B_REG_RRZO_FH_SPARE_12                      CAM_B_RRZO_FH_SPARE_12;                          /* 149C, 0x1A00749C */
    CAM_B_REG_RRZO_FH_SPARE_13                      CAM_B_RRZO_FH_SPARE_13;                          /* 14A0, 0x1A0074A0 */
    CAM_B_REG_RRZO_FH_SPARE_14                      CAM_B_RRZO_FH_SPARE_14;                          /* 14A4, 0x1A0074A4 */
    CAM_B_REG_RRZO_FH_SPARE_15                      CAM_B_RRZO_FH_SPARE_15;                          /* 14A8, 0x1A0074A8 */
    CAM_B_REG_RRZO_FH_SPARE_16                      CAM_B_RRZO_FH_SPARE_16;                          /* 14AC, 0x1A0074AC */
    UINT32                                          rsv_14B0;                                        /* 14B0, 0x1A0074B0 */
    CAM_B_REG_AAO_FH_SPARE_2                        CAM_B_AAO_FH_SPARE_2;                            /* 14B4, 0x1A0074B4 */
    CAM_B_REG_AAO_FH_SPARE_3                        CAM_B_AAO_FH_SPARE_3;                            /* 14B8, 0x1A0074B8 */
    CAM_B_REG_AAO_FH_SPARE_4                        CAM_B_AAO_FH_SPARE_4;                            /* 14BC, 0x1A0074BC */
    CAM_B_REG_AAO_FH_SPARE_5                        CAM_B_AAO_FH_SPARE_5;                            /* 14C0, 0x1A0074C0 */
    CAM_B_REG_AAO_FH_SPARE_6                        CAM_B_AAO_FH_SPARE_6;                            /* 14C4, 0x1A0074C4 */
    CAM_B_REG_AAO_FH_SPARE_7                        CAM_B_AAO_FH_SPARE_7;                            /* 14C8, 0x1A0074C8 */
    CAM_B_REG_AAO_FH_SPARE_8                        CAM_B_AAO_FH_SPARE_8;                            /* 14CC, 0x1A0074CC */
    CAM_B_REG_AAO_FH_SPARE_9                        CAM_B_AAO_FH_SPARE_9;                            /* 14D0, 0x1A0074D0 */
    CAM_B_REG_AAO_FH_SPARE_10                       CAM_B_AAO_FH_SPARE_10;                           /* 14D4, 0x1A0074D4 */
    CAM_B_REG_AAO_FH_SPARE_11                       CAM_B_AAO_FH_SPARE_11;                           /* 14D8, 0x1A0074D8 */
    CAM_B_REG_AAO_FH_SPARE_12                       CAM_B_AAO_FH_SPARE_12;                           /* 14DC, 0x1A0074DC */
    CAM_B_REG_AAO_FH_SPARE_13                       CAM_B_AAO_FH_SPARE_13;                           /* 14E0, 0x1A0074E0 */
    CAM_B_REG_AAO_FH_SPARE_14                       CAM_B_AAO_FH_SPARE_14;                           /* 14E4, 0x1A0074E4 */
    CAM_B_REG_AAO_FH_SPARE_15                       CAM_B_AAO_FH_SPARE_15;                           /* 14E8, 0x1A0074E8 */
    CAM_B_REG_AAO_FH_SPARE_16                       CAM_B_AAO_FH_SPARE_16;                           /* 14EC, 0x1A0074EC */
    UINT32                                          rsv_14F0;                                        /* 14F0, 0x1A0074F0 */
    CAM_B_REG_AFO_FH_SPARE_2                        CAM_B_AFO_FH_SPARE_2;                            /* 14F4, 0x1A0074F4 */
    CAM_B_REG_AFO_FH_SPARE_3                        CAM_B_AFO_FH_SPARE_3;                            /* 14F8, 0x1A0074F8 */
    CAM_B_REG_AFO_FH_SPARE_4                        CAM_B_AFO_FH_SPARE_4;                            /* 14FC, 0x1A0074FC */
    CAM_B_REG_AFO_FH_SPARE_5                        CAM_B_AFO_FH_SPARE_5;                            /* 1500, 0x1A007500 */
    CAM_B_REG_AFO_FH_SPARE_6                        CAM_B_AFO_FH_SPARE_6;                            /* 1504, 0x1A007504 */
    CAM_B_REG_AFO_FH_SPARE_7                        CAM_B_AFO_FH_SPARE_7;                            /* 1508, 0x1A007508 */
    CAM_B_REG_AFO_FH_SPARE_8                        CAM_B_AFO_FH_SPARE_8;                            /* 150C, 0x1A00750C */
    CAM_B_REG_AFO_FH_SPARE_9                        CAM_B_AFO_FH_SPARE_9;                            /* 1510, 0x1A007510 */
    CAM_B_REG_AFO_FH_SPARE_10                       CAM_B_AFO_FH_SPARE_10;                           /* 1514, 0x1A007514 */
    CAM_B_REG_AFO_FH_SPARE_11                       CAM_B_AFO_FH_SPARE_11;                           /* 1518, 0x1A007518 */
    CAM_B_REG_AFO_FH_SPARE_12                       CAM_B_AFO_FH_SPARE_12;                           /* 151C, 0x1A00751C */
    CAM_B_REG_AFO_FH_SPARE_13                       CAM_B_AFO_FH_SPARE_13;                           /* 1520, 0x1A007520 */
    CAM_B_REG_AFO_FH_SPARE_14                       CAM_B_AFO_FH_SPARE_14;                           /* 1524, 0x1A007524 */
    CAM_B_REG_AFO_FH_SPARE_15                       CAM_B_AFO_FH_SPARE_15;                           /* 1528, 0x1A007528 */
    CAM_B_REG_AFO_FH_SPARE_16                       CAM_B_AFO_FH_SPARE_16;                           /* 152C, 0x1A00752C */
    UINT32                                          rsv_1530;                                        /* 1530, 0x1A007530 */
    CAM_B_REG_LCSO_FH_SPARE_2                       CAM_B_LCSO_FH_SPARE_2;                           /* 1534, 0x1A007534 */
    CAM_B_REG_LCSO_FH_SPARE_3                       CAM_B_LCSO_FH_SPARE_3;                           /* 1538, 0x1A007538 */
    CAM_B_REG_LCSO_FH_SPARE_4                       CAM_B_LCSO_FH_SPARE_4;                           /* 153C, 0x1A00753C */
    CAM_B_REG_LCSO_FH_SPARE_5                       CAM_B_LCSO_FH_SPARE_5;                           /* 1540, 0x1A007540 */
    CAM_B_REG_LCSO_FH_SPARE_6                       CAM_B_LCSO_FH_SPARE_6;                           /* 1544, 0x1A007544 */
    CAM_B_REG_LCSO_FH_SPARE_7                       CAM_B_LCSO_FH_SPARE_7;                           /* 1548, 0x1A007548 */
    CAM_B_REG_LCSO_FH_SPARE_8                       CAM_B_LCSO_FH_SPARE_8;                           /* 154C, 0x1A00754C */
    CAM_B_REG_LCSO_FH_SPARE_9                       CAM_B_LCSO_FH_SPARE_9;                           /* 1550, 0x1A007550 */
    CAM_B_REG_LCSO_FH_SPARE_10                      CAM_B_LCSO_FH_SPARE_10;                          /* 1554, 0x1A007554 */
    CAM_B_REG_LCSO_FH_SPARE_11                      CAM_B_LCSO_FH_SPARE_11;                          /* 1558, 0x1A007558 */
    CAM_B_REG_LCSO_FH_SPARE_12                      CAM_B_LCSO_FH_SPARE_12;                          /* 155C, 0x1A00755C */
    CAM_B_REG_LCSO_FH_SPARE_13                      CAM_B_LCSO_FH_SPARE_13;                          /* 1560, 0x1A007560 */
    CAM_B_REG_LCSO_FH_SPARE_14                      CAM_B_LCSO_FH_SPARE_14;                          /* 1564, 0x1A007564 */
    CAM_B_REG_LCSO_FH_SPARE_15                      CAM_B_LCSO_FH_SPARE_15;                          /* 1568, 0x1A007568 */
    CAM_B_REG_LCSO_FH_SPARE_16                      CAM_B_LCSO_FH_SPARE_16;                          /* 156C, 0x1A00756C */
    UINT32                                          rsv_1570;                                        /* 1570, 0x1A007570 */
    CAM_B_REG_UFEO_FH_SPARE_2                       CAM_B_UFEO_FH_SPARE_2;                           /* 1574, 0x1A007574 */
    CAM_B_REG_UFEO_FH_SPARE_3                       CAM_B_UFEO_FH_SPARE_3;                           /* 1578, 0x1A007578 */
    CAM_B_REG_UFEO_FH_SPARE_4                       CAM_B_UFEO_FH_SPARE_4;                           /* 157C, 0x1A00757C */
    CAM_B_REG_UFEO_FH_SPARE_5                       CAM_B_UFEO_FH_SPARE_5;                           /* 1580, 0x1A007580 */
    CAM_B_REG_UFEO_FH_SPARE_6                       CAM_B_UFEO_FH_SPARE_6;                           /* 1584, 0x1A007584 */
    CAM_B_REG_UFEO_FH_SPARE_7                       CAM_B_UFEO_FH_SPARE_7;                           /* 1588, 0x1A007588 */
    CAM_B_REG_UFEO_FH_SPARE_8                       CAM_B_UFEO_FH_SPARE_8;                           /* 158C, 0x1A00758C */
    CAM_B_REG_UFEO_FH_SPARE_9                       CAM_B_UFEO_FH_SPARE_9;                           /* 1590, 0x1A007590 */
    CAM_B_REG_UFEO_FH_SPARE_10                      CAM_B_UFEO_FH_SPARE_10;                          /* 1594, 0x1A007594 */
    CAM_B_REG_UFEO_FH_SPARE_11                      CAM_B_UFEO_FH_SPARE_11;                          /* 1598, 0x1A007598 */
    CAM_B_REG_UFEO_FH_SPARE_12                      CAM_B_UFEO_FH_SPARE_12;                          /* 159C, 0x1A00759C */
    CAM_B_REG_UFEO_FH_SPARE_13                      CAM_B_UFEO_FH_SPARE_13;                          /* 15A0, 0x1A0075A0 */
    CAM_B_REG_UFEO_FH_SPARE_14                      CAM_B_UFEO_FH_SPARE_14;                          /* 15A4, 0x1A0075A4 */
    CAM_B_REG_UFEO_FH_SPARE_15                      CAM_B_UFEO_FH_SPARE_15;                          /* 15A8, 0x1A0075A8 */
    CAM_B_REG_UFEO_FH_SPARE_16                      CAM_B_UFEO_FH_SPARE_16;                          /* 15AC, 0x1A0075AC */
    UINT32                                          rsv_15B0;                                        /* 15B0, 0x1A0075B0 */
    CAM_B_REG_PDO_FH_SPARE_2                        CAM_B_PDO_FH_SPARE_2;                            /* 15B4, 0x1A0075B4 */
    CAM_B_REG_PDO_FH_SPARE_3                        CAM_B_PDO_FH_SPARE_3;                            /* 15B8, 0x1A0075B8 */
    CAM_B_REG_PDO_FH_SPARE_4                        CAM_B_PDO_FH_SPARE_4;                            /* 15BC, 0x1A0075BC */
    CAM_B_REG_PDO_FH_SPARE_5                        CAM_B_PDO_FH_SPARE_5;                            /* 15C0, 0x1A0075C0 */
    CAM_B_REG_PDO_FH_SPARE_6                        CAM_B_PDO_FH_SPARE_6;                            /* 15C4, 0x1A0075C4 */
    CAM_B_REG_PDO_FH_SPARE_7                        CAM_B_PDO_FH_SPARE_7;                            /* 15C8, 0x1A0075C8 */
    CAM_B_REG_PDO_FH_SPARE_8                        CAM_B_PDO_FH_SPARE_8;                            /* 15CC, 0x1A0075CC */
    CAM_B_REG_PDO_FH_SPARE_9                        CAM_B_PDO_FH_SPARE_9;                            /* 15D0, 0x1A0075D0 */
    CAM_B_REG_PDO_FH_SPARE_10                       CAM_B_PDO_FH_SPARE_10;                           /* 15D4, 0x1A0075D4 */
    CAM_B_REG_PDO_FH_SPARE_11                       CAM_B_PDO_FH_SPARE_11;                           /* 15D8, 0x1A0075D8 */
    CAM_B_REG_PDO_FH_SPARE_12                       CAM_B_PDO_FH_SPARE_12;                           /* 15DC, 0x1A0075DC */
    CAM_B_REG_PDO_FH_SPARE_13                       CAM_B_PDO_FH_SPARE_13;                           /* 15E0, 0x1A0075E0 */
    CAM_B_REG_PDO_FH_SPARE_14                       CAM_B_PDO_FH_SPARE_14;                           /* 15E4, 0x1A0075E4 */
    CAM_B_REG_PDO_FH_SPARE_15                       CAM_B_PDO_FH_SPARE_15;                           /* 15E8, 0x1A0075E8 */
    CAM_B_REG_PDO_FH_SPARE_16                       CAM_B_PDO_FH_SPARE_16;                           /* 15EC, 0x1A0075EC */
    CAM_B_REG_PSO_FH_SPARE_4                        CAM_B_PSO_FH_SPARE_4;                            /* 15F0, 0x1A0075F0 */
    CAM_B_REG_PSO_FH_SPARE_2                        CAM_B_PSO_FH_SPARE_2;                            /* 15F4, 0x1A0075F4 */
    CAM_B_REG_PSO_FH_SPARE_3                        CAM_B_PSO_FH_SPARE_3;                            /* 15F8, 0x1A0075F8 */
    UINT32                                          rsv_15FC;                                        /* 15FC, 0x1A0075FC */
    CAM_B_REG_PSO_FH_SPARE_5                        CAM_B_PSO_FH_SPARE_5;                            /* 1600, 0x1A007600 */
    CAM_B_REG_PSO_FH_SPARE_6                        CAM_B_PSO_FH_SPARE_6;                            /* 1604, 0x1A007604 */
    CAM_B_REG_PSO_FH_SPARE_7                        CAM_B_PSO_FH_SPARE_7;                            /* 1608, 0x1A007608 */
    CAM_B_REG_PSO_FH_SPARE_8                        CAM_B_PSO_FH_SPARE_8;                            /* 160C, 0x1A00760C */
    UINT32                                          rsv_1610;                                        /* 1610, 0x1A007610 */
    CAM_B_REG_PSO_FH_SPARE_9                        CAM_B_PSO_FH_SPARE_9;                            /* 1614, 0x1A007614 */
    CAM_B_REG_PSO_FH_SPARE_10                       CAM_B_PSO_FH_SPARE_10;                           /* 1618, 0x1A007618 */
    CAM_B_REG_PSO_FH_SPARE_11                       CAM_B_PSO_FH_SPARE_11;                           /* 161C, 0x1A00761C */
    CAM_B_REG_PSO_FH_SPARE_12                       CAM_B_PSO_FH_SPARE_12;                           /* 1620, 0x1A007620 */
    CAM_B_REG_PSO_FH_SPARE_13                       CAM_B_PSO_FH_SPARE_13;                           /* 1624, 0x1A007624 */
    CAM_B_REG_PSO_FH_SPARE_14                       CAM_B_PSO_FH_SPARE_14;                           /* 1628, 0x1A007628 */
    CAM_B_REG_PSO_FH_SPARE_15                       CAM_B_PSO_FH_SPARE_15;                           /* 162C, 0x1A00762C */
    CAM_B_REG_PSO_FH_SPARE_16                       CAM_B_PSO_FH_SPARE_16;                           /* 1630, 0x1A007630 */
    CAM_B_REG_LMVO_FH_SPARE_2                       CAM_B_LMVO_FH_SPARE_2;                           /* 1634, 0x1A007634 */
    CAM_B_REG_LMVO_FH_SPARE_3                       CAM_B_LMVO_FH_SPARE_3;                           /* 1638, 0x1A007638 */
    CAM_B_REG_LMVO_FH_SPARE_4                       CAM_B_LMVO_FH_SPARE_4;                           /* 163C, 0x1A00763C */
    CAM_B_REG_LMVO_FH_SPARE_5                       CAM_B_LMVO_FH_SPARE_5;                           /* 1640, 0x1A007640 */
    CAM_B_REG_LMVO_FH_SPARE_6                       CAM_B_LMVO_FH_SPARE_6;                           /* 1644, 0x1A007644 */
    CAM_B_REG_LMVO_FH_SPARE_7                       CAM_B_LMVO_FH_SPARE_7;                           /* 1648, 0x1A007648 */
    CAM_B_REG_LMVO_FH_SPARE_8                       CAM_B_LMVO_FH_SPARE_8;                           /* 164C, 0x1A00764C */
    UINT32                                          rsv_1650;                                        /* 1650, 0x1A007650 */
    CAM_B_REG_LMVO_FH_SPARE_9                       CAM_B_LMVO_FH_SPARE_9;                           /* 1654, 0x1A007654 */
    CAM_B_REG_LMVO_FH_SPARE_10                      CAM_B_LMVO_FH_SPARE_10;                          /* 1658, 0x1A007658 */
    CAM_B_REG_LMVO_FH_SPARE_11                      CAM_B_LMVO_FH_SPARE_11;                          /* 165C, 0x1A00765C */
    CAM_B_REG_LMVO_FH_SPARE_12                      CAM_B_LMVO_FH_SPARE_12;                          /* 1660, 0x1A007660 */
    CAM_B_REG_LMVO_FH_SPARE_13                      CAM_B_LMVO_FH_SPARE_13;                          /* 1664, 0x1A007664 */
    CAM_B_REG_LMVO_FH_SPARE_14                      CAM_B_LMVO_FH_SPARE_14;                          /* 1668, 0x1A007668 */
    CAM_B_REG_LMVO_FH_SPARE_15                      CAM_B_LMVO_FH_SPARE_15;                          /* 166C, 0x1A00766C */
    CAM_B_REG_LMVO_FH_SPARE_16                      CAM_B_LMVO_FH_SPARE_16;                          /* 1670, 0x1A007670 */
    CAM_B_REG_FLKO_FH_SPARE_2                       CAM_B_FLKO_FH_SPARE_2;                           /* 1674, 0x1A007674 */
    CAM_B_REG_FLKO_FH_SPARE_3                       CAM_B_FLKO_FH_SPARE_3;                           /* 1678, 0x1A007678 */
    CAM_B_REG_FLKO_FH_SPARE_4                       CAM_B_FLKO_FH_SPARE_4;                           /* 167C, 0x1A00767C */
    CAM_B_REG_FLKO_FH_SPARE_5                       CAM_B_FLKO_FH_SPARE_5;                           /* 1680, 0x1A007680 */
    CAM_B_REG_FLKO_FH_SPARE_6                       CAM_B_FLKO_FH_SPARE_6;                           /* 1684, 0x1A007684 */
    CAM_B_REG_FLKO_FH_SPARE_7                       CAM_B_FLKO_FH_SPARE_7;                           /* 1688, 0x1A007688 */
    CAM_B_REG_FLKO_FH_SPARE_8                       CAM_B_FLKO_FH_SPARE_8;                           /* 168C, 0x1A00768C */
    UINT32                                          rsv_1690;                                        /* 1690, 0x1A007690 */
    CAM_B_REG_FLKO_FH_SPARE_9                       CAM_B_FLKO_FH_SPARE_9;                           /* 1694, 0x1A007694 */
    CAM_B_REG_FLKO_FH_SPARE_10                      CAM_B_FLKO_FH_SPARE_10;                          /* 1698, 0x1A007698 */
    CAM_B_REG_FLKO_FH_SPARE_11                      CAM_B_FLKO_FH_SPARE_11;                          /* 169C, 0x1A00769C */
    CAM_B_REG_FLKO_FH_SPARE_12                      CAM_B_FLKO_FH_SPARE_12;                          /* 16A0, 0x1A0076A0 */
    CAM_B_REG_FLKO_FH_SPARE_13                      CAM_B_FLKO_FH_SPARE_13;                          /* 16A4, 0x1A0076A4 */
    CAM_B_REG_FLKO_FH_SPARE_14                      CAM_B_FLKO_FH_SPARE_14;                          /* 16A8, 0x1A0076A8 */
    CAM_B_REG_FLKO_FH_SPARE_15                      CAM_B_FLKO_FH_SPARE_15;                          /* 16AC, 0x1A0076AC */
    CAM_B_REG_FLKO_FH_SPARE_16                      CAM_B_FLKO_FH_SPARE_16;                          /* 16B0, 0x1A0076B0 */
    CAM_B_REG_RSSO_A_FH_SPARE_2                     CAM_B_RSSO_A_FH_SPARE_2;                         /* 16B4, 0x1A0076B4 */
    CAM_B_REG_RSSO_A_FH_SPARE_3                     CAM_B_RSSO_A_FH_SPARE_3;                         /* 16B8, 0x1A0076B8 */
    CAM_B_REG_RSSO_A_FH_SPARE_4                     CAM_B_RSSO_A_FH_SPARE_4;                         /* 16BC, 0x1A0076BC */
    UINT32                                          rsv_16C0[8];                                     /* 16C0..16DF, 0x1A0076C0..1A0076DF */
    CAM_B_REG_RSSO_A_FH_SPARE_5                     CAM_B_RSSO_A_FH_SPARE_5;                         /* 16E0, 0x1A0076E0 */
    CAM_B_REG_RSSO_A_FH_SPARE_6                     CAM_B_RSSO_A_FH_SPARE_6;                         /* 16E4, 0x1A0076E4 */
    CAM_B_REG_RSSO_A_FH_SPARE_7                     CAM_B_RSSO_A_FH_SPARE_7;                         /* 16E8, 0x1A0076E8 */
    CAM_B_REG_RSSO_A_FH_SPARE_8                     CAM_B_RSSO_A_FH_SPARE_8;                         /* 16EC, 0x1A0076EC */
    UINT32                                          rsv_16F0;                                        /* 16F0, 0x1A0076F0 */
    CAM_B_REG_RSSO_A_FH_SPARE_9                     CAM_B_RSSO_A_FH_SPARE_9;                         /* 16F4, 0x1A0076F4 */
    CAM_B_REG_RSSO_A_FH_SPARE_10                    CAM_B_RSSO_A_FH_SPARE_10;                        /* 16F8, 0x1A0076F8 */
    CAM_B_REG_RSSO_A_FH_SPARE_11                    CAM_B_RSSO_A_FH_SPARE_11;                        /* 16FC, 0x1A0076FC */
    CAM_B_REG_RSSO_A_FH_SPARE_12                    CAM_B_RSSO_A_FH_SPARE_12;                        /* 1700, 0x1A007700 */
    CAM_B_REG_RSSO_A_FH_SPARE_13                    CAM_B_RSSO_A_FH_SPARE_13;                        /* 1704, 0x1A007704 */
    CAM_B_REG_RSSO_A_FH_SPARE_14                    CAM_B_RSSO_A_FH_SPARE_14;                        /* 1708, 0x1A007708 */
    CAM_B_REG_RSSO_A_FH_SPARE_15                    CAM_B_RSSO_A_FH_SPARE_15;                        /* 170C, 0x1A00770C */
    CAM_B_REG_RSSO_A_FH_SPARE_16                    CAM_B_RSSO_A_FH_SPARE_16;                        /* 1710, 0x1A007710 */
    CAM_B_REG_UFGO_FH_SPARE_2                       CAM_B_UFGO_FH_SPARE_2;                           /* 1714, 0x1A007714 */
    CAM_B_REG_UFGO_FH_SPARE_3                       CAM_B_UFGO_FH_SPARE_3;                           /* 1718, 0x1A007718 */
    CAM_B_REG_UFGO_FH_SPARE_4                       CAM_B_UFGO_FH_SPARE_4;                           /* 171C, 0x1A00771C */
    CAM_B_REG_UFGO_FH_SPARE_5                       CAM_B_UFGO_FH_SPARE_5;                           /* 1720, 0x1A007720 */
    CAM_B_REG_UFGO_FH_SPARE_6                       CAM_B_UFGO_FH_SPARE_6;                           /* 1724, 0x1A007724 */
    CAM_B_REG_UFGO_FH_SPARE_7                       CAM_B_UFGO_FH_SPARE_7;                           /* 1728, 0x1A007728 */
    CAM_B_REG_UFGO_FH_SPARE_8                       CAM_B_UFGO_FH_SPARE_8;                           /* 172C, 0x1A00772C */
    CAM_B_REG_UFGO_FH_SPARE_9                       CAM_B_UFGO_FH_SPARE_9;                           /* 1730, 0x1A007730 */
    CAM_B_REG_UFGO_FH_SPARE_10                      CAM_B_UFGO_FH_SPARE_10;                          /* 1734, 0x1A007734 */
    CAM_B_REG_UFGO_FH_SPARE_11                      CAM_B_UFGO_FH_SPARE_11;                          /* 1738, 0x1A007738 */
    CAM_B_REG_UFGO_FH_SPARE_12                      CAM_B_UFGO_FH_SPARE_12;                          /* 173C, 0x1A00773C */
    CAM_B_REG_UFGO_FH_SPARE_13                      CAM_B_UFGO_FH_SPARE_13;                          /* 1740, 0x1A007740 */
    CAM_B_REG_UFGO_FH_SPARE_14                      CAM_B_UFGO_FH_SPARE_14;                          /* 1744, 0x1A007744 */
    CAM_B_REG_UFGO_FH_SPARE_15                      CAM_B_UFGO_FH_SPARE_15;                          /* 1748, 0x1A007748 */
    CAM_B_REG_UFGO_FH_SPARE_16                      CAM_B_UFGO_FH_SPARE_16;                          /* 174C, 0x1A00774C */
    UINT32                                          rsv_1750[556];                                   /* 1750..1FFF, 1A007750..1A007FFF */
}cam_b_reg_t;

typedef struct _cam_c_reg_t_    /* 0x1A008000..0x1A009FFF */
{
    CAM_C_REG_CTL_START                             CAM_C_CTL_START;                                 /* 0000, 0x1A008000 */
    CAM_C_REG_CTL_EN                                CAM_C_CTL_EN;                                    /* 0004, 0x1A008004 */
    CAM_C_REG_CTL_DMA_EN                            CAM_C_CTL_DMA_EN;                                /* 0008, 0x1A008008 */
    CAM_C_REG_CTL_FMT_SEL                           CAM_C_CTL_FMT_SEL;                               /* 000C, 0x1A00800C */
    CAM_C_REG_CTL_SEL                               CAM_C_CTL_SEL;                                   /* 0010, 0x1A008010 */
    CAM_C_REG_CTL_MISC                              CAM_C_CTL_MISC;                                  /* 0014, 0x1A008014 */
    CAM_C_REG_CTL_EN2                               CAM_C_CTL_EN2;                                   /* 0018, 0x1A008018 */
    UINT32                                          rsv_001C;                                        /* 001C, 0x1A00801C */
    CAM_C_REG_CTL_RAW_INT_EN                        CAM_C_CTL_RAW_INT_EN;                            /* 0020, 0x1A008020 */
    CAM_C_REG_CTL_RAW_INT_STATUS                    CAM_C_CTL_RAW_INT_STATUS;                        /* 0024, 0x1A008024 */
    CAM_C_REG_CTL_RAW_INT_STATUSX                   CAM_C_CTL_RAW_INT_STATUSX;                       /* 0028, 0x1A008028 */
    UINT32                                          rsv_002C;                                        /* 002C, 0x1A00802C */
    CAM_C_REG_CTL_RAW_INT2_EN                       CAM_C_CTL_RAW_INT2_EN;                           /* 0030, 0x1A008030 */
    CAM_C_REG_CTL_RAW_INT2_STATUS                   CAM_C_CTL_RAW_INT2_STATUS;                       /* 0034, 0x1A008034 */
    CAM_C_REG_CTL_RAW_INT2_STATUSX                  CAM_C_CTL_RAW_INT2_STATUSX;                      /* 0038, 0x1A008038 */
    UINT32                                          rsv_003C;                                        /* 003C, 0x1A00803C */
    CAM_C_REG_CTL_SW_CTL                            CAM_C_CTL_SW_CTL;                                /* 0040, 0x1A008040 */
    CAM_C_REG_CTL_AB_DONE_SEL                       CAM_C_CTL_AB_DONE_SEL;                           /* 0044, 0x1A008044 */
    CAM_C_REG_CTL_CD_DONE_SEL                       CAM_C_CTL_CD_DONE_SEL;                           /* 0048, 0x1A008048 */
    CAM_C_REG_CTL_UNI_DONE_SEL                      CAM_C_CTL_UNI_DONE_SEL;                          /* 004C, 0x1A00804C */
    CAM_C_REG_CTL_SPARE0                            CAM_C_CTL_SPARE0;                                /* 0050, 0x1A008050 */
    CAM_C_REG_CTL_SPARE1                            CAM_C_CTL_SPARE1;                                /* 0054, 0x1A008054 */
    CAM_C_REG_CTL_SPARE2                            CAM_C_CTL_SPARE2;                                /* 0058, 0x1A008058 */
    CAM_C_REG_CTL_SW_PASS1_DONE                     CAM_C_CTL_SW_PASS1_DONE;                         /* 005C, 0x1A00805C */
    CAM_C_REG_CTL_FBC_RCNT_INC                      CAM_C_CTL_FBC_RCNT_INC;                          /* 0060, 0x1A008060 */
    UINT32                                          rsv_0064[3];                                     /* 0064..006F, 0x1A008064..1A00806F */
    CAM_C_REG_CTL_DBG_SET                           CAM_C_CTL_DBG_SET;                               /* 0070, 0x1A008070 */
    CAM_C_REG_CTL_DBG_PORT                          CAM_C_CTL_DBG_PORT;                              /* 0074, 0x1A008074 */
    CAM_C_REG_CTL_DATE_CODE                         CAM_C_CTL_DATE_CODE;                             /* 0078, 0x1A008078 */
    CAM_C_REG_CTL_PROJ_CODE                         CAM_C_CTL_PROJ_CODE;                             /* 007C, 0x1A00807C */
    CAM_C_REG_CTL_RAW_DCM_DIS                       CAM_C_CTL_RAW_DCM_DIS;                           /* 0080, 0x1A008080 */
    CAM_C_REG_CTL_DMA_DCM_DIS                       CAM_C_CTL_DMA_DCM_DIS;                           /* 0084, 0x1A008084 */
    CAM_C_REG_CTL_TOP_DCM_DIS                       CAM_C_CTL_TOP_DCM_DIS;                           /* 0088, 0x1A008088 */
    UINT32                                          rsv_008C;                                        /* 008C, 0x1A00808C */
    CAM_C_REG_CTL_RAW_DCM_STATUS                    CAM_C_CTL_RAW_DCM_STATUS;                        /* 0090, 0x1A008090 */
    CAM_C_REG_CTL_DMA_DCM_STATUS                    CAM_C_CTL_DMA_DCM_STATUS;                        /* 0094, 0x1A008094 */
    CAM_C_REG_CTL_TOP_DCM_STATUS                    CAM_C_CTL_TOP_DCM_STATUS;                        /* 0098, 0x1A008098 */
    UINT32                                          rsv_009C;                                        /* 009C, 0x1A00809C */
    CAM_C_REG_CTL_RAW_REQ_STATUS                    CAM_C_CTL_RAW_REQ_STATUS;                        /* 00A0, 0x1A0080A0 */
    CAM_C_REG_CTL_DMA_REQ_STATUS                    CAM_C_CTL_DMA_REQ_STATUS;                        /* 00A4, 0x1A0080A4 */
    CAM_C_REG_CTL_RAW_RDY_STATUS                    CAM_C_CTL_RAW_RDY_STATUS;                        /* 00A8, 0x1A0080A8 */
    CAM_C_REG_CTL_DMA_RDY_STATUS                    CAM_C_CTL_DMA_RDY_STATUS;                        /* 00AC, 0x1A0080AC */
    CAM_C_REG_CTL_RAW_CCU_INT_EN                    CAM_C_CTL_RAW_CCU_INT_EN;                        /* 00B0, 0x1A0080B0 */
    CAM_C_REG_CTL_RAW_CCU_INT_STATUS                CAM_C_CTL_RAW_CCU_INT_STATUS;                    /* 00B4, 0x1A0080B4 */
    CAM_C_REG_CTL_RAW_CCU_INT2_EN                   CAM_C_CTL_RAW_CCU_INT2_EN;                       /* 00B8, 0x1A0080B8 */
    CAM_C_REG_CTL_RAW_CCU_INT2_STATUS               CAM_C_CTL_RAW_CCU_INT2_STATUS;                   /* 00BC, 0x1A0080BC */
    CAM_C_REG_CTL_RAW_INT3_EN                       CAM_C_CTL_RAW_INT3_EN;                           /* 00C0, 0x1A0080C0 */
    CAM_C_REG_CTL_RAW_INT3_STATUS                   CAM_C_CTL_RAW_INT3_STATUS;                       /* 00C4, 0x1A0080C4 */
    CAM_C_REG_CTL_RAW_INT3_STATUSX                  CAM_C_CTL_RAW_INT3_STATUSX;                      /* 00C8, 0x1A0080C8 */
    UINT32                                          rsv_00CC;                                        /* 00CC, 0x1A0080CC */
    CAM_C_REG_CTL_RAW_CCU_INT3_EN                   CAM_C_CTL_RAW_CCU_INT3_EN;                       /* 00D0, 0x1A0080D0 */
    CAM_C_REG_CTL_RAW_CCU_INT3_STATUS               CAM_C_CTL_RAW_CCU_INT3_STATUS;                   /* 00D4, 0x1A0080D4 */
    CAM_C_REG_CTL_UNI_B_DONE_SEL                    CAM_C_CTL_UNI_B_DONE_SEL;                        /* 00D8, 0x1A0080D8 */
    UINT32                                          rsv_00DC;                                        /* 00DC, 0x1A0080DC */
    CAM_C_REG_CTL_RAW2_DCM_DIS                      CAM_C_CTL_RAW2_DCM_DIS;                          /* 00E0, 0x1A0080E0 */
    CAM_C_REG_CTL_RAW2_DCM_STATUS                   CAM_C_CTL_RAW2_DCM_STATUS;                       /* 00E4, 0x1A0080E4 */
    CAM_C_REG_CTL_RAW2_REQ_STATUS                   CAM_C_CTL_RAW2_REQ_STATUS;                       /* 00E8, 0x1A0080E8 */
    CAM_C_REG_CTL_RAW2_RDY_STATUS                   CAM_C_CTL_RAW2_RDY_STATUS;                       /* 00EC, 0x1A0080EC */
    UINT32                                          rsv_00F0[8];                                     /* 00F0..010F, 0x1A0080F0..1A00810F */
    CAM_C_REG_FBC_IMGO_CTL1                         CAM_C_FBC_IMGO_CTL1;                             /* 0110, 0x1A008110 */
    CAM_C_REG_FBC_IMGO_CTL2                         CAM_C_FBC_IMGO_CTL2;                             /* 0114, 0x1A008114 */
    CAM_C_REG_FBC_RRZO_CTL1                         CAM_C_FBC_RRZO_CTL1;                             /* 0118, 0x1A008118 */
    CAM_C_REG_FBC_RRZO_CTL2                         CAM_C_FBC_RRZO_CTL2;                             /* 011C, 0x1A00811C */
    CAM_C_REG_FBC_UFEO_CTL1                         CAM_C_FBC_UFEO_CTL1;                             /* 0120, 0x1A008120 */
    CAM_C_REG_FBC_UFEO_CTL2                         CAM_C_FBC_UFEO_CTL2;                             /* 0124, 0x1A008124 */
    CAM_C_REG_FBC_LCSO_CTL1                         CAM_C_FBC_LCSO_CTL1;                             /* 0128, 0x1A008128 */
    CAM_C_REG_FBC_LCSO_CTL2                         CAM_C_FBC_LCSO_CTL2;                             /* 012C, 0x1A00812C */
    CAM_C_REG_FBC_AFO_CTL1                          CAM_C_FBC_AFO_CTL1;                              /* 0130, 0x1A008130 */
    CAM_C_REG_FBC_AFO_CTL2                          CAM_C_FBC_AFO_CTL2;                              /* 0134, 0x1A008134 */
    CAM_C_REG_FBC_AAO_CTL1                          CAM_C_FBC_AAO_CTL1;                              /* 0138, 0x1A008138 */
    CAM_C_REG_FBC_AAO_CTL2                          CAM_C_FBC_AAO_CTL2;                              /* 013C, 0x1A00813C */
    CAM_C_REG_FBC_PDO_CTL1                          CAM_C_FBC_PDO_CTL1;                              /* 0140, 0x1A008140 */
    CAM_C_REG_FBC_PDO_CTL2                          CAM_C_FBC_PDO_CTL2;                              /* 0144, 0x1A008144 */
    CAM_C_REG_FBC_PSO_CTL1                          CAM_C_FBC_PSO_CTL1;                              /* 0148, 0x1A008148 */
    CAM_C_REG_FBC_PSO_CTL2                          CAM_C_FBC_PSO_CTL2;                              /* 014C, 0x1A00814C */
    CAM_C_REG_FBC_FLKO_CTL1                         CAM_C_FBC_FLKO_CTL1;                             /* 0150, 0x1A008150 */
    CAM_C_REG_FBC_FLKO_CTL2                         CAM_C_FBC_FLKO_CTL2;                             /* 0154, 0x1A008154 */
    CAM_C_REG_FBC_LMVO_CTL1                         CAM_C_FBC_LMVO_CTL1;                             /* 0158, 0x1A008158 */
    CAM_C_REG_FBC_LMVO_CTL2                         CAM_C_FBC_LMVO_CTL2;                             /* 015C, 0x1A00815C */
    CAM_C_REG_FBC_RSSO_CTL1                         CAM_C_FBC_RSSO_CTL1;                             /* 0160, 0x1A008160 */
    CAM_C_REG_FBC_RSSO_CTL2                         CAM_C_FBC_RSSO_CTL2;                             /* 0164, 0x1A008164 */
    CAM_C_REG_FBC_UFGO_CTL1                         CAM_C_FBC_UFGO_CTL1;                             /* 0168, 0x1A008168 */
    CAM_C_REG_FBC_UFGO_CTL2                         CAM_C_FBC_UFGO_CTL2;                             /* 016C, 0x1A00816C */
    UINT32                                          rsv_0170[8];                                     /* 0170..018F, 0x1A008170..1A00818F */
    CAM_C_REG_CQ_EN                                 CAM_C_CQ_EN;                                     /* 0190, 0x1A008190 */
    CAM_C_REG_CQ_THR0_CTL                           CAM_C_CQ_THR0_CTL;                               /* 0194, 0x1A008194 */
    CAM_C_REG_CQ_THR0_BASEADDR                      CAM_C_CQ_THR0_BASEADDR;                          /* 0198, 0x1A008198 */
    CAM_C_REG_CQ_THR0_DESC_SIZE                     CAM_C_CQ_THR0_DESC_SIZE;                         /* 019C, 0x1A00819C */
    CAM_C_REG_CQ_THR1_CTL                           CAM_C_CQ_THR1_CTL;                               /* 01A0, 0x1A0081A0 */
    CAM_C_REG_CQ_THR1_BASEADDR                      CAM_C_CQ_THR1_BASEADDR;                          /* 01A4, 0x1A0081A4 */
    CAM_C_REG_CQ_THR1_DESC_SIZE                     CAM_C_CQ_THR1_DESC_SIZE;                         /* 01A8, 0x1A0081A8 */
    CAM_C_REG_CQ_THR2_CTL                           CAM_C_CQ_THR2_CTL;                               /* 01AC, 0x1A0081AC */
    CAM_C_REG_CQ_THR2_BASEADDR                      CAM_C_CQ_THR2_BASEADDR;                          /* 01B0, 0x1A0081B0 */
    CAM_C_REG_CQ_THR2_DESC_SIZE                     CAM_C_CQ_THR2_DESC_SIZE;                         /* 01B4, 0x1A0081B4 */
    CAM_C_REG_CQ_THR3_CTL                           CAM_C_CQ_THR3_CTL;                               /* 01B8, 0x1A0081B8 */
    CAM_C_REG_CQ_THR3_BASEADDR                      CAM_C_CQ_THR3_BASEADDR;                          /* 01BC, 0x1A0081BC */
    CAM_C_REG_CQ_THR3_DESC_SIZE                     CAM_C_CQ_THR3_DESC_SIZE;                         /* 01C0, 0x1A0081C0 */
    CAM_C_REG_CQ_THR4_CTL                           CAM_C_CQ_THR4_CTL;                               /* 01C4, 0x1A0081C4 */
    CAM_C_REG_CQ_THR4_BASEADDR                      CAM_C_CQ_THR4_BASEADDR;                          /* 01C8, 0x1A0081C8 */
    CAM_C_REG_CQ_THR4_DESC_SIZE                     CAM_C_CQ_THR4_DESC_SIZE;                         /* 01CC, 0x1A0081CC */
    CAM_C_REG_CQ_THR5_CTL                           CAM_C_CQ_THR5_CTL;                               /* 01D0, 0x1A0081D0 */
    CAM_C_REG_CQ_THR5_BASEADDR                      CAM_C_CQ_THR5_BASEADDR;                          /* 01D4, 0x1A0081D4 */
    CAM_C_REG_CQ_THR5_DESC_SIZE                     CAM_C_CQ_THR5_DESC_SIZE;                         /* 01D8, 0x1A0081D8 */
    CAM_C_REG_CQ_THR6_CTL                           CAM_C_CQ_THR6_CTL;                               /* 01DC, 0x1A0081DC */
    CAM_C_REG_CQ_THR6_BASEADDR                      CAM_C_CQ_THR6_BASEADDR;                          /* 01E0, 0x1A0081E0 */
    CAM_C_REG_CQ_THR6_DESC_SIZE                     CAM_C_CQ_THR6_DESC_SIZE;                         /* 01E4, 0x1A0081E4 */
    CAM_C_REG_CQ_THR7_CTL                           CAM_C_CQ_THR7_CTL;                               /* 01E8, 0x1A0081E8 */
    CAM_C_REG_CQ_THR7_BASEADDR                      CAM_C_CQ_THR7_BASEADDR;                          /* 01EC, 0x1A0081EC */
    CAM_C_REG_CQ_THR7_DESC_SIZE                     CAM_C_CQ_THR7_DESC_SIZE;                         /* 01F0, 0x1A0081F0 */
    CAM_C_REG_CQ_THR8_CTL                           CAM_C_CQ_THR8_CTL;                               /* 01F4, 0x1A0081F4 */
    CAM_C_REG_CQ_THR8_BASEADDR                      CAM_C_CQ_THR8_BASEADDR;                          /* 01F8, 0x1A0081F8 */
    CAM_C_REG_CQ_THR8_DESC_SIZE                     CAM_C_CQ_THR8_DESC_SIZE;                         /* 01FC, 0x1A0081FC */
    CAM_C_REG_CQ_THR9_CTL                           CAM_C_CQ_THR9_CTL;                               /* 0200, 0x1A008200 */
    CAM_C_REG_CQ_THR9_BASEADDR                      CAM_C_CQ_THR9_BASEADDR;                          /* 0204, 0x1A008204 */
    CAM_C_REG_CQ_THR9_DESC_SIZE                     CAM_C_CQ_THR9_DESC_SIZE;                         /* 0208, 0x1A008208 */
    CAM_C_REG_CQ_THR10_CTL                          CAM_C_CQ_THR10_CTL;                              /* 020C, 0x1A00820C */
    CAM_C_REG_CQ_THR10_BASEADDR                     CAM_C_CQ_THR10_BASEADDR;                         /* 0210, 0x1A008210 */
    CAM_C_REG_CQ_THR10_DESC_SIZE                    CAM_C_CQ_THR10_DESC_SIZE;                        /* 0214, 0x1A008214 */
    CAM_C_REG_CQ_THR11_CTL                          CAM_C_CQ_THR11_CTL;                              /* 0218, 0x1A008218 */
    CAM_C_REG_CQ_THR11_BASEADDR                     CAM_C_CQ_THR11_BASEADDR;                         /* 021C, 0x1A00821C */
    CAM_C_REG_CQ_THR11_DESC_SIZE                    CAM_C_CQ_THR11_DESC_SIZE;                        /* 0220, 0x1A008220 */
    CAM_C_REG_CQ_THR12_CTL                          CAM_C_CQ_THR12_CTL;                              /* 0224, 0x1A008224 */
    CAM_C_REG_CQ_THR12_BASEADDR                     CAM_C_CQ_THR12_BASEADDR;                         /* 0228, 0x1A008228 */
    CAM_C_REG_CQ_THR12_DESC_SIZE                    CAM_C_CQ_THR12_DESC_SIZE;                        /* 022C, 0x1A00822C */
    CAM_C_REG_TG_SEN_MODE                           CAM_C_TG_SEN_MODE;                               /* 0230, 0x1A008230 */
    CAM_C_REG_TG_VF_CON                             CAM_C_TG_VF_CON;                                 /* 0234, 0x1A008234 */
    CAM_C_REG_TG_SEN_GRAB_PXL                       CAM_C_TG_SEN_GRAB_PXL;                           /* 0238, 0x1A008238 */
    CAM_C_REG_TG_SEN_GRAB_LIN                       CAM_C_TG_SEN_GRAB_LIN;                           /* 023C, 0x1A00823C */
    CAM_C_REG_TG_PATH_CFG                           CAM_C_TG_PATH_CFG;                               /* 0240, 0x1A008240 */
    CAM_C_REG_TG_MEMIN_CTL                          CAM_C_TG_MEMIN_CTL;                              /* 0244, 0x1A008244 */
    CAM_C_REG_TG_INT1                               CAM_C_TG_INT1;                                   /* 0248, 0x1A008248 */
    CAM_C_REG_TG_INT2                               CAM_C_TG_INT2;                                   /* 024C, 0x1A00824C */
    CAM_C_REG_TG_SOF_CNT                            CAM_C_TG_SOF_CNT;                                /* 0250, 0x1A008250 */
    CAM_C_REG_TG_SOT_CNT                            CAM_C_TG_SOT_CNT;                                /* 0254, 0x1A008254 */
    CAM_C_REG_TG_EOT_CNT                            CAM_C_TG_EOT_CNT;                                /* 0258, 0x1A008258 */
    CAM_C_REG_TG_ERR_CTL                            CAM_C_TG_ERR_CTL;                                /* 025C, 0x1A00825C */
    CAM_C_REG_TG_DAT_NO                             CAM_C_TG_DAT_NO;                                 /* 0260, 0x1A008260 */
    CAM_C_REG_TG_FRM_CNT_ST                         CAM_C_TG_FRM_CNT_ST;                             /* 0264, 0x1A008264 */
    CAM_C_REG_TG_FRMSIZE_ST                         CAM_C_TG_FRMSIZE_ST;                             /* 0268, 0x1A008268 */
    CAM_C_REG_TG_INTER_ST                           CAM_C_TG_INTER_ST;                               /* 026C, 0x1A00826C */
    CAM_C_REG_TG_FLASHA_CTL                         CAM_C_TG_FLASHA_CTL;                             /* 0270, 0x1A008270 */
    CAM_C_REG_TG_FLASHA_LINE_CNT                    CAM_C_TG_FLASHA_LINE_CNT;                        /* 0274, 0x1A008274 */
    CAM_C_REG_TG_FLASHA_POS                         CAM_C_TG_FLASHA_POS;                             /* 0278, 0x1A008278 */
    CAM_C_REG_TG_FLASHB_CTL                         CAM_C_TG_FLASHB_CTL;                             /* 027C, 0x1A00827C */
    CAM_C_REG_TG_FLASHB_LINE_CNT                    CAM_C_TG_FLASHB_LINE_CNT;                        /* 0280, 0x1A008280 */
    CAM_C_REG_TG_FLASHB_POS                         CAM_C_TG_FLASHB_POS;                             /* 0284, 0x1A008284 */
    CAM_C_REG_TG_FLASHB_POS1                        CAM_C_TG_FLASHB_POS1;                            /* 0288, 0x1A008288 */
    UINT32                                          rsv_028C;                                        /* 028C, 0x1A00828C */
    CAM_C_REG_TG_I2C_CQ_TRIG                        CAM_C_TG_I2C_CQ_TRIG;                            /* 0290, 0x1A008290 */
    CAM_C_REG_TG_CQ_TIMING                          CAM_C_TG_CQ_TIMING;                              /* 0294, 0x1A008294 */
    CAM_C_REG_TG_CQ_NUM                             CAM_C_TG_CQ_NUM;                                 /* 0298, 0x1A008298 */
    UINT32                                          rsv_029C;                                        /* 029C, 0x1A00829C */
    CAM_C_REG_TG_TIME_STAMP                         CAM_C_TG_TIME_STAMP;                             /* 02A0, 0x1A0082A0 */
    CAM_C_REG_TG_SUB_PERIOD                         CAM_C_TG_SUB_PERIOD;                             /* 02A4, 0x1A0082A4 */
    CAM_C_REG_TG_DAT_NO_R                           CAM_C_TG_DAT_NO_R;                               /* 02A8, 0x1A0082A8 */
    CAM_C_REG_TG_FRMSIZE_ST_R                       CAM_C_TG_FRMSIZE_ST_R;                           /* 02AC, 0x1A0082AC */
    CAM_C_REG_TG_TIME_STAMP_CTL                     CAM_C_TG_TIME_STAMP_CTL;                         /* 02B0, 0x1A0082B0 */
    CAM_C_REG_TG_TIME_STAMP_MSB                     CAM_C_TG_TIME_STAMP_MSB;                         /* 02B4, 0x1A0082B4 */
    UINT32                                          rsv_02B8[30];                                    /* 02B8..032F, 0x1A0082B8..1A00832F */
    CAM_C_REG_DMX_CTL                               CAM_C_DMX_CTL;                                   /* 0330, 0x1A008330 */
    CAM_C_REG_DMX_CROP                              CAM_C_DMX_CROP;                                  /* 0334, 0x1A008334 */
    CAM_C_REG_DMX_VSIZE                             CAM_C_DMX_VSIZE;                                 /* 0338, 0x1A008338 */
    UINT32                                          rsv_033C[5];                                     /* 033C..034F, 0x1A00833C..1A00834F */
    CAM_C_REG_RMG_HDR_CFG                           CAM_C_RMG_HDR_CFG;                               /* 0350, 0x1A008350 */
    CAM_C_REG_RMG_HDR_GAIN                          CAM_C_RMG_HDR_GAIN;                              /* 0354, 0x1A008354 */
    CAM_C_REG_RMG_HDR_CFG2                          CAM_C_RMG_HDR_CFG2;                              /* 0358, 0x1A008358 */
    UINT32                                          rsv_035C[13];                                    /* 035C..038F, 0x1A00835C..1A00838F */
    CAM_C_REG_RMM_OSC                               CAM_C_RMM_OSC;                                   /* 0390, 0x1A008390 */
    CAM_C_REG_RMM_MC                                CAM_C_RMM_MC;                                    /* 0394, 0x1A008394 */
    CAM_C_REG_RMM_REVG_1                            CAM_C_RMM_REVG_1;                                /* 0398, 0x1A008398 */
    CAM_C_REG_RMM_REVG_2                            CAM_C_RMM_REVG_2;                                /* 039C, 0x1A00839C */
    CAM_C_REG_RMM_LEOS                              CAM_C_RMM_LEOS;                                  /* 03A0, 0x1A0083A0 */
    CAM_C_REG_RMM_MC2                               CAM_C_RMM_MC2;                                   /* 03A4, 0x1A0083A4 */
    CAM_C_REG_RMM_DIFF_LB                           CAM_C_RMM_DIFF_LB;                               /* 03A8, 0x1A0083A8 */
    CAM_C_REG_RMM_MA                                CAM_C_RMM_MA;                                    /* 03AC, 0x1A0083AC */
    CAM_C_REG_RMM_TUNE                              CAM_C_RMM_TUNE;                                  /* 03B0, 0x1A0083B0 */
    UINT32                                          rsv_03B4[15];                                    /* 03B4..03EF, 0x1A0083B4..1A0083EF */
    CAM_C_REG_OBC_OFFST0                            CAM_C_OBC_OFFST0;                                /* 03F0, 0x1A0083F0 */
    CAM_C_REG_OBC_OFFST1                            CAM_C_OBC_OFFST1;                                /* 03F4, 0x1A0083F4 */
    CAM_C_REG_OBC_OFFST2                            CAM_C_OBC_OFFST2;                                /* 03F8, 0x1A0083F8 */
    CAM_C_REG_OBC_OFFST3                            CAM_C_OBC_OFFST3;                                /* 03FC, 0x1A0083FC */
    CAM_C_REG_OBC_GAIN0                             CAM_C_OBC_GAIN0;                                 /* 0400, 0x1A008400 */
    CAM_C_REG_OBC_GAIN1                             CAM_C_OBC_GAIN1;                                 /* 0404, 0x1A008404 */
    CAM_C_REG_OBC_GAIN2                             CAM_C_OBC_GAIN2;                                 /* 0408, 0x1A008408 */
    CAM_C_REG_OBC_GAIN3                             CAM_C_OBC_GAIN3;                                 /* 040C, 0x1A00840C */
    UINT32                                          rsv_0410[4];                                     /* 0410..041F, 0x1A008410..1A00841F */
    CAM_C_REG_BNR_BPC_CON                           CAM_C_BNR_BPC_CON;                               /* 0420, 0x1A008420 */
    CAM_C_REG_BNR_BPC_TH1                           CAM_C_BNR_BPC_TH1;                               /* 0424, 0x1A008424 */
    CAM_C_REG_BNR_BPC_TH2                           CAM_C_BNR_BPC_TH2;                               /* 0428, 0x1A008428 */
    CAM_C_REG_BNR_BPC_TH3                           CAM_C_BNR_BPC_TH3;                               /* 042C, 0x1A00842C */
    CAM_C_REG_BNR_BPC_TH4                           CAM_C_BNR_BPC_TH4;                               /* 0430, 0x1A008430 */
    CAM_C_REG_BNR_BPC_DTC                           CAM_C_BNR_BPC_DTC;                               /* 0434, 0x1A008434 */
    CAM_C_REG_BNR_BPC_COR                           CAM_C_BNR_BPC_COR;                               /* 0438, 0x1A008438 */
    CAM_C_REG_BNR_BPC_TBLI1                         CAM_C_BNR_BPC_TBLI1;                             /* 043C, 0x1A00843C */
    CAM_C_REG_BNR_BPC_TBLI2                         CAM_C_BNR_BPC_TBLI2;                             /* 0440, 0x1A008440 */
    CAM_C_REG_BNR_BPC_TH1_C                         CAM_C_BNR_BPC_TH1_C;                             /* 0444, 0x1A008444 */
    CAM_C_REG_BNR_BPC_TH2_C                         CAM_C_BNR_BPC_TH2_C;                             /* 0448, 0x1A008448 */
    CAM_C_REG_BNR_BPC_TH3_C                         CAM_C_BNR_BPC_TH3_C;                             /* 044C, 0x1A00844C */
    CAM_C_REG_BNR_NR1_CON                           CAM_C_BNR_NR1_CON;                               /* 0450, 0x1A008450 */
    CAM_C_REG_BNR_NR1_CT_CON                        CAM_C_BNR_NR1_CT_CON;                            /* 0454, 0x1A008454 */
    CAM_C_REG_BNR_NR1_CT_CON2                       CAM_C_BNR_NR1_CT_CON2;                           /* 0458, 0x1A008458 */
    CAM_C_REG_BNR_NR1_CT_CON3                       CAM_C_BNR_NR1_CT_CON3;                           /* 045C, 0x1A00845C */
    CAM_C_REG_BNR_PDC_CON                           CAM_C_BNR_PDC_CON;                               /* 0460, 0x1A008460 */
    CAM_C_REG_BNR_PDC_GAIN_L0                       CAM_C_BNR_PDC_GAIN_L0;                           /* 0464, 0x1A008464 */
    CAM_C_REG_BNR_PDC_GAIN_L1                       CAM_C_BNR_PDC_GAIN_L1;                           /* 0468, 0x1A008468 */
    CAM_C_REG_BNR_PDC_GAIN_L2                       CAM_C_BNR_PDC_GAIN_L2;                           /* 046C, 0x1A00846C */
    CAM_C_REG_BNR_PDC_GAIN_L3                       CAM_C_BNR_PDC_GAIN_L3;                           /* 0470, 0x1A008470 */
    CAM_C_REG_BNR_PDC_GAIN_L4                       CAM_C_BNR_PDC_GAIN_L4;                           /* 0474, 0x1A008474 */
    CAM_C_REG_BNR_PDC_GAIN_R0                       CAM_C_BNR_PDC_GAIN_R0;                           /* 0478, 0x1A008478 */
    CAM_C_REG_BNR_PDC_GAIN_R1                       CAM_C_BNR_PDC_GAIN_R1;                           /* 047C, 0x1A00847C */
    CAM_C_REG_BNR_PDC_GAIN_R2                       CAM_C_BNR_PDC_GAIN_R2;                           /* 0480, 0x1A008480 */
    CAM_C_REG_BNR_PDC_GAIN_R3                       CAM_C_BNR_PDC_GAIN_R3;                           /* 0484, 0x1A008484 */
    CAM_C_REG_BNR_PDC_GAIN_R4                       CAM_C_BNR_PDC_GAIN_R4;                           /* 0488, 0x1A008488 */
    CAM_C_REG_BNR_PDC_TH_GB                         CAM_C_BNR_PDC_TH_GB;                             /* 048C, 0x1A00848C */
    CAM_C_REG_BNR_PDC_TH_IA                         CAM_C_BNR_PDC_TH_IA;                             /* 0490, 0x1A008490 */
    CAM_C_REG_BNR_PDC_TH_HD                         CAM_C_BNR_PDC_TH_HD;                             /* 0494, 0x1A008494 */
    CAM_C_REG_BNR_PDC_SL                            CAM_C_BNR_PDC_SL;                                /* 0498, 0x1A008498 */
    CAM_C_REG_BNR_PDC_POS                           CAM_C_BNR_PDC_POS;                               /* 049C, 0x1A00849C */
    CAM_C_REG_STM_CFG0                              CAM_C_STM_CFG0;                                  /* 04A0, 0x1A0084A0 */
    CAM_C_REG_STM_CFG1                              CAM_C_STM_CFG1;                                  /* 04A4, 0x1A0084A4 */
    UINT32                                          rsv_04A8[2];                                     /* 04A8..04AF, 0x1A0084A8..1A0084AF */
    CAM_C_REG_SCM_CFG0                              CAM_C_SCM_CFG0;                                  /* 04B0, 0x1A0084B0 */
    CAM_C_REG_SCM_CFG1                              CAM_C_SCM_CFG1;                                  /* 04B4, 0x1A0084B4 */
    UINT32                                          rsv_04B8[2];                                     /* 04B8..04BF, 0x1A0084B8..1A0084BF */
    CAM_C_REG_RPG_SATU_1                            CAM_C_RPG_SATU_1;                                /* 04C0, 0x1A0084C0 */
    CAM_C_REG_RPG_SATU_2                            CAM_C_RPG_SATU_2;                                /* 04C4, 0x1A0084C4 */
    CAM_C_REG_RPG_GAIN_1                            CAM_C_RPG_GAIN_1;                                /* 04C8, 0x1A0084C8 */
    CAM_C_REG_RPG_GAIN_2                            CAM_C_RPG_GAIN_2;                                /* 04CC, 0x1A0084CC */
    CAM_C_REG_RPG_OFST_1                            CAM_C_RPG_OFST_1;                                /* 04D0, 0x1A0084D0 */
    CAM_C_REG_RPG_OFST_2                            CAM_C_RPG_OFST_2;                                /* 04D4, 0x1A0084D4 */
    UINT32                                          rsv_04D8[2];                                     /* 04D8..04DF, 0x1A0084D8..1A0084DF */
    CAM_C_REG_RRZ_CTL                               CAM_C_RRZ_CTL;                                   /* 04E0, 0x1A0084E0 */
    CAM_C_REG_RRZ_IN_IMG                            CAM_C_RRZ_IN_IMG;                                /* 04E4, 0x1A0084E4 */
    CAM_C_REG_RRZ_OUT_IMG                           CAM_C_RRZ_OUT_IMG;                               /* 04E8, 0x1A0084E8 */
    CAM_C_REG_RRZ_HORI_STEP                         CAM_C_RRZ_HORI_STEP;                             /* 04EC, 0x1A0084EC */
    CAM_C_REG_RRZ_VERT_STEP                         CAM_C_RRZ_VERT_STEP;                             /* 04F0, 0x1A0084F0 */
    CAM_C_REG_RRZ_HORI_INT_OFST                     CAM_C_RRZ_HORI_INT_OFST;                         /* 04F4, 0x1A0084F4 */
    CAM_C_REG_RRZ_HORI_SUB_OFST                     CAM_C_RRZ_HORI_SUB_OFST;                         /* 04F8, 0x1A0084F8 */
    CAM_C_REG_RRZ_VERT_INT_OFST                     CAM_C_RRZ_VERT_INT_OFST;                         /* 04FC, 0x1A0084FC */
    CAM_C_REG_RRZ_VERT_SUB_OFST                     CAM_C_RRZ_VERT_SUB_OFST;                         /* 0500, 0x1A008500 */
    CAM_C_REG_RRZ_MODE_TH                           CAM_C_RRZ_MODE_TH;                               /* 0504, 0x1A008504 */
    CAM_C_REG_RRZ_MODE_CTL                          CAM_C_RRZ_MODE_CTL;                              /* 0508, 0x1A008508 */
    CAM_C_REG_RRZ_RLB_AOFST                         CAM_C_RRZ_RLB_AOFST;                             /* 050C, 0x1A00850C */
    CAM_C_REG_RRZ_LBLD_CFG                          CAM_C_RRZ_LBLD_CFG;                              /* 0510, 0x1A008510 */
    CAM_C_REG_RRZ_NNIR_TBL_SEL                      CAM_C_RRZ_NNIR_TBL_SEL;                          /* 0514, 0x1A008514 */
    UINT32                                          rsv_0518[10];                                    /* 0518..053F, 0x1A008518..1A00853F */
    CAM_C_REG_RMX_CTL                               CAM_C_RMX_CTL;                                   /* 0540, 0x1A008540 */
    CAM_C_REG_RMX_CROP                              CAM_C_RMX_CROP;                                  /* 0544, 0x1A008544 */
    CAM_C_REG_RMX_VSIZE                             CAM_C_RMX_VSIZE;                                 /* 0548, 0x1A008548 */
    UINT32                                          rsv_054C[13];                                    /* 054C..057F, 0x1A00854C..1A00857F */
    CAM_C_REG_BMX_CTL                               CAM_C_BMX_CTL;                                   /* 0580, 0x1A008580 */
    CAM_C_REG_BMX_CROP                              CAM_C_BMX_CROP;                                  /* 0584, 0x1A008584 */
    CAM_C_REG_BMX_VSIZE                             CAM_C_BMX_VSIZE;                                 /* 0588, 0x1A008588 */
    UINT32                                          rsv_058C[13];                                    /* 058C..05BF, 0x1A00858C..1A0085BF */
    CAM_C_REG_UFEG_CON                              CAM_C_UFEG_CON;                                  /* 05C0, 0x1A0085C0 */
    UINT32                                          rsv_05C4[3];                                     /* 05C4..05CF, 0x1A0085C4..1A0085CF */
    CAM_C_REG_LSC_CTL1                              CAM_C_LSC_CTL1;                                  /* 05D0, 0x1A0085D0 */
    CAM_C_REG_LSC_CTL2                              CAM_C_LSC_CTL2;                                  /* 05D4, 0x1A0085D4 */
    CAM_C_REG_LSC_CTL3                              CAM_C_LSC_CTL3;                                  /* 05D8, 0x1A0085D8 */
    CAM_C_REG_LSC_LBLOCK                            CAM_C_LSC_LBLOCK;                                /* 05DC, 0x1A0085DC */
    CAM_C_REG_LSC_RATIO_0                           CAM_C_LSC_RATIO_0;                               /* 05E0, 0x1A0085E0 */
    CAM_C_REG_LSC_TPIPE_OFST                        CAM_C_LSC_TPIPE_OFST;                            /* 05E4, 0x1A0085E4 */
    CAM_C_REG_LSC_TPIPE_SIZE                        CAM_C_LSC_TPIPE_SIZE;                            /* 05E8, 0x1A0085E8 */
    CAM_C_REG_LSC_GAIN_TH                           CAM_C_LSC_GAIN_TH;                               /* 05EC, 0x1A0085EC */
    CAM_C_REG_LSC_RATIO_1                           CAM_C_LSC_RATIO_1;                               /* 05F0, 0x1A0085F0 */
    CAM_C_REG_LSC_UPB_B_GB                          CAM_C_LSC_UPB_B_GB;                              /* 05F4, 0x1A0085F4 */
    CAM_C_REG_LSC_UPB_GR_R                          CAM_C_LSC_UPB_GR_R;                              /* 05F8, 0x1A0085F8 */
    UINT32                                          rsv_05FC[5];                                     /* 05FC..060F, 0x1A0085FC..1A00860F */
    CAM_C_REG_AF_CON                                CAM_C_AF_CON;                                    /* 0610, 0x1A008610 */
    CAM_C_REG_AF_TH_0                               CAM_C_AF_TH_0;                                   /* 0614, 0x1A008614 */
    CAM_C_REG_AF_TH_1                               CAM_C_AF_TH_1;                                   /* 0618, 0x1A008618 */
    CAM_C_REG_AF_FLT_1                              CAM_C_AF_FLT_1;                                  /* 061C, 0x1A00861C */
    CAM_C_REG_AF_FLT_2                              CAM_C_AF_FLT_2;                                  /* 0620, 0x1A008620 */
    CAM_C_REG_AF_FLT_3                              CAM_C_AF_FLT_3;                                  /* 0624, 0x1A008624 */
    CAM_C_REG_AF_FLT_4                              CAM_C_AF_FLT_4;                                  /* 0628, 0x1A008628 */
    CAM_C_REG_AF_FLT_5                              CAM_C_AF_FLT_5;                                  /* 062C, 0x1A00862C */
    CAM_C_REG_AF_FLT_6                              CAM_C_AF_FLT_6;                                  /* 0630, 0x1A008630 */
    CAM_C_REG_AF_FLT_7                              CAM_C_AF_FLT_7;                                  /* 0634, 0x1A008634 */
    CAM_C_REG_AF_FLT_8                              CAM_C_AF_FLT_8;                                  /* 0638, 0x1A008638 */
    UINT32                                          rsv_063C;                                        /* 063C, 0x1A00863C */
    CAM_C_REG_AF_SIZE                               CAM_C_AF_SIZE;                                   /* 0640, 0x1A008640 */
    CAM_C_REG_AF_VLD                                CAM_C_AF_VLD;                                    /* 0644, 0x1A008644 */
    CAM_C_REG_AF_BLK_0                              CAM_C_AF_BLK_0;                                  /* 0648, 0x1A008648 */
    CAM_C_REG_AF_BLK_1                              CAM_C_AF_BLK_1;                                  /* 064C, 0x1A00864C */
    CAM_C_REG_AF_TH_2                               CAM_C_AF_TH_2;                                   /* 0650, 0x1A008650 */
    CAM_C_REG_AF_FLT_9                              CAM_C_AF_FLT_9;                                  /* 0654, 0x1A008654 */
    CAM_C_REG_AF_FLT_10                             CAM_C_AF_FLT_10;                                 /* 0658, 0x1A008658 */
    CAM_C_REG_AF_FLT_11                             CAM_C_AF_FLT_11;                                 /* 065C, 0x1A00865C */
    CAM_C_REG_AF_FLT_12                             CAM_C_AF_FLT_12;                                 /* 0660, 0x1A008660 */
    UINT32                                          rsv_0664[3];                                     /* 0664..066F, 0x1A008664..1A00866F */
    CAM_C_REG_AF_LUT_H0_0                           CAM_C_AF_LUT_H0_0;                               /* 0670, 0x1A008670 */
    CAM_C_REG_AF_LUT_H0_1                           CAM_C_AF_LUT_H0_1;                               /* 0674, 0x1A008674 */
    CAM_C_REG_AF_LUT_H0_2                           CAM_C_AF_LUT_H0_2;                               /* 0678, 0x1A008678 */
    CAM_C_REG_AF_LUT_H0_3                           CAM_C_AF_LUT_H0_3;                               /* 067C, 0x1A00867C */
    CAM_C_REG_AF_LUT_H0_4                           CAM_C_AF_LUT_H0_4;                               /* 0680, 0x1A008680 */
    UINT32                                          rsv_0684[3];                                     /* 0684..068F, 0x1A008684..1A00868F */
    CAM_C_REG_AF_LUT_H1_0                           CAM_C_AF_LUT_H1_0;                               /* 0690, 0x1A008690 */
    CAM_C_REG_AF_LUT_H1_1                           CAM_C_AF_LUT_H1_1;                               /* 0694, 0x1A008694 */
    CAM_C_REG_AF_LUT_H1_2                           CAM_C_AF_LUT_H1_2;                               /* 0698, 0x1A008698 */
    CAM_C_REG_AF_LUT_H1_3                           CAM_C_AF_LUT_H1_3;                               /* 069C, 0x1A00869C */
    CAM_C_REG_AF_LUT_H1_4                           CAM_C_AF_LUT_H1_4;                               /* 06A0, 0x1A0086A0 */
    UINT32                                          rsv_06A4[3];                                     /* 06A4..06AF, 0x1A0086A4..1A0086AF */
    CAM_C_REG_AF_LUT_V_0                            CAM_C_AF_LUT_V_0;                                /* 06B0, 0x1A0086B0 */
    CAM_C_REG_AF_LUT_V_1                            CAM_C_AF_LUT_V_1;                                /* 06B4, 0x1A0086B4 */
    CAM_C_REG_AF_LUT_V_2                            CAM_C_AF_LUT_V_2;                                /* 06B8, 0x1A0086B8 */
    CAM_C_REG_AF_LUT_V_3                            CAM_C_AF_LUT_V_3;                                /* 06BC, 0x1A0086BC */
    CAM_C_REG_AF_LUT_V_4                            CAM_C_AF_LUT_V_4;                                /* 06C0, 0x1A0086C0 */
    CAM_C_REG_AF_CON2                               CAM_C_AF_CON2;                                   /* 06C4, 0x1A0086C4 */
    CAM_C_REG_AF_BLK_2                              CAM_C_AF_BLK_2;                                  /* 06C8, 0x1A0086C8 */
    UINT32                                          rsv_06CC[17];                                    /* 06CC..070F, 0x1A0086CC..1A00870F */
    CAM_C_REG_HLR_CFG                               CAM_C_HLR_CFG;                                   /* 0710, 0x1A008710 */
    UINT32                                          rsv_0714;                                        /* 0714, 0x1A008714 */
    CAM_C_REG_HLR_GAIN                              CAM_C_HLR_GAIN;                                  /* 0718, 0x1A008718 */
    CAM_C_REG_HLR_GAIN_1                            CAM_C_HLR_GAIN_1;                                /* 071C, 0x1A00871C */
    CAM_C_REG_HLR_OFST                              CAM_C_HLR_OFST;                                  /* 0720, 0x1A008720 */
    CAM_C_REG_HLR_OFST_1                            CAM_C_HLR_OFST_1;                                /* 0724, 0x1A008724 */
    CAM_C_REG_HLR_IVGN                              CAM_C_HLR_IVGN;                                  /* 0728, 0x1A008728 */
    CAM_C_REG_HLR_IVGN_1                            CAM_C_HLR_IVGN_1;                                /* 072C, 0x1A00872C */
    CAM_C_REG_HLR_KC                                CAM_C_HLR_KC;                                    /* 0730, 0x1A008730 */
    CAM_C_REG_HLR_CFG_1                             CAM_C_HLR_CFG_1;                                 /* 0734, 0x1A008734 */
    CAM_C_REG_HLR_SL_PARA                           CAM_C_HLR_SL_PARA;                               /* 0738, 0x1A008738 */
    CAM_C_REG_HLR_SL_PARA_1                         CAM_C_HLR_SL_PARA_1;                             /* 073C, 0x1A00873C */
    UINT32                                          rsv_0740[20];                                    /* 0740..078F, 0x1A008740..1A00878F */
    CAM_C_REG_LCS25_CON                             CAM_C_LCS25_CON;                                 /* 0790, 0x1A008790 */
    CAM_C_REG_LCS25_ST                              CAM_C_LCS25_ST;                                  /* 0794, 0x1A008794 */
    CAM_C_REG_LCS25_AWS                             CAM_C_LCS25_AWS;                                 /* 0798, 0x1A008798 */
    CAM_C_REG_LCS25_FLR                             CAM_C_LCS25_FLR;                                 /* 079C, 0x1A00879C */
    CAM_C_REG_LCS25_LRZR_1                          CAM_C_LCS25_LRZR_1;                              /* 07A0, 0x1A0087A0 */
    CAM_C_REG_LCS25_LRZR_2                          CAM_C_LCS25_LRZR_2;                              /* 07A4, 0x1A0087A4 */
    CAM_C_REG_LCS25_SATU_1                          CAM_C_LCS25_SATU_1;                              /* 07A8, 0x1A0087A8 */
    CAM_C_REG_LCS25_SATU_2                          CAM_C_LCS25_SATU_2;                              /* 07AC, 0x1A0087AC */
    CAM_C_REG_LCS25_GAIN_1                          CAM_C_LCS25_GAIN_1;                              /* 07B0, 0x1A0087B0 */
    CAM_C_REG_LCS25_GAIN_2                          CAM_C_LCS25_GAIN_2;                              /* 07B4, 0x1A0087B4 */
    CAM_C_REG_LCS25_OFST_1                          CAM_C_LCS25_OFST_1;                              /* 07B8, 0x1A0087B8 */
    CAM_C_REG_LCS25_OFST_2                          CAM_C_LCS25_OFST_2;                              /* 07BC, 0x1A0087BC */
    CAM_C_REG_LCS25_G2G_CNV_1                       CAM_C_LCS25_G2G_CNV_1;                           /* 07C0, 0x1A0087C0 */
    CAM_C_REG_LCS25_G2G_CNV_2                       CAM_C_LCS25_G2G_CNV_2;                           /* 07C4, 0x1A0087C4 */
    CAM_C_REG_LCS25_G2G_CNV_3                       CAM_C_LCS25_G2G_CNV_3;                           /* 07C8, 0x1A0087C8 */
    CAM_C_REG_LCS25_G2G_CNV_4                       CAM_C_LCS25_G2G_CNV_4;                           /* 07CC, 0x1A0087CC */
    CAM_C_REG_LCS25_G2G_CNV_5                       CAM_C_LCS25_G2G_CNV_5;                           /* 07D0, 0x1A0087D0 */
    CAM_C_REG_LCS25_LPF                             CAM_C_LCS25_LPF;                                 /* 07D4, 0x1A0087D4 */
    UINT32                                          rsv_07D8[10];                                    /* 07D8..07FF, 0x1A0087D8..1A0087FF */
    CAM_C_REG_RCP_CROP_CON1                         CAM_C_RCP_CROP_CON1;                             /* 0800, 0x1A008800 */
    CAM_C_REG_RCP_CROP_CON2                         CAM_C_RCP_CROP_CON2;                             /* 0804, 0x1A008804 */
    UINT32                                          rsv_0808[2];                                     /* 0808..080F, 0x1A008808..1A00880F */
    CAM_C_REG_SGG1_PGN                              CAM_C_SGG1_PGN;                                  /* 0810, 0x1A008810 */
    CAM_C_REG_SGG1_GMRC_1                           CAM_C_SGG1_GMRC_1;                               /* 0814, 0x1A008814 */
    CAM_C_REG_SGG1_GMRC_2                           CAM_C_SGG1_GMRC_2;                               /* 0818, 0x1A008818 */
    UINT32                                          rsv_081C;                                        /* 081C, 0x1A00881C */
    CAM_C_REG_QBN2_MODE                             CAM_C_QBN2_MODE;                                 /* 0820, 0x1A008820 */
    UINT32                                          rsv_0824[107];                                   /* 0824..09CF, 0x1A008824..1A0089CF */
    CAM_C_REG_QBN1_MODE                             CAM_C_QBN1_MODE;                                 /* 09D0, 0x1A0089D0 */
    UINT32                                          rsv_09D4[3];                                     /* 09D4..09DF, 0x1A0089D4..1A0089DF */
    CAM_C_REG_CPG_SATU_1                            CAM_C_CPG_SATU_1;                                /* 09E0, 0x1A0089E0 */
    CAM_C_REG_CPG_SATU_2                            CAM_C_CPG_SATU_2;                                /* 09E4, 0x1A0089E4 */
    CAM_C_REG_CPG_GAIN_1                            CAM_C_CPG_GAIN_1;                                /* 09E8, 0x1A0089E8 */
    CAM_C_REG_CPG_GAIN_2                            CAM_C_CPG_GAIN_2;                                /* 09EC, 0x1A0089EC */
    CAM_C_REG_CPG_OFST_1                            CAM_C_CPG_OFST_1;                                /* 09F0, 0x1A0089F0 */
    CAM_C_REG_CPG_OFST_2                            CAM_C_CPG_OFST_2;                                /* 09F4, 0x1A0089F4 */
    UINT32                                          rsv_09F8[14];                                    /* 09F8..0A2F, 0x1A0089F8..1A008A2F */
    CAM_C_REG_VBN_GAIN                              CAM_C_VBN_GAIN;                                  /* 0A30, 0x1A008A30 */
    CAM_C_REG_VBN_OFST                              CAM_C_VBN_OFST;                                  /* 0A34, 0x1A008A34 */
    CAM_C_REG_VBN_TYPE                              CAM_C_VBN_TYPE;                                  /* 0A38, 0x1A008A38 */
    CAM_C_REG_VBN_SPARE                             CAM_C_VBN_SPARE;                                 /* 0A3C, 0x1A008A3C */
    UINT32                                          rsv_0A40[4];                                     /* 0A40..0A4F, 0x1A008A40..1A008A4F */
    CAM_C_REG_AMX_CTL                               CAM_C_AMX_CTL;                                   /* 0A50, 0x1A008A50 */
    CAM_C_REG_AMX_CROP                              CAM_C_AMX_CROP;                                  /* 0A54, 0x1A008A54 */
    CAM_C_REG_AMX_VSIZE                             CAM_C_AMX_VSIZE;                                 /* 0A58, 0x1A008A58 */
    UINT32                                          rsv_0A5C[5];                                     /* 0A5C..0A6F, 0x1A008A5C..1A008A6F */
    CAM_C_REG_BIN_CTL                               CAM_C_BIN_CTL;                                   /* 0A70, 0x1A008A70 */
    CAM_C_REG_BIN_FTH                               CAM_C_BIN_FTH;                                   /* 0A74, 0x1A008A74 */
    CAM_C_REG_BIN_SPARE                             CAM_C_BIN_SPARE;                                 /* 0A78, 0x1A008A78 */
    UINT32                                          rsv_0A7C[5];                                     /* 0A7C..0A8F, 0x1A008A7C..1A008A8F */
    CAM_C_REG_DBN_GAIN                              CAM_C_DBN_GAIN;                                  /* 0A90, 0x1A008A90 */
    CAM_C_REG_DBN_OFST                              CAM_C_DBN_OFST;                                  /* 0A94, 0x1A008A94 */
    CAM_C_REG_DBN_SPARE                             CAM_C_DBN_SPARE;                                 /* 0A98, 0x1A008A98 */
    UINT32                                          rsv_0A9C;                                        /* 0A9C, 0x1A008A9C */
    CAM_C_REG_PBN_TYPE                              CAM_C_PBN_TYPE;                                  /* 0AA0, 0x1A008AA0 */
    CAM_C_REG_PBN_LST                               CAM_C_PBN_LST;                                   /* 0AA4, 0x1A008AA4 */
    CAM_C_REG_PBN_VSIZE                             CAM_C_PBN_VSIZE;                                 /* 0AA8, 0x1A008AA8 */
    UINT32                                          rsv_0AAC;                                        /* 0AAC, 0x1A008AAC */
    CAM_C_REG_RCP3_CROP_CON1                        CAM_C_RCP3_CROP_CON1;                            /* 0AB0, 0x1A008AB0 */
    CAM_C_REG_RCP3_CROP_CON2                        CAM_C_RCP3_CROP_CON2;                            /* 0AB4, 0x1A008AB4 */
    UINT32                                          rsv_0AB8[2];                                     /* 0AB8..0ABF, 0x1A008AB8..1A008ABF */
    CAM_C_REG_DBS_SIGMA                             CAM_C_DBS_SIGMA;                                 /* 0AC0, 0x1A008AC0 */
    CAM_C_REG_DBS_BSTBL_0                           CAM_C_DBS_BSTBL_0;                               /* 0AC4, 0x1A008AC4 */
    CAM_C_REG_DBS_BSTBL_1                           CAM_C_DBS_BSTBL_1;                               /* 0AC8, 0x1A008AC8 */
    CAM_C_REG_DBS_BSTBL_2                           CAM_C_DBS_BSTBL_2;                               /* 0ACC, 0x1A008ACC */
    CAM_C_REG_DBS_BSTBL_3                           CAM_C_DBS_BSTBL_3;                               /* 0AD0, 0x1A008AD0 */
    CAM_C_REG_DBS_CTL                               CAM_C_DBS_CTL;                                   /* 0AD4, 0x1A008AD4 */
    CAM_C_REG_DBS_CTL_2                             CAM_C_DBS_CTL_2;                                 /* 0AD8, 0x1A008AD8 */
    CAM_C_REG_DBS_SIGMA_2                           CAM_C_DBS_SIGMA_2;                               /* 0ADC, 0x1A008ADC */
    CAM_C_REG_DBS_YGN                               CAM_C_DBS_YGN;                                   /* 0AE0, 0x1A008AE0 */
    CAM_C_REG_DBS_SL_Y12                            CAM_C_DBS_SL_Y12;                                /* 0AE4, 0x1A008AE4 */
    CAM_C_REG_DBS_SL_Y34                            CAM_C_DBS_SL_Y34;                                /* 0AE8, 0x1A008AE8 */
    CAM_C_REG_DBS_SL_G12                            CAM_C_DBS_SL_G12;                                /* 0AEC, 0x1A008AEC */
    CAM_C_REG_DBS_SL_G34                            CAM_C_DBS_SL_G34;                                /* 0AF0, 0x1A008AF0 */
    UINT32                                          rsv_0AF4[3];                                     /* 0AF4..0AFF, 0x1A008AF4..1A008AFF */
    CAM_C_REG_SL2F_CEN                              CAM_C_SL2F_CEN;                                  /* 0B00, 0x1A008B00 */
    CAM_C_REG_SL2F_RR_CON0                          CAM_C_SL2F_RR_CON0;                              /* 0B04, 0x1A008B04 */
    CAM_C_REG_SL2F_RR_CON1                          CAM_C_SL2F_RR_CON1;                              /* 0B08, 0x1A008B08 */
    CAM_C_REG_SL2F_GAIN                             CAM_C_SL2F_GAIN;                                 /* 0B0C, 0x1A008B0C */
    CAM_C_REG_SL2F_RZ                               CAM_C_SL2F_RZ;                                   /* 0B10, 0x1A008B10 */
    CAM_C_REG_SL2F_XOFF                             CAM_C_SL2F_XOFF;                                 /* 0B14, 0x1A008B14 */
    CAM_C_REG_SL2F_YOFF                             CAM_C_SL2F_YOFF;                                 /* 0B18, 0x1A008B18 */
    CAM_C_REG_SL2F_SLP_CON0                         CAM_C_SL2F_SLP_CON0;                             /* 0B1C, 0x1A008B1C */
    CAM_C_REG_SL2F_SLP_CON1                         CAM_C_SL2F_SLP_CON1;                             /* 0B20, 0x1A008B20 */
    CAM_C_REG_SL2F_SLP_CON2                         CAM_C_SL2F_SLP_CON2;                             /* 0B24, 0x1A008B24 */
    CAM_C_REG_SL2F_SLP_CON3                         CAM_C_SL2F_SLP_CON3;                             /* 0B28, 0x1A008B28 */
    CAM_C_REG_SL2F_SIZE                             CAM_C_SL2F_SIZE;                                 /* 0B2C, 0x1A008B2C */
    UINT32                                          rsv_0B30[4];                                     /* 0B30..0B3F, 0x1A008B30..1A008B3F */
    CAM_C_REG_SL2J_CEN                              CAM_C_SL2J_CEN;                                  /* 0B40, 0x1A008B40 */
    CAM_C_REG_SL2J_RR_CON0                          CAM_C_SL2J_RR_CON0;                              /* 0B44, 0x1A008B44 */
    CAM_C_REG_SL2J_RR_CON1                          CAM_C_SL2J_RR_CON1;                              /* 0B48, 0x1A008B48 */
    CAM_C_REG_SL2J_GAIN                             CAM_C_SL2J_GAIN;                                 /* 0B4C, 0x1A008B4C */
    CAM_C_REG_SL2J_RZ                               CAM_C_SL2J_RZ;                                   /* 0B50, 0x1A008B50 */
    CAM_C_REG_SL2J_XOFF                             CAM_C_SL2J_XOFF;                                 /* 0B54, 0x1A008B54 */
    CAM_C_REG_SL2J_YOFF                             CAM_C_SL2J_YOFF;                                 /* 0B58, 0x1A008B58 */
    CAM_C_REG_SL2J_SLP_CON0                         CAM_C_SL2J_SLP_CON0;                             /* 0B5C, 0x1A008B5C */
    CAM_C_REG_SL2J_SLP_CON1                         CAM_C_SL2J_SLP_CON1;                             /* 0B60, 0x1A008B60 */
    CAM_C_REG_SL2J_SLP_CON2                         CAM_C_SL2J_SLP_CON2;                             /* 0B64, 0x1A008B64 */
    CAM_C_REG_SL2J_SLP_CON3                         CAM_C_SL2J_SLP_CON3;                             /* 0B68, 0x1A008B68 */
    CAM_C_REG_SL2J_SIZE                             CAM_C_SL2J_SIZE;                                 /* 0B6C, 0x1A008B6C */
    UINT32                                          rsv_0B70[4];                                     /* 0B70..0B7F, 0x1A008B70..1A008B7F */
    CAM_C_REG_PCP_CROP_CON1                         CAM_C_PCP_CROP_CON1;                             /* 0B80, 0x1A008B80 */
    CAM_C_REG_PCP_CROP_CON2                         CAM_C_PCP_CROP_CON2;                             /* 0B84, 0x1A008B84 */
    UINT32                                          rsv_0B88[2];                                     /* 0B88..0B8F, 0x1A008B88..1A008B8F */
    CAM_C_REG_SGG2_PGN                              CAM_C_SGG2_PGN;                                  /* 0B90, 0x1A008B90 */
    CAM_C_REG_SGG2_GMRC_1                           CAM_C_SGG2_GMRC_1;                               /* 0B94, 0x1A008B94 */
    CAM_C_REG_SGG2_GMRC_2                           CAM_C_SGG2_GMRC_2;                               /* 0B98, 0x1A008B98 */
    UINT32                                          rsv_0B9C;                                        /* 0B9C, 0x1A008B9C */
    CAM_C_REG_PSB_CON                               CAM_C_PSB_CON;                                   /* 0BA0, 0x1A008BA0 */
    CAM_C_REG_PSB_SIZE                              CAM_C_PSB_SIZE;                                  /* 0BA4, 0x1A008BA4 */
    UINT32                                          rsv_0BA8[2];                                     /* 0BA8..0BAF, 0x1A008BA8..1A008BAF */
    CAM_C_REG_PDE_TBLI1                             CAM_C_PDE_TBLI1;                                 /* 0BB0, 0x1A008BB0 */
    CAM_C_REG_PDE_CTL                               CAM_C_PDE_CTL;                                   /* 0BB4, 0x1A008BB4 */
    UINT32                                          rsv_0BB8[2];                                     /* 0BB8..0BBF, 0x1A008BB8..1A008BBF */
    CAM_C_REG_RMB_MODE                              CAM_C_RMB_MODE;                                  /* 0BC0, 0x1A008BC0 */
    UINT32                                          rsv_0BC4[3];                                     /* 0BC4..0BCF, 0x1A008BC4..1A008BCF */
    CAM_C_REG_PS_AWB_WIN_ORG                        CAM_C_PS_AWB_WIN_ORG;                            /* 0BD0, 0x1A008BD0 */
    CAM_C_REG_PS_AWB_WIN_SIZE                       CAM_C_PS_AWB_WIN_SIZE;                           /* 0BD4, 0x1A008BD4 */
    CAM_C_REG_PS_AWB_WIN_PIT                        CAM_C_PS_AWB_WIN_PIT;                            /* 0BD8, 0x1A008BD8 */
    CAM_C_REG_PS_AWB_WIN_NUM                        CAM_C_PS_AWB_WIN_NUM;                            /* 0BDC, 0x1A008BDC */
    CAM_C_REG_PS_AWB_PIXEL_CNT0                     CAM_C_PS_AWB_PIXEL_CNT0;                         /* 0BE0, 0x1A008BE0 */
    CAM_C_REG_PS_AWB_PIXEL_CNT1                     CAM_C_PS_AWB_PIXEL_CNT1;                         /* 0BE4, 0x1A008BE4 */
    CAM_C_REG_PS_AWB_PIXEL_CNT2                     CAM_C_PS_AWB_PIXEL_CNT2;                         /* 0BE8, 0x1A008BE8 */
    CAM_C_REG_PS_AWB_PIXEL_CNT3                     CAM_C_PS_AWB_PIXEL_CNT3;                         /* 0BEC, 0x1A008BEC */
    CAM_C_REG_PS_AE_YCOEF0                          CAM_C_PS_AE_YCOEF0;                              /* 0BF0, 0x1A008BF0 */
    CAM_C_REG_PS_AE_YCOEF1                          CAM_C_PS_AE_YCOEF1;                              /* 0BF4, 0x1A008BF4 */
    CAM_C_REG_PS_DATA_TYPE                          CAM_C_PS_DATA_TYPE;                              /* 0BF8, 0x1A008BF8 */
    CAM_C_REG_PS_HST_CFG                            CAM_C_PS_HST_CFG;                                /* 0BFC, 0x1A008BFC */
    CAM_C_REG_PS_HST_ROI_X                          CAM_C_PS_HST_ROI_X;                              /* 0C00, 0x1A008C00 */
    CAM_C_REG_PS_HST_ROI_Y                          CAM_C_PS_HST_ROI_Y;                              /* 0C04, 0x1A008C04 */
    UINT32                                          rsv_0C08[10];                                    /* 0C08..0C2F, 0x1A008C08..1A008C2F */
    CAM_C_REG_QBN3_MODE                             CAM_C_QBN3_MODE;                                 /* 0C30, 0x1A008C30 */
    UINT32                                          rsv_0C34[3];                                     /* 0C34..0C3F, 0x1A008C34..1A008C3F */
    CAM_C_REG_SGG3_PGN                              CAM_C_SGG3_PGN;                                  /* 0C40, 0x1A008C40 */
    CAM_C_REG_SGG3_GMRC_1                           CAM_C_SGG3_GMRC_1;                               /* 0C44, 0x1A008C44 */
    CAM_C_REG_SGG3_GMRC_2                           CAM_C_SGG3_GMRC_2;                               /* 0C48, 0x1A008C48 */
    UINT32                                          rsv_0C4C;                                        /* 0C4C, 0x1A008C4C */
    CAM_C_REG_FLK_A_CON                             CAM_C_FLK_A_CON;                                 /* 0C50, 0x1A008C50 */
    CAM_C_REG_FLK_A_OFST                            CAM_C_FLK_A_OFST;                                /* 0C54, 0x1A008C54 */
    CAM_C_REG_FLK_A_SIZE                            CAM_C_FLK_A_SIZE;                                /* 0C58, 0x1A008C58 */
    CAM_C_REG_FLK_A_NUM                             CAM_C_FLK_A_NUM;                                 /* 0C5C, 0x1A008C5C */
    UINT32                                          rsv_0C60[20];                                    /* 0C60..0CAF, 0x1A008C60..1A008CAF */
    CAM_C_REG_SGG5_PGN                              CAM_C_SGG5_PGN;                                  /* 0CB0, 0x1A008CB0 */
    CAM_C_REG_SGG5_GMRC_1                           CAM_C_SGG5_GMRC_1;                               /* 0CB4, 0x1A008CB4 */
    CAM_C_REG_SGG5_GMRC_2                           CAM_C_SGG5_GMRC_2;                               /* 0CB8, 0x1A008CB8 */
    UINT32                                          rsv_0CBC;                                        /* 0CBC, 0x1A008CBC */
    CAM_C_REG_HDS_MODE                              CAM_C_HDS_MODE;                                  /* 0CC0, 0x1A008CC0 */
    UINT32                                          rsv_0CC4[23];                                    /* 0CC4..0D1F, 0x1A008CC4..1A008D1F */
    CAM_C_REG_UFE_CON                               CAM_C_UFE_CON;                                   /* 0D20, 0x1A008D20 */
    UINT32                                          rsv_0D24[3];                                     /* 0D24..0D2F, 0x1A008D24..1A008D2F */
    CAM_C_REG_BMX2_CTL                              CAM_C_BMX2_CTL;                                  /* 0D30, 0x1A008D30 */
    CAM_C_REG_BMX2_CROP                             CAM_C_BMX2_CROP;                                 /* 0D34, 0x1A008D34 */
    CAM_C_REG_BMX2_VSIZE                            CAM_C_BMX2_VSIZE;                                /* 0D38, 0x1A008D38 */
    UINT32                                          rsv_0D3C[5];                                     /* 0D3C..0D4F, 0x1A008D3C..1A008D4F */
    CAM_C_REG_ADBS_CTL                              CAM_C_ADBS_CTL;                                  /* 0D50, 0x1A008D50 */
    CAM_C_REG_ADBS_GRAY_BLD_0                       CAM_C_ADBS_GRAY_BLD_0;                           /* 0D54, 0x1A008D54 */
    CAM_C_REG_ADBS_GRAY_BLD_1                       CAM_C_ADBS_GRAY_BLD_1;                           /* 0D58, 0x1A008D58 */
    CAM_C_REG_ADBS_BIAS_LUT_R0                      CAM_C_ADBS_BIAS_LUT_R0;                          /* 0D5C, 0x1A008D5C */
    CAM_C_REG_ADBS_BIAS_LUT_R1                      CAM_C_ADBS_BIAS_LUT_R1;                          /* 0D60, 0x1A008D60 */
    CAM_C_REG_ADBS_BIAS_LUT_R2                      CAM_C_ADBS_BIAS_LUT_R2;                          /* 0D64, 0x1A008D64 */
    CAM_C_REG_ADBS_BIAS_LUT_R3                      CAM_C_ADBS_BIAS_LUT_R3;                          /* 0D68, 0x1A008D68 */
    CAM_C_REG_ADBS_BIAS_LUT_G0                      CAM_C_ADBS_BIAS_LUT_G0;                          /* 0D6C, 0x1A008D6C */
    CAM_C_REG_ADBS_BIAS_LUT_G1                      CAM_C_ADBS_BIAS_LUT_G1;                          /* 0D70, 0x1A008D70 */
    CAM_C_REG_ADBS_BIAS_LUT_G2                      CAM_C_ADBS_BIAS_LUT_G2;                          /* 0D74, 0x1A008D74 */
    CAM_C_REG_ADBS_BIAS_LUT_G3                      CAM_C_ADBS_BIAS_LUT_G3;                          /* 0D78, 0x1A008D78 */
    CAM_C_REG_ADBS_BIAS_LUT_B0                      CAM_C_ADBS_BIAS_LUT_B0;                          /* 0D7C, 0x1A008D7C */
    CAM_C_REG_ADBS_BIAS_LUT_B1                      CAM_C_ADBS_BIAS_LUT_B1;                          /* 0D80, 0x1A008D80 */
    CAM_C_REG_ADBS_BIAS_LUT_B2                      CAM_C_ADBS_BIAS_LUT_B2;                          /* 0D84, 0x1A008D84 */
    CAM_C_REG_ADBS_BIAS_LUT_B3                      CAM_C_ADBS_BIAS_LUT_B3;                          /* 0D88, 0x1A008D88 */
    CAM_C_REG_ADBS_GAIN_0                           CAM_C_ADBS_GAIN_0;                               /* 0D8C, 0x1A008D8C */
    CAM_C_REG_ADBS_GAIN_1                           CAM_C_ADBS_GAIN_1;                               /* 0D90, 0x1A008D90 */
    CAM_C_REG_ADBS_IVGN_0                           CAM_C_ADBS_IVGN_0;                               /* 0D94, 0x1A008D94 */
    CAM_C_REG_ADBS_IVGN_1                           CAM_C_ADBS_IVGN_1;                               /* 0D98, 0x1A008D98 */
    CAM_C_REG_ADBS_HDR                              CAM_C_ADBS_HDR;                                  /* 0D9C, 0x1A008D9C */
    CAM_C_REG_ADBS_CMDL_ONLY_1                      CAM_C_ADBS_CMDL_ONLY_1;                          /* 0DA0, 0x1A008DA0 */
    UINT32                                          rsv_0DA4[3];                                     /* 0DA4..0DAF, 0x1A008DA4..1A008DAF */
    CAM_C_REG_DCPN_HDR_EN                           CAM_C_DCPN_HDR_EN;                               /* 0DB0, 0x1A008DB0 */
    CAM_C_REG_DCPN_IN_IMG_SIZE                      CAM_C_DCPN_IN_IMG_SIZE;                          /* 0DB4, 0x1A008DB4 */
    CAM_C_REG_DCPN_ALGO_PARAM1                      CAM_C_DCPN_ALGO_PARAM1;                          /* 0DB8, 0x1A008DB8 */
    CAM_C_REG_DCPN_ALGO_PARAM2                      CAM_C_DCPN_ALGO_PARAM2;                          /* 0DBC, 0x1A008DBC */
    CAM_C_REG_DCPN_GTM_X0                           CAM_C_DCPN_GTM_X0;                               /* 0DC0, 0x1A008DC0 */
    CAM_C_REG_DCPN_GTM_Y0                           CAM_C_DCPN_GTM_Y0;                               /* 0DC4, 0x1A008DC4 */
    CAM_C_REG_DCPN_GTM_S0                           CAM_C_DCPN_GTM_S0;                               /* 0DC8, 0x1A008DC8 */
    CAM_C_REG_DCPN_GTM_S1                           CAM_C_DCPN_GTM_S1;                               /* 0DCC, 0x1A008DCC */
    UINT32                                          rsv_0DD0[8];                                     /* 0DD0..0DEF, 0x1A008DD0..1A008DEF */
    CAM_C_REG_CPN_HDR_CTL_EN                        CAM_C_CPN_HDR_CTL_EN;                            /* 0DF0, 0x1A008DF0 */
    CAM_C_REG_CPN_IN_IMG_SIZE                       CAM_C_CPN_IN_IMG_SIZE;                           /* 0DF4, 0x1A008DF4 */
    CAM_C_REG_CPN_ALGO_PARAM1                       CAM_C_CPN_ALGO_PARAM1;                           /* 0DF8, 0x1A008DF8 */
    CAM_C_REG_CPN_ALGO_PARAM2                       CAM_C_CPN_ALGO_PARAM2;                           /* 0DFC, 0x1A008DFC */
    CAM_C_REG_CPN_GTM_X0X1                          CAM_C_CPN_GTM_X0X1;                              /* 0E00, 0x1A008E00 */
    CAM_C_REG_CPN_GTM_X2X3                          CAM_C_CPN_GTM_X2X3;                              /* 0E04, 0x1A008E04 */
    CAM_C_REG_CPN_GTM_X4X5                          CAM_C_CPN_GTM_X4X5;                              /* 0E08, 0x1A008E08 */
    CAM_C_REG_CPN_GTM_X6                            CAM_C_CPN_GTM_X6;                                /* 0E0C, 0x1A008E0C */
    CAM_C_REG_CPN_GTM_Y0Y1                          CAM_C_CPN_GTM_Y0Y1;                              /* 0E10, 0x1A008E10 */
    CAM_C_REG_CPN_GTM_Y2Y3                          CAM_C_CPN_GTM_Y2Y3;                              /* 0E14, 0x1A008E14 */
    CAM_C_REG_CPN_GTM_Y4Y5                          CAM_C_CPN_GTM_Y4Y5;                              /* 0E18, 0x1A008E18 */
    CAM_C_REG_CPN_GTM_Y6                            CAM_C_CPN_GTM_Y6;                                /* 0E1C, 0x1A008E1C */
    CAM_C_REG_CPN_GTM_S0S1                          CAM_C_CPN_GTM_S0S1;                              /* 0E20, 0x1A008E20 */
    CAM_C_REG_CPN_GTM_S2S3                          CAM_C_CPN_GTM_S2S3;                              /* 0E24, 0x1A008E24 */
    CAM_C_REG_CPN_GTM_S4S5                          CAM_C_CPN_GTM_S4S5;                              /* 0E28, 0x1A008E28 */
    CAM_C_REG_CPN_GTM_S6S7                          CAM_C_CPN_GTM_S6S7;                              /* 0E2C, 0x1A008E2C */
    UINT32                                          rsv_0E30[92];                                    /* 0E30..0F9F, 0x1A008E30..1A008F9F */
    CAM_C_REG_SGM_R_OFST_TABLE0_3                   CAM_C_SGM_R_OFST_TABLE0_3;                       /* 0FA0, 0x1A008FA0 */
    CAM_C_REG_SGM_R_OFST_TABLE4_7                   CAM_C_SGM_R_OFST_TABLE4_7;                       /* 0FA4, 0x1A008FA4 */
    CAM_C_REG_SGM_R_OFST_TABLE8_11                  CAM_C_SGM_R_OFST_TABLE8_11;                      /* 0FA8, 0x1A008FA8 */
    CAM_C_REG_SGM_R_OFST_TABLE12_15                 CAM_C_SGM_R_OFST_TABLE12_15;                     /* 0FAC, 0x1A008FAC */
    CAM_C_REG_SGM_G_OFST_TABLE0_3                   CAM_C_SGM_G_OFST_TABLE0_3;                       /* 0FB0, 0x1A008FB0 */
    CAM_C_REG_SGM_G_OFST_TABLE4_7                   CAM_C_SGM_G_OFST_TABLE4_7;                       /* 0FB4, 0x1A008FB4 */
    CAM_C_REG_SGM_G_OFST_TABLE8_11                  CAM_C_SGM_G_OFST_TABLE8_11;                      /* 0FB8, 0x1A008FB8 */
    CAM_C_REG_SGM_G_OFST_TABLE12_15                 CAM_C_SGM_G_OFST_TABLE12_15;                     /* 0FBC, 0x1A008FBC */
    CAM_C_REG_SGM_B_OFST_TABLE0_3                   CAM_C_SGM_B_OFST_TABLE0_3;                       /* 0FC0, 0x1A008FC0 */
    CAM_C_REG_SGM_B_OFST_TABLE4_7                   CAM_C_SGM_B_OFST_TABLE4_7;                       /* 0FC4, 0x1A008FC4 */
    CAM_C_REG_SGM_B_OFST_TABLE8_11                  CAM_C_SGM_B_OFST_TABLE8_11;                      /* 0FC8, 0x1A008FC8 */
    CAM_C_REG_SGM_B_OFST_TABLE12_15                 CAM_C_SGM_B_OFST_TABLE12_15;                     /* 0FCC, 0x1A008FCC */
    UINT32                                          rsv_0FD0[12];                                    /* 0FD0..0FFF, 0x1A008FD0..1A008FFF */
    CAM_C_REG_DMA_SOFT_RSTSTAT                      CAM_C_DMA_SOFT_RSTSTAT;                          /* 1000, 0x1A009000 */
    CAM_C_REG_CQ0I_BASE_ADDR                        CAM_C_CQ0I_BASE_ADDR;                            /* 1004, 0x1A009004 */
    CAM_C_REG_CQ0I_XSIZE                            CAM_C_CQ0I_XSIZE;                                /* 1008, 0x1A009008 */
    CAM_C_REG_VERTICAL_FLIP_EN                      CAM_C_VERTICAL_FLIP_EN;                          /* 100C, 0x1A00900C */
    CAM_C_REG_DMA_SOFT_RESET                        CAM_C_DMA_SOFT_RESET;                            /* 1010, 0x1A009010 */
    CAM_C_REG_LAST_ULTRA_EN                         CAM_C_LAST_ULTRA_EN;                             /* 1014, 0x1A009014 */
    CAM_C_REG_SPECIAL_FUN_EN                        CAM_C_SPECIAL_FUN_EN;                            /* 1018, 0x1A009018 */
    UINT32                                          rsv_101C;                                        /* 101C, 0x1A00901C */
    CAM_C_REG_IMGO_BASE_ADDR                        CAM_C_IMGO_BASE_ADDR;                            /* 1020, 0x1A009020 */
    UINT32                                          rsv_1024;                                        /* 1024, 0x1A009024 */
    CAM_C_REG_IMGO_OFST_ADDR                        CAM_C_IMGO_OFST_ADDR;                            /* 1028, 0x1A009028 */
    CAM_C_REG_IMGO_DRS                              CAM_C_IMGO_DRS;                                  /* 102C, 0x1A00902C */
    CAM_C_REG_IMGO_XSIZE                            CAM_C_IMGO_XSIZE;                                /* 1030, 0x1A009030 */
    CAM_C_REG_IMGO_YSIZE                            CAM_C_IMGO_YSIZE;                                /* 1034, 0x1A009034 */
    CAM_C_REG_IMGO_STRIDE                           CAM_C_IMGO_STRIDE;                               /* 1038, 0x1A009038 */
    CAM_C_REG_IMGO_CON                              CAM_C_IMGO_CON;                                  /* 103C, 0x1A00903C */
    CAM_C_REG_IMGO_CON2                             CAM_C_IMGO_CON2;                                 /* 1040, 0x1A009040 */
    CAM_C_REG_IMGO_CON3                             CAM_C_IMGO_CON3;                                 /* 1044, 0x1A009044 */
    CAM_C_REG_IMGO_CROP                             CAM_C_IMGO_CROP;                                 /* 1048, 0x1A009048 */
    CAM_C_REG_IMGO_CON4                             CAM_C_IMGO_CON4;                                 /* 104C, 0x1A00904C */
    CAM_C_REG_RRZO_BASE_ADDR                        CAM_C_RRZO_BASE_ADDR;                            /* 1050, 0x1A009050 */
    UINT32                                          rsv_1054;                                        /* 1054, 0x1A009054 */
    CAM_C_REG_RRZO_OFST_ADDR                        CAM_C_RRZO_OFST_ADDR;                            /* 1058, 0x1A009058 */
    CAM_C_REG_RRZO_DRS                              CAM_C_RRZO_DRS;                                  /* 105C, 0x1A00905C */
    CAM_C_REG_RRZO_XSIZE                            CAM_C_RRZO_XSIZE;                                /* 1060, 0x1A009060 */
    CAM_C_REG_RRZO_YSIZE                            CAM_C_RRZO_YSIZE;                                /* 1064, 0x1A009064 */
    CAM_C_REG_RRZO_STRIDE                           CAM_C_RRZO_STRIDE;                               /* 1068, 0x1A009068 */
    CAM_C_REG_RRZO_CON                              CAM_C_RRZO_CON;                                  /* 106C, 0x1A00906C */
    CAM_C_REG_RRZO_CON2                             CAM_C_RRZO_CON2;                                 /* 1070, 0x1A009070 */
    CAM_C_REG_RRZO_CON3                             CAM_C_RRZO_CON3;                                 /* 1074, 0x1A009074 */
    CAM_C_REG_RRZO_CROP                             CAM_C_RRZO_CROP;                                 /* 1078, 0x1A009078 */
    CAM_C_REG_RRZO_CON4                             CAM_C_RRZO_CON4;                                 /* 107C, 0x1A00907C */
    CAM_C_REG_AAO_BASE_ADDR                         CAM_C_AAO_BASE_ADDR;                             /* 1080, 0x1A009080 */
    UINT32                                          rsv_1084;                                        /* 1084, 0x1A009084 */
    CAM_C_REG_AAO_OFST_ADDR                         CAM_C_AAO_OFST_ADDR;                             /* 1088, 0x1A009088 */
    CAM_C_REG_AAO_DRS                               CAM_C_AAO_DRS;                                   /* 108C, 0x1A00908C */
    CAM_C_REG_AAO_XSIZE                             CAM_C_AAO_XSIZE;                                 /* 1090, 0x1A009090 */
    CAM_C_REG_AAO_YSIZE                             CAM_C_AAO_YSIZE;                                 /* 1094, 0x1A009094 */
    CAM_C_REG_AAO_STRIDE                            CAM_C_AAO_STRIDE;                                /* 1098, 0x1A009098 */
    CAM_C_REG_AAO_CON                               CAM_C_AAO_CON;                                   /* 109C, 0x1A00909C */
    CAM_C_REG_AAO_CON2                              CAM_C_AAO_CON2;                                  /* 10A0, 0x1A0090A0 */
    CAM_C_REG_AAO_CON3                              CAM_C_AAO_CON3;                                  /* 10A4, 0x1A0090A4 */
    UINT32                                          rsv_10A8;                                        /* 10A8, 0x1A0090A8 */
    CAM_C_REG_AAO_CON4                              CAM_C_AAO_CON4;                                  /* 10AC, 0x1A0090AC */
    CAM_C_REG_AFO_BASE_ADDR                         CAM_C_AFO_BASE_ADDR;                             /* 10B0, 0x1A0090B0 */
    UINT32                                          rsv_10B4;                                        /* 10B4, 0x1A0090B4 */
    CAM_C_REG_AFO_OFST_ADDR                         CAM_C_AFO_OFST_ADDR;                             /* 10B8, 0x1A0090B8 */
    CAM_C_REG_AFO_DRS                               CAM_C_AFO_DRS;                                   /* 10BC, 0x1A0090BC */
    CAM_C_REG_AFO_XSIZE                             CAM_C_AFO_XSIZE;                                 /* 10C0, 0x1A0090C0 */
    CAM_C_REG_AFO_YSIZE                             CAM_C_AFO_YSIZE;                                 /* 10C4, 0x1A0090C4 */
    CAM_C_REG_AFO_STRIDE                            CAM_C_AFO_STRIDE;                                /* 10C8, 0x1A0090C8 */
    CAM_C_REG_AFO_CON                               CAM_C_AFO_CON;                                   /* 10CC, 0x1A0090CC */
    CAM_C_REG_AFO_CON2                              CAM_C_AFO_CON2;                                  /* 10D0, 0x1A0090D0 */
    CAM_C_REG_AFO_CON3                              CAM_C_AFO_CON3;                                  /* 10D4, 0x1A0090D4 */
    UINT32                                          rsv_10D8;                                        /* 10D8, 0x1A0090D8 */
    CAM_C_REG_AFO_CON4                              CAM_C_AFO_CON4;                                  /* 10DC, 0x1A0090DC */
    CAM_C_REG_LCSO_BASE_ADDR                        CAM_C_LCSO_BASE_ADDR;                            /* 10E0, 0x1A0090E0 */
    UINT32                                          rsv_10E4;                                        /* 10E4, 0x1A0090E4 */
    CAM_C_REG_LCSO_OFST_ADDR                        CAM_C_LCSO_OFST_ADDR;                            /* 10E8, 0x1A0090E8 */
    CAM_C_REG_LCSO_DRS                              CAM_C_LCSO_DRS;                                  /* 10EC, 0x1A0090EC */
    CAM_C_REG_LCSO_XSIZE                            CAM_C_LCSO_XSIZE;                                /* 10F0, 0x1A0090F0 */
    CAM_C_REG_LCSO_YSIZE                            CAM_C_LCSO_YSIZE;                                /* 10F4, 0x1A0090F4 */
    CAM_C_REG_LCSO_STRIDE                           CAM_C_LCSO_STRIDE;                               /* 10F8, 0x1A0090F8 */
    CAM_C_REG_LCSO_CON                              CAM_C_LCSO_CON;                                  /* 10FC, 0x1A0090FC */
    CAM_C_REG_LCSO_CON2                             CAM_C_LCSO_CON2;                                 /* 1100, 0x1A009100 */
    CAM_C_REG_LCSO_CON3                             CAM_C_LCSO_CON3;                                 /* 1104, 0x1A009104 */
    UINT32                                          rsv_1108;                                        /* 1108, 0x1A009108 */
    CAM_C_REG_LCSO_CON4                             CAM_C_LCSO_CON4;                                 /* 110C, 0x1A00910C */
    CAM_C_REG_UFEO_BASE_ADDR                        CAM_C_UFEO_BASE_ADDR;                            /* 1110, 0x1A009110 */
    UINT32                                          rsv_1114;                                        /* 1114, 0x1A009114 */
    CAM_C_REG_UFEO_OFST_ADDR                        CAM_C_UFEO_OFST_ADDR;                            /* 1118, 0x1A009118 */
    CAM_C_REG_UFEO_DRS                              CAM_C_UFEO_DRS;                                  /* 111C, 0x1A00911C */
    CAM_C_REG_UFEO_XSIZE                            CAM_C_UFEO_XSIZE;                                /* 1120, 0x1A009120 */
    CAM_C_REG_UFEO_YSIZE                            CAM_C_UFEO_YSIZE;                                /* 1124, 0x1A009124 */
    CAM_C_REG_UFEO_STRIDE                           CAM_C_UFEO_STRIDE;                               /* 1128, 0x1A009128 */
    CAM_C_REG_UFEO_CON                              CAM_C_UFEO_CON;                                  /* 112C, 0x1A00912C */
    CAM_C_REG_UFEO_CON2                             CAM_C_UFEO_CON2;                                 /* 1130, 0x1A009130 */
    CAM_C_REG_UFEO_CON3                             CAM_C_UFEO_CON3;                                 /* 1134, 0x1A009134 */
    UINT32                                          rsv_1138;                                        /* 1138, 0x1A009138 */
    CAM_C_REG_UFEO_CON4                             CAM_C_UFEO_CON4;                                 /* 113C, 0x1A00913C */
    CAM_C_REG_PDO_BASE_ADDR                         CAM_C_PDO_BASE_ADDR;                             /* 1140, 0x1A009140 */
    UINT32                                          rsv_1144;                                        /* 1144, 0x1A009144 */
    CAM_C_REG_PDO_OFST_ADDR                         CAM_C_PDO_OFST_ADDR;                             /* 1148, 0x1A009148 */
    CAM_C_REG_PDO_DRS                               CAM_C_PDO_DRS;                                   /* 114C, 0x1A00914C */
    CAM_C_REG_PDO_XSIZE                             CAM_C_PDO_XSIZE;                                 /* 1150, 0x1A009150 */
    CAM_C_REG_PDO_YSIZE                             CAM_C_PDO_YSIZE;                                 /* 1154, 0x1A009154 */
    CAM_C_REG_PDO_STRIDE                            CAM_C_PDO_STRIDE;                                /* 1158, 0x1A009158 */
    CAM_C_REG_PDO_CON                               CAM_C_PDO_CON;                                   /* 115C, 0x1A00915C */
    CAM_C_REG_PDO_CON2                              CAM_C_PDO_CON2;                                  /* 1160, 0x1A009160 */
    CAM_C_REG_PDO_CON3                              CAM_C_PDO_CON3;                                  /* 1164, 0x1A009164 */
    UINT32                                          rsv_1168;                                        /* 1168, 0x1A009168 */
    CAM_C_REG_PDO_CON4                              CAM_C_PDO_CON4;                                  /* 116C, 0x1A00916C */
    CAM_C_REG_BPCI_BASE_ADDR                        CAM_C_BPCI_BASE_ADDR;                            /* 1170, 0x1A009170 */
    UINT32                                          rsv_1174;                                        /* 1174, 0x1A009174 */
    CAM_C_REG_BPCI_OFST_ADDR                        CAM_C_BPCI_OFST_ADDR;                            /* 1178, 0x1A009178 */
    CAM_C_REG_BPCI_DRS                              CAM_C_BPCI_DRS;                                  /* 117C, 0x1A00917C */
    CAM_C_REG_BPCI_XSIZE                            CAM_C_BPCI_XSIZE;                                /* 1180, 0x1A009180 */
    CAM_C_REG_BPCI_YSIZE                            CAM_C_BPCI_YSIZE;                                /* 1184, 0x1A009184 */
    CAM_C_REG_BPCI_STRIDE                           CAM_C_BPCI_STRIDE;                               /* 1188, 0x1A009188 */
    CAM_C_REG_BPCI_CON                              CAM_C_BPCI_CON;                                  /* 118C, 0x1A00918C */
    CAM_C_REG_BPCI_CON2                             CAM_C_BPCI_CON2;                                 /* 1190, 0x1A009190 */
    CAM_C_REG_BPCI_CON3                             CAM_C_BPCI_CON3;                                 /* 1194, 0x1A009194 */
    UINT32                                          rsv_1198;                                        /* 1198, 0x1A009198 */
    CAM_C_REG_BPCI_CON4                             CAM_C_BPCI_CON4;                                 /* 119C, 0x1A00919C */
    CAM_C_REG_CACI_BASE_ADDR                        CAM_C_CACI_BASE_ADDR;                            /* 11A0, 0x1A0091A0 */
    UINT32                                          rsv_11A4;                                        /* 11A4, 0x1A0091A4 */
    CAM_C_REG_CACI_OFST_ADDR                        CAM_C_CACI_OFST_ADDR;                            /* 11A8, 0x1A0091A8 */
    CAM_C_REG_CACI_DRS                              CAM_C_CACI_DRS;                                  /* 11AC, 0x1A0091AC */
    CAM_C_REG_CACI_XSIZE                            CAM_C_CACI_XSIZE;                                /* 11B0, 0x1A0091B0 */
    CAM_C_REG_CACI_YSIZE                            CAM_C_CACI_YSIZE;                                /* 11B4, 0x1A0091B4 */
    CAM_C_REG_CACI_STRIDE                           CAM_C_CACI_STRIDE;                               /* 11B8, 0x1A0091B8 */
    CAM_C_REG_CACI_CON                              CAM_C_CACI_CON;                                  /* 11BC, 0x1A0091BC */
    CAM_C_REG_CACI_CON2                             CAM_C_CACI_CON2;                                 /* 11C0, 0x1A0091C0 */
    CAM_C_REG_CACI_CON3                             CAM_C_CACI_CON3;                                 /* 11C4, 0x1A0091C4 */
    UINT32                                          rsv_11C8;                                        /* 11C8, 0x1A0091C8 */
    CAM_C_REG_CACI_CON4                             CAM_C_CACI_CON4;                                 /* 11CC, 0x1A0091CC */
    CAM_C_REG_LSCI_BASE_ADDR                        CAM_C_LSCI_BASE_ADDR;                            /* 11D0, 0x1A0091D0 */
    UINT32                                          rsv_11D4;                                        /* 11D4, 0x1A0091D4 */
    CAM_C_REG_LSCI_OFST_ADDR                        CAM_C_LSCI_OFST_ADDR;                            /* 11D8, 0x1A0091D8 */
    CAM_C_REG_LSCI_DRS                              CAM_C_LSCI_DRS;                                  /* 11DC, 0x1A0091DC */
    CAM_C_REG_LSCI_XSIZE                            CAM_C_LSCI_XSIZE;                                /* 11E0, 0x1A0091E0 */
    CAM_C_REG_LSCI_YSIZE                            CAM_C_LSCI_YSIZE;                                /* 11E4, 0x1A0091E4 */
    CAM_C_REG_LSCI_STRIDE                           CAM_C_LSCI_STRIDE;                               /* 11E8, 0x1A0091E8 */
    CAM_C_REG_LSCI_CON                              CAM_C_LSCI_CON;                                  /* 11EC, 0x1A0091EC */
    CAM_C_REG_LSCI_CON2                             CAM_C_LSCI_CON2;                                 /* 11F0, 0x1A0091F0 */
    CAM_C_REG_LSCI_CON3                             CAM_C_LSCI_CON3;                                 /* 11F4, 0x1A0091F4 */
    UINT32                                          rsv_11F8;                                        /* 11F8, 0x1A0091F8 */
    CAM_C_REG_LSCI_CON4                             CAM_C_LSCI_CON4;                                 /* 11FC, 0x1A0091FC */
    CAM_C_REG_LSC3I_BASE_ADDR                       CAM_C_LSC3I_BASE_ADDR;                           /* 1200, 0x1A009200 */
    UINT32                                          rsv_1204;                                        /* 1204, 0x1A009204 */
    CAM_C_REG_LSC3I_OFST_ADDR                       CAM_C_LSC3I_OFST_ADDR;                           /* 1208, 0x1A009208 */
    CAM_C_REG_LSC3I_DRS                             CAM_C_LSC3I_DRS;                                 /* 120C, 0x1A00920C */
    CAM_C_REG_LSC3I_XSIZE                           CAM_C_LSC3I_XSIZE;                               /* 1210, 0x1A009210 */
    CAM_C_REG_LSC3I_YSIZE                           CAM_C_LSC3I_YSIZE;                               /* 1214, 0x1A009214 */
    CAM_C_REG_LSC3I_STRIDE                          CAM_C_LSC3I_STRIDE;                              /* 1218, 0x1A009218 */
    CAM_C_REG_LSC3I_CON                             CAM_C_LSC3I_CON;                                 /* 121C, 0x1A00921C */
    CAM_C_REG_LSC3I_CON2                            CAM_C_LSC3I_CON2;                                /* 1220, 0x1A009220 */
    CAM_C_REG_LSC3I_CON3                            CAM_C_LSC3I_CON3;                                /* 1224, 0x1A009224 */
    UINT32                                          rsv_1228;                                        /* 1228, 0x1A009228 */
    CAM_C_REG_LSC3I_CON4                            CAM_C_LSC3I_CON4;                                /* 122C, 0x1A00922C */
    CAM_C_REG_PDI_BASE_ADDR                         CAM_C_PDI_BASE_ADDR;                             /* 1230, 0x1A009230 */
    CAM_C_REG_PDI_OFST_ADDR                         CAM_C_PDI_OFST_ADDR;                             /* 1234, 0x1A009234 */
    UINT32                                          rsv_1238;                                        /* 1238, 0x1A009238 */
    CAM_C_REG_PDI_DRS                               CAM_C_PDI_DRS;                                   /* 123C, 0x1A00923C */
    CAM_C_REG_PDI_XSIZE                             CAM_C_PDI_XSIZE;                                 /* 1240, 0x1A009240 */
    CAM_C_REG_PDI_YSIZE                             CAM_C_PDI_YSIZE;                                 /* 1244, 0x1A009244 */
    CAM_C_REG_PDI_STRIDE                            CAM_C_PDI_STRIDE;                                /* 1248, 0x1A009248 */
    CAM_C_REG_PDI_CON                               CAM_C_PDI_CON;                                   /* 124C, 0x1A00924C */
    CAM_C_REG_PDI_CON2                              CAM_C_PDI_CON2;                                  /* 1250, 0x1A009250 */
    CAM_C_REG_PDI_CON3                              CAM_C_PDI_CON3;                                  /* 1254, 0x1A009254 */
    UINT32                                          rsv_1258;                                        /* 1258, 0x1A009258 */
    CAM_C_REG_PDI_CON4                              CAM_C_PDI_CON4;                                  /* 125C, 0x1A00925C */
    CAM_C_REG_PSO_BASE_ADDR                         CAM_C_PSO_BASE_ADDR;                             /* 1260, 0x1A009260 */
    CAM_C_REG_PSO_OFST_ADDR                         CAM_C_PSO_OFST_ADDR;                             /* 1264, 0x1A009264 */
    UINT32                                          rsv_1268;                                        /* 1268, 0x1A009268 */
    CAM_C_REG_PSO_DRS                               CAM_C_PSO_DRS;                                   /* 126C, 0x1A00926C */
    CAM_C_REG_PSO_XSIZE                             CAM_C_PSO_XSIZE;                                 /* 1270, 0x1A009270 */
    CAM_C_REG_PSO_YSIZE                             CAM_C_PSO_YSIZE;                                 /* 1274, 0x1A009274 */
    CAM_C_REG_PSO_STRIDE                            CAM_C_PSO_STRIDE;                                /* 1278, 0x1A009278 */
    CAM_C_REG_PSO_CON                               CAM_C_PSO_CON;                                   /* 127C, 0x1A00927C */
    CAM_C_REG_PSO_CON2                              CAM_C_PSO_CON2;                                  /* 1280, 0x1A009280 */
    CAM_C_REG_PSO_CON3                              CAM_C_PSO_CON3;                                  /* 1284, 0x1A009284 */
    UINT32                                          rsv_1288;                                        /* 1288, 0x1A009288 */
    CAM_C_REG_PSO_CON4                              CAM_C_PSO_CON4;                                  /* 128C, 0x1A00928C */
    CAM_C_REG_LMVO_BASE_ADDR                        CAM_C_LMVO_BASE_ADDR;                            /* 1290, 0x1A009290 */
    CAM_C_REG_LMVO_OFST_ADDR                        CAM_C_LMVO_OFST_ADDR;                            /* 1294, 0x1A009294 */
    UINT32                                          rsv_1298;                                        /* 1298, 0x1A009298 */
    CAM_C_REG_LMVO_DRS                              CAM_C_LMVO_DRS;                                  /* 129C, 0x1A00929C */
    CAM_C_REG_LMVO_XSIZE                            CAM_C_LMVO_XSIZE;                                /* 12A0, 0x1A0092A0 */
    CAM_C_REG_LMVO_YSIZE                            CAM_C_LMVO_YSIZE;                                /* 12A4, 0x1A0092A4 */
    CAM_C_REG_LMVO_STRIDE                           CAM_C_LMVO_STRIDE;                               /* 12A8, 0x1A0092A8 */
    CAM_C_REG_LMVO_CON                              CAM_C_LMVO_CON;                                  /* 12AC, 0x1A0092AC */
    CAM_C_REG_LMVO_CON2                             CAM_C_LMVO_CON2;                                 /* 12B0, 0x1A0092B0 */
    CAM_C_REG_LMVO_CON3                             CAM_C_LMVO_CON3;                                 /* 12B4, 0x1A0092B4 */
    UINT32                                          rsv_12B8;                                        /* 12B8, 0x1A0092B8 */
    CAM_C_REG_LMVO_CON4                             CAM_C_LMVO_CON4;                                 /* 12BC, 0x1A0092BC */
    CAM_C_REG_FLKO_BASE_ADDR                        CAM_C_FLKO_BASE_ADDR;                            /* 12C0, 0x1A0092C0 */
    CAM_C_REG_FLKO_OFST_ADDR                        CAM_C_FLKO_OFST_ADDR;                            /* 12C4, 0x1A0092C4 */
    UINT32                                          rsv_12C8;                                        /* 12C8, 0x1A0092C8 */
    CAM_C_REG_FLKO_DRS                              CAM_C_FLKO_DRS;                                  /* 12CC, 0x1A0092CC */
    CAM_C_REG_FLKO_XSIZE                            CAM_C_FLKO_XSIZE;                                /* 12D0, 0x1A0092D0 */
    CAM_C_REG_FLKO_YSIZE                            CAM_C_FLKO_YSIZE;                                /* 12D4, 0x1A0092D4 */
    CAM_C_REG_FLKO_STRIDE                           CAM_C_FLKO_STRIDE;                               /* 12D8, 0x1A0092D8 */
    CAM_C_REG_FLKO_CON                              CAM_C_FLKO_CON;                                  /* 12DC, 0x1A0092DC */
    CAM_C_REG_FLKO_CON2                             CAM_C_FLKO_CON2;                                 /* 12E0, 0x1A0092E0 */
    CAM_C_REG_FLKO_CON3                             CAM_C_FLKO_CON3;                                 /* 12E4, 0x1A0092E4 */
    UINT32                                          rsv_12E8;                                        /* 12E8, 0x1A0092E8 */
    CAM_C_REG_FLKO_CON4                             CAM_C_FLKO_CON4;                                 /* 12EC, 0x1A0092EC */
    CAM_C_REG_RSSO_C_BASE_ADDR                      CAM_C_RSSO_C_BASE_ADDR;                          /* 12F0, 0x1A0092F0 */
    CAM_C_REG_RSSO_C_OFST_ADDR                      CAM_C_RSSO_C_OFST_ADDR;                          /* 12F4, 0x1A0092F4 */
    UINT32                                          rsv_12F8;                                        /* 12F8, 0x1A0092F8 */
    CAM_C_REG_RSSO_C_DRS                            CAM_C_RSSO_C_DRS;                                /* 12FC, 0x1A0092FC */
    CAM_C_REG_RSSO_C_XSIZE                          CAM_C_RSSO_C_XSIZE;                              /* 1300, 0x1A009300 */
    CAM_C_REG_RSSO_C_YSIZE                          CAM_C_RSSO_C_YSIZE;                              /* 1304, 0x1A009304 */
    CAM_C_REG_RSSO_C_STRIDE                         CAM_C_RSSO_C_STRIDE;                             /* 1308, 0x1A009308 */
    CAM_C_REG_RSSO_C_CON                            CAM_C_RSSO_C_CON;                                /* 130C, 0x1A00930C */
    CAM_C_REG_RSSO_C_CON2                           CAM_C_RSSO_C_CON2;                               /* 1310, 0x1A009310 */
    CAM_C_REG_RSSO_C_CON3                           CAM_C_RSSO_C_CON3;                               /* 1314, 0x1A009314 */
    UINT32                                          rsv_1318;                                        /* 1318, 0x1A009318 */
    CAM_C_REG_RSSO_C_CON4                           CAM_C_RSSO_C_CON4;                               /* 131C, 0x1A00931C */
    CAM_C_REG_UFGO_BASE_ADDR                        CAM_C_UFGO_BASE_ADDR;                            /* 1320, 0x1A009320 */
    CAM_C_REG_UFGO_OFST_ADDR                        CAM_C_UFGO_OFST_ADDR;                            /* 1324, 0x1A009324 */
    UINT32                                          rsv_1328;                                        /* 1328, 0x1A009328 */
    CAM_C_REG_UFGO_DRS                              CAM_C_UFGO_DRS;                                  /* 132C, 0x1A00932C */
    CAM_C_REG_UFGO_XSIZE                            CAM_C_UFGO_XSIZE;                                /* 1330, 0x1A009330 */
    CAM_C_REG_UFGO_YSIZE                            CAM_C_UFGO_YSIZE;                                /* 1334, 0x1A009334 */
    CAM_C_REG_UFGO_STRIDE                           CAM_C_UFGO_STRIDE;                               /* 1338, 0x1A009338 */
    CAM_C_REG_UFGO_CON                              CAM_C_UFGO_CON;                                  /* 133C, 0x1A00933C */
    CAM_C_REG_UFGO_CON2                             CAM_C_UFGO_CON2;                                 /* 1340, 0x1A009340 */
    CAM_C_REG_UFGO_CON3                             CAM_C_UFGO_CON3;                                 /* 1344, 0x1A009344 */
    UINT32                                          rsv_1348;                                        /* 1348, 0x1A009348 */
    CAM_C_REG_UFGO_CON4                             CAM_C_UFGO_CON4;                                 /* 134C, 0x1A00934C */
    CAM_C_REG_DMA_ERR_CTRL                          CAM_C_DMA_ERR_CTRL;                              /* 1350, 0x1A009350 */
    UINT32                                          rsv_1354[3];                                     /* 1354..135F, 0x1A009354..1A00935F */
    CAM_C_REG_IMGO_ERR_STAT                         CAM_C_IMGO_ERR_STAT;                             /* 1360, 0x1A009360 */
    CAM_C_REG_RRZO_ERR_STAT                         CAM_C_RRZO_ERR_STAT;                             /* 1364, 0x1A009364 */
    CAM_C_REG_AAO_ERR_STAT                          CAM_C_AAO_ERR_STAT;                              /* 1368, 0x1A009368 */
    CAM_C_REG_AFO_ERR_STAT                          CAM_C_AFO_ERR_STAT;                              /* 136C, 0x1A00936C */
    CAM_C_REG_LCSO_ERR_STAT                         CAM_C_LCSO_ERR_STAT;                             /* 1370, 0x1A009370 */
    CAM_C_REG_UFEO_ERR_STAT                         CAM_C_UFEO_ERR_STAT;                             /* 1374, 0x1A009374 */
    CAM_C_REG_PDO_ERR_STAT                          CAM_C_PDO_ERR_STAT;                              /* 1378, 0x1A009378 */
    CAM_C_REG_BPCI_ERR_STAT                         CAM_C_BPCI_ERR_STAT;                             /* 137C, 0x1A00937C */
    CAM_C_REG_CACI_ERR_STAT                         CAM_C_CACI_ERR_STAT;                             /* 1380, 0x1A009380 */
    CAM_C_REG_LSCI_ERR_STAT                         CAM_C_LSCI_ERR_STAT;                             /* 1384, 0x1A009384 */
    CAM_C_REG_LSC3I_ERR_STAT                        CAM_C_LSC3I_ERR_STAT;                            /* 1388, 0x1A009388 */
    CAM_C_REG_PDI_ERR_STAT                          CAM_C_PDI_ERR_STAT;                              /* 138C, 0x1A00938C */
    CAM_C_REG_LMVO_ERR_STAT                         CAM_C_LMVO_ERR_STAT;                             /* 1390, 0x1A009390 */
    CAM_C_REG_FLKO_ERR_STAT                         CAM_C_FLKO_ERR_STAT;                             /* 1394, 0x1A009394 */
    CAM_C_REG_RSSO_C_ERR_STAT                       CAM_C_RSSO_C_ERR_STAT;                           /* 1398, 0x1A009398 */
    CAM_C_REG_UFGO_ERR_STAT                         CAM_C_UFGO_ERR_STAT;                             /* 139C, 0x1A00939C */
    CAM_C_REG_PSO_ERR_STAT                          CAM_C_PSO_ERR_STAT;                              /* 13A0, 0x1A0093A0 */
    UINT32                                          rsv_13A4[2];                                     /* 13A4..13AB, 0x1A0093A4..1A0093AB */
    CAM_C_REG_DMA_DEBUG_ADDR                        CAM_C_DMA_DEBUG_ADDR;                            /* 13AC, 0x1A0093AC */
    CAM_C_REG_DMA_RSV1                              CAM_C_DMA_RSV1;                                  /* 13B0, 0x1A0093B0 */
    CAM_C_REG_DMA_RSV2                              CAM_C_DMA_RSV2;                                  /* 13B4, 0x1A0093B4 */
    CAM_C_REG_DMA_RSV3                              CAM_C_DMA_RSV3;                                  /* 13B8, 0x1A0093B8 */
    CAM_C_REG_DMA_RSV4                              CAM_C_DMA_RSV4;                                  /* 13BC, 0x1A0093BC */
    CAM_C_REG_DMA_RSV5                              CAM_C_DMA_RSV5;                                  /* 13C0, 0x1A0093C0 */
    CAM_C_REG_DMA_RSV6                              CAM_C_DMA_RSV6;                                  /* 13C4, 0x1A0093C4 */
    CAM_C_REG_DMA_DEBUG_SEL                         CAM_C_DMA_DEBUG_SEL;                             /* 13C8, 0x1A0093C8 */
    CAM_C_REG_DMA_BW_SELF_TEST                      CAM_C_DMA_BW_SELF_TEST;                          /* 13CC, 0x1A0093CC */
    UINT32                                          rsv_13D0[12];                                    /* 13D0..13FF, 0x1A0093D0..1A0093FF */
    CAM_C_REG_DMA_FRAME_HEADER_EN                   CAM_C_DMA_FRAME_HEADER_EN;                       /* 1400, 0x1A009400 */
    CAM_C_REG_IMGO_FH_BASE_ADDR                     CAM_C_IMGO_FH_BASE_ADDR;                         /* 1404, 0x1A009404 */
    CAM_C_REG_RRZO_FH_BASE_ADDR                     CAM_C_RRZO_FH_BASE_ADDR;                         /* 1408, 0x1A009408 */
    CAM_C_REG_AAO_FH_BASE_ADDR                      CAM_C_AAO_FH_BASE_ADDR;                          /* 140C, 0x1A00940C */
    CAM_C_REG_AFO_FH_BASE_ADDR                      CAM_C_AFO_FH_BASE_ADDR;                          /* 1410, 0x1A009410 */
    CAM_C_REG_LCSO_FH_BASE_ADDR                     CAM_C_LCSO_FH_BASE_ADDR;                         /* 1414, 0x1A009414 */
    CAM_C_REG_UFEO_FH_BASE_ADDR                     CAM_C_UFEO_FH_BASE_ADDR;                         /* 1418, 0x1A009418 */
    CAM_C_REG_PDO_FH_BASE_ADDR                      CAM_C_PDO_FH_BASE_ADDR;                          /* 141C, 0x1A00941C */
    CAM_C_REG_PSO_FH_BASE_ADDR                      CAM_C_PSO_FH_BASE_ADDR;                          /* 1420, 0x1A009420 */
    CAM_C_REG_LMVO_FH_BASE_ADDR                     CAM_C_LMVO_FH_BASE_ADDR;                         /* 1424, 0x1A009424 */
    CAM_C_REG_FLKO_FH_BASE_ADDR                     CAM_C_FLKO_FH_BASE_ADDR;                         /* 1428, 0x1A009428 */
    CAM_C_REG_RSSO_C_FH_BASE_ADDR                   CAM_C_RSSO_C_FH_BASE_ADDR;                       /* 142C, 0x1A00942C */
    CAM_C_REG_UFGO_FH_BASE_ADDR                     CAM_C_UFGO_FH_BASE_ADDR;                         /* 1430, 0x1A009430 */
    CAM_C_REG_IMGO_FH_SPARE_2                       CAM_C_IMGO_FH_SPARE_2;                           /* 1434, 0x1A009434 */
    CAM_C_REG_IMGO_FH_SPARE_3                       CAM_C_IMGO_FH_SPARE_3;                           /* 1438, 0x1A009438 */
    CAM_C_REG_IMGO_FH_SPARE_4                       CAM_C_IMGO_FH_SPARE_4;                           /* 143C, 0x1A00943C */
    CAM_C_REG_IMGO_FH_SPARE_5                       CAM_C_IMGO_FH_SPARE_5;                           /* 1440, 0x1A009440 */
    CAM_C_REG_IMGO_FH_SPARE_6                       CAM_C_IMGO_FH_SPARE_6;                           /* 1444, 0x1A009444 */
    CAM_C_REG_IMGO_FH_SPARE_7                       CAM_C_IMGO_FH_SPARE_7;                           /* 1448, 0x1A009448 */
    CAM_C_REG_IMGO_FH_SPARE_8                       CAM_C_IMGO_FH_SPARE_8;                           /* 144C, 0x1A00944C */
    CAM_C_REG_IMGO_FH_SPARE_9                       CAM_C_IMGO_FH_SPARE_9;                           /* 1450, 0x1A009450 */
    CAM_C_REG_IMGO_FH_SPARE_10                      CAM_C_IMGO_FH_SPARE_10;                          /* 1454, 0x1A009454 */
    CAM_C_REG_IMGO_FH_SPARE_11                      CAM_C_IMGO_FH_SPARE_11;                          /* 1458, 0x1A009458 */
    CAM_C_REG_IMGO_FH_SPARE_12                      CAM_C_IMGO_FH_SPARE_12;                          /* 145C, 0x1A00945C */
    CAM_C_REG_IMGO_FH_SPARE_13                      CAM_C_IMGO_FH_SPARE_13;                          /* 1460, 0x1A009460 */
    CAM_C_REG_IMGO_FH_SPARE_14                      CAM_C_IMGO_FH_SPARE_14;                          /* 1464, 0x1A009464 */
    CAM_C_REG_IMGO_FH_SPARE_15                      CAM_C_IMGO_FH_SPARE_15;                          /* 1468, 0x1A009468 */
    CAM_C_REG_IMGO_FH_SPARE_16                      CAM_C_IMGO_FH_SPARE_16;                          /* 146C, 0x1A00946C */
    UINT32                                          rsv_1470;                                        /* 1470, 0x1A009470 */
    CAM_C_REG_RRZO_FH_SPARE_2                       CAM_C_RRZO_FH_SPARE_2;                           /* 1474, 0x1A009474 */
    CAM_C_REG_RRZO_FH_SPARE_3                       CAM_C_RRZO_FH_SPARE_3;                           /* 1478, 0x1A009478 */
    CAM_C_REG_RRZO_FH_SPARE_4                       CAM_C_RRZO_FH_SPARE_4;                           /* 147C, 0x1A00947C */
    CAM_C_REG_RRZO_FH_SPARE_5                       CAM_C_RRZO_FH_SPARE_5;                           /* 1480, 0x1A009480 */
    CAM_C_REG_RRZO_FH_SPARE_6                       CAM_C_RRZO_FH_SPARE_6;                           /* 1484, 0x1A009484 */
    CAM_C_REG_RRZO_FH_SPARE_7                       CAM_C_RRZO_FH_SPARE_7;                           /* 1488, 0x1A009488 */
    CAM_C_REG_RRZO_FH_SPARE_8                       CAM_C_RRZO_FH_SPARE_8;                           /* 148C, 0x1A00948C */
    CAM_C_REG_RRZO_FH_SPARE_9                       CAM_C_RRZO_FH_SPARE_9;                           /* 1490, 0x1A009490 */
    CAM_C_REG_RRZO_FH_SPARE_10                      CAM_C_RRZO_FH_SPARE_10;                          /* 1494, 0x1A009494 */
    CAM_C_REG_RRZO_FH_SPARE_11                      CAM_C_RRZO_FH_SPARE_11;                          /* 1498, 0x1A009498 */
    CAM_C_REG_RRZO_FH_SPARE_12                      CAM_C_RRZO_FH_SPARE_12;                          /* 149C, 0x1A00949C */
    CAM_C_REG_RRZO_FH_SPARE_13                      CAM_C_RRZO_FH_SPARE_13;                          /* 14A0, 0x1A0094A0 */
    CAM_C_REG_RRZO_FH_SPARE_14                      CAM_C_RRZO_FH_SPARE_14;                          /* 14A4, 0x1A0094A4 */
    CAM_C_REG_RRZO_FH_SPARE_15                      CAM_C_RRZO_FH_SPARE_15;                          /* 14A8, 0x1A0094A8 */
    CAM_C_REG_RRZO_FH_SPARE_16                      CAM_C_RRZO_FH_SPARE_16;                          /* 14AC, 0x1A0094AC */
    UINT32                                          rsv_14B0;                                        /* 14B0, 0x1A0094B0 */
    CAM_C_REG_AAO_FH_SPARE_2                        CAM_C_AAO_FH_SPARE_2;                            /* 14B4, 0x1A0094B4 */
    CAM_C_REG_AAO_FH_SPARE_3                        CAM_C_AAO_FH_SPARE_3;                            /* 14B8, 0x1A0094B8 */
    CAM_C_REG_AAO_FH_SPARE_4                        CAM_C_AAO_FH_SPARE_4;                            /* 14BC, 0x1A0094BC */
    CAM_C_REG_AAO_FH_SPARE_5                        CAM_C_AAO_FH_SPARE_5;                            /* 14C0, 0x1A0094C0 */
    CAM_C_REG_AAO_FH_SPARE_6                        CAM_C_AAO_FH_SPARE_6;                            /* 14C4, 0x1A0094C4 */
    CAM_C_REG_AAO_FH_SPARE_7                        CAM_C_AAO_FH_SPARE_7;                            /* 14C8, 0x1A0094C8 */
    CAM_C_REG_AAO_FH_SPARE_8                        CAM_C_AAO_FH_SPARE_8;                            /* 14CC, 0x1A0094CC */
    CAM_C_REG_AAO_FH_SPARE_9                        CAM_C_AAO_FH_SPARE_9;                            /* 14D0, 0x1A0094D0 */
    CAM_C_REG_AAO_FH_SPARE_10                       CAM_C_AAO_FH_SPARE_10;                           /* 14D4, 0x1A0094D4 */
    CAM_C_REG_AAO_FH_SPARE_11                       CAM_C_AAO_FH_SPARE_11;                           /* 14D8, 0x1A0094D8 */
    CAM_C_REG_AAO_FH_SPARE_12                       CAM_C_AAO_FH_SPARE_12;                           /* 14DC, 0x1A0094DC */
    CAM_C_REG_AAO_FH_SPARE_13                       CAM_C_AAO_FH_SPARE_13;                           /* 14E0, 0x1A0094E0 */
    CAM_C_REG_AAO_FH_SPARE_14                       CAM_C_AAO_FH_SPARE_14;                           /* 14E4, 0x1A0094E4 */
    CAM_C_REG_AAO_FH_SPARE_15                       CAM_C_AAO_FH_SPARE_15;                           /* 14E8, 0x1A0094E8 */
    CAM_C_REG_AAO_FH_SPARE_16                       CAM_C_AAO_FH_SPARE_16;                           /* 14EC, 0x1A0094EC */
    UINT32                                          rsv_14F0;                                        /* 14F0, 0x1A0094F0 */
    CAM_C_REG_AFO_FH_SPARE_2                        CAM_C_AFO_FH_SPARE_2;                            /* 14F4, 0x1A0094F4 */
    CAM_C_REG_AFO_FH_SPARE_3                        CAM_C_AFO_FH_SPARE_3;                            /* 14F8, 0x1A0094F8 */
    CAM_C_REG_AFO_FH_SPARE_4                        CAM_C_AFO_FH_SPARE_4;                            /* 14FC, 0x1A0094FC */
    CAM_C_REG_AFO_FH_SPARE_5                        CAM_C_AFO_FH_SPARE_5;                            /* 1500, 0x1A009500 */
    CAM_C_REG_AFO_FH_SPARE_6                        CAM_C_AFO_FH_SPARE_6;                            /* 1504, 0x1A009504 */
    CAM_C_REG_AFO_FH_SPARE_7                        CAM_C_AFO_FH_SPARE_7;                            /* 1508, 0x1A009508 */
    CAM_C_REG_AFO_FH_SPARE_8                        CAM_C_AFO_FH_SPARE_8;                            /* 150C, 0x1A00950C */
    CAM_C_REG_AFO_FH_SPARE_9                        CAM_C_AFO_FH_SPARE_9;                            /* 1510, 0x1A009510 */
    CAM_C_REG_AFO_FH_SPARE_10                       CAM_C_AFO_FH_SPARE_10;                           /* 1514, 0x1A009514 */
    CAM_C_REG_AFO_FH_SPARE_11                       CAM_C_AFO_FH_SPARE_11;                           /* 1518, 0x1A009518 */
    CAM_C_REG_AFO_FH_SPARE_12                       CAM_C_AFO_FH_SPARE_12;                           /* 151C, 0x1A00951C */
    CAM_C_REG_AFO_FH_SPARE_13                       CAM_C_AFO_FH_SPARE_13;                           /* 1520, 0x1A009520 */
    CAM_C_REG_AFO_FH_SPARE_14                       CAM_C_AFO_FH_SPARE_14;                           /* 1524, 0x1A009524 */
    CAM_C_REG_AFO_FH_SPARE_15                       CAM_C_AFO_FH_SPARE_15;                           /* 1528, 0x1A009528 */
    CAM_C_REG_AFO_FH_SPARE_16                       CAM_C_AFO_FH_SPARE_16;                           /* 152C, 0x1A00952C */
    UINT32                                          rsv_1530;                                        /* 1530, 0x1A009530 */
    CAM_C_REG_LCSO_FH_SPARE_2                       CAM_C_LCSO_FH_SPARE_2;                           /* 1534, 0x1A009534 */
    CAM_C_REG_LCSO_FH_SPARE_3                       CAM_C_LCSO_FH_SPARE_3;                           /* 1538, 0x1A009538 */
    CAM_C_REG_LCSO_FH_SPARE_4                       CAM_C_LCSO_FH_SPARE_4;                           /* 153C, 0x1A00953C */
    CAM_C_REG_LCSO_FH_SPARE_5                       CAM_C_LCSO_FH_SPARE_5;                           /* 1540, 0x1A009540 */
    CAM_C_REG_LCSO_FH_SPARE_6                       CAM_C_LCSO_FH_SPARE_6;                           /* 1544, 0x1A009544 */
    CAM_C_REG_LCSO_FH_SPARE_7                       CAM_C_LCSO_FH_SPARE_7;                           /* 1548, 0x1A009548 */
    CAM_C_REG_LCSO_FH_SPARE_8                       CAM_C_LCSO_FH_SPARE_8;                           /* 154C, 0x1A00954C */
    CAM_C_REG_LCSO_FH_SPARE_9                       CAM_C_LCSO_FH_SPARE_9;                           /* 1550, 0x1A009550 */
    CAM_C_REG_LCSO_FH_SPARE_10                      CAM_C_LCSO_FH_SPARE_10;                          /* 1554, 0x1A009554 */
    CAM_C_REG_LCSO_FH_SPARE_11                      CAM_C_LCSO_FH_SPARE_11;                          /* 1558, 0x1A009558 */
    CAM_C_REG_LCSO_FH_SPARE_12                      CAM_C_LCSO_FH_SPARE_12;                          /* 155C, 0x1A00955C */
    CAM_C_REG_LCSO_FH_SPARE_13                      CAM_C_LCSO_FH_SPARE_13;                          /* 1560, 0x1A009560 */
    CAM_C_REG_LCSO_FH_SPARE_14                      CAM_C_LCSO_FH_SPARE_14;                          /* 1564, 0x1A009564 */
    CAM_C_REG_LCSO_FH_SPARE_15                      CAM_C_LCSO_FH_SPARE_15;                          /* 1568, 0x1A009568 */
    CAM_C_REG_LCSO_FH_SPARE_16                      CAM_C_LCSO_FH_SPARE_16;                          /* 156C, 0x1A00956C */
    UINT32                                          rsv_1570;                                        /* 1570, 0x1A009570 */
    CAM_C_REG_UFEO_FH_SPARE_2                       CAM_C_UFEO_FH_SPARE_2;                           /* 1574, 0x1A009574 */
    CAM_C_REG_UFEO_FH_SPARE_3                       CAM_C_UFEO_FH_SPARE_3;                           /* 1578, 0x1A009578 */
    CAM_C_REG_UFEO_FH_SPARE_4                       CAM_C_UFEO_FH_SPARE_4;                           /* 157C, 0x1A00957C */
    CAM_C_REG_UFEO_FH_SPARE_5                       CAM_C_UFEO_FH_SPARE_5;                           /* 1580, 0x1A009580 */
    CAM_C_REG_UFEO_FH_SPARE_6                       CAM_C_UFEO_FH_SPARE_6;                           /* 1584, 0x1A009584 */
    CAM_C_REG_UFEO_FH_SPARE_7                       CAM_C_UFEO_FH_SPARE_7;                           /* 1588, 0x1A009588 */
    CAM_C_REG_UFEO_FH_SPARE_8                       CAM_C_UFEO_FH_SPARE_8;                           /* 158C, 0x1A00958C */
    CAM_C_REG_UFEO_FH_SPARE_9                       CAM_C_UFEO_FH_SPARE_9;                           /* 1590, 0x1A009590 */
    CAM_C_REG_UFEO_FH_SPARE_10                      CAM_C_UFEO_FH_SPARE_10;                          /* 1594, 0x1A009594 */
    CAM_C_REG_UFEO_FH_SPARE_11                      CAM_C_UFEO_FH_SPARE_11;                          /* 1598, 0x1A009598 */
    CAM_C_REG_UFEO_FH_SPARE_12                      CAM_C_UFEO_FH_SPARE_12;                          /* 159C, 0x1A00959C */
    CAM_C_REG_UFEO_FH_SPARE_13                      CAM_C_UFEO_FH_SPARE_13;                          /* 15A0, 0x1A0095A0 */
    CAM_C_REG_UFEO_FH_SPARE_14                      CAM_C_UFEO_FH_SPARE_14;                          /* 15A4, 0x1A0095A4 */
    CAM_C_REG_UFEO_FH_SPARE_15                      CAM_C_UFEO_FH_SPARE_15;                          /* 15A8, 0x1A0095A8 */
    CAM_C_REG_UFEO_FH_SPARE_16                      CAM_C_UFEO_FH_SPARE_16;                          /* 15AC, 0x1A0095AC */
    UINT32                                          rsv_15B0;                                        /* 15B0, 0x1A0095B0 */
    CAM_C_REG_PDO_FH_SPARE_2                        CAM_C_PDO_FH_SPARE_2;                            /* 15B4, 0x1A0095B4 */
    CAM_C_REG_PDO_FH_SPARE_3                        CAM_C_PDO_FH_SPARE_3;                            /* 15B8, 0x1A0095B8 */
    CAM_C_REG_PDO_FH_SPARE_4                        CAM_C_PDO_FH_SPARE_4;                            /* 15BC, 0x1A0095BC */
    CAM_C_REG_PDO_FH_SPARE_5                        CAM_C_PDO_FH_SPARE_5;                            /* 15C0, 0x1A0095C0 */
    CAM_C_REG_PDO_FH_SPARE_6                        CAM_C_PDO_FH_SPARE_6;                            /* 15C4, 0x1A0095C4 */
    CAM_C_REG_PDO_FH_SPARE_7                        CAM_C_PDO_FH_SPARE_7;                            /* 15C8, 0x1A0095C8 */
    CAM_C_REG_PDO_FH_SPARE_8                        CAM_C_PDO_FH_SPARE_8;                            /* 15CC, 0x1A0095CC */
    CAM_C_REG_PDO_FH_SPARE_9                        CAM_C_PDO_FH_SPARE_9;                            /* 15D0, 0x1A0095D0 */
    CAM_C_REG_PDO_FH_SPARE_10                       CAM_C_PDO_FH_SPARE_10;                           /* 15D4, 0x1A0095D4 */
    CAM_C_REG_PDO_FH_SPARE_11                       CAM_C_PDO_FH_SPARE_11;                           /* 15D8, 0x1A0095D8 */
    CAM_C_REG_PDO_FH_SPARE_12                       CAM_C_PDO_FH_SPARE_12;                           /* 15DC, 0x1A0095DC */
    CAM_C_REG_PDO_FH_SPARE_13                       CAM_C_PDO_FH_SPARE_13;                           /* 15E0, 0x1A0095E0 */
    CAM_C_REG_PDO_FH_SPARE_14                       CAM_C_PDO_FH_SPARE_14;                           /* 15E4, 0x1A0095E4 */
    CAM_C_REG_PDO_FH_SPARE_15                       CAM_C_PDO_FH_SPARE_15;                           /* 15E8, 0x1A0095E8 */
    CAM_C_REG_PDO_FH_SPARE_16                       CAM_C_PDO_FH_SPARE_16;                           /* 15EC, 0x1A0095EC */
    CAM_C_REG_PSO_FH_SPARE_4                        CAM_C_PSO_FH_SPARE_4;                            /* 15F0, 0x1A0095F0 */
    CAM_C_REG_PSO_FH_SPARE_2                        CAM_C_PSO_FH_SPARE_2;                            /* 15F4, 0x1A0095F4 */
    CAM_C_REG_PSO_FH_SPARE_3                        CAM_C_PSO_FH_SPARE_3;                            /* 15F8, 0x1A0095F8 */
    UINT32                                          rsv_15FC;                                        /* 15FC, 0x1A0095FC */
    CAM_C_REG_PSO_FH_SPARE_5                        CAM_C_PSO_FH_SPARE_5;                            /* 1600, 0x1A009600 */
    CAM_C_REG_PSO_FH_SPARE_6                        CAM_C_PSO_FH_SPARE_6;                            /* 1604, 0x1A009604 */
    CAM_C_REG_PSO_FH_SPARE_7                        CAM_C_PSO_FH_SPARE_7;                            /* 1608, 0x1A009608 */
    CAM_C_REG_PSO_FH_SPARE_8                        CAM_C_PSO_FH_SPARE_8;                            /* 160C, 0x1A00960C */
    UINT32                                          rsv_1610;                                        /* 1610, 0x1A009610 */
    CAM_C_REG_PSO_FH_SPARE_9                        CAM_C_PSO_FH_SPARE_9;                            /* 1614, 0x1A009614 */
    CAM_C_REG_PSO_FH_SPARE_10                       CAM_C_PSO_FH_SPARE_10;                           /* 1618, 0x1A009618 */
    CAM_C_REG_PSO_FH_SPARE_11                       CAM_C_PSO_FH_SPARE_11;                           /* 161C, 0x1A00961C */
    CAM_C_REG_PSO_FH_SPARE_12                       CAM_C_PSO_FH_SPARE_12;                           /* 1620, 0x1A009620 */
    CAM_C_REG_PSO_FH_SPARE_13                       CAM_C_PSO_FH_SPARE_13;                           /* 1624, 0x1A009624 */
    CAM_C_REG_PSO_FH_SPARE_14                       CAM_C_PSO_FH_SPARE_14;                           /* 1628, 0x1A009628 */
    CAM_C_REG_PSO_FH_SPARE_15                       CAM_C_PSO_FH_SPARE_15;                           /* 162C, 0x1A00962C */
    CAM_C_REG_PSO_FH_SPARE_16                       CAM_C_PSO_FH_SPARE_16;                           /* 1630, 0x1A009630 */
    CAM_C_REG_LMVO_FH_SPARE_2                       CAM_C_LMVO_FH_SPARE_2;                           /* 1634, 0x1A009634 */
    CAM_C_REG_LMVO_FH_SPARE_3                       CAM_C_LMVO_FH_SPARE_3;                           /* 1638, 0x1A009638 */
    CAM_C_REG_LMVO_FH_SPARE_4                       CAM_C_LMVO_FH_SPARE_4;                           /* 163C, 0x1A00963C */
    CAM_C_REG_LMVO_FH_SPARE_5                       CAM_C_LMVO_FH_SPARE_5;                           /* 1640, 0x1A009640 */
    CAM_C_REG_LMVO_FH_SPARE_6                       CAM_C_LMVO_FH_SPARE_6;                           /* 1644, 0x1A009644 */
    CAM_C_REG_LMVO_FH_SPARE_7                       CAM_C_LMVO_FH_SPARE_7;                           /* 1648, 0x1A009648 */
    CAM_C_REG_LMVO_FH_SPARE_8                       CAM_C_LMVO_FH_SPARE_8;                           /* 164C, 0x1A00964C */
    UINT32                                          rsv_1650;                                        /* 1650, 0x1A009650 */
    CAM_C_REG_LMVO_FH_SPARE_9                       CAM_C_LMVO_FH_SPARE_9;                           /* 1654, 0x1A009654 */
    CAM_C_REG_LMVO_FH_SPARE_10                      CAM_C_LMVO_FH_SPARE_10;                          /* 1658, 0x1A009658 */
    CAM_C_REG_LMVO_FH_SPARE_11                      CAM_C_LMVO_FH_SPARE_11;                          /* 165C, 0x1A00965C */
    CAM_C_REG_LMVO_FH_SPARE_12                      CAM_C_LMVO_FH_SPARE_12;                          /* 1660, 0x1A009660 */
    CAM_C_REG_LMVO_FH_SPARE_13                      CAM_C_LMVO_FH_SPARE_13;                          /* 1664, 0x1A009664 */
    CAM_C_REG_LMVO_FH_SPARE_14                      CAM_C_LMVO_FH_SPARE_14;                          /* 1668, 0x1A009668 */
    CAM_C_REG_LMVO_FH_SPARE_15                      CAM_C_LMVO_FH_SPARE_15;                          /* 166C, 0x1A00966C */
    CAM_C_REG_LMVO_FH_SPARE_16                      CAM_C_LMVO_FH_SPARE_16;                          /* 1670, 0x1A009670 */
    CAM_C_REG_FLKO_FH_SPARE_2                       CAM_C_FLKO_FH_SPARE_2;                           /* 1674, 0x1A009674 */
    CAM_C_REG_FLKO_FH_SPARE_3                       CAM_C_FLKO_FH_SPARE_3;                           /* 1678, 0x1A009678 */
    CAM_C_REG_FLKO_FH_SPARE_4                       CAM_C_FLKO_FH_SPARE_4;                           /* 167C, 0x1A00967C */
    CAM_C_REG_FLKO_FH_SPARE_5                       CAM_C_FLKO_FH_SPARE_5;                           /* 1680, 0x1A009680 */
    CAM_C_REG_FLKO_FH_SPARE_6                       CAM_C_FLKO_FH_SPARE_6;                           /* 1684, 0x1A009684 */
    CAM_C_REG_FLKO_FH_SPARE_7                       CAM_C_FLKO_FH_SPARE_7;                           /* 1688, 0x1A009688 */
    CAM_C_REG_FLKO_FH_SPARE_8                       CAM_C_FLKO_FH_SPARE_8;                           /* 168C, 0x1A00968C */
    UINT32                                          rsv_1690;                                        /* 1690, 0x1A009690 */
    CAM_C_REG_FLKO_FH_SPARE_9                       CAM_C_FLKO_FH_SPARE_9;                           /* 1694, 0x1A009694 */
    CAM_C_REG_FLKO_FH_SPARE_10                      CAM_C_FLKO_FH_SPARE_10;                          /* 1698, 0x1A009698 */
    CAM_C_REG_FLKO_FH_SPARE_11                      CAM_C_FLKO_FH_SPARE_11;                          /* 169C, 0x1A00969C */
    CAM_C_REG_FLKO_FH_SPARE_12                      CAM_C_FLKO_FH_SPARE_12;                          /* 16A0, 0x1A0096A0 */
    CAM_C_REG_FLKO_FH_SPARE_13                      CAM_C_FLKO_FH_SPARE_13;                          /* 16A4, 0x1A0096A4 */
    CAM_C_REG_FLKO_FH_SPARE_14                      CAM_C_FLKO_FH_SPARE_14;                          /* 16A8, 0x1A0096A8 */
    CAM_C_REG_FLKO_FH_SPARE_15                      CAM_C_FLKO_FH_SPARE_15;                          /* 16AC, 0x1A0096AC */
    CAM_C_REG_FLKO_FH_SPARE_16                      CAM_C_FLKO_FH_SPARE_16;                          /* 16B0, 0x1A0096B0 */
    CAM_C_REG_RSSO_C_FH_SPARE_2                     CAM_C_RSSO_C_FH_SPARE_2;                         /* 16B4, 0x1A0096B4 */
    CAM_C_REG_RSSO_C_FH_SPARE_3                     CAM_C_RSSO_C_FH_SPARE_3;                         /* 16B8, 0x1A0096B8 */
    CAM_C_REG_RSSO_C_FH_SPARE_4                     CAM_C_RSSO_C_FH_SPARE_4;                         /* 16BC, 0x1A0096BC */
    UINT32                                          rsv_16C0[8];                                     /* 16C0..16DF, 0x1A0096C0..1A0096DF */
    CAM_C_REG_RSSO_C_FH_SPARE_5                     CAM_C_RSSO_C_FH_SPARE_5;                         /* 16E0, 0x1A0096E0 */
    CAM_C_REG_RSSO_C_FH_SPARE_6                     CAM_C_RSSO_C_FH_SPARE_6;                         /* 16E4, 0x1A0096E4 */
    CAM_C_REG_RSSO_C_FH_SPARE_7                     CAM_C_RSSO_C_FH_SPARE_7;                         /* 16E8, 0x1A0096E8 */
    CAM_C_REG_RSSO_C_FH_SPARE_8                     CAM_C_RSSO_C_FH_SPARE_8;                         /* 16EC, 0x1A0096EC */
    UINT32                                          rsv_16F0;                                        /* 16F0, 0x1A0096F0 */
    CAM_C_REG_RSSO_C_FH_SPARE_9                     CAM_C_RSSO_C_FH_SPARE_9;                         /* 16F4, 0x1A0096F4 */
    CAM_C_REG_RSSO_C_FH_SPARE_10                    CAM_C_RSSO_C_FH_SPARE_10;                        /* 16F8, 0x1A0096F8 */
    CAM_C_REG_RSSO_C_FH_SPARE_11                    CAM_C_RSSO_C_FH_SPARE_11;                        /* 16FC, 0x1A0096FC */
    CAM_C_REG_RSSO_C_FH_SPARE_12                    CAM_C_RSSO_C_FH_SPARE_12;                        /* 1700, 0x1A009700 */
    CAM_C_REG_RSSO_C_FH_SPARE_13                    CAM_C_RSSO_C_FH_SPARE_13;                        /* 1704, 0x1A009704 */
    CAM_C_REG_RSSO_C_FH_SPARE_14                    CAM_C_RSSO_C_FH_SPARE_14;                        /* 1708, 0x1A009708 */
    CAM_C_REG_RSSO_C_FH_SPARE_15                    CAM_C_RSSO_C_FH_SPARE_15;                        /* 170C, 0x1A00970C */
    CAM_C_REG_RSSO_C_FH_SPARE_16                    CAM_C_RSSO_C_FH_SPARE_16;                        /* 1710, 0x1A009710 */
    CAM_C_REG_UFGO_FH_SPARE_2                       CAM_C_UFGO_FH_SPARE_2;                           /* 1714, 0x1A009714 */
    CAM_C_REG_UFGO_FH_SPARE_3                       CAM_C_UFGO_FH_SPARE_3;                           /* 1718, 0x1A009718 */
    CAM_C_REG_UFGO_FH_SPARE_4                       CAM_C_UFGO_FH_SPARE_4;                           /* 171C, 0x1A00971C */
    CAM_C_REG_UFGO_FH_SPARE_5                       CAM_C_UFGO_FH_SPARE_5;                           /* 1720, 0x1A009720 */
    CAM_C_REG_UFGO_FH_SPARE_6                       CAM_C_UFGO_FH_SPARE_6;                           /* 1724, 0x1A009724 */
    CAM_C_REG_UFGO_FH_SPARE_7                       CAM_C_UFGO_FH_SPARE_7;                           /* 1728, 0x1A009728 */
    CAM_C_REG_UFGO_FH_SPARE_8                       CAM_C_UFGO_FH_SPARE_8;                           /* 172C, 0x1A00972C */
    CAM_C_REG_UFGO_FH_SPARE_9                       CAM_C_UFGO_FH_SPARE_9;                           /* 1730, 0x1A009730 */
    CAM_C_REG_UFGO_FH_SPARE_10                      CAM_C_UFGO_FH_SPARE_10;                          /* 1734, 0x1A009734 */
    CAM_C_REG_UFGO_FH_SPARE_11                      CAM_C_UFGO_FH_SPARE_11;                          /* 1738, 0x1A009738 */
    CAM_C_REG_UFGO_FH_SPARE_12                      CAM_C_UFGO_FH_SPARE_12;                          /* 173C, 0x1A00973C */
    CAM_C_REG_UFGO_FH_SPARE_13                      CAM_C_UFGO_FH_SPARE_13;                          /* 1740, 0x1A009740 */
    CAM_C_REG_UFGO_FH_SPARE_14                      CAM_C_UFGO_FH_SPARE_14;                          /* 1744, 0x1A009744 */
    CAM_C_REG_UFGO_FH_SPARE_15                      CAM_C_UFGO_FH_SPARE_15;                          /* 1748, 0x1A009748 */
    CAM_C_REG_UFGO_FH_SPARE_16                      CAM_C_UFGO_FH_SPARE_16;                          /* 174C, 0x1A00974C */
    UINT32                                          rsv_1750[556];                                   /* 1750..1FFF, 1A009750..1A009FFF */
}cam_c_reg_t;

/* auto insert ralf auto gen above */

#endif // _TWIN_DRV_REG_H_
