
synthesis -f "i2s_mask_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.6.0.83.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Apr 23 16:28:58 2016


Command Line:  synthesis -f i2s_mask_impl1_lattice.synproj -gui 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = i2s_mask.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Francois Campbell/GoogleDrive/Electronics/LatticeDiamond/i2s_mask (searchpath added)
-p C:/Program Files/Lattice/diamond/3.6_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Francois Campbell/GoogleDrive/Electronics/LatticeDiamond/i2s_mask/impl1 (searchpath added)
-p C:/Users/Francois Campbell/GoogleDrive/Electronics/LatticeDiamond/i2s_mask (searchpath added)
Verilog design file = C:/Users/Francois Campbell/GoogleDrive/Electronics/LatticeDiamond/i2s_mask/i2s_mask.v
NGD file = i2s_mask_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files/Lattice/diamond/3.6_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v. VERI-1482
Analyzing Verilog file C:/Program Files/Lattice/diamond/3.6_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): i2s_mask
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v(1): " arg1="i2s_mask" arg2="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v" arg3="1"  />
    <postMsg mid="35901167" type="Warning" dynamic="1" navigation="2" arg0="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v(31): " arg1="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v" arg2="31"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v(53): " arg1="32" arg2="12" arg3="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v" arg4="53"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v(62): " arg1="32" arg2="12" arg3="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v" arg4="62"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v(63): " arg1="32" arg2="12" arg3="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v" arg4="63"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v(67): " arg1="32" arg2="12" arg3="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v" arg4="67"  />
Last elaborated design is i2s_mask()
Loading NGL library 'C:/Program Files/Lattice/diamond/3.6_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.6_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.6_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.6_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/Program Files/Lattice/diamond/3.6_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = i2s_mask.
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v(44): " arg1="led_oe_320" arg2="c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v" arg3="44"  />



GSR instance connected to net n2443.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="reading_header_226_756_757_reset"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="num_modules_y_i0_752_753_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="num_modules_x_i0_720_721_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="led_clk_en_108_740_741_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="led_lat_needed_104_736_737_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="num_modules_x_i1_932_933_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="num_modules_x_i2_936_937_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="num_modules_x_i3_940_941_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="num_modules_y_i1_944_945_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="num_modules_y_i2_948_949_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="num_modules_y_i3_952_953_set"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="current_bit_index_i10_796_797_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="current_bit_index_i9_792_793_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="current_bit_index_i8_788_789_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="current_bit_index_i7_784_785_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="current_bit_index_i6_780_781_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="current_bit_index_i5_776_777_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="current_bit_index_i4_772_773_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="current_bit_index_i3_768_769_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="row_num_i0_764_765_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="last_bit_index_i0_760_761_reset"  />
    <postMsg mid="35001753" type="Warning" dynamic="1" navigation="0" arg0="reading_header_226_756_757_set"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="first_bit_index_i0_748_749_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="current_bit_index_i2_716_717_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="current_bit_index_i11_800_801_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="header_i0_744_745_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="led_clk_en_108_740_741_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="led_lat_100_732_733_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="current_bit_index_i0_728_729_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="current_bit_index_i1_724_725_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="header_i1_804_805_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="header_i2_808_809_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="header_i3_812_813_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="header_i4_816_817_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="header_i5_820_821_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="first_bit_index_i1_824_825_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="first_bit_index_i2_828_829_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="first_bit_index_i3_832_833_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="first_bit_index_i4_836_837_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="first_bit_index_i5_840_841_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="first_bit_index_i6_844_845_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="first_bit_index_i7_848_849_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="first_bit_index_i8_852_853_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="first_bit_index_i9_856_857_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="first_bit_index_i10_860_861_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="first_bit_index_i11_864_865_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="last_bit_index_i1_868_869_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="last_bit_index_i2_872_873_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="last_bit_index_i3_876_877_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="last_bit_index_i4_880_881_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="last_bit_index_i5_884_885_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="last_bit_index_i6_888_889_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="last_bit_index_i7_892_893_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="last_bit_index_i8_896_897_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="last_bit_index_i9_900_901_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="last_bit_index_i10_904_905_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="last_bit_index_i11_908_909_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="row_num_i1_912_913_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="row_num_i2_916_917_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="row_num_i3_920_921_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="row_num_i4_924_925_reset"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="row_num_i5_928_929_reset"  />
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in i2s_mask_drc.log.
Loading NGL library 'C:/Program Files/Lattice/diamond/3.6_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.6_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.6_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.6_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    573 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file i2s_mask_impl1.ngd.

################### Begin Area Report (i2s_mask)######################
Number of register bits => 129 of 7209 (1 % )
CCU2D => 105
FD1P3BX => 9
FD1P3DX => 9
FD1S1A => 1
FD1S1D => 59
FD1S3BX => 50
FD1S3DX => 1
GSR => 1
IB => 11
LUT4 => 313
OB => 10
PFUMX => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 61
  Net : i2s_clk_c, loads : 70
  Net : first_bit_index_11__N_135, loads : 2
  Net : first_bit_index_11__N_133, loads : 2
  Net : current_bit_index_11__N_61, loads : 2
  Net : first_bit_index_11__N_131, loads : 2
  Net : led_lat_needed_N_741, loads : 2
  Net : first_bit_index_11__N_129, loads : 2
  Net : header_15__N_297, loads : 2
  Net : first_bit_index_11__N_127, loads : 2
  Net : num_modules_y_3__N_393, loads : 2
  Net : first_bit_index_11__N_125, loads : 2
  Net : last_bit_index_11__N_217, loads : 2
  Net : first_bit_index_11__N_123, loads : 2
  Net : current_bit_index_11__N_55, loads : 2
  Net : last_bit_index_11__N_215, loads : 2
  Net : current_bit_index_11__N_51, loads : 2
  Net : last_bit_index_11__N_213, loads : 2
  Net : current_bit_index_11__N_47, loads : 2
  Net : last_bit_index_11__N_211, loads : 2
  Net : current_bit_index_11__N_43, loads : 2
  Net : last_bit_index_11__N_209, loads : 2
  Net : current_bit_index_11__N_39, loads : 2
  Net : last_bit_index_11__N_207, loads : 2
  Net : header_15__N_293, loads : 2
  Net : last_bit_index_11__N_205, loads : 2
  Net : header_15__N_289, loads : 2
  Net : last_bit_index_11__N_203, loads : 2
  Net : first_bit_index_11__N_143, loads : 2
  Net : last_bit_index_11__N_201, loads : 2
  Net : first_bit_index_11__N_139, loads : 2
  Net : last_bit_index_11__N_199, loads : 2
  Net : current_bit_index_11__N_59, loads : 2
  Net : last_bit_index_11__N_197, loads : 2
  Net : led_clk_en_N_463, loads : 2
  Net : last_bit_index_11__N_195, loads : 2
  Net : row_num_5__N_13, loads : 2
  Net : num_modules_x_3__N_369, loads : 2
  Net : row_num_5__N_11, loads : 2
  Net : current_bit_index_11__N_49, loads : 2
  Net : row_num_5__N_9, loads : 2
  Net : current_bit_index_11__N_41, loads : 2
  Net : row_num_5__N_7, loads : 2
  Net : header_15__N_291, loads : 2
  Net : row_num_5__N_5, loads : 2
  Net : first_bit_index_11__N_141, loads : 2
  Net : row_num_5__N_1, loads : 2
  Net : led_lat_N_450, loads : 2
  Net : num_modules_x_3__N_367, loads : 2
  Net : current_bit_index_11__N_53, loads : 2
  Net : current_bit_index_11__N_57, loads : 2
  Net : header_15__N_295, loads : 2
  Net : num_modules_x_3__N_365, loads : 2
  Net : first_bit_index_11__N_137, loads : 2
  Net : num_modules_x_3__N_363, loads : 2
  Net : current_bit_index_11__N_45, loads : 2
  Net : num_modules_y_3__N_391, loads : 2
  Net : first_bit_index_11__N_145, loads : 2
  Net : num_modules_y_3__N_389, loads : 2
  Net : header_15__N_287, loads : 2
  Net : num_modules_y_3__N_387, loads : 2
  Net : reading_header_N_456, loads : 1
Clock Enable Nets
Number of Clock Enables: 18
Top 10 highest fanout Clock Enables:
  Net : i2s_clk_c_enable_1, loads : 8
  Net : i2s_clk_c_enable_2, loads : 5
  Net : i2s_clk_c_enable_3, loads : 4
  Net : i2s_clk_c_enable_9, loads : 3
  Net : i2s_clk_c_enable_7, loads : 3
  Net : i2s_clk_c_enable_5, loads : 3
  Net : i2s_clk_c_enable_8, loads : 3
  Net : i2s_clk_c_enable_6, loads : 3
  Net : i2s_clk_c_enable_4, loads : 3
  Net : i2s_clk_c_enable_11, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : rst_n_c, loads : 120
  Net : n3835, loads : 61
  Net : n3834, loads : 50
  Net : n3786, loads : 42
  Net : n3741, loads : 40
  Net : num_modules_x_1, loads : 29
  Net : num_modules_x_2, loads : 25
  Net : n3733, loads : 24
  Net : n3783, loads : 21
  Net : num_modules_x_3, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets                          |             |             |
current_bit_index_11__N_47]             |    1.000 MHz|   48.840 MHz|    18  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets i2s_clk_c]               |    1.000 MHz|   48.368 MHz|    18  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 83.883  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.063  secs
--------------------------------------------------------------
