INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/sources_1/new/traffic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/traffic/traffic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
