module verilog1 (Cin,X,Y,S,Cout);
input Cin,X,Y;
output Cout,S;
assign S = ((~X)&(~Y)&Cin)|((~X)&Y&(~Cin))|((X)&(~Y)&(~Cin))|(X&Y&Cin);
assign Cout = (X&Cin)|(X&Y)|(Y&Cin);
endmodule