#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Apr  7 10:47:37 2016
# Process ID: 6016
# Current directory: /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/IP/NesController_1.0
# Command line: vivado
# Log file: /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/IP/NesController_1.0/vivado.log
# Journal file: /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/IP/NesController_1.0/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/Data/GitHub/2D-Graphics-Accelerator-IP/IP/sprite_engine_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 5865.262 ; gain = 209.273 ; free physical = 897 ; free virtual = 3057
open_bd_design {/mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - leds_gpio
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btns_gpio
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches_gpio
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - ground
Adding component instance block -- devonandrade.com:user:sprite_engine:1.0.3 - sprite_engine_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file </mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 5990.160 ; gain = 124.898 ; free physical = 1152 ; free virtual = 3540
set_property HDL_ATTRIBUTE.MARK_DEBUG {} [get_bd_nets {clk_wiz_0_clk_out2 }]
set_property HDL_ATTRIBUTE.MARK_DEBUG {} [get_bd_nets {blank_n }]
set_property HDL_ATTRIBUTE.MARK_DEBUG {} [get_bd_nets {sprite_engine_0_blue sprite_engine_0_green sprite_engine_0_h_sync sprite_engine_0_red sprite_engine_0_v_sync }]
regenerate_bd_layout
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {/mnt/Data/GitHub/2D-Graphics-Accelerator-IP/IP/sprite_engine_1.0 /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/IP/NesController_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/Data/GitHub/2D-Graphics-Accelerator-IP/IP/sprite_engine_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/Data/GitHub/2D-Graphics-Accelerator-IP/IP/NesController_1.0'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:NesController:1.0 NesController_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins NesController_0/S00_AXI]
</NesController_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
regenerate_bd_layout
startgroup
create_bd_port -dir I data
connect_bd_net [get_bd_pins /NesController_0/data] [get_bd_ports data]
endgroup
startgroup
create_bd_port -dir O latch
connect_bd_net [get_bd_pins /NesController_0/latch] [get_bd_ports latch]
endgroup
startgroup
create_bd_port -dir O pulse
connect_bd_net [get_bd_pins /NesController_0/pulse] [get_bd_ports pulse]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sprite_engine_0/m_frameread_axi_rid'(1) to net 'sprite_engine_0_M_FRAMEREAD_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'sprite_engine_0_M_FRAMEREAD_AXI_ARID'(1) - Only lower order bits will be connected.
Verilog Output written to : /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sprite_engine_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ground .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_NesController_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_NesController_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_NesController_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'system_NesController_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block NesController_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.srcs/sources_1/bd/system/hdl/system.hwdef
[Thu Apr  7 10:55:12 2016] Launched synth_1...
Run output will be captured here: /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.runs/synth_1/runme.log
[Thu Apr  7 10:55:12 2016] Launched impl_1...
Run output will be captured here: /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 6209.695 ; gain = 178.234 ; free physical = 973 ; free virtual = 4372
file copy -force /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.runs/impl_1/system_wrapper.sysdef /mnt/Data/GitHub/2D-Graphics-Accelerator-IP/SeniorProject.sdk/system_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  8 16:35:02 2016...
