{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: bu"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
            , "line":9
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"bu.B1"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":11
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Out-of-order inner loop"
            }
            , {
              "type":"text"
              , "text":"Loop not pipelined due to:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"bu.B5 (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                          , "line":"23"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"bu.B3"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                    , "line":16
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Out-of-order inner loop"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"bu.B5 (%L)"
                          , "links":
                          [
                            {
                              "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                              , "line":"23"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/rfr1469543500580.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"bu.B5"
                  , "data":
                  ["Yes", "1", "0"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                        , "line":23
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":" "
                    }
                    , {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"Stallable instruction: None"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                          , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: interior_streamer"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl"
            , "line":3
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"interior_streamer.B1"
          , "data":
          ["Yes", "~1", "0"]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl"
                , "line":15
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl"
                      , "line":"18"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl"
                      , "line":"26"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl"
                      , "line":"22"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: boundary_detector"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
            , "line":4
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"boundary_detector.B1"
          , "data":
          ["Yes", "~1", "0"]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":6
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"9"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"9"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"9"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"9"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"9"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"11"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"37"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"43"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"37"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"37"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"37"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"43"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"43"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"84"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"43"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"43"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"43"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"43"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"43"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"84"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                      , "line":"112"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                    , "line":22
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                    , "line":91
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: boundary_streamer"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl"
            , "line":3
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"boundary_streamer.B1"
          , "data":
          ["Yes", "~1", "0"]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl"
                , "line":16
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl"
                      , "line":"18"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl"
                      , "line":"22"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl"
                      , "line":"25"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl"
                      , "line":"20"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: cu"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
            , "line":4
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"cu.B1"
          , "data":
          ["Yes", ">=1", "0"]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                , "line":7
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                    , "line":18
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                        , "line":22
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
            , {
              "name":"cu.B3"
              , "data":
              ["Yes", "~1", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                    , "line":52
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instruction:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                          , "line":"54"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: data_reader"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
            , "line":3
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"data_reader.B1"
          , "data":
          ["Yes", "~1", "0"]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"36"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"36"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"36"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"36"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"36"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"36"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"36"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"36"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"36"
                    }
                    , {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"61"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"36"
                    }
                    , {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"61"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"36"
                    }
                    , {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"61"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L, %L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"36"
                    }
                    , {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"61"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"120"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"123"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"61"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"61"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"61"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"61"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"108"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"110"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"130"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"58"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"122"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"125"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"139"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                      , "line":"140"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                    , "line":33
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl"
                        , "line":43
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: signal_generator"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl"
            , "line":4
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: velocity_writer"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
            , "line":1
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"velocity_writer.B1"
          , "data":
          ["Yes", "~1", "0"]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                , "line":15
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                      , "line":"17"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                      , "line":"60"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                      , "line":"30"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                      , "line":"32"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                      , "line":"32"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                      , "line":"32"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                      , "line":"32"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                      , "line":"65"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                      , "line":"30"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl"
                    , "line":27
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
  ]
}
