
---------- Begin Simulation Statistics ----------
final_tick                               270775581925000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   9055                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804752                       # Number of bytes of host memory used
host_op_rate                                    15122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1104.36                       # Real time elapsed on the host
host_tick_rate                                7517368                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008302                       # Number of seconds simulated
sim_ticks                                  8301871250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            15529                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               15529                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1563                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       153701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1227920                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60205                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1259050                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       952339                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1227920                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       275581                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1323656                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           32281                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12285                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6134145                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4077712                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60250                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1361331                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2112026                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16275111                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.026084                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.383869                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12768823     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       963893      5.92%     84.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       121086      0.74%     85.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       188760      1.16%     86.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       491199      3.02%     89.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259697      1.60%     90.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68900      0.42%     91.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        51422      0.32%     91.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1361331      8.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16275111                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.660372                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.660372                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12746578                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19542311                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1011197                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1880607                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60450                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        875456                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2991297                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10896                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              284990                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   599                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1323656                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1494962                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14973155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12831                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12356951                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1682                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          120900                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.079720                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1538960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       984620                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.744228                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16574289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.248836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.653200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13046606     78.72%     78.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           310057      1.87%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           190403      1.15%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           215218      1.30%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           337262      2.03%     85.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           275491      1.66%     86.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           428014      2.58%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           102435      0.62%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1668803     10.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16574289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16012556                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9296333                       # number of floating regfile writes
system.switch_cpus.idleCycles                   29433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67071                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1083582                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.086989                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3302306                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             284981                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7173527                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3048149                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7435                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       316661                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18809575                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3017325                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       112884                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18048065                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          74607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        514873                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60450                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        635210                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        19521                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        28556                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           38                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       397037                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        58139                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19260                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47811                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23579655                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17828153                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589811                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13907547                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.073744                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17853181                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15265694                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7131908                       # number of integer regfile writes
system.switch_cpus.ipc                       0.602275                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.602275                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35239      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7951918     43.79%     43.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           31      0.00%     43.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            80      0.00%     43.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       898049      4.94%     48.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1536407      8.46%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41289      0.23%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394858      7.68%     65.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20122      0.11%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498759      8.25%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436008      7.91%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1056391      5.82%     87.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       224357      1.24%     88.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2003386     11.03%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64048      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18160956                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9733551                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19289224                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9408996                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10119644                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              312159                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017188                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          106858     34.23%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          49979     16.01%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        66223     21.21%     71.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        18626      5.97%     77.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         1580      0.51%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21351      6.84%     84.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4137      1.33%     86.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        43349     13.89%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           56      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8704325                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     33951552                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8419157                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10799956                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18809575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18160956                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2109811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        32423                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3238018                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16574289                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.095731                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.937270                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11026289     66.53%     66.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1391379      8.39%     74.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1038274      6.26%     81.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       880283      5.31%     86.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       754921      4.55%     91.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       536406      3.24%     94.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       453720      2.74%     97.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       315990      1.91%     98.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       177027      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16574289                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.093788                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1495189                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   262                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        43012                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16234                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3048149                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       316661                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5559905                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16603722                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10143515                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1514499                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1364281                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         443380                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        113795                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46727431                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19257218                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22220206                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2352042                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         454497                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60450                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2654000                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3093103                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16829656                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     16864156                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4505551                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             33725434                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37923203                       # The number of ROB writes
system.switch_cpus.timesIdled                     357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4459                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368169                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4459                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             152010                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15735                       # Transaction distribution
system.membus.trans_dist::CleanEvict           137966                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6076                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6076                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        152010                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       469873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       469873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11124544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11124544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11124544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158086                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158086    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              158086                       # Request fanout histogram
system.membus.reqLayer2.occupancy           403529471                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          839400998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8301871250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          296074                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            25954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12339                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       171949                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       551840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                552908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13486080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13525568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          180931                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1007040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           365670                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012194                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109752                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 361211     98.78%     98.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4459      1.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             365670                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          210680000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276427500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            674498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           25                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        41561                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41586                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           25                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        41561                       # number of overall hits
system.l2.overall_hits::total                   41586                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          424                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       142724                       # number of demand (read+write) misses
system.l2.demand_misses::total                 143153                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          424                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       142724                       # number of overall misses
system.l2.overall_misses::total                143153                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     36723500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  11778426500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11815150000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     36723500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  11778426500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11815150000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184285                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184739                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184285                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184739                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.944321                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.774474                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.774893                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.944321                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.774474                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.774893                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86612.028302                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82525.899638                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82535.119767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86612.028302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82525.899638                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82535.119767                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       660                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               15735                       # number of writebacks
system.l2.writebacks::total                     15735                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       142721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            143145                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        14944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       142721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           158089                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     32483500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10351048500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10383532000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1008655335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     32483500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10351048500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11392187335                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.944321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.774458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.774850                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.944321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.774458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.855742                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76612.028302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72526.457214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72538.558804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67495.672845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76612.028302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72526.457214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72061.859680                       # average overall mshr miss latency
system.l2.replacements                         154977                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        26432                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26432                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        26432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          166                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              166                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          166                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          166                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        14944                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          14944                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1008655335                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1008655335                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67495.672845                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67495.672845                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         6263                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6263                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         6075                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6076                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    512540500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     512540500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.492381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.492422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84368.806584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84354.921001                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6075                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6075                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    451790500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    451790500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.492381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.492341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74368.806584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74368.806584                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     36723500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36723500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.944321                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.944568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86612.028302                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86205.399061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     32483500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32483500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.944321                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940133                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76612.028302                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76612.028302                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        35298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       136649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          136651                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11265886000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11265886000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       171947                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        171949                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.794716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.794718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82443.969586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82442.762951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       136646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       136646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9899258000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9899258000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.794698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.794689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72444.550151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72444.550151                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4038.793784                       # Cycle average of tags in use
system.l2.tags.total_refs                      372316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    154977                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.402395                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.881804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.042811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.100380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   409.056096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.012189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3600.700504                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.099867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.879077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986034                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           476                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3620                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          270                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1515                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1923                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.116211                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.883789                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1631749                       # Number of tag accesses
system.l2.tags.data_accesses                  1631749                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       955904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        27136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      9134144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10117504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        27136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1007040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1007040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        14936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       142721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15735                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15735                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             23127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    115143197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3268661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1100251223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1218701627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3268661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3284079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      121302773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            121302773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      121302773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            23127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    115143197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3268661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1100251223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1340004400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     14936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    142372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000513714250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          970                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          970                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              321626                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14756                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158081                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15735                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158081                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15735                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    349                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              660                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2063657060                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  788660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5021132060                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13083.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31833.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   125922                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12220                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158081                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15735                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   83518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.458435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.662444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.974346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13294     37.67%     37.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7393     20.95%     58.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3833     10.86%     69.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2487      7.05%     76.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1787      5.06%     81.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1033      2.93%     84.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          850      2.41%     86.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          614      1.74%     88.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4003     11.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35294                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.667010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.617653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    383.825972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           817     84.23%     84.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           64      6.60%     90.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           49      5.05%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           11      1.13%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.41%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           11      1.13%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.10%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            9      0.93%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.10%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.21%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           970                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.192784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.179564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.688209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              888     91.55%     91.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      1.44%     92.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               42      4.33%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      1.65%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.93%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           970                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10094848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1005248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10117184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1007040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1215.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1218.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    121.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8301730500                       # Total gap between requests
system.mem_ctrls.avgGap                      47761.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher       955904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        27136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      9111808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1005248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 115143197.384565547109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3268660.664907324128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1097560745.717418670654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121086917.603064477444                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        14936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       142721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15735                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    541050277                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     15013750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4465068033                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 195951224500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     36224.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35409.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31285.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12453207.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            111319740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             59167845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           521605560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           35710020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     655206240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3574896360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        177213600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5135119365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.549627                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    428706250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    277160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7595994750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            140700840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             74772885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           604600920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           46280520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     655206240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3568964370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        182446560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5272972335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.154675                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    438984000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    277160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7585717000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8301861000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1494338                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1494345                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1494338                       # number of overall hits
system.cpu.icache.overall_hits::total         1494345                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          624                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            626                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          624                       # number of overall misses
system.cpu.icache.overall_misses::total           626                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     47692000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47692000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     47692000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47692000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1494962                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1494971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1494962                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1494971                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000417                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000419                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000417                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000419                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76429.487179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76185.303514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76429.487179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76185.303514                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          120                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.icache.writebacks::total               166                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          175                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          175                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          449                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     37670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     37670500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37670500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000300                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000300                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000300                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000300                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83898.663697                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83898.663697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83898.663697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83898.663697                       # average overall mshr miss latency
system.cpu.icache.replacements                    166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1494338                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1494345                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          624                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           626                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     47692000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47692000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1494962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1494971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000417                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000419                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76429.487179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76185.303514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          175                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     37670500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37670500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83898.663697                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83898.663697                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007909                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              415047                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               166                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2500.283133                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000034                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007875                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2990393                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2990393                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2465799                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2465802                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2465799                       # number of overall hits
system.cpu.dcache.overall_hits::total         2465802                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       748125                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         748128                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       748125                       # number of overall misses
system.cpu.dcache.overall_misses::total        748128                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  45345729378                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45345729378                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  45345729378                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45345729378                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3213924                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3213930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3213924                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3213930                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232776                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232777                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232776                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232777                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60612.503763                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60612.260707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60612.503763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60612.260707                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       768027                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20673                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.151212                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26432                       # number of writebacks
system.cpu.dcache.writebacks::total             26432                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       563838                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       563838                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       563838                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       563838                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184287                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184287                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12507151380                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12507151380                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12507151380                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12507151380                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057340                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057340                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057340                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057340                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67867.789806                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67867.789806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67867.789806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67867.789806                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183264                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2219646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2219649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       735754                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        735756                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  44734848000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44734848000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2955400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2955405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.248952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.248953                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60801.365674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60801.200398                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       563805                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       563805                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       171949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       171949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  11909812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11909812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058181                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058181                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69263.633403                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69263.633403                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12372                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    610881378                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    610881378                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047856                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49380.113006                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49376.121726                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    597338880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    597338880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48414.563138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48414.563138                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270775581925000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.031277                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2570843                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.028085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.031275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6612148                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6612148                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270800857436000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  16396                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815608                       # Number of bytes of host memory used
host_op_rate                                    27463                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2439.62                       # Real time elapsed on the host
host_tick_rate                               10360447                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025276                       # Number of seconds simulated
sim_ticks                                 25275511000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            41232                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               41233                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3831                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       476421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        953017                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3795221                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       197074                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3899532                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2919694                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3795221                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       875527                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4123425                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          111007                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        47229                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18576543                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12704566                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       197094                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4151182                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7201005                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     49433899                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.017529                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.384471                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     38990848     78.87%     78.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2762085      5.59%     84.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       441137      0.89%     85.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       627135      1.27%     86.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1335029      2.70%     89.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       713988      1.44%     90.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       232330      0.47%     91.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       180165      0.36%     91.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4151182      8.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     49433899                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.685034                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.685034                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      38397387                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59974828                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3306547                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6066680                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         200553                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2477784                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9199378                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35152                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1172906                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1836                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4123425                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4800590                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45275766                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         42520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37767882                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          193                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          401106                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.081570                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4972402                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3030701                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.747124                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     50448951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.262324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.660374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         39620521     78.54%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           866435      1.72%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           610484      1.21%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           674539      1.34%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           999119      1.98%     84.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           959269      1.90%     86.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1326440      2.63%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           316703      0.63%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5075441     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     50448951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46270783                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27183653                       # number of floating regfile writes
system.switch_cpus.idleCycles                  102071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       219808                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3313992                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.090312                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10524445                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1172852                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21359903                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9397278                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          209                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        25379                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1292666                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57554861                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9351593                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       368444                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55116398                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         220254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1422260                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         200553                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1773887                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        68856                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       105283                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          700                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          756                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          179                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1349338                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       301636                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          756                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        66194                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153614                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70373439                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54337974                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594862                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41862503                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.074913                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54449770                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48378778                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22564698                       # number of integer regfile writes
system.switch_cpus.ipc                       0.593460                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.593460                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       142556      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24806225     44.71%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          224      0.00%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           360      0.00%     44.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2828475      5.10%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4383871      7.90%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       128007      0.23%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085278      7.36%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52381      0.09%     65.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4233625      7.63%     73.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8462      0.02%     73.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148432      7.48%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3456295      6.23%     87.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       834677      1.50%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6023709     10.86%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351091      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55484842                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28722734                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56860212                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27685356                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     29991033                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1000522                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018032                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          304746     30.46%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         160057     16.00%     46.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             12      0.00%     46.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1920      0.19%     46.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       213220     21.31%     67.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     67.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            4      0.00%     67.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        60809      6.08%     74.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     74.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     74.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         5109      0.51%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     74.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          81159      8.11%     82.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         21447      2.14%     84.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       147973     14.79%     99.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4066      0.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27620074                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    105674435                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26652618                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     34818997                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57554284                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55484842                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          577                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7254442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       115490                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          532                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10322989                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     50448951                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.099822                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.952675                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     33644938     66.69%     66.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4213428      8.35%     75.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3081821      6.11%     81.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2628411      5.21%     86.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2287448      4.53%     90.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1658842      3.29%     94.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1372577      2.72%     96.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       948813      1.88%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       612673      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     50448951                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.097601                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4800619                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    55                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       155392                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        67956                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9397278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1292666                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17501752                       # number of misc regfile reads
system.switch_cpus.numCycles                 50551022                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        30951952                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4229635                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4325780                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1425605                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        354172                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     142685148                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59021497                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68051109                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7369732                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1227675                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         200553                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7600051                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10433370                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48676711                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     53615177                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          883                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           97                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12889243                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           97                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            102747993                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116019432                       # The number of ROB writes
system.switch_cpus.timesIdled                    1794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1145107                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15451                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25275511000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             460334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44996                       # Transaction distribution
system.membus.trans_dist::CleanEvict           431424                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16263                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16263                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        460334                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1429614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1429614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1429614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33381952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     33381952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33381952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            476597                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  476597    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              476597                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1221617398                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2535026244                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25275511000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25275511000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  25275511000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25275511000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       121458                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2837                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          928767                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            69316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33983                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3013                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535645                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1708885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1717748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       374400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41349760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41724160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          549913                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2879744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1122555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013766                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.116518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1107102     98.62%     98.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15453      1.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1122555                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          651852500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854442000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4522993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25275511000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1528                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       134288                       # number of demand (read+write) hits
system.l2.demand_hits::total                   135816                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1528                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       134288                       # number of overall hits
system.l2.overall_hits::total                  135816                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1485                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       435341                       # number of demand (read+write) misses
system.l2.demand_misses::total                 436826                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1485                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       435341                       # number of overall misses
system.l2.overall_misses::total                436826                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    128470500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  36154382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      36282853000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    128470500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  36154382500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     36282853000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3013                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569629                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572642                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3013                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569629                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572642                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.492864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.764254                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.762826                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.492864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.764254                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.762826                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86512.121212                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83048.420663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83060.195593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86512.121212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83048.420663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83060.195593                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2291                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               44996                       # number of writebacks
system.l2.writebacks::total                     44996                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       435329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            436814                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        39795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       435329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           476609                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    113620500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  31800476000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31914096500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2672682166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    113620500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  31800476000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34586778666                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.492864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.764233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.762805                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.492864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.764233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.832298                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76512.121212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73049.293753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73061.066037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67161.255585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76512.121212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73049.293753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72568.454784                       # average overall mshr miss latency
system.l2.replacements                         480597                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        76462                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            76462                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        76462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        76462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2837                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2837                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2837                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2837                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        11263                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         11263                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        39795                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          39795                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2672682166                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2672682166                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67161.255585                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67161.255585                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        17721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17721                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        16263                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16263                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1387141500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1387141500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.478549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.478549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85294.318391                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85294.318391                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        16263                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16263                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1224511500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1224511500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.478549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.478549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75294.318391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75294.318391                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    128470500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    128470500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.492864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.492864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86512.121212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86512.121212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    113620500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    113620500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.492864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.492864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76512.121212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76512.121212                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       116567                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            116567                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       419078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          419078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  34767241000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  34767241000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.782380                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.782380                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82961.264967                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82961.264967                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       419066                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       419066                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  30575964500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30575964500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.782358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.782358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72962.169443                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72962.169443                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  25275511000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25275511000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1181224                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    484693                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.437056                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.996224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   368.658070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.281220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3681.064485                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.090004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.898697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           351                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3745                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1657                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1897                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.085693                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.914307                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5061017                       # Number of tag accesses
system.l2.tags.data_accesses                  5061017                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25275511000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      2546112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        95040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     27861056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30502208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        95040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2879744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2879744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher        39783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       435329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              476597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44996                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44996                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher    100734343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3760161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1102294470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1206788975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3760161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3760161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113934155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113934155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113934155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    100734343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3760161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1102294470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1320723130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     39783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    434275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000673768500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2777                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2777                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              965378                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42297                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      476597                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44996                       # Number of write requests accepted
system.mem_ctrls.readBursts                    476597                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44996                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1054                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1935                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6400479179                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2377715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15316910429                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13459.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32209.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   371782                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33996                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                476597                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44996                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  251045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  146879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   42568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    290.286471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.199849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.974350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        45518     39.66%     39.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24835     21.64%     61.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12730     11.09%     72.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8018      6.99%     79.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5508      4.80%     84.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3174      2.77%     86.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2442      2.13%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1825      1.59%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10712      9.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114762                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     171.066979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.856828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    362.460839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2298     82.75%     82.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          171      6.16%     88.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          154      5.55%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           62      2.23%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           22      0.79%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           29      1.04%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            6      0.22%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           28      1.01%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            3      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2777                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.204537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.192078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.663972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2505     90.21%     90.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      1.55%     91.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              181      6.52%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      1.19%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.40%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2777                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30434752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   67456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2880000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30502208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2879744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1204.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1206.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25275496000                       # Total gap between requests
system.mem_ctrls.avgGap                      48458.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2546112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        95040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     27793600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2880000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 100734343.214663386345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3760161.367261773441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1099625641.594347953796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113944283.856417387724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        39783                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       435329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        44996                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1426564336                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     52448000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  13837898093                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 618087727500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     35858.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35318.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31787.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13736503.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            364097160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            193510845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1582266840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          106576740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1995121440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10920382620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        509684640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15671640285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.032580                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1226127003                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    843960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23205423997                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            455324940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            242010945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1813110180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          128323260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1995121440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10818537870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        595448640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16047877275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.918015                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1444618998                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    843960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22986932002                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    33577372000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270800857436000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6291329                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6291336                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6291329                       # number of overall hits
system.cpu.icache.overall_hits::total         6291336                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4223                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4225                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4223                       # number of overall misses
system.cpu.icache.overall_misses::total          4225                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    229498500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    229498500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    229498500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    229498500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6295552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6295561                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6295552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6295561                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000671                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000671                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000671                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000671                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54344.896993                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54319.171598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54344.896993                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54319.171598                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          625                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3003                       # number of writebacks
system.cpu.icache.writebacks::total              3003                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          761                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          761                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          761                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          761                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3462                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    186796500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    186796500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    186796500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    186796500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000550                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000550                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000550                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000550                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53956.239168                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53956.239168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53956.239168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53956.239168                       # average overall mshr miss latency
system.cpu.icache.replacements                   3003                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6291329                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6291336                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4223                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4225                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    229498500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    229498500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6295552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6295561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54344.896993                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54319.171598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          761                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          761                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    186796500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    186796500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000550                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000550                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53956.239168                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53956.239168                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270800857436000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.045726                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6294800                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3464                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1817.205543                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000100                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.045626                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12594586                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12594586                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270800857436000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270800857436000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270800857436000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270800857436000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270800857436000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270800857436000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270800857436000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10266047                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10266050                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10282154                       # number of overall hits
system.cpu.dcache.overall_hits::total        10282157                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2989079                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2989082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2989380                       # number of overall misses
system.cpu.dcache.overall_misses::total       2989383                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 185047311338                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 185047311338                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 185047311338                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 185047311338                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13255126                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13255132                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13271534                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13271540                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.225504                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225504                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.225248                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225248                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61907.802148                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61907.740014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61901.568666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61901.506544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3282052                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             93843                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.973861                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       102894                       # number of writebacks
system.cpu.dcache.writebacks::total            102894                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2235323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2235323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2235323                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2235323                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       753756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       753756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       753914                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       753914                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  50978151340                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50978151340                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  50985237840                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50985237840                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056865                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056865                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056807                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056807                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67632.166563                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67632.166563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67627.392302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67627.392302                       # average overall mshr miss latency
system.cpu.dcache.replacements                 752892                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9062942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9062945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2942591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2942593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 182771387000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 182771387000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12005533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12005538                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.245103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.245103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62112.399243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62112.357027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2235149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2235149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  48755543500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48755543500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058926                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058926                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68918.078797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68918.078797                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2275924338                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2275924338                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 48957.243547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48956.190454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          174                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2222607840                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2222607840                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 47989.977976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47989.977976                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16107                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          301                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          301                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16408                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16408                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.018345                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018345                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          158                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          158                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      7086500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7086500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009629                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009629                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 44851.265823                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 44851.265823                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270800857436000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.126850                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11036073                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            753916                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.638332                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.126848                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000124                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000124                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27296996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27296996                       # Number of data accesses

---------- End Simulation Statistics   ----------
