Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/hieu/Tools/vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot tb_axi4_uart_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_axi4_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_axi4_uart_time_impl.sdf", for root module "tb_axi4_uart/inst_axi4_uart".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_axi4_uart_time_impl.sdf", for root module "tb_axi4_uart/inst_axi4_uart".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.baud_generator
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.axi4_lite
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1D_HD25
Compiling module xil_defaultlib.receiver_fifo
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.receiver_controller
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.synchronizer_7
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_rx_top
Compiling module xil_defaultlib.RAM32M_HD26
Compiling module xil_defaultlib.RAM32X1D_HD27
Compiling module xil_defaultlib.RAM32X1D_HD28
Compiling module xil_defaultlib.transmitter_fifo
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.ff
Compiling module xil_defaultlib.ff_0
Compiling module xil_defaultlib.ff_1
Compiling module xil_defaultlib.ff_2
Compiling module xil_defaultlib.ff_3
Compiling module xil_defaultlib.ff_4
Compiling module xil_defaultlib.ff_5
Compiling module xil_defaultlib.ff_6
Compiling module xil_defaultlib.piso
Compiling module xil_defaultlib.transmitter_controller
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_tx_top
Compiling module xil_defaultlib.axi4_uart
Compiling module xil_defaultlib.tb_axi4_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_axi4_uart_time_impl
