# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/hdl/rtl.vhdl" \
"../../../../../src/hdl/tb_firUnit.vhd" \

# Do not sort compile order
nosort
