Initializing gui preferences from file  /home/njs82@drexel.edu/.synopsys_dv_prefs.tcl
###### DC Synth Script #######
#
lappend search_path ../src
. /opt/synopsys/2016/core-synthesis-tools/libraries/syn /opt/synopsys/2016/core-synthesis-tools/minpower/syn /opt/synopsys/2016/core-synthesis-tools/dw/syn_ver /opt/synopsys/2016/core-synthesis-tools/dw/sim_ver ../src
define_design_lib WORK -path "work"
1
source ../set_libs.tcl
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
## read the verilog files
analyze -format verilog fifo.v
Running PRESTO HDLC
Compiling source file ../src/fifo.v
Presto compilation completed successfully.
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db'
1
elaborate -architecture verilog FIFO
Loading db file '/opt/synopsys/2016/core-synthesis-tools/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/2016/core-synthesis-tools/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32rvt_ss0p95v25c'
  Loading link library 'saed32rvt_ss0p95vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../src/fifo.v:169: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/fifo.v:191: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
        in routine FIFO line 69 in file
                '../src/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    fcounter_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine FIFO line 110 in file
                '../src/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    F_EmptyN_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine FIFO line 134 in file
                '../src/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    F_FirstN_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine FIFO line 159 in file
                '../src/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    F_SLastN_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine FIFO line 183 in file
                '../src/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     F_LastN_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine FIFO line 207 in file
                '../src/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     F_FullN_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FIFO'.
Information: Building the design 'FIFO_MEM_BLK'. (HDL-193)

Inferred memory devices in process
        in routine FIFO_MEM_BLK line 260 in file
                '../src/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FIFO_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| FIFO_MEM_BLK/259 |   4    |   32    |      2       |
======================================================
Presto compilation completed successfully.
1
link

  Linking design 'FIFO'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db

1
#create_clock Clk -name ideal_clock1 -period 15.2
create_clock Clk -name ideal_clock1 -period 15.2
1
set_input_delay 0.1 [ remove_from_collection [all_inputs] Clk ] -clock ideal_clock1 
1
set_output_delay 0.1 [ all_outputs ] -clock ideal_clock1
1
set_clock_uncertainty 0.1 ideal_clock1
1
set_max_area 0
1
set_load 0.2 [ all_outputs ]
1
check_design > reports/synth_check_design.rpt
check_timing > reports/synth_check_timing.rpt
uniquify > reports/synth_uniquify.rpt
# I think it's actuall supposed to be this
#set_timing_derate -early 0.85
#set_timing_derate -late 1.05
#set_timing_derate -early 0.15
#set_timing_derate -late 0.05
compile -area_effort medium -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 34 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FIFO_MEM_BLK'
  Processing 'FIFO'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FIFO_DW01_dec_0'
  Processing 'FIFO_DW01_inc_0'
  Processing 'FIFO_DW01_inc_1'
  Processing 'FIFO_DW01_inc_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    3759.8      0.00       0.0       0.0                          
    0:00:03    3759.8      0.00       0.0       0.0                          
    0:00:03    3759.8      0.00       0.0       0.0                          
    0:00:03    3759.8      0.00       0.0       0.0                          
    0:00:03    3759.8      0.00       0.0       0.0                          
    0:00:04    3086.8      0.00       0.0       0.0                          
    0:00:04    3086.8      0.00       0.0       0.0                          
    0:00:04    3086.8      0.00       0.0       0.0                          
    0:00:04    3086.8      0.00       0.0       0.0                          
    0:00:04    3086.8      0.00       0.0       0.0                          
    0:00:04    3086.8      0.00       0.0       0.0                          
    0:00:04    3086.8      0.00       0.0       0.0                          
    0:00:04    3086.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    3086.8      0.00       0.0       0.0                          
    0:00:04    3086.8      0.00       0.0       0.0                          
    0:00:04    3086.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    3086.8      0.00       0.0       0.0                          
    0:00:04    3086.8      0.00       0.0       0.0                          
    0:00:04    3076.7      0.00       0.0       0.0                          
    0:00:04    3070.8      0.00       0.0       0.0                          
    0:00:04    3069.6      0.00       0.0       0.0                          
    0:00:04    3068.3      0.00       0.0       0.0                          
    0:00:04    3067.0      0.00       0.0       0.0                          
    0:00:04    3067.0      0.00       0.0       0.0                          
    0:00:04    3067.0      0.00       0.0       0.0                          
    0:00:04    3067.0      0.00       0.0       0.0                          
    0:00:04    3067.0      0.00       0.0       0.0                          
    0:00:04    3067.0      0.00       0.0       0.0                          
    0:00:04    3067.0      0.00       0.0       0.0                          
    0:00:04    3067.0      0.00       0.0       0.0                          
    0:00:05    3052.5      0.00       0.0       0.0                          
    0:00:05    3052.5      0.00       0.0       0.0                          
    0:00:05    3052.5      0.00       0.0       0.0                          
    0:00:05    3052.5      0.00       0.0       0.0                          
    0:00:05    3052.5      0.00       0.0       0.0                          
    0:00:05    3052.5      0.00       0.0       0.0                          
    0:00:05    3052.5      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
report_area > reports/synth_area.rpt
report_power > reports/synth_power.rpt
report_qor > reports/synth_qor.rpt
report_cell > reports/synth_cells.rpt
report_resource > reports/synth_resources.rpt
report_timing > reports/timing_overview.rpt
## Analysis reports
report_timing -from [all_inputs] -max_paths 20 -to [all_registers -data_pins] > reports/timing.rpt
report_timing -from [all_register -clock_pins] -max_paths 20 -to [all_registers -data_pins]  >> reports/timing.rpt
report_timing -from [all_registers -clock_pins] -max_paths 20 -to [all_outputs] >> reports/timing.rpt
report_timing -from [all_inputs] -to [all_outputs] -max_paths 20 >> reports/timing.rpt
report_timing -from [all_registers -clock_pins] -to [all_registers -data_pins] -delay_type max  >> reports/timing.rpt
report_timing -from [all_registers -clock_pins] -to [all_registers -data_pins] -delay_type min  >> reports/timing.rpt
report_timing -transition_time -capacitance -nets -input_pins -from [all_registers -clock_pins] -to [all_registers -data_pins]  > reports/timing.tran.cap.rpt
write_sdc const/fifo.sdc
1
write -hier -f verilog -output output/fifo.v
Writing verilog file '/home/njs82@drexel.edu/ECEC574/dc_synth/output/fifo.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -hier -f ddc -output output/fifo.ddc
Writing ddc file 'output/fifo.ddc'.
1
#exit
dc_shell> report_app_var
Variable                Value     Type    Default    Constraints
----------------------- --------- ------- ---------- ----------------------- 
DW_lp_op_iso_mode       NONE      string  NONE
abstraction_enable_power_calculation true string true
abstraction_ignore_percentage 25  real    25
access_internal_pins    false     string  false
acs_area_report_suffix  area      string  area
acs_budgeted_cstr_suffix con      string  con
acs_compile_script_suffix autoscr string  autoscr
acs_constraint_file_suffix con    string  con
acs_cstr_report_suffix  cstr      string  cstr
acs_db_suffix           db        string  db
acs_global_user_compile_strategy_script default string default.compile
acs_log_file_suffix     log       string  log
acs_makefile_name       Makefile  string  Makefile
acs_override_script_suffix scr    string  uscr
acs_qor_report_suffix   qor       string  qor
acs_timing_report_suffix tim      string  tim
acs_user_compile_strategy_script_suffix compile string compile
acs_work_dir            /home/njs82@drexel.edu/ECEC574/dc_synth string .
alib_library_analysis_path ./     string  ./
allow_input_delay_min_greater_than_max false bool false
annotation_control      64        int     64
atpg_bidirect_output_only false   string  false
atpg_test_asynchronous_pins true  string  true
auto_attr_spread_debug  false     bool    false
auto_insert_level_shifters true   string  true
auto_insert_level_shifters_on_clocks string
auto_link_disable       false     string  false
auto_link_options       -all      string  -all
auto_ungroup_preserve_constraints true string true
auto_wire_load_selection true     string  true
bin_path                /opt/synopsys/2016/core-synthesis-tools/linux64/syn/bin string /opt/synopsys/2016/core-synthesis-tools/linux64/syn/bin
bind_unused_hierarchical_pins true string true
bit_blasted_bus_linking_naming_styles %s\[%d\] %s(%d) %s_%d_ string %s\[%d\] %s(%d) %s_%d_
bit_blasted_bus_linking_order reference string reference
bsd_max_in_switching_limit 60000  int     60000
bsd_max_out_switching_limit 60000 int     60000
bsd_physical_effort     medium    string  medium
budget_generate_critical_range false string false
budget_map_clock_gating_cells false string false
bus_inference_descending_sort true string true
bus_inference_style               string  
bus_minus_style         -%d       string  -%d
bus_multiple_name_separator_style ,, string ,,
bus_multiple_separator_style ,    string  ,
bus_naming_style        %s[%d]    string  %s\[%d\]
bus_range_separator_style :       string  :
cache_dir_chmod_octal   777       string  777
cache_file_chmod_octal  666       string  666
cache_read              ~         string  
cache_read_info         false     string  false
cache_write             ~         string  ~
cache_write_info        false     string  false
case_analysis_log_file            string  
case_analysis_propagate_through_icg false bool false
case_analysis_sequential_propagation never string never
case_analysis_with_logic_constants true string true
ccl_enable_always       false     string  false
change_names_bit_blast_negative_index false string false
change_names_dont_change_bus_members false string false
check_design_allow_inconsistent_input_port false string false
check_design_allow_multiply_driven_nets_by_inputs_and_outputs false string false
check_design_allow_non_tri_drivers_on_tri_bus true string true
check_design_allow_unknown_wired_logic_type true string true
check_design_check_for_wire_loop true string true
check_error_list        CMD-004 CMD-006 CMD-007 CMD-008 CMD-009 CMD-010 CMD-011 CMD-012 CMD-014 CMD-015 CMD-016 CMD-019 CMD-026 CMD-031 CMD-037 DB-1 DCSH-11 DES-001 ACS-193 FILE-1 FILE-2 FILE-3 FILE-4 LINK-7 LINT-7 LINT-20 LNK-023 OPT-100 OPT-101 OPT-102 OPT-114 OPT-124 OPT-127 OPT-128 OPT-155 OPT-157 OPT-181 OPT-462 UI-11 UI-14 UI-15 UI-16 UI-17 UI-19 UI-20 UI-21 UI-22 UI-23 UI-40 UI-41 UID-4 UID-6 UID-7 UID-8 UID-9 UID-13 UID-14 UID-15 UID-19 UID-20 UID-25 UID-27 UID-28 UID-29 UID-30 UID-32 UID-58 UID-87 UID-103 UID-109 UID-270 UID-272 UID-403 UID-440 UID-444 UIO-2 UIO-3 UIO-4 UIO-25 UIO-65 UIO-66 UIO-75 UIO-94 UIO-95 EQN-6 EQN-11 EQN-15 EQN-16 EQN-18 EQN-20 string
clock_arnoldi_dbg_file            string  
collection_result_display_limit 100 int   100        val >= -1
command_log_file        ./command.log string ./command.log
company                           string  
compatibility_version   M-2016.12-SP1 string M-2016.12-SP1
compile_advanced_fix_multiple_port_nets false string false
compile_allow_dw_hierarchical_inverter_opt false string false
compile_assume_fully_decoded_three_state_busses false string false
compile_auto_ungroup_area_num_cells 30 int 30
compile_auto_ungroup_count_leaf_cells false string false
compile_auto_ungroup_override_wlm false string false
compile_automatic_clock_phase_inference strict string strict
compile_checkpoint_phases false   string  false
compile_clock_gating_through_hierarchy false bool false
compile_create_wire_load_table false string false
compile_delete_unloaded_sequential_cells true string true
compile_disable_hierarchical_inverter_opt false string false
compile_dont_touch_annotated_cell_during_inplace_opt false string false
compile_dont_use_dedicated_scanout 1 int  1
compile_enable_async_mux_mapping true string true
compile_enable_constant_propagation_with_no_boundary_opt true string true
compile_enable_min_delay_fixing false string false
compile_enable_register_merging true string true
compile_enable_register_merging_with_exceptions false string false
compile_enhanced_resource_sharing false string false
compile_final_drc_fix   none      string  none
compile_fix_cell_degradation false string false
compile_hold_reduce_cell_count false string strict
compile_implementation_selection true string true
compile_instance_name_prefix U    string  U
compile_instance_name_suffix      string  
compile_keep_original_for_external_references false string false
compile_log_format        %elap_time %area %wns %tns %drc %endpoint string   %elap_time %area %wns %tns %drc %endpoint
compile_negative_logic_methodology false string false
compile_no_new_cells_at_top_level false string false
compile_optimize_unloaded_seq_logic_with_no_bound_opt false string false
compile_power_domain_boundary_optimization true string true
compile_preserve_subdesign_interfaces false string false
compile_register_replication default string default
compile_register_replication_across_hierarchy false string false
compile_register_replication_do_size_only true string true
compile_restructure_sync_set_reset false string false
compile_retime_exception_registers false string false
compile_retime_license_behavior wait string wait
compile_seqmap_enable_output_inversion false string false
compile_seqmap_honor_sync_set_reset false string false
compile_seqmap_identify_shift_registers true string true
compile_seqmap_identify_shift_registers_with_synchronous_logic false string false
compile_seqmap_identify_shift_registers_with_synchronous_logic_ascii false string false
compile_seqmap_propagate_constants true string true
compile_seqmap_propagate_constants_size_only true string true
compile_seqmap_propagate_high_effort true string true
compile_slack_driven_buffering false string false
compile_state_reachability_high_effort_merge false string false
compile_top_all_paths   false     string  false
compile_ultra_ungroup_dw TRUE     string  TRUE
compile_ultra_ungroup_small_hierarchies true string true
compile_update_annotated_delays_during_inplace_opt true string true
compile_use_low_timing_effort false string false
cts_clock_source_is_exclude_pin true bool true
db_load_ccs_data        false     string  false
db_load_ccs_noise_data  false     string  false
db_load_ccs_power_data  false     string  false
dc_allow_rtl_pg         false     string  false
dc_shell_mode           tcl       string  tcl
dct_placement_ignore_scan false   string  false
ddc_allow_unknown_packed_commands true string true
de_enable_upf_exploration true    bool    true
de_log_redirect_enable  false     string  false
default_input_delay     30        real    30
default_name_rules                string  
default_output_delay    30        real    30
default_port_connection_class universal string universal
default_schematic_options -size infinite string -size infinite
derived_upf             false     string  false
designer                          string  
disable_auto_time_borrow false    bool    false
disable_case_analysis   false     bool    false
disable_delta_slew_for_tran_cstr false string false
disable_library_transition_degradation false bool false
disable_mdb_stop_points false     string  false
disable_multicore_resource_checks false string false
do_operand_isolation    false     string  false
dont_bind_unused_pins_to_logic_constant false string false
dont_touch_nets_with_size_only_cells false string false
duplicate_ports         false     string  false
echo_include_commands   true      string  true
enable_auto_attr_spread true      bool    true
enable_bit_blasted_bus_linking false string false
enable_cell_based_verilog_reader false string false
enable_clock_to_data_analysis false bool  false
enable_golden_upf       false     string  false
enable_instances_in_report_net true string true
enable_keep_signal      false     string  false
enable_keep_signal_dt_net false   string  false
enable_nldm_timing_noise_signoff 0 int    0
enable_page_mode        false     bool    true
enable_recovery_removal_arcs false bool   false
enable_rule_based_query false     string  false
enable_slew_degradation true      string  true
enable_special_level_shifter_naming false string false
enable_verilog_netlist_reader true string true
estimate_io_latency     false     string  false
exit_delete_command_log_file false string false
exit_delete_filename_log_file true string true
fanin_fanout_trace_arcs timing    string  timing
filename_log_file       filenames.log string filenames.log
find_allow_only_non_hier_ports false string false
find_converts_name_lists false    string  false
find_ignore_case        false     string  false
font_library            1_25.font string  1_25.font
found_arch_apollo       0         int     1
found_x11_vendor_string_apollo 0  int     1
fsm_auto_inferring      FALSE     string  FALSE
fsm_enable_state_minimization FALSE string FALSE
fsm_export_formality_state_info FALSE string FALSE
gen_bussing_exact_implicit false  string  false
gen_cell_pin_name_separator /     string  /
gen_create_netlist_busses true    string  true
gen_dont_show_single_bit_busses false string false
gen_match_ripper_wire_widths false string false
gen_max_compound_name_length 256  int     256
gen_max_ports_on_symbol_side 0    int     0
gen_open_name_postfix             string  
gen_open_name_prefix    Open      string  Open
gen_show_created_busses false     string  false
gen_show_created_symbols false    string  false
gen_single_osc_per_name false     string  false
generic_symbol_library  generic.sdb string generic.sdb
golden_upf_report_missing_objects false bool false
hdl_keep_licenses       true      string  true
hdl_preferred_license             string  
hdlin_analyze_verbose_mode 0      int     0
hdlin_auto_save_templates FALSE   string  FALSE
hdlin_autoread_exclude_extensions string  
hdlin_autoread_sverilog_extensions .sv .sverilog string .sv .sverilog
hdlin_autoread_verilog_extensions .v string .v
hdlin_autoread_vhdl_extensions .vhd .vhdl string .vhd .vhdl
hdlin_check_no_latch    FALSE     string  FALSE
hdlin_elab_errors_deep  FALSE     string  FALSE
hdlin_enable_assertions FALSE     string  FALSE
hdlin_enable_configurations FALSE string  FALSE
hdlin_enable_elaborate_ref_linking FALSE string FALSE
hdlin_enable_hier_naming FALSE    string  FALSE
hdlin_enable_relative_placement rb string rb
hdlin_enable_rtldrc_info false    string  FALSE
hdlin_enable_upf_compatible_naming FALSE string FALSE
hdlin_ff_always_async_set_reset TRUE string TRUE
hdlin_ff_always_sync_set_reset FALSE string FALSE
hdlin_field_naming_style          string  
hdlin_generate_naming_style %s_%d string  %s_%d
hdlin_generate_separator_style _  string  _
hdlin_infer_function_local_latches FALSE string FALSE
hdlin_infer_multibit    default_none string default_none
hdlin_infer_mux         default   string  default
hdlin_interface_port_ABI 3        int     3
hdlin_keep_signal_name  all_driving string all_driving
hdlin_latch_always_async_set_reset FALSE string FALSE
hdlin_module_arch_name_splitting FALSE string FALSE
hdlin_module_name_limit 256       int     256
hdlin_mux_for_array_read_sparseness_limit 90 int 90
hdlin_mux_oversize_ratio 100      int     100
hdlin_mux_rp_limit      128x4     string  128x4
hdlin_mux_size_limit    32        int     32
hdlin_mux_size_min      2         int     2
hdlin_mux_size_only     1         int     1
hdlin_preserve_sequential none    string  none
hdlin_presto_cell_name_prefix C   string  C
hdlin_presto_net_name_prefix N    string  N
hdlin_prohibit_nontri_multiple_drivers TRUE string TRUE
hdlin_report_sequential_pruning FALSE string FALSE
hdlin_reporting_level   basic     string  basic
hdlin_shorten_long_module_name false string false
hdlin_strict_verilog_reader FALSE string  FALSE
hdlin_subprogram_default_values FALSE string FALSE
hdlin_sv_blackbox_modules         string  
hdlin_sv_packages       enable    string  enable
hdlin_sv_tokens         FALSE     string  FALSE
hdlin_sv_union_member_naming FALSE string FALSE
hdlin_sverilog_std      2012      int     2012
hdlin_upcase_names      FALSE     string  FALSE
hdlin_verification_priority FALSE string  FALSE
hdlin_vhdl93_concat     TRUE      string  true
hdlin_vhdl_mixed_language_instantiation FALSE string FALSE
hdlin_vhdl_std          2008      int     2008
hdlin_vhdl_syntax_extensions FALSE string FALSE
hdlin_vrlg_std          2005      int     2005
hdlin_while_loop_iterations 4096  int     4096
hdlout_internal_busses  FALSE     string  FALSE
hier_dont_trace_ungroup 0         int     0
high_fanout_net_pin_capacitance 1.000000 real 1
high_fanout_net_threshold 1000    int     1000
hlo_resource_allocation CONSTRAINT_DRIVEN string constraint_driven
html_log_enable         false     string  false
html_log_filename       default.html string default.html
ignore_clock_input_delay_for_skew false bool false
ignore_tf_error         false     bool    false
in_gui_session          false     string  false
inherit_parent_dont_touch false   string  false
init_path               /opt/synopsys/2016/core-synthesis-tools/auxx/syn string /opt/synopsys/2016/core-synthesis-tools/auxx/syn
initial_target_library            string  
insert_test_design_naming_style %s_test_%d string %s_test_%d
lbo_cells_in_regions    false     string  false
level_shifter_naming_prefix       string  
lib_cell_using_delay_from_ccs true string true
lib_pin_using_cap_from_ccs true   string  true
lib_use_thresholds_per_pin true   string  true
libgen_max_differences  -1        int     -1
libsetup_max_auto_opcond_message 10 int   10
link_allow_pin_name_synonym true  string  true
link_force_case         check_reference string check_reference
link_path               /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db string
link_portname_allow_period_to_match_underscore false string false
link_portname_allow_square_bracket_to_match_underscore false string false
ltl_obstruction_type    placement_only string placement_only
mcmm_high_capacity_effort_level 0 real    0
motif_files             /opt/synopsys/2016/core-synthesis-tools/admin/setup string INOUT
multi_pass_test_generation false  string  false
mux_auto_inferring_effort 2       int     2
mv_allow_force_ls_with_iso_violations true string true
mv_allow_ls_on_leaf_pin_boundary false string false
mv_allow_pg_pin_reconnection false string false
mv_allow_upf_cells_without_upf false string false
mv_allow_va_beyond_core_area false string false
mv_input_enforce_simple_names false string false
mv_insert_level_shifters_on_ideal_nets string
mv_make_primary_supply_available_for_always_on true string true
mv_no_always_on_buffer_for_redundant_isolation false string false
mv_no_main_power_violations true  string  true
mv_output_enforce_simple_names false string false
mv_output_upf_line_indent 2       int     2
mv_output_upf_line_width 0        int     0
mv_skip_opcond_checking_for_unloaded_level_shifter false string false
mv_upf_enable_forward_bias_check false bool false
mv_upf_enable_forward_reverse_bias_check false bool false
mv_upf_enable_reverse_bias_check false bool false
mv_upf_tracking         true      bool    true
mv_use_std_cell_for_isolation false string false
mw_cel_as_escaped       true      string  true
mw_cell_name                      string  
mw_create_netlist_from_CEL false  string  false
mw_current_design                 string  
mw_design_library                 string  
mw_disable_escape_char  true      string  true
mw_enable_net_bus       false     string  false
mw_ground_port                    string  
mw_hdl_bus_dir_for_undef_cell 0   string  0
mw_hdl_expand_cell_with_no_instance false string false
mw_hdl_stop_at_FRAM_cells false   string  false
mw_hdl_top_module_list            string  
mw_hvo_core_filler_cells true     string  true
mw_hvo_corner_pad_cells true      string  true
mw_hvo_diode_ports      false     string  false
mw_hvo_dump_master_names          string  
mw_hvo_empty_cell_definition false string false
mw_hvo_generate_macro_definition false string false
mw_hvo_must_not_dump_master_names string  
mw_hvo_output_onezero_for_pg true string  true
mw_hvo_output_wire_declaration false string false
mw_hvo_pad_filler_cells true      string  true
mw_hvo_pg_nets          true      string  true
mw_hvo_pg_ports         false     string  false
mw_hvo_split_bus        false     string  false
mw_hvo_strip_backslash_before_hiersep true string true
mw_hvo_unconnected_cells true     string  true
mw_hvo_unconnected_ports false    string  false
mw_logic0_net           VSS       string  VSS
mw_logic1_net           VDD       string  VDD
mw_pgconn_cell_inst               string  
mw_pgconn_cell_master             string  
mw_power_port                     string  
mw_read_ignore_corner_cell true   string  true
mw_read_ignore_filler_cell true   string  true
mw_read_ignore_pad_cell true      string  true
mw_read_ignore_unconnected_cell true string true
mw_reference_library              string  
mw_site_name_mapping              string  
mw_use_pdb_lib_format   false     string  true
new_idn_switch          true      string  true
optimize_reg_add_path_groups false string false
pdefout_diff_original   TRUE      string  TRUE
pgnet_power_nets_on_bb            string  
physopt_ignore_lpin_fanout false  string  false
port_complement_naming_style %s_BAR string %s_BAR
power_cg_all_registers  false     bool    false
power_cg_auto_identify  false     string  false
power_cg_balance_stages false     bool    false
power_cg_cell_naming_style        string  
power_cg_derive_related_clock false string false
power_cg_designware     false     string  false
power_cg_enable_alternative_algorithm false string false
power_cg_ext_feedback_loop true   string  true
power_cg_flatten        false     string  false
power_cg_gated_clock_net_naming_style string
power_cg_high_effort_enable_fanin_analysis false bool false
power_cg_ignore_setup_condition false string false
power_cg_inherit_timing_exceptions false bool false
power_cg_iscgs_enable   false     bool    false
power_cg_module_naming_style      string  
power_cg_physically_aware_cg false string false
power_cg_print_enable_conditions false string false
power_cg_print_enable_conditions_max_terms 10 int 10
power_cg_reconfig_stages false    bool    false
power_default_static_probability 0.5 real 0.5
power_default_toggle_rate 0.1     real    0.1
power_default_toggle_rate_type fastest_clock string fastest_clock
power_do_not_size_icg_cells true  string  true
power_enable_clock_scaling false  string  false
power_enable_datapath_gating TRUE string  TRUE
power_enable_one_pass_power_gating false string false
power_enable_power_gating false   string  false
power_fix_sdpd_annotation true    string  true
power_fix_sdpd_annotation_verbose false string false
power_hdlc_do_not_split_cg_cells false string false
power_keep_license_after_power_commands false string false
power_lib2saif_rise_fall_pd false string  false
power_low_power_placement false   string  false
power_min_internal_power_threshold string 
power_model_preference  nlpm      string  nlpm
power_opto_extra_high_dynamic_power_effort false string false
power_preserve_rtl_hier_names false string false
power_rclock_inputs_use_clocks_fanout true string true
power_rclock_unrelated_use_fastest true string true
power_rclock_use_asynch_inputs false string false
power_remove_redundant_clock_gates true bool true
power_same_switching_activity_on_connected_objects false string false
power_scale_internal_arc false    string  false
power_sdpd_message_tolerance 0.00001 real 1e-05
product_build_date      Jan 13, 2017 string Jan 13, 2017
query_objects_format    Legacy    string  Legacy     {Tcl Legacy}
rc_degrade_min_slew_when_rd_less_than_rnet false bool false
rc_driver_model_mode    advanced  string  advanced
rc_input_threshold_pct_fall 50.000000 real 50
rc_input_threshold_pct_rise 50.000000 real 50
rc_noise_model_mode     basic     string  basic
rc_output_threshold_pct_fall 50.000000 real 50
rc_output_threshold_pct_rise 50.000000 real 50
rc_receiver_model_mode  advanced  string  advanced
rc_slew_derate_from_library 1.000000 real 1
rc_slew_lower_threshold_pct_fall 20.000000 real 20
rc_slew_lower_threshold_pct_rise 20.000000 real 20
rc_slew_upper_threshold_pct_fall 80.000000 real 80
rc_slew_upper_threshold_pct_rise 80.000000 real 80
read_db_lib_warnings    FALSE     string  FALSE
read_translate_msff     TRUE      string  TRUE
register_duplicate      false     string  false
register_replication_naming_style %s_rep%d string %s_rep%d
report_capacitance_use_ccs_receiver_model true bool true
report_default_significant_digits -1 int  -1
report_timing_use_accurate_delay_symbol true bool true
rom_auto_inferring      TRUE      string  TRUE
rtl_load_resistance_factor 0.0    real    0
sdc_version             2.0       string  2.0        {1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2.0}
sdc_write_unambiguous_names true  string  true
sdf_enable_cond_start_end false   string  false
sdfout_allow_non_positive_constraints false string false
sdfout_min_fall_cell_delay 0.     real    0
sdfout_min_fall_net_delay 0.      real    0
sdfout_min_rise_cell_delay 0.     real    0
sdfout_min_rise_net_delay 0.      real    0
sdfout_time_scale       1.0       real    1
sdfout_top_instance_name          string  
sdfout_write_to_output  false     string  false
search_path             . /opt/synopsys/2016/core-synthesis-tools/libraries/syn /opt/synopsys/2016/core-synthesis-tools/minpower/syn /opt/synopsys/2016/core-synthesis-tools/dw/syn_ver /opt/synopsys/2016/core-synthesis-tools/dw/sim_ver ../src string
set_isolate_ports       false     string  false
sh_allow_tcl_with_set_app_var true bool   true
sh_allow_tcl_with_set_app_var_no_message_list string
sh_arch                 linux64   string  linux64
sh_command_abbrev_mode  Anywhere  string  Anywhere   {Anywhere Command-Line-Only None}
sh_command_abbrev_options true    bool    true
sh_command_log_file     command.log string command.log
sh_continue_on_error    true      bool    true
sh_deprecated_is_error  false     bool    false
sh_dev_null             /dev/null string  /dev/null
sh_enable_stdout_redirect true    bool    true
sh_help_shows_group_overview true bool    true
sh_new_variable_message false     bool    false
sh_new_variable_message_in_proc false bool false
sh_new_variable_message_in_script false bool false
sh_obsolete_is_error    false     bool    false
sh_output_log_file      logs/dc.log string logs/dc.log
sh_product_version      M-2016.12-SP1 string M-2016.12-SP1
sh_script_stop_severity None      string  None       {E W None}
sh_source_emits_line_numbers None string  None       {E W None}
sh_source_logging       true      bool    true
sh_source_uses_search_path true   bool    true
sh_tcllib_app_dirname   syn       string  syn
sh_user_man_path                  string  
sheet_sizes                       string  
si_ccs_use_gate_level_simulation false string false
si_filter_accum_aggr_noise_peak_ratio 0.03 real 0.03
si_filter_per_aggr_noise_peak_ratio 0.01 real 0.01
si_max_parallel_computations 0    int     0
si_xtalk_composite_aggr_noise_peak_ratio 0.01 real 0.01
si_xtalk_composite_aggr_quantile_high_pct 99.73 real 99.73
simplified_verification_mode FALSE string FALSE
simplified_verification_mode_allow_retiming FALSE string FALSE
single_group_per_sheet  false     string  false
site_info_file          /opt/synopsys/2016/core-synthesis-tools/admin/license/site_info string
sort_outputs            false     string  false
spg_enable_via_resistance_support false string false
spg_enhanced_timing_model false   string  false
spg_high_effort_mux_area_structuring true string true
suppress_errors                   string  
symbol_library          your_library.sdb string
synlib_abort_wo_dw_license FALSE  string  FALSE
synlib_dont_get_license           string  
synlib_enable_analyze_dw_power 0  int     0
synlib_hiis_force_on_cells        string  
synlib_iis_use_netlist  FALSE     string  FALSE
synlib_preferred_ff_chains        string  
synlib_preferred_ffs              string  
synlib_wait_for_design_license    string  
synopsys_exec           /opt/synopsys/2016/core-synthesis-tools/linux64/syn/bin/common_shell_exec string /opt/synopsys/2016/core-synthesis-tools/linux64/syn/bin/common_shell_exec
synopsys_program_name   dc_shell  string  dc_shell
synopsys_root           /opt/synopsys/2016/core-synthesis-tools string /opt/synopsys/2016/core-synthesis-tools
synthetic_library                 string  
target_library          /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db string
tcl_interactive         0         string  0
tcl_library             /opt/synopsys/2016/core-synthesis-tools/auxx/tcllib/lib/tcl8.6 string /opt/synopsys/2016/core-synthesis-tools/auxx/tcllib/lib/tcl8.6
tcl_pkgPath             /opt/synopsys/2016/core-synthesis-tools/auxx/tcllib/lib/tcl8.6 string /opt/synopsys/2016/core-synthesis-tools/auxx/tcllib/lib/tcl8.6
template_naming_style   %s_%p     string  %s_%p
template_parameter_style %s%d     string  %s%d
template_separator_style _        string  _
test_allow_clock_reconvergence true string false
test_allow_internal_pins_in_hierarchical_flow false string false
test_ate_sync_cycles    1         int     1
test_bsd_allow_tolerable_violations false string false
test_bsd_control_cell_drive_limit 0 int   72
test_bsd_dead_cycle_after_update_dr 0 int 0
test_bsd_default_bidir_delay 0.0  real    0
test_bsd_default_delay  0.0       real    0
test_bsd_default_strobe 95.0      real    95
test_bsd_default_strobe_width 0.0 real    0
test_bsd_input_ac_parametrics false string false
test_bsd_make_private_instructions_public false string false
test_bsd_manufacturer_id 0        int     72
test_bsd_new_output_parametrics false string false
test_bsd_optimize_control_cell false string false
test_bsd_part_number    0         int     72
test_bsd_synthesis_gated_tck false string false
test_bsd_version_number 0         int     72
test_bsdl_default_suffix_name bsdl string bsdl
test_bsdl_max_line_length 80      int     95
test_capture_clock_skew small_skew string small_skew
test_cc_ir_masked_bits  0         int     0
test_cc_ir_value_of_masked_bits 0 int     0
test_check_port_changes_in_capture true string true
test_clock_port_naming_style test_c%s string test_c%s
test_core_wrap_sync_ctl_segment_length 0 int 0
test_core_wrap_use_sync_ctl_segment_length_for_fanout_check false string false
test_dedicated_clock_chain_clock false string false
test_dedicated_subdesign_scan_outs false string false
test_default_bidir_delay 0.0      real    0
test_default_delay      0.0       real    0
test_default_min_fault_coverage 95 int    95
test_default_period     100.0     real    100
test_default_strobe     40.0      real    40
test_default_strobe_width 0.0     real    0
test_design_analyzer_uses_insert_scan true string true
test_disable_enhanced_dft_drc_reporting true string true
test_disable_find_best_scan_out false string false
test_disconnect_non_functional_so 1 int   1
test_dont_fix_constraint_violations false string false
test_enable_capture_checks true   string  true
test_enable_codec_sharing false   string  false
test_enable_scan_reordering_in_compile_incremental true string true
test_fast_feedthrough_analysis false string false
test_icg_n_ref_for_dft            string  
test_icg_p_ref_for_dft            string  
test_infer_slave_clock_pulse_after_capture infer string infer
test_input_wrapper_chain_naming_style string
test_isolate_hier_scan_out 0      int     0
test_keep_connected_scan_en false string  false
test_mode_port_inverted_naming_style test_mode_i%s string test_mode_i%s
test_mode_port_naming_style test_mode%s string test_mode%s
test_mux_constant_si    false     string  false
test_mux_constant_so    false     string  false
test_non_scan_clock_port_naming_style test_nsc_%s string test_nsc_%s
test_occ_insert_clock_gating_cells false string false
test_output_wrapper_chain_naming_style string
test_preview_scan_shows_cell_types false string false
test_rtldrc_latch_check_style default string default
test_scan_chain_naming_style      string  
test_scan_clock_a_port_naming_style test_sca%s string test_sca%s
test_scan_clock_b_port_naming_style test_scb%s string test_scb%s
test_scan_clock_port_naming_style test_sc%s string test_sc%s
test_scan_enable_inverted_port_naming_style test_sei%s string test_sei%s
test_scan_enable_port_naming_style test_se%s string test_se%s
test_scan_in_port_naming_style test_si%s%s string test_si%s%s
test_scan_link_so_lockup_key l    string  l
test_scan_link_wire_key w         string  w
test_scan_out_port_naming_style test_so%s%s string test_so%s%s
test_scan_segment_key   s         string  s
test_scan_true_key      t         string  t
test_serialize_put_fsm_clock_output true string true
test_setup_additional_clock_pulse false string false
test_shared_codec_io_architecture false string false
test_simulation_library           string  
test_soc_core_wrap_allow_multibit_ioregs true string true
test_stil_max_line_length 72      int     72
test_suppress_toggling_instance_name_prefix string
test_sync_occ_1x_period 20        real    20
test_user_defined_instruction_naming_style USER%d string USER%d
test_user_test_data_register_naming_style UTDR%d string UTDR%d
test_validate_test_model_connectivity false string false
test_wrapper_chain_naming_style   string  
test_wrapper_new_wrp_clock_timing string  
tested_technology                 string  
testsim_print_stats_file true     string  true
text_editor_command     xterm -fn 8x13 -e vi %s & string xterm -fn 8x13 -e vi %s &
text_print_command      lpr -Plw  string  lpr -Plw
text_unselect_on_button_press true string true
timing_check_defaults   generated_clock loops no_input_delay unconstrained_endpoints pulse_clock_cell_type no_driving_cell partial_input_delay string generated_clock loops no_input_delay unconstrained_endpoints pulse_clock_cell_type no_driving_cell partial_input_delay
timing_clock_gating_propagate_enable false bool false
timing_clock_reconvergence_pessimism normal string normal
timing_consider_internal_startpoints true bool true
timing_crpr_remove_clock_to_data_crp false bool false
timing_crpr_remove_muxed_clock_crp true bool true
timing_crpr_threshold_ps 5        real    5
timing_disable_cond_default_arcs false bool false
timing_disable_recovery_removal_checks true bool true
timing_dont_traverse_pg_net true  bool    true
timing_early_launch_at_borrowing_latches true bool true
timing_edge_specific_source_latency false string false
timing_enable_multiple_clocks_per_reg true bool true
timing_enable_non_sequential_checks false string false
timing_enable_normalized_slack false string false
timing_enable_slack_distribution false string false
timing_enable_through_paths false string  false
timing_gclock_source_network_num_master_registers 10000000 int 10000000
timing_ignore_paths_within_block_abstraction false bool false
timing_input_port_default_clock false bool false
timing_library_derate_is_scenario_specific FALSE string FALSE
timing_library_max_cap_from_lookup_table false string false
timing_max_normalization_cycles 4 int     4
timing_max_parallel_computations 0 int    0
timing_ocvm_precedence_compatibility false string false
timing_pocv_ignore_aocvm_mode false string false
timing_pocvm_corner_sigma 3       real    3
timing_pocvm_enable_analysis false bool   false
timing_remove_clock_reconvergence_pessimism false bool false
timing_report_attributes dont_touch dont_use map_only size_only ideal_net infeasible_paths string
timing_report_fast_mode false     bool    false
timing_report_union_tns true      bool    true
timing_save_library_derate false  bool    false
timing_scgc_override_library_setup_hold true bool true
timing_self_loops_no_skew false   bool    false
timing_separate_clock_gating_group false bool false
timing_through_path_max_segments 5 int    5
timing_use_ceff_for_drc false     bool    false
timing_use_clock_specific_transition true bool true
timing_use_driver_arc_transition_at_clock_source true bool true
timing_use_enhanced_capacitance_modeling true string true
ungroup_keep_original_design false string false
uniquify_keep_original_design false string false
uniquify_naming_style   %s_%d     string  %s_%d
upf_allow_DD_primary_with_supply_sets false string false
upf_allow_refer_before_define false string false
upf_block_partition               string  
upf_charz_allow_port_punch true   string  true
upf_charz_enable_supply_port_punching true string true
upf_charz_max_srsn_messages 10    string  10
upf_check_bias_supply_connections true string true
upf_create_implicit_supply_sets true bool true
upf_derive_ao_supply_on_exception_conns false bool false
upf_enable_legacy_block true      string  true
upf_enable_relaxed_charz true     string  true
upf_extension           true      string  true
upf_iso_filter_elements_with_applies_to ENABLE string ENABLE
upf_isols_allow_instances_in_elements true string true
upf_levshi_on_constraint_only false string false
upf_name_map                      string  
upf_name_map_version    v1.0      string  v1.0
upf_report_isolation_matching false string false
upf_set_interface_cell_rel_sn false string false
upf_skip_ao_check_for_els_input true string true
upf_skip_retention_on_dft_cells false string false
upf_suppress_etm_model_checking false bool false
upf_suppress_message_in_black_box true string true
upf_suppress_message_in_etm true  string  true
upf_use_additional_db_attributes true string true
use_port_name_for_oscs  false     string  false
vao_feedthrough_module_name_prefix string 
var_mux_mbm             TRUE      string  TRUE
verbose_messages        true      string  true
veriloglib_all_cells_in_one_file false string false
veriloglib_cell_name_map          string  
veriloglib_delay_signal_naming_style string
veriloglib_insert_timing_in_specify_block false string false
veriloglib_sdf3.0_support false   string  false
veriloglib_sdf_edge     true      string  true
veriloglib_tb_compare   0         int     0
veriloglib_tb_use_sensitization_as_vectors true string true
veriloglib_tb_x_eq_dontcare false string  false
veriloglib_violation_notifier_name string 
veriloglib_write_recrem_as_setuphold false string false
veriloglib_zero_delay_model false string  false
verilogout_equation     false     string  false
verilogout_higher_designs_first FALSE string FALSE
verilogout_ignore_case  false     string  false
verilogout_include_files          string  
verilogout_indirect_inout_connection FALSE string FALSE
verilogout_inout_is_in  false     string  false
verilogout_no_tri       false     string  false
verilogout_show_unconnected_pins FALSE string FALSE
verilogout_single_bit   false     string  false
verilogout_unconnected_prefix SYNOPSYS_UNCONNECTED_ string SYNOPSYS_UNCONNECTED_
vhdllib_architecture    VITAL     string  
vhdllib_cell_name_map_file        string  
vhdllib_glitch_handle   true      string  true
vhdllib_insert_timing   false     string  false
vhdllib_logic_system    ieee-1164 string  IEEE-1164
vhdllib_logical_name              string  
vhdllib_negative_constraint false string  false
vhdllib_pulse_handle    use_vhdllib_glitch_handle string use_vhdllib_glitch_handle
vhdllib_sdf_edge        false     string  false
vhdllib_tb_compare      0         int     0
vhdllib_tb_x_eq_dontcare FALSE    string  false
vhdllib_timing_checks   true      string  true
vhdllib_timing_mesg     true      string  true
vhdllib_timing_xgen     false     string  false
vhdllib_vital_99        false     string  false
vhdlout_bit_type        std_logic string  std_logic
vhdlout_bit_vector_type std_logic_vector string std_logic_vector
vhdlout_dont_create_dummy_nets FALSE string FALSE
vhdlout_equations       FALSE     string  FALSE
vhdlout_follow_vector_direction TRUE string FALSE
vhdlout_lower_design_vector TRUE  string  TRUE
vhdlout_one_name        '1'       string  '1'
vhdlout_package_naming_style CONV_PACK_%d string CONV_PACK_%d
vhdlout_preserve_hierarchical_types VECTOR string VECTOR
vhdlout_separate_scan_in FALSE    string  FALSE
vhdlout_single_bit      USER      string  USER
vhdlout_target_simulator          string  
vhdlout_three_state_name 'Z'      string  'Z'
vhdlout_three_state_res_func      string  
vhdlout_top_configuration_arch_name A string A
vhdlout_top_configuration_entity_name E string E
vhdlout_top_configuration_name CFG_TB_E string CFG_TB_E
vhdlout_top_design_vector FALSE   string  FALSE
vhdlout_unconnected_pin_prefix n  string  n
vhdlout_unknown_name    'X'       string  'X'
vhdlout_upcase          FALSE     string  FALSE
vhdlout_use_packages    IEEE.std_logic_1164 string
vhdlout_wired_and_res_func        string  
vhdlout_wired_or_res_func         string  
vhdlout_write_architecture TRUE   string  TRUE
vhdlout_write_attributes FALSE    string  FALSE
vhdlout_write_components TRUE     string  TRUE
vhdlout_write_entity    TRUE      string  TRUE
vhdlout_write_top_configuration FALSE string FALSE
vhdlout_zero_name       '0'       string  '0'
view_analyze_file_suffix v vhd vhdl string
view_arch_types         sparcOS5 hpux10 rs6000 sgimips string
view_background         black     string  black
view_busy_during_selection true   string  true
view_cache_images       true      string  true
view_command_log_file   ./view_command.log string ./view_command.log
view_command_win_max_lines 1000   int     1000
view_dialogs_modal      true      string  true
view_disable_cursor_warping true  string  true
view_disable_error_windows false  string  false
view_disable_output     false     string  false
view_draw_text_breakpoint 0.01    real    0.01
view_error_window_count 6         int     6
view_execute_script_suffix .script .scr .dcs .dcv .dc .con .tcl string
view_extend_thick_lines true      string  true
view_icon_path                    string  
view_independent_dialogs  "test_report"    " Test Reports "                              "report_print"   " Report "                              "report_options" " Report Options "                              "report_win"     " Report Output "                              "manual_page"    " Manual Page "  string
view_info_search_cmd              string  
view_log_file                     string  
view_maximum_route_grids 0        int     0
view_on_line_doc_cmd              string  
view_read_file_suffix   db gdb sdb edif eqn fnc lsi mif NET pla st tdl v vhd vhdl xnf string
view_script_submenu_items "DA to SGE Transfer" write_sge string
view_select_default_message       string  
view_select_separator     -       string    -  
view_set_cursor_area    5         int     5
view_set_selecting_color white    string  white
view_tools_menu_items             string  
view_use_integer_scaling false    string  false
view_use_small_cursor   true      string  true
view_use_x_routines     true      string  true
view_watcher                      string  
view_write_file_suffix  gdb db sdb do edif eqn fnc lsi NET neted pla st tdl v vhd vhdl xnf string
write_converted_tf_syntax false   bool    false
write_name_nets_same_as_ports false string false
write_sdc_output_lumped_net_capacitance true string true
write_sdc_output_net_resistance true string true
write_test_formats      synopsys tssi_ascii tds verilog vhdl wgl string
write_test_include_scan_cell_info true string true
write_test_input_dont_care_value X string X
write_test_max_cycles   0         int     0
write_test_max_scan_patterns 0    int     0
write_test_pattern_set_naming_style TC_Syn_%d string TC_Syn_%d
write_test_round_timing_values true string true
write_test_scan_check_file_naming_style %s_schk.%s string %s_schk.%s
write_test_vector_file_naming_style %s_%d.%s string %s_%d.%s
write_test_vhdlout      inline    string  inline
x11_set_cursor_background         string  
x11_set_cursor_foreground magenta string  magenta
x11_set_cursor_number   -1        int     -1
xt_filter_logic_constant_aggressors true string true
xterm_executable        xterm     string  
dc_shell> report_app_var | grep log
Error: extra positional option 'grep' (CMD-012)
Error: extra positional option 'log' (CMD-012)
dc_shell> report_app_var > app_var
dc_shell> exit

Thank you...

