{"vcs1":{"timestamp_begin":1747832871.615158586, "rt":9.32, "ut":9.48, "st":0.58}}
{"vcselab":{"timestamp_begin":1747832881.009959746, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747832881.442903106, "rt":0.39, "ut":0.20, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747832870.988665078}
{"VCS_COMP_START_TIME": 1747832870.988665078}
{"VCS_COMP_END_TIME": 1747832881.977169250}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488636}}
{"vcselab": {"peak_mem": 183888}}
