/usr/bin/env time -v /home/chem3000/GitClones/vtr_ccl/vtr-verilog-to-routing/vpr/vpr simple-7series_correctedSB.xml or --circuit_file or.pre-vpr.blif --route_chan_width 100 --disp on --max_router_iterations 150
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+b1967b2a8-dirty
Revision: v8.0.0-6643-gb1967b2a8-dirty
Compiled: 2022-11-11T18:50:33
Compiler: GNU 9.4.0 on Linux-5.4.0-122-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/chem3000/GitClones/vtr_ccl/vtr-verilog-to-routing/vpr/vpr simple-7series_correctedSB.xml or --circuit_file or.pre-vpr.blif --route_chan_width 100 --disp on --max_router_iterations 150


Architecture file: simple-7series_correctedSB.xml
Circuit name: or

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 16.2 MiB, delta_rss +1.4 MiB)

Timing analysis: ON
Circuit netlist file: or.net
Circuit placement file: or.place
Circuit routing file: or.route
Circuit SDC file: or.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 150
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
Warning 2: slice[0].I[6] unconnected pin in architecture.
Warning 3: slice[0].I[13] unconnected pin in architecture.
Warning 4: slice[0].I[20] unconnected pin in architecture.
Warning 5: slice[0].I[27] unconnected pin in architecture.
Warning 6: slice[1].I[6] unconnected pin in architecture.
Warning 7: slice[1].I[13] unconnected pin in architecture.
Warning 8: slice[1].I[20] unconnected pin in architecture.
Warning 9: slice[1].I[27] unconnected pin in architecture.
# Building complex block graph took 0.00 seconds (max_rss 17.5 MiB, delta_rss +1.3 MiB)
Circuit file: or.pre-vpr.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.4 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 28
    .input :      14
    .output:       7
    6-LUT  :       7
  Nets  : 21
    Avg Fanout:     1.0
    Max Fanout:     1.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 42
  Timing Graph Edges: 35
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'or.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'or.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 28, total nets: 21, total inputs: 14, total outputs: 7
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     1/28        3%                            0     3 x 3     
     2/28        7%                            1     4 x 4     
     3/28       10%                            2     4 x 4     
     4/28       14%                            3     4 x 4     
     5/28       17%                            4     5 x 5     
     6/28       21%                            5     5 x 5     
     7/28       25%                            6     5 x 5     
     8/28       28%                            7     5 x 5     
     9/28       32%                            8     5 x 5     
    10/28       35%                            9     5 x 5     
    11/28       39%                           10     5 x 5     
    12/28       42%                           11     5 x 5     
    13/28       46%                           12     5 x 5     
    14/28       50%                           13     5 x 5     
    15/28       53%                           14     5 x 5     
    16/28       57%                           15     5 x 5     
    17/28       60%                           16     5 x 5     
    18/28       64%                           17     5 x 5     
    19/28       67%                           18     5 x 5     
    20/28       71%                           19     5 x 5     
    21/28       75%                           20     5 x 5     
    22/28       78%                           21     5 x 5     
    23/28       82%                           22     5 x 5     
    24/28       85%                           23     5 x 5     
    25/28       89%                           24     5 x 5     
    26/28       92%                           25     5 x 5     
    27/28       96%                           26     5 x 5     
    28/28      100%                           27     5 x 5     

Logic Element (slice) detailed count:
  Total number of Logic Elements used : 7
  LEs used for logic and registers    : 0
  LEs used for logic only             : 7
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.916e-06 sec
Full Max Req/Worst Slack updates 1 in 1.196e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.942e-06 sec
FPGA sized to 5 x 5 (auto)
Device Utilization: 0.38 (target 1.00)
	Block Utilization: 0.22 Type: io
	Block Utilization: 0.78 Type: clb

Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         21                               0.333333                     0.666667   
       clb          7                                      2                            1   
Absorbed logical nets 0 out of 21 nets, 21 nets not absorbed.

Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 17.9 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'or.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.014985 seconds).
Warning 10: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.02 seconds (max_rss 56.3 MiB, delta_rss +38.4 MiB)
Warning 11: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 21
Netlist num_blocks: 28
Netlist EMPTY blocks: 0.
Netlist io blocks: 21.
Netlist clb blocks: 7.
Netlist inputs pins: 14
Netlist output pins: 7

Pb types usage...
  io              : 21
   inpad          : 14
   outpad         : 7
  clb             : 7
   slice          : 7
    fle           : 7
     ALUT         : 7
      lut5_mode   : 7
       lut5       : 7
        lut       : 7

# Create Device
## Build Device Grid
FPGA sized to 5 x 5: 25 grid tiles (auto)

Resource usage...
	Netlist
		21	blocks of type: io
	Architecture
		96	blocks of type: io
	Netlist
		7	blocks of type: clb
	Architecture
		9	blocks of type: clb

Device Utilization: 0.38 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.22 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.78 Logical Block: clb

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1017
OPIN->CHANX/CHANY edge count before creating direct connections: 3996
OPIN->CHANX/CHANY edge count after creating direct connections: 3996
CHAN->CHAN type edge count:13817
Warning 12: Node: 1372 with RR_type: CHANX  at Location:CHANX:1372 1len2D_x length:2 (1,0)->(2,0), had no out-going switches
Warning 13: Node: 1373 with RR_type: CHANX  at Location:CHANX:1373 1len2D_x length:2 (2,0)->(1,0), had no out-going switches
Warning 14: Node: 1374 with RR_type: CHANX  at Location:CHANX:1374 1len2D_x length:1 (1,0)->(1,0), had no out-going switches
Warning 15: Node: 1375 with RR_type: CHANX  at Location:CHANX:1375 1len2D_x length:1 (1,0)->(1,0), had no out-going switches
Warning 16: Node: 1376 with RR_type: CHANX  at Location:CHANX:1376 2len2D_x length:2 (1,0)->(2,0), had no out-going switches
Warning 17: Node: 1377 with RR_type: CHANX  at Location:CHANX:1377 2len2D_x length:2 (2,0)->(1,0), had no out-going switches
Warning 18: Node: 1378 with RR_type: CHANX  at Location:CHANX:1378 2len2D_x length:1 (1,0)->(1,0), had no out-going switches
Warning 19: Node: 1379 with RR_type: CHANX  at Location:CHANX:1379 2len2D_x length:1 (1,0)->(1,0), had no out-going switches
Warning 20: Node: 1413 with RR_type: CHANX  at Location:CHANX:1413 1len2D_x length:2 (3,0)->(2,0), had no out-going switches
Warning 21: Node: 1414 with RR_type: CHANX  at Location:CHANX:1414 2len2D_x length:2 (2,0)->(3,0), had no out-going switches
Warning 22: Node: 1415 with RR_type: CHANX  at Location:CHANX:1415 2len2D_x length:2 (3,0)->(2,0), had no out-going switches
Warning 23: Node: 1445 with RR_type: CHANX  at Location:CHANX:1445 1len2D_x length:1 (3,0)->(3,0), had no out-going switches
Warning 24: Node: 1446 with RR_type: CHANX  at Location:CHANX:1446 2len2D_x length:1 (3,0)->(3,0), had no out-going switches
Warning 25: Node: 1447 with RR_type: CHANX  at Location:CHANX:1447 2len2D_x length:1 (3,0)->(3,0), had no out-going switches
Warning 26: Node: 1500 with RR_type: CHANX  at Location:CHANX:1500 1len2D_x length:1 (1,1)->(1,1), had no out-going switches
Warning 27: Node: 1501 with RR_type: CHANX  at Location:CHANX:1501 1len2D_x length:1 (1,1)->(1,1), had no out-going switches
Warning 28: Node: 1502 with RR_type: CHANX  at Location:CHANX:1502 1len2D_x length:2 (1,1)->(2,1), had no out-going switches
Warning 29: Node: 1503 with RR_type: CHANX  at Location:CHANX:1503 1len2D_x length:2 (2,1)->(1,1), had no out-going switches
Warning 30: Node: 1504 with RR_type: CHANX  at Location:CHANX:1504 2len2D_x length:1 (1,1)->(1,1), had no out-going switches
Warning 31: Node: 1505 with RR_type: CHANX  at Location:CHANX:1505 2len2D_x length:1 (1,1)->(1,1), had no out-going switches
Warning 32: Node: 1506 with RR_type: CHANX  at Location:CHANX:1506 2len2D_x length:2 (1,1)->(2,1), had no out-going switches
Warning 33: Node: 1507 with RR_type: CHANX  at Location:CHANX:1507 2len2D_x length:2 (2,1)->(1,1), had no out-going switches
Warning 34: Node: 1541 with RR_type: CHANX  at Location:CHANX:1541 1len2D_x length:2 (3,1)->(2,1), had no out-going switches
Warning 35: Node: 1542 with RR_type: CHANX  at Location:CHANX:1542 2len2D_x length:2 (2,1)->(3,1), had no out-going switches
Warning 36: Node: 1543 with RR_type: CHANX  at Location:CHANX:1543 2len2D_x length:2 (3,1)->(2,1), had no out-going switches
Warning 37: Node: 1573 with RR_type: CHANX  at Location:CHANX:1573 1len2D_x length:1 (3,1)->(3,1), had no out-going switches
Warning 38: Node: 1574 with RR_type: CHANX  at Location:CHANX:1574 2len2D_x length:1 (3,1)->(3,1), had no out-going switches
Warning 39: Node: 1575 with RR_type: CHANX  at Location:CHANX:1575 2len2D_x length:1 (3,1)->(3,1), had no out-going switches
Warning 40: Node: 1628 with RR_type: CHANX  at Location:CHANX:1628 1len2D_x length:2 (1,2)->(2,2), had no out-going switches
Warning 41: Node: 1629 with RR_type: CHANX  at Location:CHANX:1629 1len2D_x length:2 (2,2)->(1,2), had no out-going switches
Warning 42: Node: 1630 with RR_type: CHANX  at Location:CHANX:1630 1len2D_x length:1 (1,2)->(1,2), had no out-going switches
Warning 43: Node: 1631 with RR_type: CHANX  at Location:CHANX:1631 1len2D_x length:1 (1,2)->(1,2), had no out-going switches
Warning 44: Node: 1632 with RR_type: CHANX  at Location:CHANX:1632 2len2D_x length:2 (1,2)->(2,2), had no out-going switches
Warning 45: Node: 1633 with RR_type: CHANX  at Location:CHANX:1633 2len2D_x length:2 (2,2)->(1,2), had no out-going switches
Warning 46: Node: 1634 with RR_type: CHANX  at Location:CHANX:1634 2len2D_x length:1 (1,2)->(1,2), had no out-going switches
Warning 47: Node: 1635 with RR_type: CHANX  at Location:CHANX:1635 2len2D_x length:1 (1,2)->(1,2), had no out-going switches
Warning 48: Node: 1669 with RR_type: CHANX  at Location:CHANX:1669 1len2D_x length:2 (3,2)->(2,2), had no out-going switches
Warning 49: Node: 1670 with RR_type: CHANX  at Location:CHANX:1670 2len2D_x length:2 (2,2)->(3,2), had no out-going switches
Warning 50: Node: 1671 with RR_type: CHANX  at Location:CHANX:1671 2len2D_x length:2 (3,2)->(2,2), had no out-going switches
Warning 51: Node: 1703 with RR_type: CHANX  at Location:CHANX:1703 1len2D_x length:1 (3,2)->(3,2), had no out-going switches
Warning 52: Node: 1704 with RR_type: CHANX  at Location:CHANX:1704 2len2D_x length:1 (3,2)->(3,2), had no out-going switches
Warning 53: Node: 1705 with RR_type: CHANX  at Location:CHANX:1705 2len2D_x length:1 (3,2)->(3,2), had no out-going switches
Warning 54: Node: 1758 with RR_type: CHANX  at Location:CHANX:1758 1len2D_x length:1 (1,3)->(1,3), had no out-going switches
Warning 55: Node: 1759 with RR_type: CHANX  at Location:CHANX:1759 1len2D_x length:1 (1,3)->(1,3), had no out-going switches
Warning 56: Node: 1760 with RR_type: CHANX  at Location:CHANX:1760 1len2D_x length:2 (1,3)->(2,3), had no out-going switches
Warning 57: Node: 1761 with RR_type: CHANX  at Location:CHANX:1761 1len2D_x length:2 (2,3)->(1,3), had no out-going switches
Warning 58: Node: 1762 with RR_type: CHANX  at Location:CHANX:1762 2len2D_x length:1 (1,3)->(1,3), had no out-going switches
Warning 59: Node: 1763 with RR_type: CHANX  at Location:CHANX:1763 2len2D_x length:1 (1,3)->(1,3), had no out-going switches
Warning 60: Node: 1764 with RR_type: CHANX  at Location:CHANX:1764 2len2D_x length:2 (1,3)->(2,3), had no out-going switches
Warning 61: Node: 1765 with RR_type: CHANX  at Location:CHANX:1765 2len2D_x length:2 (2,3)->(1,3), had no out-going switches
Warning 62: Node: 1801 with RR_type: CHANX Error 1: in check_rr_graph: node 650 (IPIN) at (2,2) block=clb side=LEFT pin=clb.I[23] has no fanin.
Error 2: in check_rr_graph: node 652 (IPIN) at (2,2) block=clb side=RIGHT pin=clb.I[25] has no fanin.
Error 3: in check_rr_graph: node 654 (IPIN) at (2,2) block=clb side=LEFT pin=clb.I[27] has no fanin.
Error 4: in check_rr_graph: node 656 (IPIN) at (2,2) block=clb side=RIGHT pin=clb.I[29] has no fanin.
Error 5: in check_rr_graph: node 658 (IPIN) at (2,2) block=clb side=LEFT pin=clb.I[31] has no fanin.
Error 6: in check_rr_graph: node 660 (IPIN) at (2,2) block=clb side=RIGHT pin=clb.I[33] has no fanin.
Error 7: in check_rr_graph: node 662 (IPIN) at (2,2) block=clb side=LEFT pin=clb.I[35] has no fanin.
Error 8: in check_rr_graph: node 664 (IPIN) at (2,2) block=clb side=RIGHT pin=clb.I[37] has no fanin.
Error 9: in check_rr_graph: node 666 (IPIN) at (2,2) block=clb side=LEFT pin=clb.I[39] has no fanin.
Error 10: in check_rr_graph: node 668 (IPIN) at (2,2) block=clb side=RIGHT pin=clb.I[41] has no fanin.
Error 11: in check_rr_graph: node 670 (IPIN) at (2,2) block=clb side=LEFT pin=clb.I[43] has no fanin.
Error 12: in check_rr_graph: node 672 (IPIN) at (2,2) block=clb side=RIGHT pin=clb.I[45] has no fanin.
Error 13: in check_rr_graph: node 674 (IPIN) at (2,2) block=clb side=LEFT pin=clb.I[47] has no fanin.
Error 14: in check_rr_graph: node 676 (IPIN) at (2,2) block=clb side=RIGHT pin=clb.I[49] has no fanin.
Error 15: in check_rr_graph: node 678 (IPIN) at (2,2) block=clb side=LEFT pin=clb.I[51] has no fanin.
Error 16: in check_rr_graph: node 680 (IPIN) at (2,2) block=clb side=RIGHT pin=clb.I[53] has no fanin.
Error 17: in check_rr_graph: node 682 (IPIN) at (2,2) block=clb side=LEFT pin=clb.I[55] has no fanin.
 at Location:CHANX:1801 1len2D_x length:2 (3,3)->(2,3), had no out-going switches
Warning 63: Node: 1802 with RR_type: CHANX  at Location:CHANX:1802 2len2D_x length:2 (2,3)->(3,3), had no out-going switches
Warning 64: Node: 1803 with RR_type: CHANX  at Location:CHANX:1803 2len2D_x length:2 (3,3)->(2,3), had no out-going switches
Warning 65: Node: 1835 with RR_type: CHANX  at Location:CHANX:1835 1len2D_x length:1 (3,3)->(3,3), had no out-going switches
Warning 66: Node: 1836 with RR_type: CHANX  at Location:CHANX:1836 2len2D_x length:1 (3,3)->(3,3), had no out-going switches
Warning 67: Node: 1837 with RR_type: CHANX  at Location:CHANX:1837 2len2D_x length:1 (3,3)->(3,3), had no out-going switches
Warning 68: Found no instances of RR node with cost index 5
Warning 69: Found no instances of RR node with cost index 9
Warning 70: Found no instances of RR node with cost index 11
Warning 71: Found no instances of RR node with cost index 13
Warning 72: Found no instances of RR node with cost index 23
Warning 73: in check_rr_graph: fringe node 218 IPIN at (1,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build routing resource graph took 0.02 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2556
  RR Graph Edges: 18830
# Create Device took 0.02 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 74: Unable to find any sample location for segment CHANX type 'stub_dud' (length 1)
Warning 75: Unable to find any sample location for segment CHANY type 'len4_y' (length 4)
Warning 76: Unable to find any sample location for segment CHANX type 'len6_x' (length 6)
Warning 77: Unable to find any sample location for segment CHANX type 'len18_x' (length 18)
## Computing wire lookahead took 0.07 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 78: Found no more sample locations for OPIN in clb
## Computing src/opin lookahead took 0.00 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.07 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.00 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)

There are 21 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 71

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.92375 td_cost: 4.3256e-09
Initial placement estimated Critical Path Delay (CPD): 0.974756 ns
Initial placement estimated setup Total Negative Slack (sTNS): -6.09395 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -0.974756 ns

Initial placement estimated setup slack histogram:
[ -9.7e-10: -9.5e-10) 1 ( 14.3%) |*************************
[ -9.5e-10: -9.3e-10) 2 ( 28.6%) |*************************************************
[ -9.3e-10:   -9e-10) 0 (  0.0%) |
[   -9e-10: -8.8e-10) 0 (  0.0%) |
[ -8.8e-10: -8.5e-10) 2 ( 28.6%) |*************************************************
[ -8.5e-10: -8.3e-10) 0 (  0.0%) |
[ -8.3e-10: -8.1e-10) 0 (  0.0%) |
[ -8.1e-10: -7.8e-10) 1 ( 14.3%) |*************************
[ -7.8e-10: -7.6e-10) 0 (  0.0%) |
[ -7.6e-10: -7.3e-10) 1 ( 14.3%) |*************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 42
Warning 79: Starting t: 11 of 28 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.0e-04   0.913       0.79 3.4573e-09   0.945      -5.83   -0.945   0.214  0.0471    4.0     1.00        42  0.200
   2    0.0 3.8e-04   0.947       0.69 2.8874e-09   0.789      -5.21   -0.789   0.167  0.0298    3.1     3.11        84  0.950
   3    0.0 3.6e-04   0.950       0.64 2.0395e-09   0.789      -5.02   -0.789   0.143  0.0301    2.3     5.08       126  0.950
   4    0.0 3.4e-04   0.979       0.59 2.465e-09    0.710      -4.82   -0.710   0.119  0.0110    1.6     6.64       168  0.950
   5    0.0 3.2e-04   0.988       0.57 2.2962e-09   0.710      -4.82   -0.710   0.048  0.0000    1.1     7.83       210  0.950
   6    0.0 3.1e-04   0.991       0.56 2.2326e-09   0.710       -4.8   -0.710   0.048  0.0000    1.0     8.00       252  0.950
   7    0.0 2.5e-04   0.988       0.55 2.2199e-09   0.710       -4.8   -0.710   0.071  0.0090    1.0     8.00       294  0.800
Agent's 2nd state: 
   8    0.0 0.0e+00   1.000       0.55 2.1693e-09   0.710      -4.78   -0.710   0.000  0.0000    1.0     8.00       336  0.800
## Placement Quench took 0.00 seconds (max_rss 56.6 MiB)
post-quench CPD = 0.710394 (ns) 

BB estimate of min-dist (placement) wire length: 43

Completed placement consistency check successfully.

Swaps called: 364

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 0.710394 ns, Fmax: 1407.67 MHz
Placement estimated setup Worst Negative Slack (sWNS): -0.710394 ns
Placement estimated setup Total Negative Slack (sTNS): -4.7822 ns

Placement estimated setup slack histogram:
[ -7.1e-10: -7.1e-10) 2 ( 28.6%) |********************
[ -7.1e-10:   -7e-10) 0 (  0.0%) |
[   -7e-10:   -7e-10) 0 (  0.0%) |
[   -7e-10:   -7e-10) 0 (  0.0%) |
[   -7e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.8e-10) 0 (  0.0%) |
[ -6.8e-10: -6.8e-10) 0 (  0.0%) |
[ -6.8e-10: -6.8e-10) 0 (  0.0%) |
[ -6.8e-10: -6.7e-10) 5 ( 71.4%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.548125, td_cost: 2.16926e-09, 

Placement resource usage:
  io  implemented as io : 21
  clb implemented as clb: 7

Placement number of temperatures: 8
Placement total # of swap attempts: 364
	Swaps accepted:  45 (12.4 %)
	Swaps rejected: 319 (87.6 %)
	Swaps aborted :   0 ( 0.0 %)


Percentage of different move types:
	Uniform move: 26.37 % (acc=7.29 %, rej=92.71 %, aborted=0.00 %)
	Median move: 4.40 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	W. Centroid move: 2.47 % (acc=11.11 %, rej=88.89 %, aborted=0.00 %)
	Centroid move: 62.91 % (acc=16.16 %, rej=83.84 %, aborted=0.00 %)
	W. Median move: 2.20 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Crit. Uniform move: 0.82 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Feasible Region move: 0.82 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 9.681e-06 seconds (7.262e-06 STA, 2.419e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.000416116 seconds (0.000308573 STA, 0.000107543 slack) (10 full updates: 10 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 4.29 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 21 (100.0%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    2699      21      21      10 ( 0.391%)      24 ( 1.2%)    0.720     -4.795     -0.720      0.000      0.000      N/A

(vpr:199890): Gtk-CRITICAL **: 15:32:42.188: gtk_label_set_text: assertion 'GTK_IS_LABEL (label)' failed
Incr Slack updates 10 in 2.7454e-05 sec
Full Max Req/Worst Slack updates 5 in 1.905e-05 sec
Incr Max Req/Worst Slack updates 5 in 5.023e-06 sec
Incr Criticality updates 5 in 1.0067e-05 sec
Full Criticality updates 5 in 2.3682e-05 sec
   2    9.3     0.5    0    2074      10      10       7 ( 0.274%)      24 ( 1.2%)    0.720     -4.806     -0.720      0.000      0.000      N/A

(vpr:199890): Gtk-CRITICAL **: 15:32:42.191: gtk_label_set_text: assertion 'GTK_IS_LABEL (label)' failed

(vpr:199890): Gtk-CRITICAL **: 15:32:42.191: gtk_label_set_text: assertion 'GTK_IS_LABEL (label)' failed
   3    0.0     0.6    0    1458       8       8       3 ( 0.117%)      24 ( 1.2%)    0.720     -4.795     -0.720      0.000      0.000      N/A

(vpr:199890): Gtk-CRITICAL **: 15:32:42.194: gtk_label_set_text: assertion 'GTK_IS_LABEL (label)' failed

(vpr:199890): Gtk-CRITICAL **: 15:32:42.194: gtk_label_set_text: assertion 'GTK_IS_LABEL (label)' failed
   4    0.0     0.8    0     594       3       3       2 ( 0.078%)      24 ( 1.2%)    0.720     -4.795     -0.720      0.000      0.000      N/A

(vpr:199890): Gtk-CRITICAL **: 15:32:42.197: gtk_label_set_text: assertion 'GTK_IS_LABEL (label)' failed

(vpr:199890): Gtk-CRITICAL **: 15:32:42.197: gtk_label_set_text: assertion 'GTK_IS_LABEL (label)' failed
   5    0.0     1.1    0     523       2       2       0 ( 0.000%)      24 ( 1.2%)    0.720     -4.795     -0.720      0.000      0.000      N/A

(vpr:199890): Gtk-CRITICAL **: 15:32:42.200: gtk_label_set_text: assertion 'GTK_IS_LABEL (label)' failed

(vpr:199890): Gtk-CRITICAL **: 15:32:42.200: gtk_label_set_text: assertion 'GTK_IS_LABEL (label)' failed

(vpr:199890): Gtk-CRITICAL **: 15:32:43.486: gtk_label_set_text: assertion 'GTK_IS_LABEL (label)' failed
Restoring best routing
Critical path: 0.719759 ns
Successfully routed after 5 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  6 ( 28.6%) |*******************
[      0.9:        1) 15 ( 71.4%) |************************************************
Router Stats: total_nets_routed: 44 total_connections_routed: 44 total_heap_pushes: 7348 total_heap_pops: 1035
# Routing took 9.31 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -425089
Circuit successfully routed with a channel width factor of 100.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)
Found 24 mismatches between routing and packing results.
Fixed 13 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 56.6 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         21                               0.333333                     0.666667   
       clb          7                                      2                            1   
Absorbed logical nets 0 out of 21 nets, 21 nets not absorbed.


Average number of bends per net: 0.190476  Maximum # of bends: 2

Number of global nets: 0
Number of routed nets (nonglobal): 21
Wire length results (in units of 1 clb segments)...
	Total wirelength: 26, average net length: 1.23810
	Maximum net length: 3

Wire length results in terms of physical segments...
	Total wiring segments used: 26, average wire segments per net: 1.23810
	Maximum segments used by a net: 3
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[        0:      0.1) 32 (100.0%) |************************************************
Maximum routing channel utilization:     0.047 at (1,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   2.000       64
                         1       0   0.000       64
                         2       1   0.200       64
                         3       3   1.200       64
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   0.600      100
                         1       0   0.000      100
                         2       0   0.000      100
                         3       4   1.200      100

Total tracks in x-direction: 256, in y-direction: 400

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 485046
	Total used logic block area: 377258

Routing area (in minimum width transistor areas)...
	Total routing area: 100937., per logic tile: 4037.50

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1    192
                                                      Y      1    264
                                                      X      2    192
                                                      Y      2     64
                                                      X      4    108
                                                      Y      4    192
                                                      Y      6    128
                                                      X     12     26
                                                      Y     12     26
                                                      Y     18     32

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1      0.0521
                                            2      0.0208
                                            4      0.0185
                                           12           0

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1      0.0303
                                            2           0
                                            4           0
                                            6           0
                                           12           0
                                           18           0

Segment usage by type (index):      name type utilization
                               --------- ---- -----------
                                  len1_x    0      0.0682
                                  len1_y    1      0.0682
                                    stub    2      0.0682
                                stub_dud    3      0.0682
                                  len2_x    4      0.0625
                                  len2_y    5      0.0625
                                  len4_x    6      0.0104
                                  len4_y    7      0.0104
                               len4_stub    8      0.0104
                                  len6_x    9           0
                                  len6_y   10           0
                               len6_stub   11           0
                                 len12_x   12           0
                                 len12_y   13           0
                                 len18_x   14           0
                                 len18_y   15           0
                                1len4D_y   16      0.0104
                                2len4D_y   17      0.0104
                                3len4D_y   18      0.0104
                                4len4D_y   19      0.0104
                                1len2D_x   20      0.0625
                                2len2D_x   21      0.0625
                                3len2D_x   22      0.0625
                                4len2D_x   23      0.0625
                                 len1D_y   24      0.0682
                                2len1D_y   25      0.0682
                                3len1D_y   26      0.0682
                                4len1D_y   27      0.0682
                                 len1D_x   28      0.0682
                                2len1D_x   29      0.0682
                                3len1D_x   30      0.0682
                                4len1D_x   31      0.0682

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.4e-10:  3.5e-10) 3 ( 42.9%) |*************************************************
[  3.5e-10:  3.5e-10) 2 ( 28.6%) |*********************************
[  3.5e-10:  3.5e-10) 0 (  0.0%) |
[  3.5e-10:  3.5e-10) 1 ( 14.3%) |****************
[  3.5e-10:  3.5e-10) 0 (  0.0%) |
[  3.5e-10:  3.6e-10) 0 (  0.0%) |
[  3.6e-10:  3.6e-10) 0 (  0.0%) |
[  3.6e-10:  3.6e-10) 0 (  0.0%) |
[  3.6e-10:  3.6e-10) 0 (  0.0%) |
[  3.6e-10:  3.7e-10) 1 ( 14.3%) |****************

Final critical path delay (least slack): 0.719759 ns, Fmax: 1389.35 MHz
Final setup Worst Negative Slack (sWNS): -0.719759 ns
Final setup Total Negative Slack (sTNS): -4.7955 ns

Final setup slack histogram:
[ -7.2e-10: -7.2e-10) 1 ( 14.3%) |**********
[ -7.2e-10: -7.1e-10) 0 (  0.0%) |
[ -7.1e-10: -7.1e-10) 0 (  0.0%) |
[ -7.1e-10:   -7e-10) 0 (  0.0%) |
[   -7e-10:   -7e-10) 0 (  0.0%) |
[   -7e-10: -6.9e-10) 1 ( 14.3%) |**********
[ -6.9e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -6.8e-10) 0 (  0.0%) |
[ -6.8e-10: -6.8e-10) 0 (  0.0%) |
[ -6.8e-10: -6.7e-10) 5 ( 71.4%) |*************************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.715e-06 sec
Full Max Req/Worst Slack updates 1 in 1.546e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.929e-06 sec
Flow timing analysis took 0.000936895 seconds (0.000751464 STA, 0.000185431 slack) (18 full updates: 11 setup, 0 hold, 7 combined).
VPR succeeded
The entire flow of VPR took 15.02 seconds (max_rss 56.6 MiB)
Incr Slack updates 6 in 2.1212e-05 sec
Full Max Req/Worst Slack updates 1 in 6.611e-06 sec
Incr Max Req/Worst Slack updates 5 in 4.13e-06 sec
Incr Criticality updates 4 in 5.453e-06 sec
Full Criticality updates 2 in 9.008e-06 sec
	Command being timed: "/home/chem3000/GitClones/vtr_ccl/vtr-verilog-to-routing/vpr/vpr simple-7series_correctedSB.xml or --circuit_file or.pre-vpr.blif --route_chan_width 100 --disp on --max_router_iterations 150"
	User time (seconds): 1.06
	System time (seconds): 0.10
	Percent of CPU this job got: 7%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:15.03
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 57980
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 6
	Minor (reclaiming a frame) page faults: 35675
	Voluntary context switches: 2706
	Involuntary context switches: 5
	Swaps: 0
	File system inputs: 256
	File system outputs: 384
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
