// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module core_low (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        image_in_address0,
        image_in_ce0,
        image_in_q0,
        image_out_address0,
        image_out_ce0,
        image_out_we0,
        image_out_d0,
        p_read,
        p_read1,
        p_read2,
        p_read3
);

parameter    ap_ST_fsm_state1 = 93'd1;
parameter    ap_ST_fsm_state2 = 93'd2;
parameter    ap_ST_fsm_state3 = 93'd4;
parameter    ap_ST_fsm_state4 = 93'd8;
parameter    ap_ST_fsm_state5 = 93'd16;
parameter    ap_ST_fsm_state6 = 93'd32;
parameter    ap_ST_fsm_state7 = 93'd64;
parameter    ap_ST_fsm_state8 = 93'd128;
parameter    ap_ST_fsm_state9 = 93'd256;
parameter    ap_ST_fsm_state10 = 93'd512;
parameter    ap_ST_fsm_state11 = 93'd1024;
parameter    ap_ST_fsm_state12 = 93'd2048;
parameter    ap_ST_fsm_state13 = 93'd4096;
parameter    ap_ST_fsm_state14 = 93'd8192;
parameter    ap_ST_fsm_state15 = 93'd16384;
parameter    ap_ST_fsm_state16 = 93'd32768;
parameter    ap_ST_fsm_state17 = 93'd65536;
parameter    ap_ST_fsm_state18 = 93'd131072;
parameter    ap_ST_fsm_state19 = 93'd262144;
parameter    ap_ST_fsm_state20 = 93'd524288;
parameter    ap_ST_fsm_state21 = 93'd1048576;
parameter    ap_ST_fsm_state22 = 93'd2097152;
parameter    ap_ST_fsm_state23 = 93'd4194304;
parameter    ap_ST_fsm_state24 = 93'd8388608;
parameter    ap_ST_fsm_state25 = 93'd16777216;
parameter    ap_ST_fsm_state26 = 93'd33554432;
parameter    ap_ST_fsm_state27 = 93'd67108864;
parameter    ap_ST_fsm_state28 = 93'd134217728;
parameter    ap_ST_fsm_state29 = 93'd268435456;
parameter    ap_ST_fsm_state30 = 93'd536870912;
parameter    ap_ST_fsm_state31 = 93'd1073741824;
parameter    ap_ST_fsm_state32 = 93'd2147483648;
parameter    ap_ST_fsm_state33 = 93'd4294967296;
parameter    ap_ST_fsm_state34 = 93'd8589934592;
parameter    ap_ST_fsm_state35 = 93'd17179869184;
parameter    ap_ST_fsm_state36 = 93'd34359738368;
parameter    ap_ST_fsm_state37 = 93'd68719476736;
parameter    ap_ST_fsm_state38 = 93'd137438953472;
parameter    ap_ST_fsm_state39 = 93'd274877906944;
parameter    ap_ST_fsm_state40 = 93'd549755813888;
parameter    ap_ST_fsm_state41 = 93'd1099511627776;
parameter    ap_ST_fsm_state42 = 93'd2199023255552;
parameter    ap_ST_fsm_state43 = 93'd4398046511104;
parameter    ap_ST_fsm_state44 = 93'd8796093022208;
parameter    ap_ST_fsm_state45 = 93'd17592186044416;
parameter    ap_ST_fsm_state46 = 93'd35184372088832;
parameter    ap_ST_fsm_state47 = 93'd70368744177664;
parameter    ap_ST_fsm_state48 = 93'd140737488355328;
parameter    ap_ST_fsm_state49 = 93'd281474976710656;
parameter    ap_ST_fsm_state50 = 93'd562949953421312;
parameter    ap_ST_fsm_state51 = 93'd1125899906842624;
parameter    ap_ST_fsm_state52 = 93'd2251799813685248;
parameter    ap_ST_fsm_state53 = 93'd4503599627370496;
parameter    ap_ST_fsm_state54 = 93'd9007199254740992;
parameter    ap_ST_fsm_state55 = 93'd18014398509481984;
parameter    ap_ST_fsm_state56 = 93'd36028797018963968;
parameter    ap_ST_fsm_state57 = 93'd72057594037927936;
parameter    ap_ST_fsm_state58 = 93'd144115188075855872;
parameter    ap_ST_fsm_state59 = 93'd288230376151711744;
parameter    ap_ST_fsm_state60 = 93'd576460752303423488;
parameter    ap_ST_fsm_state61 = 93'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 93'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 93'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 93'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 93'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 93'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 93'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 93'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 93'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 93'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 93'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 93'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 93'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 93'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 93'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 93'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 93'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 93'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 93'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 93'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 93'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 93'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 93'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 93'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 93'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 93'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 93'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 93'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 93'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 93'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 93'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 93'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 93'd4951760157141521099596496896;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [16:0] image_in_address0;
output   image_in_ce0;
input  [7:0] image_in_q0;
output  [14:0] image_out_address0;
output   image_out_ce0;
output   image_out_we0;
output  [7:0] image_out_d0;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg image_in_ce0;
reg image_out_ce0;
reg image_out_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [92:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] grp_fu_324_p2;
reg   [63:0] reg_356;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state47;
wire   [31:0] grp_fu_318_p1;
reg   [31:0] reg_361;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state49;
wire   [31:0] grp_fu_285_p2;
reg   [31:0] reg_366;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state84;
wire   [31:0] grp_fu_289_p2;
reg   [31:0] reg_374;
wire    ap_CS_fsm_state79;
wire   [31:0] grp_fu_268_p2;
reg   [31:0] reg_379;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state89;
reg    ap_block_state1;
wire   [31:0] grp_fu_302_p1;
reg   [31:0] tmp_i_reg_1385;
wire    ap_CS_fsm_state6;
wire   [31:0] grp_fu_306_p1;
reg   [31:0] tmp_i_45_reg_1391;
wire   [31:0] grp_fu_310_p1;
reg   [31:0] tmp_22_i_reg_1397;
wire   [31:0] grp_fu_314_p1;
reg   [31:0] tmp_23_i_reg_1403;
wire   [14:0] zext_ln367_fu_385_p1;
reg   [14:0] zext_ln367_reg_1409;
wire    ap_CS_fsm_state7;
wire   [8:0] theta_fu_400_p2;
reg   [8:0] theta_reg_1422;
wire   [63:0] grp_fu_348_p1;
reg   [63:0] tmp_24_i_reg_1427;
wire    ap_CS_fsm_state12;
wire   [63:0] grp_fu_331_p2;
reg   [63:0] tmp_25_i_reg_1432;
wire    ap_CS_fsm_state18;
reg   [31:0] x_assign_reg_1437;
wire    ap_CS_fsm_state20;
wire   [63:0] grp_fu_321_p1;
reg   [63:0] tmp_i_i_reg_1444;
wire    ap_CS_fsm_state22;
wire   [0:0] or_ln165_fu_435_p2;
reg   [0:0] or_ln165_reg_1452;
wire    ap_CS_fsm_state24;
wire   [0:0] grp_fu_351_p2;
reg   [0:0] and_ln165_reg_1458;
reg   [0:0] and_ln167_reg_1462;
wire    ap_CS_fsm_state25;
wire   [0:0] and_ln169_1_fu_447_p2;
reg   [0:0] and_ln169_1_reg_1466;
wire    ap_CS_fsm_state26;
wire   [7:0] grp_cordicCos_fix_fu_261_ap_return;
wire    ap_CS_fsm_state27;
wire    grp_cordicCos_fix_fu_261_ap_ready;
wire    grp_cordicCos_fix_fu_261_ap_done;
reg   [31:0] tmp_59_i_i_reg_1475;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state35;
reg    ap_predicate_op181_call_state35;
reg    ap_block_state35_on_subcall_done;
wire   [7:0] sub_ln703_fu_453_p2;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state51;
reg   [0:0] p_Result_75_reg_1495;
wire    ap_CS_fsm_state52;
wire    grp_cordic360_Sin_fixed_fu_254_ap_ready;
wire    grp_cordic360_Sin_fixed_fu_254_ap_done;
wire   [7:0] grp_cordic360_Sin_fixed_fu_254_ap_return;
reg   [7:0] tmp_V_38_reg_1501;
reg   [0:0] p_Result_78_reg_1508;
wire   [0:0] icmp_ln935_fu_475_p2;
reg   [0:0] icmp_ln935_reg_1514;
wire    ap_CS_fsm_state53;
wire   [7:0] tmp_V_37_fu_487_p3;
reg   [7:0] tmp_V_37_reg_1519;
reg   [31:0] l_fu_512_p3;
reg   [31:0] l_reg_1526;
wire   [7:0] trunc_ln943_fu_520_p1;
reg   [7:0] trunc_ln943_reg_1531;
wire   [0:0] icmp_ln935_2_fu_524_p2;
reg   [0:0] icmp_ln935_2_reg_1536;
wire   [7:0] tmp_V_39_fu_534_p3;
reg   [7:0] tmp_V_39_reg_1541;
reg   [31:0] l_3_fu_558_p3;
reg   [31:0] l_3_reg_1548;
wire   [7:0] trunc_ln943_2_fu_566_p1;
reg   [7:0] trunc_ln943_2_reg_1553;
wire   [31:0] sub_ln944_fu_570_p2;
reg   [31:0] sub_ln944_reg_1558;
wire    ap_CS_fsm_state54;
wire   [31:0] or_ln_i_fu_677_p3;
reg   [31:0] or_ln_i_reg_1564;
wire   [0:0] icmp_ln958_fu_685_p2;
reg   [0:0] icmp_ln958_reg_1569;
wire   [31:0] sub_ln944_2_fu_691_p2;
reg   [31:0] sub_ln944_2_reg_1574;
wire   [31:0] or_ln949_2_i_fu_798_p3;
reg   [31:0] or_ln949_2_i_reg_1580;
wire   [0:0] icmp_ln958_2_fu_806_p2;
reg   [0:0] icmp_ln958_2_reg_1585;
reg   [30:0] m_s_reg_1590;
wire    ap_CS_fsm_state55;
reg   [0:0] tmp_37_reg_1595;
reg   [30:0] m_5_reg_1600;
reg   [0:0] tmp_41_reg_1605;
wire   [31:0] tempCos_fu_966_p3;
reg   [31:0] tempCos_reg_1610;
wire    ap_CS_fsm_state56;
wire   [31:0] tempSin_fu_1017_p3;
reg   [31:0] tempSin_reg_1616;
wire   [31:0] grp_fu_293_p2;
reg   [31:0] tmp_29_i_reg_1622;
wire   [31:0] grp_fu_297_p2;
reg   [31:0] tmp_30_i_reg_1627;
reg   [31:0] temp1_reg_1632;
wire    ap_CS_fsm_state65;
wire   [31:0] grp_fu_272_p2;
reg   [31:0] temp2_reg_1637;
wire   [31:0] grp_fu_276_p2;
reg   [31:0] temp3_reg_1642;
wire   [31:0] grp_fu_280_p2;
reg   [31:0] temp4_reg_1647;
wire   [31:0] zext_ln380_fu_1024_p1;
wire    ap_CS_fsm_state66;
wire   [6:0] r_fu_1035_p2;
reg   [6:0] r_reg_1660;
wire   [14:0] add_ln386_3_fu_1041_p2;
reg   [14:0] add_ln386_3_reg_1665;
wire   [0:0] icmp_ln380_fu_1029_p2;
wire   [14:0] add_ln386_2_fu_1047_p2;
reg   [14:0] add_ln386_2_reg_1670;
reg   [31:0] tmp_31_i_reg_1675;
wire    ap_CS_fsm_state71;
reg   [31:0] tmp_34_i_reg_1680;
reg   [31:0] tmp_36_i_reg_1685;
reg   [31:0] x_assign_7_reg_1690;
reg   [0:0] p_Result_81_reg_1695;
wire    ap_CS_fsm_state90;
wire   [31:0] p_Val2_84_fu_1174_p3;
reg   [31:0] p_Val2_84_reg_1700;
reg   [0:0] p_Result_82_reg_1706;
wire   [31:0] p_Val2_86_fu_1303_p3;
reg   [31:0] p_Val2_86_reg_1711;
wire   [31:0] add_ln386_1_fu_1351_p2;
reg   [31:0] add_ln386_1_reg_1717;
wire    ap_CS_fsm_state91;
wire    ap_CS_fsm_state92;
wire    grp_cordic360_Sin_fixed_fu_254_ap_start;
wire    grp_cordic360_Sin_fixed_fu_254_ap_idle;
wire    grp_cordicCos_fix_fu_261_ap_start;
wire    grp_cordicCos_fix_fu_261_ap_idle;
reg   [31:0] grp_cordicCos_fix_fu_261_x;
reg   [8:0] theta_0_i_reg_207;
reg   [7:0] tmp_V_36_reg_218;
reg   [6:0] r_0_i_reg_232;
wire    ap_CS_fsm_state93;
reg   [14:0] phi_mul_reg_243;
reg    grp_cordic360_Sin_fixed_fu_254_ap_start_reg;
reg    grp_cordicCos_fix_fu_261_ap_start_reg;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state50;
wire  signed [63:0] sext_ln386_fu_1357_p1;
wire   [63:0] zext_ln386_fu_1361_p1;
reg   [31:0] grp_fu_268_p0;
reg   [31:0] grp_fu_268_p1;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state85;
reg   [31:0] grp_fu_272_p0;
reg   [31:0] grp_fu_285_p0;
reg   [31:0] grp_fu_285_p1;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state81;
reg   [31:0] grp_fu_289_p0;
reg   [31:0] grp_fu_289_p1;
reg   [31:0] grp_fu_302_p0;
reg   [63:0] grp_fu_318_p0;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state21;
reg   [63:0] grp_fu_324_p1;
wire    ap_CS_fsm_state13;
reg   [63:0] grp_fu_336_p1;
wire    ap_CS_fsm_state23;
wire   [31:0] grp_fu_348_p0;
reg   [0:0] grp_fu_351_p0;
wire   [0:0] grp_fu_336_p2;
wire   [63:0] bitcast_ln165_fu_406_p1;
wire   [10:0] tmp_s_fu_409_p4;
wire   [51:0] trunc_ln165_fu_419_p1;
wire   [0:0] icmp_ln165_1_fu_429_p2;
wire   [0:0] icmp_ln165_fu_423_p2;
wire   [0:0] and_ln169_fu_442_p2;
wire   [0:0] grp_fu_343_p2;
wire   [7:0] tmp_V_fu_481_p2;
reg   [7:0] p_Result_s_fu_494_p4;
wire   [31:0] p_Result_76_fu_504_p3;
wire   [7:0] tmp_V_28_fu_529_p2;
reg   [7:0] p_Result_60_fu_540_p4;
wire   [31:0] p_Result_79_fu_550_p3;
wire   [31:0] lsb_index_fu_579_p2;
wire   [30:0] tmp_fu_585_p4;
wire   [3:0] trunc_ln947_fu_601_p1;
wire   [3:0] sub_ln947_fu_605_p2;
wire   [7:0] zext_ln947_fu_611_p1;
wire   [7:0] lshr_ln947_fu_615_p2;
wire   [7:0] p_Result_56_fu_621_p2;
wire   [0:0] icmp_ln947_fu_595_p2;
wire   [0:0] icmp_ln947_4_fu_626_p2;
wire   [0:0] tmp_36_fu_638_p3;
wire   [7:0] trunc_ln944_fu_575_p1;
wire   [7:0] add_ln949_fu_652_p2;
wire   [0:0] p_Result_57_fu_658_p3;
wire   [0:0] xor_ln949_fu_646_p2;
wire   [0:0] and_ln949_fu_665_p2;
wire   [0:0] a_fu_632_p2;
wire   [0:0] or_ln949_fu_671_p2;
wire   [31:0] lsb_index_3_fu_700_p2;
wire   [30:0] tmp_39_fu_706_p4;
wire   [3:0] trunc_ln947_2_fu_722_p1;
wire   [3:0] sub_ln947_2_fu_726_p2;
wire   [7:0] zext_ln947_2_fu_732_p1;
wire   [7:0] lshr_ln947_2_fu_736_p2;
wire   [7:0] p_Result_62_fu_742_p2;
wire   [0:0] icmp_ln947_5_fu_716_p2;
wire   [0:0] icmp_ln947_6_fu_747_p2;
wire   [0:0] tmp_40_fu_759_p3;
wire   [7:0] trunc_ln944_2_fu_696_p1;
wire   [7:0] add_ln949_2_fu_773_p2;
wire   [0:0] p_Result_63_fu_779_p3;
wire   [0:0] xor_ln949_2_fu_767_p2;
wire   [0:0] and_ln949_2_fu_786_p2;
wire   [0:0] a_3_fu_753_p2;
wire   [0:0] or_ln949_2_fu_792_p2;
wire   [31:0] m_fu_812_p1;
wire   [31:0] add_ln958_fu_815_p2;
wire   [31:0] sub_ln958_fu_826_p2;
wire   [31:0] lshr_ln958_fu_820_p2;
wire   [31:0] shl_ln958_fu_831_p2;
wire   [31:0] m_31_fu_837_p3;
wire   [31:0] m_34_fu_844_p2;
wire   [31:0] m_37_fu_867_p1;
wire   [31:0] add_ln958_2_fu_870_p2;
wire   [31:0] sub_ln958_2_fu_881_p2;
wire   [31:0] lshr_ln958_2_fu_875_p2;
wire   [31:0] shl_ln958_2_fu_886_p2;
wire   [31:0] m_38_fu_892_p3;
wire   [31:0] m_39_fu_899_p2;
wire   [7:0] sub_ln964_fu_932_p2;
wire   [7:0] select_ln964_fu_925_p3;
wire   [7:0] add_ln964_fu_937_p2;
wire   [31:0] m_42_fu_922_p1;
wire   [8:0] tmp_41_i_fu_943_p3;
wire   [31:0] p_Result_77_fu_950_p5;
wire   [31:0] bitcast_ln739_fu_962_p1;
wire   [7:0] sub_ln964_2_fu_983_p2;
wire   [7:0] select_ln964_2_fu_976_p3;
wire   [7:0] add_ln964_2_fu_988_p2;
wire   [31:0] m_43_fu_973_p1;
wire   [8:0] tmp_43_i_fu_994_p3;
wire   [31:0] p_Result_80_fu_1001_p5;
wire   [31:0] bitcast_ln739_2_fu_1013_p1;
wire   [31:0] p_Val2_74_fu_1052_p1;
wire   [22:0] tmp_V_41_fu_1074_p1;
wire   [24:0] mantissa_V_fu_1078_p4;
wire   [7:0] tmp_V_40_fu_1064_p4;
wire   [8:0] zext_ln339_fu_1092_p1;
wire   [8:0] add_ln339_fu_1096_p2;
wire   [7:0] sub_ln1311_fu_1110_p2;
wire   [0:0] isNeg_fu_1102_p3;
wire  signed [8:0] sext_ln1311_fu_1116_p1;
wire  signed [8:0] ush_fu_1120_p3;
wire  signed [31:0] sext_ln1311_5_fu_1128_p1;
wire  signed [24:0] sext_ln1311_8_fu_1132_p1;
wire   [78:0] zext_ln682_fu_1088_p1;
wire   [78:0] zext_ln1287_fu_1136_p1;
wire   [24:0] r_V_fu_1140_p2;
wire   [0:0] tmp_44_fu_1152_p3;
wire   [78:0] r_V_14_fu_1146_p2;
wire   [31:0] zext_ln662_fu_1160_p1;
wire   [31:0] tmp_5_fu_1164_p4;
wire   [31:0] p_Val2_79_fu_1182_p1;
wire   [22:0] tmp_V_43_fu_1203_p1;
wire   [24:0] mantissa_V_2_fu_1207_p4;
wire   [7:0] tmp_V_42_fu_1193_p4;
wire   [8:0] zext_ln339_2_fu_1221_p1;
wire   [8:0] add_ln339_2_fu_1225_p2;
wire   [7:0] sub_ln1311_2_fu_1239_p2;
wire   [0:0] isNeg_2_fu_1231_p3;
wire  signed [8:0] sext_ln1311_6_fu_1245_p1;
wire  signed [8:0] ush_2_fu_1249_p3;
wire  signed [31:0] sext_ln1311_7_fu_1257_p1;
wire  signed [24:0] sext_ln1311_9_fu_1261_p1;
wire   [78:0] zext_ln682_2_fu_1217_p1;
wire   [78:0] zext_ln1287_2_fu_1265_p1;
wire   [24:0] r_V_15_fu_1269_p2;
wire   [0:0] tmp_47_fu_1281_p3;
wire   [78:0] r_V_16_fu_1275_p2;
wire   [31:0] zext_ln662_2_fu_1289_p1;
wire   [31:0] tmp_6_fu_1293_p4;
wire   [31:0] result_V_5_fu_1311_p2;
wire   [31:0] result_V_7_fu_1322_p2;
wire   [31:0] p_Val2_87_fu_1327_p3;
wire   [31:0] shl_ln386_1_fu_1339_p2;
wire   [31:0] p_Val2_85_fu_1316_p3;
wire   [31:0] add_ln386_fu_1345_p2;
wire   [31:0] shl_ln386_fu_1333_p2;
reg   [1:0] grp_fu_268_opcode;
reg    grp_fu_302_ce;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state70;
reg    grp_fu_306_ce;
reg    grp_fu_310_ce;
reg    grp_fu_314_ce;
reg   [4:0] grp_fu_336_opcode;
wire   [0:0] icmp_ln367_fu_394_p2;
reg   [92:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 93'd1;
#0 grp_cordic360_Sin_fixed_fu_254_ap_start_reg = 1'b0;
#0 grp_cordicCos_fix_fu_261_ap_start_reg = 1'b0;
end

cordic360_Sin_fixed grp_cordic360_Sin_fixed_fu_254(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cordic360_Sin_fixed_fu_254_ap_start),
    .ap_done(grp_cordic360_Sin_fixed_fu_254_ap_done),
    .ap_idle(grp_cordic360_Sin_fixed_fu_254_ap_idle),
    .ap_ready(grp_cordic360_Sin_fixed_fu_254_ap_ready),
    .x(x_assign_reg_1437),
    .ap_return(grp_cordic360_Sin_fixed_fu_254_ap_return)
);

cordicCos_fix grp_cordicCos_fix_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cordicCos_fix_fu_261_ap_start),
    .ap_done(grp_cordicCos_fix_fu_261_ap_done),
    .ap_idle(grp_cordicCos_fix_fu_261_ap_idle),
    .ap_ready(grp_cordicCos_fix_fu_261_ap_ready),
    .x(grp_cordicCos_fix_fu_261_x),
    .ap_return(grp_cordicCos_fix_fu_261_ap_return)
);

top_level2_faddfsqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level2_faddfsqcK_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_268_p0),
    .din1(grp_fu_268_p1),
    .opcode(grp_fu_268_opcode),
    .ce(1'b1),
    .dout(grp_fu_268_p2)
);

top_level2_fadd_3g8j #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level2_fadd_3g8j_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_272_p0),
    .din1(reg_374),
    .ce(1'b1),
    .dout(grp_fu_272_p2)
);

top_level2_fadd_3g8j #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level2_fadd_3g8j_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_23_i_reg_1403),
    .din1(tmp_29_i_reg_1622),
    .ce(1'b1),
    .dout(grp_fu_276_p2)
);

top_level2_fadd_3g8j #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level2_fadd_3g8j_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_23_i_reg_1403),
    .din1(tmp_30_i_reg_1627),
    .ce(1'b1),
    .dout(grp_fu_280_p2)
);

top_level2_fmul_3hbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level2_fmul_3hbi_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_285_p0),
    .din1(grp_fu_285_p1),
    .ce(1'b1),
    .dout(grp_fu_285_p2)
);

top_level2_fmul_3hbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level2_fmul_3hbi_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_289_p0),
    .din1(grp_fu_289_p1),
    .ce(1'b1),
    .dout(grp_fu_289_p2)
);

top_level2_fmul_3hbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level2_fmul_3hbi_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_45_reg_1391),
    .din1(tempSin_reg_1616),
    .ce(1'b1),
    .dout(grp_fu_293_p2)
);

top_level2_fmul_3hbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level2_fmul_3hbi_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_22_i_reg_1397),
    .din1(tempSin_reg_1616),
    .ce(1'b1),
    .dout(grp_fu_297_p2)
);

top_level2_sitofpibs #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level2_sitofpibs_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_302_p0),
    .ce(grp_fu_302_ce),
    .dout(grp_fu_302_p1)
);

top_level2_sitofpibs #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level2_sitofpibs_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read2),
    .ce(grp_fu_306_ce),
    .dout(grp_fu_306_p1)
);

top_level2_sitofpibs #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level2_sitofpibs_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read3),
    .ce(grp_fu_310_ce),
    .dout(grp_fu_310_p1)
);

top_level2_sitofpibs #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_level2_sitofpibs_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read1),
    .ce(grp_fu_314_ce),
    .dout(grp_fu_314_p1)
);

top_level2_fptrunncg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
top_level2_fptrunncg_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_318_p0),
    .ce(1'b1),
    .dout(grp_fu_318_p1)
);

top_level2_fpext_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
top_level2_fpext_lbW_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_assign_reg_1437),
    .ce(1'b1),
    .dout(grp_fu_321_p1)
);

top_level2_dadd_6ocq #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
top_level2_dadd_6ocq_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i_reg_1444),
    .din1(grp_fu_324_p1),
    .ce(1'b1),
    .dout(grp_fu_324_p2)
);

top_level2_dmul_6rcU #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
top_level2_dmul_6rcU_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_24_i_reg_1427),
    .din1(64'd4580687790476549393),
    .ce(1'b1),
    .dout(grp_fu_331_p2)
);

top_level2_dcmp_6pcA #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
top_level2_dcmp_6pcA_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i_reg_1444),
    .din1(grp_fu_336_p1),
    .ce(1'b1),
    .opcode(grp_fu_336_opcode),
    .dout(grp_fu_336_p2)
);

top_level2_dcmp_6pcA #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
top_level2_dcmp_6pcA_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i_reg_1444),
    .din1(64'd13833125093780374864),
    .ce(1'b1),
    .opcode(5'd5),
    .dout(grp_fu_343_p2)
);

top_level2_sitodpsc4 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
top_level2_sitodpsc4_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_348_p0),
    .ce(1'b1),
    .dout(grp_fu_348_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln367_fu_394_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cordic360_Sin_fixed_fu_254_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state35_on_subcall_done) & (1'b1 == ap_CS_fsm_state35))) begin
            grp_cordic360_Sin_fixed_fu_254_ap_start_reg <= 1'b1;
        end else if ((grp_cordic360_Sin_fixed_fu_254_ap_ready == 1'b1)) begin
            grp_cordic360_Sin_fixed_fu_254_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cordicCos_fix_fu_261_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | ((1'd0 == and_ln169_1_fu_447_p2) & (1'b1 == ap_CS_fsm_state26)))) begin
            grp_cordicCos_fix_fu_261_ap_start_reg <= 1'b1;
        end else if ((grp_cordicCos_fix_fu_261_ap_ready == 1'b1)) begin
            grp_cordicCos_fix_fu_261_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        phi_mul_reg_243 <= add_ln386_3_reg_1665;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        phi_mul_reg_243 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        r_0_i_reg_232 <= r_reg_1660;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        r_0_i_reg_232 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln380_fu_1029_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        theta_0_i_reg_207 <= theta_reg_1422;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        theta_0_i_reg_207 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state35_on_subcall_done) & (1'd1 == and_ln169_1_reg_1466) & (1'd0 == and_ln167_reg_1462) & (1'd0 == and_ln165_reg_1458) & (1'b1 == ap_CS_fsm_state35)) | ((grp_cordicCos_fix_fu_261_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51)) | ((grp_cordicCos_fix_fu_261_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27)))) begin
        tmp_V_36_reg_218 <= grp_cordicCos_fix_fu_261_ap_return;
    end else if (((grp_cordicCos_fix_fu_261_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
        tmp_V_36_reg_218 <= sub_ln703_fu_453_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        add_ln386_1_reg_1717 <= add_ln386_1_fu_1351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln380_fu_1029_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state66))) begin
        add_ln386_2_reg_1670 <= add_ln386_2_fu_1047_p2;
        add_ln386_3_reg_1665 <= add_ln386_3_fu_1041_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        and_ln165_reg_1458 <= grp_fu_351_p2;
        or_ln165_reg_1452 <= or_ln165_fu_435_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        and_ln167_reg_1462 <= grp_fu_351_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        and_ln169_1_reg_1466 <= and_ln169_1_fu_447_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        icmp_ln935_2_reg_1536 <= icmp_ln935_2_fu_524_p2;
        icmp_ln935_reg_1514 <= icmp_ln935_fu_475_p2;
        l_3_reg_1548 <= l_3_fu_558_p3;
        l_reg_1526 <= l_fu_512_p3;
        tmp_V_37_reg_1519 <= tmp_V_37_fu_487_p3;
        tmp_V_39_reg_1541 <= tmp_V_39_fu_534_p3;
        trunc_ln943_2_reg_1553 <= trunc_ln943_2_fu_566_p1;
        trunc_ln943_reg_1531 <= trunc_ln943_fu_520_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_2_reg_1536 == 1'd0) & (1'b1 == ap_CS_fsm_state54))) begin
        icmp_ln958_2_reg_1585 <= icmp_ln958_2_fu_806_p2;
        or_ln949_2_i_reg_1580[0] <= or_ln949_2_i_fu_798_p3[0];
        sub_ln944_2_reg_1574 <= sub_ln944_2_fu_691_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_reg_1514 == 1'd0) & (1'b1 == ap_CS_fsm_state54))) begin
        icmp_ln958_reg_1569 <= icmp_ln958_fu_685_p2;
        or_ln_i_reg_1564[0] <= or_ln_i_fu_677_p3[0];
        sub_ln944_reg_1558 <= sub_ln944_fu_570_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_2_reg_1536 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        m_5_reg_1600 <= {{m_39_fu_899_p2[31:1]}};
        tmp_41_reg_1605 <= m_39_fu_899_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_reg_1514 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        m_s_reg_1590 <= {{m_34_fu_844_p2[31:1]}};
        tmp_37_reg_1595 <= m_34_fu_844_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cordic360_Sin_fixed_fu_254_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
        p_Result_75_reg_1495 <= tmp_V_36_reg_218[32'd7];
        p_Result_78_reg_1508 <= grp_cordic360_Sin_fixed_fu_254_ap_return[32'd7];
        tmp_V_38_reg_1501 <= grp_cordic360_Sin_fixed_fu_254_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        p_Result_81_reg_1695 <= p_Val2_74_fu_1052_p1[32'd31];
        p_Result_82_reg_1706 <= p_Val2_79_fu_1182_p1[32'd31];
        p_Val2_84_reg_1700 <= p_Val2_84_fu_1174_p3;
        p_Val2_86_reg_1711 <= p_Val2_86_fu_1303_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        r_reg_1660 <= r_fu_1035_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31))) begin
        reg_356 <= grp_fu_324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state41))) begin
        reg_361 <= grp_fu_318_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state60))) begin
        reg_366 <= grp_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state60))) begin
        reg_374 <= grp_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state80))) begin
        reg_379 <= grp_fu_268_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        temp1_reg_1632 <= grp_fu_268_p2;
        temp2_reg_1637 <= grp_fu_272_p2;
        temp3_reg_1642 <= grp_fu_276_p2;
        temp4_reg_1647 <= grp_fu_280_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        tempCos_reg_1610 <= tempCos_fu_966_p3;
        tempSin_reg_1616 <= tempSin_fu_1017_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        theta_reg_1422 <= theta_fu_400_p2;
        zext_ln367_reg_1409[8 : 0] <= zext_ln367_fu_385_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_22_i_reg_1397 <= grp_fu_310_p1;
        tmp_23_i_reg_1403 <= grp_fu_314_p1;
        tmp_i_45_reg_1391 <= grp_fu_306_p1;
        tmp_i_reg_1385 <= grp_fu_302_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_24_i_reg_1427 <= grp_fu_348_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tmp_25_i_reg_1432 <= grp_fu_331_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        tmp_29_i_reg_1622 <= grp_fu_293_p2;
        tmp_30_i_reg_1627 <= grp_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        tmp_31_i_reg_1675 <= grp_fu_302_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        tmp_34_i_reg_1680 <= grp_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        tmp_36_i_reg_1685 <= grp_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        tmp_59_i_i_reg_1475 <= grp_fu_318_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_i_i_reg_1444 <= grp_fu_321_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        x_assign_7_reg_1690 <= grp_fu_272_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        x_assign_reg_1437 <= grp_fu_318_p1;
    end
end

always @ (*) begin
    if (((icmp_ln367_fu_394_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln367_fu_394_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state43))) begin
        grp_cordicCos_fix_fu_261_x = reg_361;
    end else if (((1'b1 == ap_CS_fsm_state35) & (ap_predicate_op181_call_state35 == 1'b1))) begin
        grp_cordicCos_fix_fu_261_x = tmp_59_i_i_reg_1475;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_cordicCos_fix_fu_261_x = x_assign_reg_1437;
    end else begin
        grp_cordicCos_fix_fu_261_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_268_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_fu_268_opcode = 2'd0;
    end else begin
        grp_fu_268_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_fu_268_p0 = reg_366;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_268_p0 = 32'd1065353216;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_268_p0 = tmp_i_reg_1385;
    end else begin
        grp_fu_268_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_fu_268_p1 = tmp_34_i_reg_1680;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_fu_268_p1 = reg_366;
    end else begin
        grp_fu_268_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_fu_272_p0 = tmp_36_i_reg_1685;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_272_p0 = tmp_i_reg_1385;
    end else begin
        grp_fu_272_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        grp_fu_285_p0 = reg_379;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_285_p0 = reg_366;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        grp_fu_285_p0 = tmp_31_i_reg_1675;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_285_p0 = tmp_i_45_reg_1391;
    end else begin
        grp_fu_285_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        grp_fu_285_p1 = temp1_reg_1632;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_285_p1 = temp2_reg_1637;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        grp_fu_285_p1 = 32'd1015021568;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_285_p1 = tempCos_reg_1610;
    end else begin
        grp_fu_285_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        grp_fu_289_p0 = reg_379;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_289_p0 = reg_366;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_289_p0 = tmp_22_i_reg_1397;
    end else begin
        grp_fu_289_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        grp_fu_289_p1 = temp3_reg_1642;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_289_p1 = temp4_reg_1647;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_289_p1 = tempCos_reg_1610;
    end else begin
        grp_fu_289_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_302_ce = 1'b1;
    end else begin
        grp_fu_302_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        grp_fu_302_p0 = zext_ln380_fu_1024_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_302_p0 = p_read;
    end else begin
        grp_fu_302_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_306_ce = 1'b1;
    end else begin
        grp_fu_306_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_310_ce = 1'b1;
    end else begin
        grp_fu_310_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_314_ce = 1'b1;
    end else begin
        grp_fu_314_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32))) begin
        grp_fu_318_p0 = reg_356;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_318_p0 = tmp_25_i_reg_1432;
    end else begin
        grp_fu_318_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_324_p1 = 64'd4614256656552045841;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_324_p1 = 64'd13837628693406821649;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_324_p1 = 64'd13842132293034192152;
    end else begin
        grp_fu_324_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_fu_351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25)) | ((grp_fu_351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24)))) begin
        grp_fu_336_opcode = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_336_opcode = 5'd3;
    end else begin
        grp_fu_336_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_336_p1 = 64'd13837628693406821649;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_336_p1 = 64'd4609753056925599056;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_336_p1 = 64'd4616991696741409234;
    end else begin
        grp_fu_336_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_351_p0 = or_ln165_reg_1452;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_351_p0 = or_ln165_fu_435_p2;
    end else begin
        grp_fu_351_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        image_in_ce0 = 1'b1;
    end else begin
        image_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        image_out_ce0 = 1'b1;
    end else begin
        image_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        image_out_we0 = 1'b1;
    end else begin
        image_out_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln367_fu_394_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_fu_351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((grp_fu_351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((1'd1 == and_ln169_1_fu_447_p2) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((grp_cordicCos_fix_fu_261_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((1'b0 == ap_block_state35_on_subcall_done) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((grp_cordicCos_fix_fu_261_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((grp_cordicCos_fix_fu_261_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((grp_cordic360_Sin_fixed_fu_254_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if (((icmp_ln380_fu_1029_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_3_fu_753_p2 = (icmp_ln947_6_fu_747_p2 & icmp_ln947_5_fu_716_p2);

assign a_fu_632_p2 = (icmp_ln947_fu_595_p2 & icmp_ln947_4_fu_626_p2);

assign add_ln339_2_fu_1225_p2 = ($signed(9'd385) + $signed(zext_ln339_2_fu_1221_p1));

assign add_ln339_fu_1096_p2 = ($signed(9'd385) + $signed(zext_ln339_fu_1092_p1));

assign add_ln386_1_fu_1351_p2 = (add_ln386_fu_1345_p2 + shl_ln386_fu_1333_p2);

assign add_ln386_2_fu_1047_p2 = (phi_mul_reg_243 + zext_ln367_reg_1409);

assign add_ln386_3_fu_1041_p2 = (15'd360 + phi_mul_reg_243);

assign add_ln386_fu_1345_p2 = (shl_ln386_1_fu_1339_p2 + p_Val2_85_fu_1316_p3);

assign add_ln949_2_fu_773_p2 = ($signed(8'd232) + $signed(trunc_ln944_2_fu_696_p1));

assign add_ln949_fu_652_p2 = ($signed(8'd232) + $signed(trunc_ln944_fu_575_p1));

assign add_ln958_2_fu_870_p2 = ($signed(32'd4294967271) + $signed(sub_ln944_2_reg_1574));

assign add_ln958_fu_815_p2 = ($signed(32'd4294967271) + $signed(sub_ln944_reg_1558));

assign add_ln964_2_fu_988_p2 = (sub_ln964_2_fu_983_p2 + select_ln964_2_fu_976_p3);

assign add_ln964_fu_937_p2 = (sub_ln964_fu_932_p2 + select_ln964_fu_925_p3);

assign and_ln169_1_fu_447_p2 = (grp_fu_343_p2 & and_ln169_fu_442_p2);

assign and_ln169_fu_442_p2 = (or_ln165_reg_1452 & grp_fu_336_p2);

assign and_ln949_2_fu_786_p2 = (xor_ln949_2_fu_767_p2 & p_Result_63_fu_779_p3);

assign and_ln949_fu_665_p2 = (xor_ln949_fu_646_p2 & p_Result_57_fu_658_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state35_on_subcall_done = ((grp_cordicCos_fix_fu_261_ap_done == 1'b0) & (ap_predicate_op181_call_state35 == 1'b1));
end

always @ (*) begin
    ap_predicate_op181_call_state35 = ((1'd1 == and_ln169_1_reg_1466) & (1'd0 == and_ln167_reg_1462) & (1'd0 == and_ln165_reg_1458));
end

assign bitcast_ln165_fu_406_p1 = tmp_i_i_reg_1444;

assign bitcast_ln739_2_fu_1013_p1 = p_Result_80_fu_1001_p5;

assign bitcast_ln739_fu_962_p1 = p_Result_77_fu_950_p5;

assign grp_cordic360_Sin_fixed_fu_254_ap_start = grp_cordic360_Sin_fixed_fu_254_ap_start_reg;

assign grp_cordicCos_fix_fu_261_ap_start = grp_cordicCos_fix_fu_261_ap_start_reg;

assign grp_fu_348_p0 = theta_0_i_reg_207;

assign grp_fu_351_p2 = (grp_fu_351_p0 & grp_fu_336_p2);

assign icmp_ln165_1_fu_429_p2 = ((trunc_ln165_fu_419_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_423_p2 = ((tmp_s_fu_409_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln367_fu_394_p2 = ((theta_0_i_reg_207 == 9'd360) ? 1'b1 : 1'b0);

assign icmp_ln380_fu_1029_p2 = ((r_0_i_reg_232 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln935_2_fu_524_p2 = ((tmp_V_38_reg_1501 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_475_p2 = ((tmp_V_36_reg_218 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_4_fu_626_p2 = ((p_Result_56_fu_621_p2 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_5_fu_716_p2 = (($signed(tmp_39_fu_706_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln947_6_fu_747_p2 = ((p_Result_62_fu_742_p2 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_fu_595_p2 = (($signed(tmp_fu_585_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_2_fu_806_p2 = (($signed(lsb_index_3_fu_700_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_685_p2 = (($signed(lsb_index_fu_579_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign image_in_address0 = sext_ln386_fu_1357_p1;

assign image_out_address0 = zext_ln386_fu_1361_p1;

assign image_out_d0 = image_in_q0;

assign isNeg_2_fu_1231_p3 = add_ln339_2_fu_1225_p2[32'd8];

assign isNeg_fu_1102_p3 = add_ln339_fu_1096_p2[32'd8];


always @ (p_Result_79_fu_550_p3) begin
    if (p_Result_79_fu_550_p3[0] == 1'b1) begin
        l_3_fu_558_p3 = 32'd0;
    end else if (p_Result_79_fu_550_p3[1] == 1'b1) begin
        l_3_fu_558_p3 = 32'd1;
    end else if (p_Result_79_fu_550_p3[2] == 1'b1) begin
        l_3_fu_558_p3 = 32'd2;
    end else if (p_Result_79_fu_550_p3[3] == 1'b1) begin
        l_3_fu_558_p3 = 32'd3;
    end else if (p_Result_79_fu_550_p3[4] == 1'b1) begin
        l_3_fu_558_p3 = 32'd4;
    end else if (p_Result_79_fu_550_p3[5] == 1'b1) begin
        l_3_fu_558_p3 = 32'd5;
    end else if (p_Result_79_fu_550_p3[6] == 1'b1) begin
        l_3_fu_558_p3 = 32'd6;
    end else if (p_Result_79_fu_550_p3[7] == 1'b1) begin
        l_3_fu_558_p3 = 32'd7;
    end else if (p_Result_79_fu_550_p3[8] == 1'b1) begin
        l_3_fu_558_p3 = 32'd8;
    end else if (p_Result_79_fu_550_p3[9] == 1'b1) begin
        l_3_fu_558_p3 = 32'd9;
    end else if (p_Result_79_fu_550_p3[10] == 1'b1) begin
        l_3_fu_558_p3 = 32'd10;
    end else if (p_Result_79_fu_550_p3[11] == 1'b1) begin
        l_3_fu_558_p3 = 32'd11;
    end else if (p_Result_79_fu_550_p3[12] == 1'b1) begin
        l_3_fu_558_p3 = 32'd12;
    end else if (p_Result_79_fu_550_p3[13] == 1'b1) begin
        l_3_fu_558_p3 = 32'd13;
    end else if (p_Result_79_fu_550_p3[14] == 1'b1) begin
        l_3_fu_558_p3 = 32'd14;
    end else if (p_Result_79_fu_550_p3[15] == 1'b1) begin
        l_3_fu_558_p3 = 32'd15;
    end else if (p_Result_79_fu_550_p3[16] == 1'b1) begin
        l_3_fu_558_p3 = 32'd16;
    end else if (p_Result_79_fu_550_p3[17] == 1'b1) begin
        l_3_fu_558_p3 = 32'd17;
    end else if (p_Result_79_fu_550_p3[18] == 1'b1) begin
        l_3_fu_558_p3 = 32'd18;
    end else if (p_Result_79_fu_550_p3[19] == 1'b1) begin
        l_3_fu_558_p3 = 32'd19;
    end else if (p_Result_79_fu_550_p3[20] == 1'b1) begin
        l_3_fu_558_p3 = 32'd20;
    end else if (p_Result_79_fu_550_p3[21] == 1'b1) begin
        l_3_fu_558_p3 = 32'd21;
    end else if (p_Result_79_fu_550_p3[22] == 1'b1) begin
        l_3_fu_558_p3 = 32'd22;
    end else if (p_Result_79_fu_550_p3[23] == 1'b1) begin
        l_3_fu_558_p3 = 32'd23;
    end else if (p_Result_79_fu_550_p3[24] == 1'b1) begin
        l_3_fu_558_p3 = 32'd24;
    end else if (p_Result_79_fu_550_p3[25] == 1'b1) begin
        l_3_fu_558_p3 = 32'd25;
    end else if (p_Result_79_fu_550_p3[26] == 1'b1) begin
        l_3_fu_558_p3 = 32'd26;
    end else if (p_Result_79_fu_550_p3[27] == 1'b1) begin
        l_3_fu_558_p3 = 32'd27;
    end else if (p_Result_79_fu_550_p3[28] == 1'b1) begin
        l_3_fu_558_p3 = 32'd28;
    end else if (p_Result_79_fu_550_p3[29] == 1'b1) begin
        l_3_fu_558_p3 = 32'd29;
    end else if (p_Result_79_fu_550_p3[30] == 1'b1) begin
        l_3_fu_558_p3 = 32'd30;
    end else if (p_Result_79_fu_550_p3[31] == 1'b1) begin
        l_3_fu_558_p3 = 32'd31;
    end else begin
        l_3_fu_558_p3 = 32'd32;
    end
end


always @ (p_Result_76_fu_504_p3) begin
    if (p_Result_76_fu_504_p3[0] == 1'b1) begin
        l_fu_512_p3 = 32'd0;
    end else if (p_Result_76_fu_504_p3[1] == 1'b1) begin
        l_fu_512_p3 = 32'd1;
    end else if (p_Result_76_fu_504_p3[2] == 1'b1) begin
        l_fu_512_p3 = 32'd2;
    end else if (p_Result_76_fu_504_p3[3] == 1'b1) begin
        l_fu_512_p3 = 32'd3;
    end else if (p_Result_76_fu_504_p3[4] == 1'b1) begin
        l_fu_512_p3 = 32'd4;
    end else if (p_Result_76_fu_504_p3[5] == 1'b1) begin
        l_fu_512_p3 = 32'd5;
    end else if (p_Result_76_fu_504_p3[6] == 1'b1) begin
        l_fu_512_p3 = 32'd6;
    end else if (p_Result_76_fu_504_p3[7] == 1'b1) begin
        l_fu_512_p3 = 32'd7;
    end else if (p_Result_76_fu_504_p3[8] == 1'b1) begin
        l_fu_512_p3 = 32'd8;
    end else if (p_Result_76_fu_504_p3[9] == 1'b1) begin
        l_fu_512_p3 = 32'd9;
    end else if (p_Result_76_fu_504_p3[10] == 1'b1) begin
        l_fu_512_p3 = 32'd10;
    end else if (p_Result_76_fu_504_p3[11] == 1'b1) begin
        l_fu_512_p3 = 32'd11;
    end else if (p_Result_76_fu_504_p3[12] == 1'b1) begin
        l_fu_512_p3 = 32'd12;
    end else if (p_Result_76_fu_504_p3[13] == 1'b1) begin
        l_fu_512_p3 = 32'd13;
    end else if (p_Result_76_fu_504_p3[14] == 1'b1) begin
        l_fu_512_p3 = 32'd14;
    end else if (p_Result_76_fu_504_p3[15] == 1'b1) begin
        l_fu_512_p3 = 32'd15;
    end else if (p_Result_76_fu_504_p3[16] == 1'b1) begin
        l_fu_512_p3 = 32'd16;
    end else if (p_Result_76_fu_504_p3[17] == 1'b1) begin
        l_fu_512_p3 = 32'd17;
    end else if (p_Result_76_fu_504_p3[18] == 1'b1) begin
        l_fu_512_p3 = 32'd18;
    end else if (p_Result_76_fu_504_p3[19] == 1'b1) begin
        l_fu_512_p3 = 32'd19;
    end else if (p_Result_76_fu_504_p3[20] == 1'b1) begin
        l_fu_512_p3 = 32'd20;
    end else if (p_Result_76_fu_504_p3[21] == 1'b1) begin
        l_fu_512_p3 = 32'd21;
    end else if (p_Result_76_fu_504_p3[22] == 1'b1) begin
        l_fu_512_p3 = 32'd22;
    end else if (p_Result_76_fu_504_p3[23] == 1'b1) begin
        l_fu_512_p3 = 32'd23;
    end else if (p_Result_76_fu_504_p3[24] == 1'b1) begin
        l_fu_512_p3 = 32'd24;
    end else if (p_Result_76_fu_504_p3[25] == 1'b1) begin
        l_fu_512_p3 = 32'd25;
    end else if (p_Result_76_fu_504_p3[26] == 1'b1) begin
        l_fu_512_p3 = 32'd26;
    end else if (p_Result_76_fu_504_p3[27] == 1'b1) begin
        l_fu_512_p3 = 32'd27;
    end else if (p_Result_76_fu_504_p3[28] == 1'b1) begin
        l_fu_512_p3 = 32'd28;
    end else if (p_Result_76_fu_504_p3[29] == 1'b1) begin
        l_fu_512_p3 = 32'd29;
    end else if (p_Result_76_fu_504_p3[30] == 1'b1) begin
        l_fu_512_p3 = 32'd30;
    end else if (p_Result_76_fu_504_p3[31] == 1'b1) begin
        l_fu_512_p3 = 32'd31;
    end else begin
        l_fu_512_p3 = 32'd32;
    end
end

assign lsb_index_3_fu_700_p2 = ($signed(32'd4294967272) + $signed(sub_ln944_2_fu_691_p2));

assign lsb_index_fu_579_p2 = ($signed(32'd4294967272) + $signed(sub_ln944_fu_570_p2));

assign lshr_ln947_2_fu_736_p2 = 8'd255 >> zext_ln947_2_fu_732_p1;

assign lshr_ln947_fu_615_p2 = 8'd255 >> zext_ln947_fu_611_p1;

assign lshr_ln958_2_fu_875_p2 = m_37_fu_867_p1 >> add_ln958_2_fu_870_p2;

assign lshr_ln958_fu_820_p2 = m_fu_812_p1 >> add_ln958_fu_815_p2;

assign m_31_fu_837_p3 = ((icmp_ln958_reg_1569[0:0] === 1'b1) ? lshr_ln958_fu_820_p2 : shl_ln958_fu_831_p2);

assign m_34_fu_844_p2 = (or_ln_i_reg_1564 + m_31_fu_837_p3);

assign m_37_fu_867_p1 = tmp_V_39_reg_1541;

assign m_38_fu_892_p3 = ((icmp_ln958_2_reg_1585[0:0] === 1'b1) ? lshr_ln958_2_fu_875_p2 : shl_ln958_2_fu_886_p2);

assign m_39_fu_899_p2 = (or_ln949_2_i_reg_1580 + m_38_fu_892_p3);

assign m_42_fu_922_p1 = m_s_reg_1590;

assign m_43_fu_973_p1 = m_5_reg_1600;

assign m_fu_812_p1 = tmp_V_37_reg_1519;

assign mantissa_V_2_fu_1207_p4 = {{{{1'd1}, {tmp_V_43_fu_1203_p1}}}, {1'd0}};

assign mantissa_V_fu_1078_p4 = {{{{1'd1}, {tmp_V_41_fu_1074_p1}}}, {1'd0}};

assign or_ln165_fu_435_p2 = (icmp_ln165_fu_423_p2 | icmp_ln165_1_fu_429_p2);

assign or_ln949_2_fu_792_p2 = (and_ln949_2_fu_786_p2 | a_3_fu_753_p2);

assign or_ln949_2_i_fu_798_p3 = {{31'd0}, {or_ln949_2_fu_792_p2}};

assign or_ln949_fu_671_p2 = (and_ln949_fu_665_p2 | a_fu_632_p2);

assign or_ln_i_fu_677_p3 = {{31'd0}, {or_ln949_fu_671_p2}};

assign p_Result_56_fu_621_p2 = (tmp_V_37_reg_1519 & lshr_ln947_fu_615_p2);

assign p_Result_57_fu_658_p3 = tmp_V_37_reg_1519[add_ln949_fu_652_p2];

integer ap_tvar_int_0;

always @ (tmp_V_39_fu_534_p3) begin
    for (ap_tvar_int_0 = 8 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 7 - 0) begin
            p_Result_60_fu_540_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_60_fu_540_p4[ap_tvar_int_0] = tmp_V_39_fu_534_p3[7 - ap_tvar_int_0];
        end
    end
end

assign p_Result_62_fu_742_p2 = (tmp_V_39_reg_1541 & lshr_ln947_2_fu_736_p2);

assign p_Result_63_fu_779_p3 = tmp_V_39_reg_1541[add_ln949_2_fu_773_p2];

assign p_Result_76_fu_504_p3 = {{24'd16777215}, {p_Result_s_fu_494_p4}};

assign p_Result_77_fu_950_p5 = {{tmp_41_i_fu_943_p3}, {m_42_fu_922_p1[22:0]}};

assign p_Result_79_fu_550_p3 = {{24'd16777215}, {p_Result_60_fu_540_p4}};

assign p_Result_80_fu_1001_p5 = {{tmp_43_i_fu_994_p3}, {m_43_fu_973_p1[22:0]}};

integer ap_tvar_int_1;

always @ (tmp_V_37_fu_487_p3) begin
    for (ap_tvar_int_1 = 8 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 7 - 0) begin
            p_Result_s_fu_494_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_s_fu_494_p4[ap_tvar_int_1] = tmp_V_37_fu_487_p3[7 - ap_tvar_int_1];
        end
    end
end

assign p_Val2_74_fu_1052_p1 = reg_379;

assign p_Val2_79_fu_1182_p1 = x_assign_7_reg_1690;

assign p_Val2_84_fu_1174_p3 = ((isNeg_fu_1102_p3[0:0] === 1'b1) ? zext_ln662_fu_1160_p1 : tmp_5_fu_1164_p4);

assign p_Val2_85_fu_1316_p3 = ((p_Result_81_reg_1695[0:0] === 1'b1) ? result_V_5_fu_1311_p2 : p_Val2_84_reg_1700);

assign p_Val2_86_fu_1303_p3 = ((isNeg_2_fu_1231_p3[0:0] === 1'b1) ? zext_ln662_2_fu_1289_p1 : tmp_6_fu_1293_p4);

assign p_Val2_87_fu_1327_p3 = ((p_Result_82_reg_1706[0:0] === 1'b1) ? result_V_7_fu_1322_p2 : p_Val2_86_reg_1711);

assign r_V_14_fu_1146_p2 = zext_ln682_fu_1088_p1 << zext_ln1287_fu_1136_p1;

assign r_V_15_fu_1269_p2 = mantissa_V_2_fu_1207_p4 >> sext_ln1311_9_fu_1261_p1;

assign r_V_16_fu_1275_p2 = zext_ln682_2_fu_1217_p1 << zext_ln1287_2_fu_1265_p1;

assign r_V_fu_1140_p2 = mantissa_V_fu_1078_p4 >> sext_ln1311_8_fu_1132_p1;

assign r_fu_1035_p2 = (r_0_i_reg_232 + 7'd1);

assign result_V_5_fu_1311_p2 = (32'd0 - p_Val2_84_reg_1700);

assign result_V_7_fu_1322_p2 = (32'd0 - p_Val2_86_reg_1711);

assign select_ln964_2_fu_976_p3 = ((tmp_41_reg_1605[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign select_ln964_fu_925_p3 = ((tmp_37_reg_1595[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign sext_ln1311_5_fu_1128_p1 = ush_fu_1120_p3;

assign sext_ln1311_6_fu_1245_p1 = $signed(sub_ln1311_2_fu_1239_p2);

assign sext_ln1311_7_fu_1257_p1 = ush_2_fu_1249_p3;

assign sext_ln1311_8_fu_1132_p1 = ush_fu_1120_p3;

assign sext_ln1311_9_fu_1261_p1 = ush_2_fu_1249_p3;

assign sext_ln1311_fu_1116_p1 = $signed(sub_ln1311_fu_1110_p2);

assign sext_ln386_fu_1357_p1 = $signed(add_ln386_1_reg_1717);

assign shl_ln386_1_fu_1339_p2 = p_Val2_87_fu_1327_p3 << 32'd6;

assign shl_ln386_fu_1333_p2 = p_Val2_87_fu_1327_p3 << 32'd8;

assign shl_ln958_2_fu_886_p2 = m_37_fu_867_p1 << sub_ln958_2_fu_881_p2;

assign shl_ln958_fu_831_p2 = m_fu_812_p1 << sub_ln958_fu_826_p2;

assign sub_ln1311_2_fu_1239_p2 = (8'd127 - tmp_V_42_fu_1193_p4);

assign sub_ln1311_fu_1110_p2 = (8'd127 - tmp_V_40_fu_1064_p4);

assign sub_ln703_fu_453_p2 = (8'd0 - grp_cordicCos_fix_fu_261_ap_return);

assign sub_ln944_2_fu_691_p2 = (32'd8 - l_3_reg_1548);

assign sub_ln944_fu_570_p2 = (32'd8 - l_reg_1526);

assign sub_ln947_2_fu_726_p2 = (4'd1 - trunc_ln947_2_fu_722_p1);

assign sub_ln947_fu_605_p2 = (4'd1 - trunc_ln947_fu_601_p1);

assign sub_ln958_2_fu_881_p2 = (32'd25 - sub_ln944_2_reg_1574);

assign sub_ln958_fu_826_p2 = (32'd25 - sub_ln944_reg_1558);

assign sub_ln964_2_fu_983_p2 = (8'd1 - trunc_ln943_2_reg_1553);

assign sub_ln964_fu_932_p2 = (8'd1 - trunc_ln943_reg_1531);

assign tempCos_fu_966_p3 = ((icmp_ln935_reg_1514[0:0] === 1'b1) ? 32'd0 : bitcast_ln739_fu_962_p1);

assign tempSin_fu_1017_p3 = ((icmp_ln935_2_reg_1536[0:0] === 1'b1) ? 32'd0 : bitcast_ln739_2_fu_1013_p1);

assign theta_fu_400_p2 = (theta_0_i_reg_207 + 9'd1);

assign tmp_36_fu_638_p3 = lsb_index_fu_579_p2[32'd31];

assign tmp_39_fu_706_p4 = {{lsb_index_3_fu_700_p2[31:1]}};

assign tmp_40_fu_759_p3 = lsb_index_3_fu_700_p2[32'd31];

assign tmp_41_i_fu_943_p3 = {{p_Result_75_reg_1495}, {add_ln964_fu_937_p2}};

assign tmp_43_i_fu_994_p3 = {{p_Result_78_reg_1508}, {add_ln964_2_fu_988_p2}};

assign tmp_44_fu_1152_p3 = r_V_fu_1140_p2[32'd24];

assign tmp_47_fu_1281_p3 = r_V_15_fu_1269_p2[32'd24];

assign tmp_5_fu_1164_p4 = {{r_V_14_fu_1146_p2[55:24]}};

assign tmp_6_fu_1293_p4 = {{r_V_16_fu_1275_p2[55:24]}};

assign tmp_V_28_fu_529_p2 = (8'd0 - tmp_V_38_reg_1501);

assign tmp_V_37_fu_487_p3 = ((p_Result_75_reg_1495[0:0] === 1'b1) ? tmp_V_fu_481_p2 : tmp_V_36_reg_218);

assign tmp_V_39_fu_534_p3 = ((p_Result_78_reg_1508[0:0] === 1'b1) ? tmp_V_28_fu_529_p2 : tmp_V_38_reg_1501);

assign tmp_V_40_fu_1064_p4 = {{p_Val2_74_fu_1052_p1[30:23]}};

assign tmp_V_41_fu_1074_p1 = p_Val2_74_fu_1052_p1[22:0];

assign tmp_V_42_fu_1193_p4 = {{p_Val2_79_fu_1182_p1[30:23]}};

assign tmp_V_43_fu_1203_p1 = p_Val2_79_fu_1182_p1[22:0];

assign tmp_V_fu_481_p2 = (8'd0 - tmp_V_36_reg_218);

assign tmp_fu_585_p4 = {{lsb_index_fu_579_p2[31:1]}};

assign tmp_s_fu_409_p4 = {{bitcast_ln165_fu_406_p1[62:52]}};

assign trunc_ln165_fu_419_p1 = bitcast_ln165_fu_406_p1[51:0];

assign trunc_ln943_2_fu_566_p1 = l_3_fu_558_p3[7:0];

assign trunc_ln943_fu_520_p1 = l_fu_512_p3[7:0];

assign trunc_ln944_2_fu_696_p1 = sub_ln944_2_fu_691_p2[7:0];

assign trunc_ln944_fu_575_p1 = sub_ln944_fu_570_p2[7:0];

assign trunc_ln947_2_fu_722_p1 = sub_ln944_2_fu_691_p2[3:0];

assign trunc_ln947_fu_601_p1 = sub_ln944_fu_570_p2[3:0];

assign ush_2_fu_1249_p3 = ((isNeg_2_fu_1231_p3[0:0] === 1'b1) ? sext_ln1311_6_fu_1245_p1 : add_ln339_2_fu_1225_p2);

assign ush_fu_1120_p3 = ((isNeg_fu_1102_p3[0:0] === 1'b1) ? sext_ln1311_fu_1116_p1 : add_ln339_fu_1096_p2);

assign xor_ln949_2_fu_767_p2 = (tmp_40_fu_759_p3 ^ 1'd1);

assign xor_ln949_fu_646_p2 = (tmp_36_fu_638_p3 ^ 1'd1);

assign zext_ln1287_2_fu_1265_p1 = $unsigned(sext_ln1311_7_fu_1257_p1);

assign zext_ln1287_fu_1136_p1 = $unsigned(sext_ln1311_5_fu_1128_p1);

assign zext_ln339_2_fu_1221_p1 = tmp_V_42_fu_1193_p4;

assign zext_ln339_fu_1092_p1 = tmp_V_40_fu_1064_p4;

assign zext_ln367_fu_385_p1 = theta_0_i_reg_207;

assign zext_ln380_fu_1024_p1 = r_0_i_reg_232;

assign zext_ln386_fu_1361_p1 = add_ln386_2_reg_1670;

assign zext_ln662_2_fu_1289_p1 = tmp_47_fu_1281_p3;

assign zext_ln662_fu_1160_p1 = tmp_44_fu_1152_p3;

assign zext_ln682_2_fu_1217_p1 = mantissa_V_2_fu_1207_p4;

assign zext_ln682_fu_1088_p1 = mantissa_V_fu_1078_p4;

assign zext_ln947_2_fu_732_p1 = sub_ln947_2_fu_726_p2;

assign zext_ln947_fu_611_p1 = sub_ln947_fu_605_p2;

always @ (posedge ap_clk) begin
    zext_ln367_reg_1409[14:9] <= 6'b000000;
    or_ln_i_reg_1564[31:1] <= 31'b0000000000000000000000000000000;
    or_ln949_2_i_reg_1580[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //core_low
