{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "LEDR[0]",
					"strict" : false
				},
				{
					"name" : "LEDR[1]",
					"strict" : false
				},
				{
					"name" : "LEDR[2]",
					"strict" : false
				},
				{
					"name" : "LEDR[3]",
					"strict" : false
				},
				{
					"name" : "LEDR[4]",
					"strict" : false
				},
				{
					"name" : "LEDR[5]",
					"strict" : false
				},
				{
					"name" : "LEDR[6]",
					"strict" : false
				},
				{
					"name" : "LEDR[7]",
					"strict" : false
				},
				{
					"name" : "SRAM_ADDR[0]",
					"strict" : false
				},
				{
					"name" : "SRAM_ADDR[1]",
					"strict" : false
				},
				{
					"name" : "SRAM_ADDR[2]",
					"strict" : false
				},
				{
					"name" : "SRAM_ADDR[3]",
					"strict" : false
				},
				{
					"name" : "SRAM_ADDR[4]",
					"strict" : false
				},
				{
					"name" : "SRAM_ADDR[5]",
					"strict" : false
				},
				{
					"name" : "SRAM_ADDR[6]",
					"strict" : false
				},
				{
					"name" : "SRAM_ADDR[7]",
					"strict" : false
				},
				{
					"name" : "SRAM_WE_N",
					"strict" : false
				},
				{
					"name" : "HEX11[0]",
					"strict" : false
				},
				{
					"name" : "HEX11[1]",
					"strict" : false
				},
				{
					"name" : "HEX11[2]",
					"strict" : false
				},
				{
					"name" : "HEX11[3]",
					"strict" : false
				},
				{
					"name" : "HEX11[4]",
					"strict" : false
				},
				{
					"name" : "HEX11[5]",
					"strict" : false
				},
				{
					"name" : "HEX11[6]",
					"strict" : false
				},
				{
					"name" : "HEX22[0]",
					"strict" : false
				},
				{
					"name" : "HEX22[1]",
					"strict" : false
				},
				{
					"name" : "HEX22[2]",
					"strict" : false
				},
				{
					"name" : "HEX22[3]",
					"strict" : false
				},
				{
					"name" : "HEX22[4]",
					"strict" : false
				},
				{
					"name" : "HEX22[5]",
					"strict" : false
				},
				{
					"name" : "HEX22[6]",
					"strict" : false
				},
				{
					"name" : "SRAM_DQ[0]",
					"strict" : false
				},
				{
					"name" : "SRAM_DQ[1]",
					"strict" : false
				},
				{
					"name" : "SRAM_DQ[2]",
					"strict" : false
				},
				{
					"name" : "SRAM_DQ[3]",
					"strict" : false
				},
				{
					"name" : "SRAM_DQ[4]",
					"strict" : false
				},
				{
					"name" : "SRAM_DQ[5]",
					"strict" : false
				},
				{
					"name" : "SRAM_DQ[6]",
					"strict" : false
				},
				{
					"name" : "SRAM_DQ[7]",
					"strict" : false
				},
				{
					"name" : "INPUT_ADDR[0]",
					"strict" : false
				},
				{
					"name" : "INPUT_ADDR[1]",
					"strict" : false
				},
				{
					"name" : "INPUT_ADDR[2]",
					"strict" : false
				},
				{
					"name" : "INPUT_ADDR[3]",
					"strict" : false
				},
				{
					"name" : "INPUT_ADDR[4]",
					"strict" : false
				},
				{
					"name" : "INPUT_ADDR[5]",
					"strict" : false
				},
				{
					"name" : "INPUT_ADDR[6]",
					"strict" : false
				},
				{
					"name" : "INPUT_ADDR[7]",
					"strict" : false
				},
				{
					"name" : "INPUT_WE",
					"strict" : false
				},
				{
					"name" : "INPUT_DATA[0]",
					"strict" : false
				},
				{
					"name" : "INPUT_DATA[1]",
					"strict" : false
				},
				{
					"name" : "INPUT_DATA[2]",
					"strict" : false
				},
				{
					"name" : "INPUT_DATA[3]",
					"strict" : false
				},
				{
					"name" : "INPUT_DATA[4]",
					"strict" : false
				},
				{
					"name" : "INPUT_DATA[5]",
					"strict" : false
				},
				{
					"name" : "INPUT_DATA[6]",
					"strict" : false
				},
				{
					"name" : "INPUT_DATA[7]",
					"strict" : false
				}
			]
		}
	]
}