// Seed: 400836996
`timescale 1ps / 1ps
module module_0;
  wire id_0 = id_0[1];
  assign id_0[1] = id_0[SystemTFIdentifier : 1];
  assign #1 id_0 = id_0;
endmodule
