INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_2.adder8/02_2.adder8.srcs/sources_1/new/adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_2.adder8/02_2.adder8.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_2.adder8/02_2.adder8.srcs/sources_1/imports/new/hadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hadder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/02_2.adder8/02_2.adder8.srcs/sim_1/new/tb_adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder8
