
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//Radii_32000M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3334328 heartbeat IPC: 2.9991 cumulative IPC: 2.9991 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6780112 heartbeat IPC: 2.9021 cumulative IPC: 2.9498 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10254263 heartbeat IPC: 2.8784 cumulative IPC: 2.92561 (Simulation time: 0 hr 2 min 42 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13807971 heartbeat IPC: 2.81396 cumulative IPC: 2.89688 (Simulation time: 0 hr 3 min 27 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 13807971 (Simulation time: 0 hr 3 min 27 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 40973121 heartbeat IPC: 0.368119 cumulative IPC: 0.368119 (Simulation time: 0 hr 4 min 33 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 67639384 heartbeat IPC: 0.375006 cumulative IPC: 0.37153 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 95826510 heartbeat IPC: 0.354772 cumulative IPC: 0.365771 (Simulation time: 0 hr 7 min 4 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 126465511 heartbeat IPC: 0.326381 cumulative IPC: 0.355058 (Simulation time: 0 hr 8 min 26 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 159107461 heartbeat IPC: 0.306354 cumulative IPC: 0.344117 (Simulation time: 0 hr 9 min 52 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 190664813 heartbeat IPC: 0.316883 cumulative IPC: 0.339257 (Simulation time: 0 hr 11 min 16 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 223012195 heartbeat IPC: 0.309144 cumulative IPC: 0.334601 (Simulation time: 0 hr 12 min 44 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 257992892 heartbeat IPC: 0.285872 cumulative IPC: 0.327621 (Simulation time: 0 hr 14 min 13 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 294546942 heartbeat IPC: 0.273568 cumulative IPC: 0.320583 (Simulation time: 0 hr 15 min 39 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 329879820 heartbeat IPC: 0.283022 cumulative IPC: 0.316384 (Simulation time: 0 hr 16 min 52 sec) 
Finished CPU 0 instructions: 100000000 cycles: 316071857 cumulative IPC: 0.316384 (Simulation time: 0 hr 16 min 52 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.316384 instructions: 100000000 cycles: 316071857
cpu0_DTLB TOTAL     ACCESS:   30467018  HIT:   25785180  MISS:    4681838
cpu0_DTLB LOAD      ACCESS:   26849281  HIT:   22209624  MISS:    4639657
cpu0_DTLB RFO       ACCESS:    3617737  HIT:    3575556  MISS:      42181
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.0594 cycles
cpu0_DTLB MSHR FULL EVENTS: 38307 MSHR MERGE EVENTS: 255337
cpu0_ITLB TOTAL     ACCESS:   10808963  HIT:   10808963  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10808963  HIT:   10808963  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    4681838  HIT:    4574791  MISS:     107047
cpu0_STLB LOAD      ACCESS:    4639657  HIT:    4534339  MISS:     105318
cpu0_STLB RFO       ACCESS:      42181  HIT:      40452  MISS:       1729
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 42.7649 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   28801315  HIT:   22379352  MISS:    6421963
cpu0_L1D LOAD      ACCESS:   25072749  HIT:   18676792  MISS:    6395957
cpu0_L1D RFO       ACCESS:    3624070  HIT:    3612066  MISS:      12004
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     104496  HIT:      90494  MISS:      14002
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 52.2205 cycles
cpu0_L1D MSHR FULL EVENTS: 42221 MSHR MERGE EVENTS: 1261735
cpu0_L2C TOTAL     ACCESS:    6568960  HIT:    3544994  MISS:    3023959
cpu0_L2C LOAD      ACCESS:    6395957  HIT:    3384150  MISS:    3011807
cpu0_L2C RFO       ACCESS:      12004  HIT:         10  MISS:      11994
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     146997  HIT:     146990  MISS:          7
cpu0_L2C TRANSLATION ACCESS:      14002  HIT:      13844  MISS:        158
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 88.219 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    6047916  HIT:    1718341  MISS:    1305618
LLC LOAD      ACCESS:    3011798  HIT:    1718180  MISS:    1293618
LLC RFO       ACCESS:      11994  HIT:          0  MISS:      11994
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3023966  HIT:          9  MISS:    3023957
LLC TRANSLATION ACCESS:        158  HIT:        152  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 156.684 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     136751  ROW_BUFFER_MISS:    1168867
 DBUS AVG_CONGESTED_CYCLE:    3.67889
 WQ ROW_BUFFER_HIT:      58464  ROW_BUFFER_MISS:      90026  FULL:          0


CPU 0 Branch Prediction Accuracy: 82.2162% MPKI: 45.9691 Average ROB Occupancy at Mispredict: 25.3951
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 45.9691
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

