// Seed: 3550342545
module module_0 #(
    parameter id_5 = 32'd19
) (
    output tri  id_0,
    input  tri0 id_1,
    input  wire id_2,
    output tri0 id_3
);
  logic _id_5, id_6;
  logic id_7 = id_1;
  assign module_2.id_36 = 0;
  logic id_8;
  ;
  wire [1 'b0 : id_5  +  1] id_9, id_10;
endmodule
module module_1 (
    output tri   id_0,
    input  wand  id_1,
    inout  logic id_2,
    input  tri1  id_3
);
  always id_2 <= -1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_5;
endmodule
program module_2 #(
    parameter id_13 = 32'd2,
    parameter id_17 = 32'd66,
    parameter id_19 = 32'd43,
    parameter id_23 = 32'd26,
    parameter id_28 = 32'd50,
    parameter id_41 = 32'd58,
    parameter id_9  = 32'd98
) (
    input wor id_0,
    input uwire id_1,
    output tri0 id_2,
    output supply0 id_3[-1 : id_23],
    input tri1 id_4,
    input uwire id_5,
    input uwire id_6,
    output wire id_7,
    input wire id_8,
    input tri1 _id_9,
    inout tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    inout tri _id_13,
    output wire id_14,
    input wand id_15,
    input wire id_16,
    output wor _id_17,
    output tri id_18,
    input wire _id_19,
    input supply0 id_20,
    output wand id_21,
    input tri id_22,
    output supply1 _id_23,
    input wire id_24,
    input wor id_25,
    output tri1 id_26,
    output wor id_27,
    input supply0 _id_28,
    input uwire id_29[-1 : id_19],
    output wand id_30,
    input tri id_31,
    output wire id_32,
    output wand id_33,
    input uwire id_34,
    input uwire id_35[1 : id_17],
    output tri1 id_36[id_9 : 1],
    input supply1 id_37,
    output wire id_38,
    output wor id_39,
    input uwire id_40[id_13 : 1],
    input supply1 _id_41,
    input tri1 id_42,
    input tri id_43
);
  assign id_32 = -1'd0;
  wire [id_41 : id_28] id_45;
  module_0 modCall_1 (
      id_39,
      id_8,
      id_16,
      id_7
  );
endprogram
