{"vcs1":{"timestamp_begin":1680120531.274195324, "rt":0.36, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1680120531.696985281, "rt":0.41, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1680120532.159292239, "rt":0.19, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680120530.909953961}
{"VCS_COMP_START_TIME": 1680120530.909953961}
{"VCS_COMP_END_TIME": 1680120532.416925529}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338224}}
{"stitch_vcselab": {"peak_mem": 238984}}
