Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Jul 10 23:34:47 2018
| Host         : faviouz running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.383        0.000                      0                 8641        0.036        0.000                      0                 8641        3.000        0.000                       0                  1996  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                             {0.000 25.000}     50.000          20.000          
  clkfbout_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.043        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   235  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        9.225        0.000                      0                   47        0.271        0.000                      0                   47       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                   4.383        0.000                      0                 8372        0.036        0.000                      0                 8372       23.750        0.000                       0                  1717  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.766ns (22.888%)  route 2.581ns (77.112%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 19.924 - 16.667 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.624     3.656    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDCE (Prop_fdce_C_Q)         0.518     4.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           1.149     5.322    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][7]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.124     5.446 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.879     6.325    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I0_O)        0.124     6.449 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.553     7.002    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X32Y78         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.505    19.924    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.359    20.283    
                         clock uncertainty           -0.035    20.248    
    SLICE_X32Y78         FDRE (Setup_fdre_C_CE)      -0.202    20.046    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.046    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                 13.043    

Slack (MET) :             14.486ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.146ns  (logic 0.707ns (32.943%)  route 1.439ns (67.057%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.586 - 33.333 ) 
    Source Clock Delay      (SCD):    3.657ns = ( 20.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.625    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.459    20.782 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    21.113    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.108    22.345    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.469 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.469    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X32Y75         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.500    36.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y75         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.376    36.962    
                         clock uncertainty           -0.035    36.926    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)        0.029    36.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                         -22.469    
  -------------------------------------------------------------------
                         slack                                 14.486    

Slack (MET) :             14.598ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.019ns  (logic 0.707ns (35.014%)  route 1.312ns (64.986%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.586 - 33.333 ) 
    Source Clock Delay      (SCD):    3.657ns = ( 20.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.625    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.459    20.782 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    21.113    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.981    22.218    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y74         LUT2 (Prop_lut2_I0_O)        0.124    22.342 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.342    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X32Y74         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.500    36.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y74         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.359    36.945    
                         clock uncertainty           -0.035    36.909    
    SLICE_X32Y74         FDCE (Setup_fdce_C_D)        0.031    36.940    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.940    
                         arrival time                         -22.342    
  -------------------------------------------------------------------
                         slack                                 14.598    

Slack (MET) :             14.606ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.012ns  (logic 0.707ns (35.133%)  route 1.305ns (64.867%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.586 - 33.333 ) 
    Source Clock Delay      (SCD):    3.657ns = ( 20.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.625    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.459    20.782 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    21.113    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.974    22.211    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.335 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.335    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X32Y74         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.500    36.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y74         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.359    36.945    
                         clock uncertainty           -0.035    36.909    
    SLICE_X32Y74         FDCE (Setup_fdce_C_D)        0.032    36.941    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.941    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                 14.606    

Slack (MET) :             14.613ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.048ns  (logic 0.736ns (35.934%)  route 1.312ns (64.066%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.586 - 33.333 ) 
    Source Clock Delay      (SCD):    3.657ns = ( 20.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.625    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.459    20.782 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    21.113    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.981    22.218    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y74         LUT3 (Prop_lut3_I2_O)        0.153    22.371 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.371    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X32Y74         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.500    36.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y74         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.359    36.945    
                         clock uncertainty           -0.035    36.909    
    SLICE_X32Y74         FDCE (Setup_fdce_C_D)        0.075    36.984    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.984    
                         arrival time                         -22.371    
  -------------------------------------------------------------------
                         slack                                 14.613    

Slack (MET) :             14.624ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.037ns  (logic 0.732ns (35.929%)  route 1.305ns (64.071%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.586 - 33.333 ) 
    Source Clock Delay      (SCD):    3.657ns = ( 20.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.625    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.459    20.782 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    21.113    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.974    22.211    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y74         LUT5 (Prop_lut5_I0_O)        0.149    22.360 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X32Y74         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.500    36.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y74         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.359    36.945    
                         clock uncertainty           -0.035    36.909    
    SLICE_X32Y74         FDCE (Setup_fdce_C_D)        0.075    36.984    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.984    
                         arrival time                         -22.360    
  -------------------------------------------------------------------
                         slack                                 14.624    

Slack (MET) :             14.646ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.988ns  (logic 0.707ns (35.561%)  route 1.281ns (64.438%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 36.586 - 33.333 ) 
    Source Clock Delay      (SCD):    3.657ns = ( 20.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.625    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.459    20.782 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    21.113    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.950    22.187    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.124    22.311 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X32Y75         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.500    36.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y75         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.376    36.962    
                         clock uncertainty           -0.035    36.926    
    SLICE_X32Y75         FDCE (Setup_fdce_C_D)        0.031    36.957    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.957    
                         arrival time                         -22.311    
  -------------------------------------------------------------------
                         slack                                 14.646    

Slack (MET) :             14.780ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.856ns  (logic 0.707ns (38.087%)  route 1.149ns (61.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.588 - 33.333 ) 
    Source Clock Delay      (SCD):    3.657ns = ( 20.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.625    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.459    20.782 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    21.113    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.818    22.055    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X33Y76         LUT4 (Prop_lut4_I3_O)        0.124    22.179 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.179    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X33Y76         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.502    36.588    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y76         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.376    36.964    
                         clock uncertainty           -0.035    36.928    
    SLICE_X33Y76         FDCE (Setup_fdce_C_D)        0.031    36.959    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.959    
                         arrival time                         -22.179    
  -------------------------------------------------------------------
                         slack                                 14.780    

Slack (MET) :             14.796ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.884ns  (logic 0.735ns (39.007%)  route 1.149ns (60.993%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.588 - 33.333 ) 
    Source Clock Delay      (SCD):    3.657ns = ( 20.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.625    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.459    20.782 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    21.113    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.237 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.818    22.055    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X33Y76         LUT5 (Prop_lut5_I0_O)        0.152    22.207 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.207    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X33Y76         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.502    36.588    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y76         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.376    36.964    
                         clock uncertainty           -0.035    36.928    
    SLICE_X33Y76         FDCE (Setup_fdce_C_D)        0.075    37.003    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.003    
                         arrival time                         -22.207    
  -------------------------------------------------------------------
                         slack                                 14.796    

Slack (MET) :             14.915ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.768ns  (logic 0.707ns (39.989%)  route 1.061ns (60.011%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.589 - 33.333 ) 
    Source Clock Delay      (SCD):    3.657ns = ( 20.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.625    20.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.459    20.782 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.449    21.231    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X32Y77         LUT6 (Prop_lut6_I4_O)        0.124    21.355 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.612    21.967    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X30Y77         LUT6 (Prop_lut6_I1_O)        0.124    22.091 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.091    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X30Y77         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.503    36.589    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X30Y77         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.376    36.965    
                         clock uncertainty           -0.035    36.929    
    SLICE_X30Y77         FDCE (Setup_fdce_C_D)        0.077    37.006    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.006    
                         arrival time                         -22.091    
  -------------------------------------------------------------------
                         slack                                 14.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.361    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDCE (Prop_fdce_C_Q)         0.141     1.502 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.558    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X35Y79         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.828     1.754    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y79         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.393     1.361    
    SLICE_X35Y79         FDPE (Hold_fdpe_C_D)         0.075     1.436    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.361    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y79         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.502 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.618    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X34Y79         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.828     1.754    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X34Y79         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.380     1.374    
    SLICE_X34Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.489    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.561     1.363    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X33Y80         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.141     1.504 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.117     1.620    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X35Y81         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.830     1.756    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y81         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.358     1.398    
    SLICE_X35Y81         FDCE (Hold_fdce_C_D)         0.075     1.473    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.674%)  route 0.117ns (45.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.560     1.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X29Y72         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDCE (Prop_fdce_C_Q)         0.141     1.503 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.117     1.620    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X30Y72         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.827     1.753    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y72         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.358     1.395    
    SLICE_X30Y72         FDCE (Hold_fdce_C_D)         0.075     1.470    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.567     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.141     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.125     1.635    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X35Y60         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.837     1.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y60         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.358     1.405    
    SLICE_X35Y60         FDCE (Hold_fdce_C_D)         0.070     1.475    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.565     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y58         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     1.508 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.125     1.633    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[21]
    SLICE_X43Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.835     1.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                         clock pessimism             -0.358     1.403    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.070     1.473    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.572%)  route 0.127ns (47.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.563     1.365    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.141     1.506 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.127     1.633    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[17]
    SLICE_X45Y58         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.835     1.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y58         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
                         clock pessimism             -0.358     1.403    
    SLICE_X45Y58         FDCE (Hold_fdce_C_D)         0.070     1.473    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.565     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     1.508 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.113     1.621    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[23]
    SLICE_X44Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.835     1.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                         clock pessimism             -0.378     1.383    
    SLICE_X44Y57         FDCE (Hold_fdce_C_D)         0.070     1.453    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.566     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y56         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.141     1.509 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.112     1.621    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[31]
    SLICE_X41Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.837     1.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y57         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.380     1.383    
    SLICE_X41Y57         FDCE (Hold_fdce_C_D)         0.070     1.453    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.361    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y79         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDPE (Prop_fdpe_C_Q)         0.128     1.489 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.605    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X34Y79         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.828     1.754    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X34Y79         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.380     1.374    
    SLICE_X34Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.437    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X32Y78   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y77   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y81   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y78   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y78   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y78   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y78   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y78   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y78   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y70   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y79   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y79   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y79   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y73   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y73   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y75   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y75   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y73   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y73   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y73   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y73   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y75   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y75   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y73   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y73   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y75   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y75   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y70   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y72   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.225ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.402ns  (logic 0.938ns (17.363%)  route 4.464ns (82.637%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 34.604 - 33.333 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 19.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.135    19.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.340    20.141 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.899    21.041    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.124    21.165 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.820    21.985    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.146    22.131 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.689    22.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.328    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.056    25.204    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.271    34.604    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.155    34.759    
                         clock uncertainty           -0.035    34.723    
    SLICE_X30Y61         FDCE (Setup_fdce_C_CE)      -0.295    34.428    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.428    
                         arrival time                         -25.204    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.225ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.402ns  (logic 0.938ns (17.363%)  route 4.464ns (82.637%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 34.604 - 33.333 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 19.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.135    19.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.340    20.141 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.899    21.041    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.124    21.165 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.820    21.985    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.146    22.131 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.689    22.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.328    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.056    25.204    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.271    34.604    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.155    34.759    
                         clock uncertainty           -0.035    34.723    
    SLICE_X30Y61         FDCE (Setup_fdce_C_CE)      -0.295    34.428    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.428    
                         arrival time                         -25.204    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.225ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.402ns  (logic 0.938ns (17.363%)  route 4.464ns (82.637%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 34.604 - 33.333 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 19.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.135    19.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.340    20.141 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.899    21.041    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.124    21.165 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.820    21.985    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.146    22.131 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.689    22.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.328    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.056    25.204    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.271    34.604    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y61         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.155    34.759    
                         clock uncertainty           -0.035    34.723    
    SLICE_X30Y61         FDCE (Setup_fdce_C_CE)      -0.295    34.428    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.428    
                         arrival time                         -25.204    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.594ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.926ns  (logic 0.938ns (19.043%)  route 3.988ns (80.957%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 34.476 - 33.333 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 19.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.135    19.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.340    20.141 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.899    21.041    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.124    21.165 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.820    21.985    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.146    22.131 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.689    22.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.328    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.580    24.727    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y62         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.143    34.476    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y62         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.176    34.652    
                         clock uncertainty           -0.035    34.617    
    SLICE_X30Y62         FDCE (Setup_fdce_C_CE)      -0.295    34.322    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.322    
                         arrival time                         -24.727    
  -------------------------------------------------------------------
                         slack                                  9.594    

Slack (MET) :             9.652ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.079ns  (logic 0.938ns (18.469%)  route 4.141ns (81.531%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.378ns = ( 34.711 - 33.333 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 19.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.135    19.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.340    20.141 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.899    21.041    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.124    21.165 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.820    21.985    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.146    22.131 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.689    22.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.328    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.733    24.880    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y60         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.378    34.711    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y60         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.155    34.866    
                         clock uncertainty           -0.035    34.830    
    SLICE_X31Y60         FDCE (Setup_fdce_C_CE)      -0.298    34.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.532    
                         arrival time                         -24.880    
  -------------------------------------------------------------------
                         slack                                  9.652    

Slack (MET) :             9.871ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.316ns  (logic 0.938ns (21.733%)  route 3.378ns (78.267%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 34.213 - 33.333 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 19.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.135    19.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.340    20.141 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.899    21.041    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.124    21.165 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.820    21.985    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.146    22.131 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.689    22.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.328    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.970    24.117    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y66         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.880    34.213    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y66         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.109    34.322    
                         clock uncertainty           -0.035    34.286    
    SLICE_X31Y66         FDCE (Setup_fdce_C_CE)      -0.298    33.988    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         33.988    
                         arrival time                         -24.117    
  -------------------------------------------------------------------
                         slack                                  9.871    

Slack (MET) :             9.933ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.061ns  (logic 0.938ns (18.535%)  route 4.123ns (81.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 34.973 - 33.333 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 19.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.135    19.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.340    20.141 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.899    21.041    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.124    21.165 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.820    21.985    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.146    22.131 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.689    22.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.328    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.714    24.862    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y60         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.640    34.973    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y60         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.155    35.128    
                         clock uncertainty           -0.035    35.093    
    SLICE_X37Y60         FDCE (Setup_fdce_C_CE)      -0.298    34.795    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.795    
                         arrival time                         -24.862    
  -------------------------------------------------------------------
                         slack                                  9.933    

Slack (MET) :             10.005ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.095ns  (logic 0.938ns (22.907%)  route 3.157ns (77.092%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 34.202 - 33.333 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 19.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.135    19.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.340    20.141 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.899    21.041    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.124    21.165 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.820    21.985    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.146    22.131 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.689    22.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.328    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.749    23.896    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y70         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.869    34.202    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y70         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.032    34.234    
                         clock uncertainty           -0.035    34.199    
    SLICE_X31Y70         FDCE (Setup_fdce_C_CE)      -0.298    33.901    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         33.901    
                         arrival time                         -23.896    
  -------------------------------------------------------------------
                         slack                                 10.005    

Slack (MET) :             10.142ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.777ns  (logic 0.938ns (19.637%)  route 3.839ns (80.363%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 34.854 - 33.333 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 19.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.135    19.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.340    20.141 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.899    21.041    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.124    21.165 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.820    21.985    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.146    22.131 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.689    22.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.328    23.147 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.431    24.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y63         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.521    34.854    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y63         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.199    35.053    
                         clock uncertainty           -0.035    35.018    
    SLICE_X37Y63         FDCE (Setup_fdce_C_CE)      -0.298    34.720    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.720    
                         arrival time                         -24.578    
  -------------------------------------------------------------------
                         slack                                 10.142    

Slack (MET) :             11.181ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.232ns  (logic 0.938ns (22.165%)  route 3.294ns (77.834%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 35.263 - 33.333 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 19.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.135    19.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.340    20.141 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.899    21.041    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.124    21.165 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.820    21.985    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.146    22.131 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.901    23.031    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X35Y76         LUT5 (Prop_lut5_I4_O)        0.328    23.359 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.674    24.033    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X36Y74         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.930    35.263    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y74         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.284    35.547    
                         clock uncertainty           -0.035    35.512    
    SLICE_X36Y74         FDCE (Setup_fdce_C_CE)      -0.298    35.214    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.214    
                         arrival time                         -24.033    
  -------------------------------------------------------------------
                         slack                                 11.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.157ns (47.968%)  route 0.170ns (52.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.179     1.179    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.112     1.291 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.170     1.461    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X33Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.506 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.506    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X33Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.358     1.358    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.179     1.179    
    SLICE_X33Y78         FDCE (Hold_fdce_C_D)         0.056     1.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.197ns (45.140%)  route 0.239ns (54.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.179     1.179    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.099     1.278 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.239     1.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X33Y78         LUT3 (Prop_lut3_I2_O)        0.098     1.615 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.615    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X33Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.358     1.358    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.179     1.179    
    SLICE_X33Y78         FDCE (Hold_fdce_C_D)         0.071     1.250    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.157ns (31.569%)  route 0.340ns (68.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.179     1.179    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.112     1.291 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.340     1.631    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X33Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.676 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.676    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X33Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.358     1.358    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.179     1.179    
    SLICE_X33Y78         FDCE (Hold_fdce_C_D)         0.056     1.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.621ns  (logic 0.157ns (25.277%)  route 0.464ns (74.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 18.183 - 16.667 ) 
    Source Clock Delay      (SCD):    1.318ns = ( 17.984 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.318    17.984    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.112    18.096 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.280    18.376    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045    18.421 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.184    18.605    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.517    18.183    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X32Y79         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.199    17.984    
    SLICE_X32Y79         FDCE (Hold_fdce_C_D)         0.034    18.018    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.018    
                         arrival time                          18.605    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.157ns (32.806%)  route 0.322ns (67.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 17.879 - 16.667 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 18.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.359    18.026    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.112    18.138 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.135    18.273    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X31Y80         LUT5 (Prop_lut5_I4_O)        0.045    18.318 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.186    18.504    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.213    17.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.147    17.732    
    SLICE_X35Y78         FDCE (Hold_fdce_C_CE)       -0.075    17.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.657    
                         arrival time                          18.504    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.157ns (32.806%)  route 0.322ns (67.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 17.879 - 16.667 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 18.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.359    18.026    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.112    18.138 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.135    18.273    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X31Y80         LUT5 (Prop_lut5_I4_O)        0.045    18.318 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.186    18.504    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.213    17.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.147    17.732    
    SLICE_X35Y78         FDCE (Hold_fdce_C_CE)       -0.075    17.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.657    
                         arrival time                          18.504    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.157ns (32.806%)  route 0.322ns (67.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 17.879 - 16.667 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 18.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.359    18.026    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.112    18.138 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.135    18.273    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X31Y80         LUT5 (Prop_lut5_I4_O)        0.045    18.318 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.186    18.504    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.213    17.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.147    17.732    
    SLICE_X35Y78         FDCE (Hold_fdce_C_CE)       -0.075    17.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.657    
                         arrival time                          18.504    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.157ns (32.806%)  route 0.322ns (67.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 17.879 - 16.667 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 18.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.359    18.026    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.112    18.138 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.135    18.273    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X31Y80         LUT5 (Prop_lut5_I4_O)        0.045    18.318 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.186    18.504    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.213    17.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.147    17.732    
    SLICE_X35Y78         FDCE (Hold_fdce_C_CE)       -0.075    17.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.657    
                         arrival time                          18.504    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.157ns (32.806%)  route 0.322ns (67.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 17.879 - 16.667 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 18.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.359    18.026    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.112    18.138 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.135    18.273    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X31Y80         LUT5 (Prop_lut5_I4_O)        0.045    18.318 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.186    18.504    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.213    17.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.147    17.732    
    SLICE_X35Y78         FDCE (Hold_fdce_C_CE)       -0.075    17.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.657    
                         arrival time                          18.504    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.479ns  (logic 0.157ns (32.806%)  route 0.322ns (67.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 17.879 - 16.667 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 18.026 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.359    18.026    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.112    18.138 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.135    18.273    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X31Y80         LUT5 (Prop_lut5_I4_O)        0.045    18.318 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.186    18.504    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.213    17.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y78         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.147    17.732    
    SLICE_X35Y78         FDCE (Hold_fdce_C_CE)       -0.075    17.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.657    
                         arrival time                          18.504    
  -------------------------------------------------------------------
                         slack                                  0.847    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y79  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y78  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y81  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y81  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.878ns  (logic 26.064ns (58.078%)  route 18.814ns (41.922%))
  Logic Levels:           36  (CARRY4=20 DSP48E1=5 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.795    -0.746    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X2Y57          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.460 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.462    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1_n_106
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.980 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           1.132     6.113    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X78Y136        LUT2 (Prop_lut2_I0_O)        0.124     6.237 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88/O
                         net (fo=1, routed)           0.000     6.237    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88_n_0
    SLICE_X78Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.770 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73_n_0
    SLICE_X78Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_69/O[1]
                         net (fo=1, routed)           2.026     9.119    design_1_i/gradientdescent_0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/b[10]
    SLICE_X79Y101        LUT2 (Prop_lut2_I1_O)        0.306     9.425 r  design_1_i/gradientdescent_0/ARG__15_i_44/O
                         net (fo=1, routed)           0.000     9.425    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_0[2]
    SLICE_X79Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.823 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.823    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.157 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_11/O[1]
                         net (fo=2, routed)           0.538    10.694    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[5]_0[13]
    SLICE_X80Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.393 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.393    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.612 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_1/O[0]
                         net (fo=4, routed)           1.924    13.537    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[5]_18[16]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    17.559 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41/PCOUT[47]
                         net (fo=1, routed)           0.002    17.561    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42/P[1]
                         net (fo=2, routed)           1.020    20.099    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42_n_104
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124    20.223 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109/O
                         net (fo=1, routed)           0.000    20.223    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.603 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.603    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.926 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_210/O[1]
                         net (fo=2, routed)           1.237    22.163    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__42_0[1]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.335    22.498 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_70/O
                         net (fo=2, routed)           0.679    23.178    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X78Y77         LUT4 (Prop_lut4_I3_O)        0.331    23.509 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_74/O
                         net (fo=1, routed)           0.000    23.509    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__38_3[3]
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.885 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.885    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.208 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0/O[1]
                         net (fo=3, routed)           1.801    26.009    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0_n_6
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.306    26.315 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37/O
                         net (fo=2, routed)           0.451    26.765    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I1_O)        0.124    26.889 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6/O
                         net (fo=2, routed)           0.431    27.320    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.444 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10/O
                         net (fo=1, routed)           0.000    27.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.824 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.824    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.043 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           0.840    28.883    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_7[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    33.090 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    33.092    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    34.610 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.856    35.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.590 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    35.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.123 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.123    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.342 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           1.316    37.659    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_17[9]
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.295    37.954 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    37.954    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.487 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.487    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.604 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.604    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.721 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.721    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.838 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.955 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.955    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.270 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.446    39.715    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][31]
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.307    40.022 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__4_i_1__0/O
                         net (fo=49, routed)          4.110    44.132    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_2[14]
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.600    48.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/CLK
                         clock pessimism              0.488    49.068    
                         clock uncertainty           -0.103    48.965    
    DSP48_X0Y58          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    48.515    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -44.132    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.878ns  (logic 26.064ns (58.078%)  route 18.814ns (41.922%))
  Logic Levels:           36  (CARRY4=20 DSP48E1=5 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.795    -0.746    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X2Y57          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.460 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.462    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1_n_106
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.980 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           1.132     6.113    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X78Y136        LUT2 (Prop_lut2_I0_O)        0.124     6.237 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88/O
                         net (fo=1, routed)           0.000     6.237    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88_n_0
    SLICE_X78Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.770 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73_n_0
    SLICE_X78Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_69/O[1]
                         net (fo=1, routed)           2.026     9.119    design_1_i/gradientdescent_0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/b[10]
    SLICE_X79Y101        LUT2 (Prop_lut2_I1_O)        0.306     9.425 r  design_1_i/gradientdescent_0/ARG__15_i_44/O
                         net (fo=1, routed)           0.000     9.425    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_0[2]
    SLICE_X79Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.823 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.823    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.157 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_11/O[1]
                         net (fo=2, routed)           0.538    10.694    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[5]_0[13]
    SLICE_X80Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.393 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.393    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.612 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_1/O[0]
                         net (fo=4, routed)           1.924    13.537    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[5]_18[16]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    17.559 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41/PCOUT[47]
                         net (fo=1, routed)           0.002    17.561    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42/P[1]
                         net (fo=2, routed)           1.020    20.099    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42_n_104
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124    20.223 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109/O
                         net (fo=1, routed)           0.000    20.223    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.603 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.603    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.926 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_210/O[1]
                         net (fo=2, routed)           1.237    22.163    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__42_0[1]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.335    22.498 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_70/O
                         net (fo=2, routed)           0.679    23.178    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X78Y77         LUT4 (Prop_lut4_I3_O)        0.331    23.509 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_74/O
                         net (fo=1, routed)           0.000    23.509    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__38_3[3]
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.885 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.885    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.208 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0/O[1]
                         net (fo=3, routed)           1.801    26.009    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0_n_6
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.306    26.315 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37/O
                         net (fo=2, routed)           0.451    26.765    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I1_O)        0.124    26.889 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6/O
                         net (fo=2, routed)           0.431    27.320    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.444 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10/O
                         net (fo=1, routed)           0.000    27.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.824 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.824    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.043 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           0.840    28.883    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_7[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    33.090 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    33.092    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    34.610 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.856    35.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.590 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    35.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.123 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.123    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.342 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           1.316    37.659    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_17[9]
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.295    37.954 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    37.954    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.487 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.487    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.604 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.604    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.721 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.721    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.838 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.955 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.955    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.270 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.446    39.715    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][31]
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.307    40.022 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__4_i_1__0/O
                         net (fo=49, routed)          4.110    44.132    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_2[14]
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.600    48.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/CLK
                         clock pessimism              0.488    49.068    
                         clock uncertainty           -0.103    48.965    
    DSP48_X0Y58          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    48.515    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -44.132    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.728ns  (logic 26.064ns (58.272%)  route 18.664ns (41.728%))
  Logic Levels:           36  (CARRY4=20 DSP48E1=5 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.795    -0.746    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X2Y57          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.460 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.462    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1_n_106
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.980 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           1.132     6.113    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X78Y136        LUT2 (Prop_lut2_I0_O)        0.124     6.237 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88/O
                         net (fo=1, routed)           0.000     6.237    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88_n_0
    SLICE_X78Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.770 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73_n_0
    SLICE_X78Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_69/O[1]
                         net (fo=1, routed)           2.026     9.119    design_1_i/gradientdescent_0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/b[10]
    SLICE_X79Y101        LUT2 (Prop_lut2_I1_O)        0.306     9.425 r  design_1_i/gradientdescent_0/ARG__15_i_44/O
                         net (fo=1, routed)           0.000     9.425    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_0[2]
    SLICE_X79Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.823 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.823    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.157 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_11/O[1]
                         net (fo=2, routed)           0.538    10.694    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[5]_0[13]
    SLICE_X80Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.393 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.393    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.612 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_1/O[0]
                         net (fo=4, routed)           1.924    13.537    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[5]_18[16]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    17.559 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41/PCOUT[47]
                         net (fo=1, routed)           0.002    17.561    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42/P[1]
                         net (fo=2, routed)           1.020    20.099    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42_n_104
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124    20.223 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109/O
                         net (fo=1, routed)           0.000    20.223    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.603 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.603    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.926 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_210/O[1]
                         net (fo=2, routed)           1.237    22.163    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__42_0[1]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.335    22.498 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_70/O
                         net (fo=2, routed)           0.679    23.178    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X78Y77         LUT4 (Prop_lut4_I3_O)        0.331    23.509 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_74/O
                         net (fo=1, routed)           0.000    23.509    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__38_3[3]
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.885 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.885    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.208 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0/O[1]
                         net (fo=3, routed)           1.801    26.009    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0_n_6
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.306    26.315 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37/O
                         net (fo=2, routed)           0.451    26.765    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I1_O)        0.124    26.889 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6/O
                         net (fo=2, routed)           0.431    27.320    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.444 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10/O
                         net (fo=1, routed)           0.000    27.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.824 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.824    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.043 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           0.840    28.883    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_7[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    33.090 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    33.092    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    34.610 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.856    35.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.590 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    35.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.123 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.123    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.342 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           1.316    37.659    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_17[9]
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.295    37.954 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    37.954    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.487 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.487    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.604 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.604    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.721 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.721    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.838 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.955 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.955    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.270 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.446    39.715    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][31]
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.307    40.022 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__4_i_1__0/O
                         net (fo=49, routed)          3.960    43.982    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_2[14]
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.600    48.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/CLK
                         clock pessimism              0.488    49.068    
                         clock uncertainty           -0.103    48.965    
    DSP48_X0Y58          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    48.515    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -43.982    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.728ns  (logic 26.064ns (58.272%)  route 18.664ns (41.728%))
  Logic Levels:           36  (CARRY4=20 DSP48E1=5 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.795    -0.746    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X2Y57          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.460 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.462    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1_n_106
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.980 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           1.132     6.113    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X78Y136        LUT2 (Prop_lut2_I0_O)        0.124     6.237 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88/O
                         net (fo=1, routed)           0.000     6.237    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88_n_0
    SLICE_X78Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.770 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73_n_0
    SLICE_X78Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_69/O[1]
                         net (fo=1, routed)           2.026     9.119    design_1_i/gradientdescent_0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/b[10]
    SLICE_X79Y101        LUT2 (Prop_lut2_I1_O)        0.306     9.425 r  design_1_i/gradientdescent_0/ARG__15_i_44/O
                         net (fo=1, routed)           0.000     9.425    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_0[2]
    SLICE_X79Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.823 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.823    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.157 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_11/O[1]
                         net (fo=2, routed)           0.538    10.694    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[5]_0[13]
    SLICE_X80Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.393 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.393    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.612 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_1/O[0]
                         net (fo=4, routed)           1.924    13.537    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[5]_18[16]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    17.559 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41/PCOUT[47]
                         net (fo=1, routed)           0.002    17.561    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42/P[1]
                         net (fo=2, routed)           1.020    20.099    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42_n_104
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124    20.223 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109/O
                         net (fo=1, routed)           0.000    20.223    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.603 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.603    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.926 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_210/O[1]
                         net (fo=2, routed)           1.237    22.163    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__42_0[1]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.335    22.498 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_70/O
                         net (fo=2, routed)           0.679    23.178    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X78Y77         LUT4 (Prop_lut4_I3_O)        0.331    23.509 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_74/O
                         net (fo=1, routed)           0.000    23.509    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__38_3[3]
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.885 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.885    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.208 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0/O[1]
                         net (fo=3, routed)           1.801    26.009    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0_n_6
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.306    26.315 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37/O
                         net (fo=2, routed)           0.451    26.765    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I1_O)        0.124    26.889 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6/O
                         net (fo=2, routed)           0.431    27.320    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.444 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10/O
                         net (fo=1, routed)           0.000    27.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.824 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.824    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.043 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           0.840    28.883    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_7[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    33.090 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    33.092    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    34.610 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.856    35.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.590 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    35.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.123 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.123    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.342 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           1.316    37.659    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_17[9]
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.295    37.954 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    37.954    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.487 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.487    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.604 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.604    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.721 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.721    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.838 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.955 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.955    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.270 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.446    39.715    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][31]
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.307    40.022 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__4_i_1__0/O
                         net (fo=49, routed)          3.960    43.982    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_2[14]
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.600    48.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/CLK
                         clock pessimism              0.488    49.068    
                         clock uncertainty           -0.103    48.965    
    DSP48_X0Y58          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    48.515    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -43.982    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.668ns  (logic 25.982ns (58.167%)  route 18.686ns (41.833%))
  Logic Levels:           36  (CARRY4=20 DSP48E1=5 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.795    -0.746    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X2Y57          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.460 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.462    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1_n_106
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.980 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           1.132     6.113    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X78Y136        LUT2 (Prop_lut2_I0_O)        0.124     6.237 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88/O
                         net (fo=1, routed)           0.000     6.237    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88_n_0
    SLICE_X78Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.770 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73_n_0
    SLICE_X78Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_69/O[1]
                         net (fo=1, routed)           2.026     9.119    design_1_i/gradientdescent_0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/b[10]
    SLICE_X79Y101        LUT2 (Prop_lut2_I1_O)        0.306     9.425 r  design_1_i/gradientdescent_0/ARG__15_i_44/O
                         net (fo=1, routed)           0.000     9.425    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_0[2]
    SLICE_X79Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.823 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.823    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.157 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_11/O[1]
                         net (fo=2, routed)           0.538    10.694    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[5]_0[13]
    SLICE_X80Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.393 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.393    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.612 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_1/O[0]
                         net (fo=4, routed)           1.924    13.537    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[5]_18[16]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    17.559 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41/PCOUT[47]
                         net (fo=1, routed)           0.002    17.561    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42/P[1]
                         net (fo=2, routed)           1.020    20.099    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42_n_104
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124    20.223 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109/O
                         net (fo=1, routed)           0.000    20.223    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.603 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.603    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.926 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_210/O[1]
                         net (fo=2, routed)           1.237    22.163    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__42_0[1]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.335    22.498 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_70/O
                         net (fo=2, routed)           0.679    23.178    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X78Y77         LUT4 (Prop_lut4_I3_O)        0.331    23.509 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_74/O
                         net (fo=1, routed)           0.000    23.509    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__38_3[3]
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.885 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.885    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.208 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0/O[1]
                         net (fo=3, routed)           1.801    26.009    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0_n_6
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.306    26.315 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37/O
                         net (fo=2, routed)           0.451    26.765    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I1_O)        0.124    26.889 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6/O
                         net (fo=2, routed)           0.431    27.320    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.444 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10/O
                         net (fo=1, routed)           0.000    27.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.824 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.824    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.043 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           0.840    28.883    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_7[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    33.090 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    33.092    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    34.610 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.856    35.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.590 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    35.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.123 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.123    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.342 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           1.316    37.659    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_17[9]
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.295    37.954 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    37.954    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.487 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.487    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.604 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.604    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.721 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.721    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.838 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.955 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.955    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.194 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_4/O[2]
                         net (fo=2, routed)           0.444    39.637    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][30]
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.301    39.938 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__4_i_2__0/O
                         net (fo=13, routed)          3.984    43.923    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_2[13]
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.600    48.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/CLK
                         clock pessimism              0.488    49.068    
                         clock uncertainty           -0.103    48.965    
    DSP48_X0Y58          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    48.515    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -43.923    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.622ns  (logic 25.954ns (58.164%)  route 18.668ns (41.836%))
  Logic Levels:           35  (CARRY4=19 DSP48E1=5 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.795    -0.746    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X2Y57          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.460 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.462    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1_n_106
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.980 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           1.132     6.113    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X78Y136        LUT2 (Prop_lut2_I0_O)        0.124     6.237 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88/O
                         net (fo=1, routed)           0.000     6.237    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88_n_0
    SLICE_X78Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.770 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73_n_0
    SLICE_X78Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_69/O[1]
                         net (fo=1, routed)           2.026     9.119    design_1_i/gradientdescent_0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/b[10]
    SLICE_X79Y101        LUT2 (Prop_lut2_I1_O)        0.306     9.425 r  design_1_i/gradientdescent_0/ARG__15_i_44/O
                         net (fo=1, routed)           0.000     9.425    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_0[2]
    SLICE_X79Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.823 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.823    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.157 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_11/O[1]
                         net (fo=2, routed)           0.538    10.694    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[5]_0[13]
    SLICE_X80Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.393 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.393    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.612 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_1/O[0]
                         net (fo=4, routed)           1.924    13.537    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[5]_18[16]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    17.559 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41/PCOUT[47]
                         net (fo=1, routed)           0.002    17.561    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42/P[1]
                         net (fo=2, routed)           1.020    20.099    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42_n_104
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124    20.223 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109/O
                         net (fo=1, routed)           0.000    20.223    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.603 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.603    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.926 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_210/O[1]
                         net (fo=2, routed)           1.237    22.163    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__42_0[1]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.335    22.498 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_70/O
                         net (fo=2, routed)           0.679    23.178    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X78Y77         LUT4 (Prop_lut4_I3_O)        0.331    23.509 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_74/O
                         net (fo=1, routed)           0.000    23.509    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__38_3[3]
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.885 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.885    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.208 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0/O[1]
                         net (fo=3, routed)           1.801    26.009    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0_n_6
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.306    26.315 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37/O
                         net (fo=2, routed)           0.451    26.765    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I1_O)        0.124    26.889 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6/O
                         net (fo=2, routed)           0.431    27.320    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.444 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10/O
                         net (fo=1, routed)           0.000    27.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.824 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.824    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.043 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           0.840    28.883    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_7[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    33.090 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    33.092    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    34.610 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.856    35.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.590 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    35.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.123 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.123    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.342 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           1.316    37.659    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_17[9]
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.295    37.954 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    37.954    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.487 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.487    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.604 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.604    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.721 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.721    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.838 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.161 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.458    39.618    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][25]
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.306    39.924 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__4_i_7/O
                         net (fo=13, routed)          3.952    43.876    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_2[8]
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.600    48.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/CLK
                         clock pessimism              0.488    49.068    
                         clock uncertainty           -0.103    48.965    
    DSP48_X0Y58          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    48.515    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -43.876    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.575ns  (logic 25.947ns (58.210%)  route 18.628ns (41.790%))
  Logic Levels:           35  (CARRY4=19 DSP48E1=5 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.795    -0.746    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X2Y57          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.460 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.462    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1_n_106
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.980 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           1.132     6.113    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X78Y136        LUT2 (Prop_lut2_I0_O)        0.124     6.237 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88/O
                         net (fo=1, routed)           0.000     6.237    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88_n_0
    SLICE_X78Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.770 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73_n_0
    SLICE_X78Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_69/O[1]
                         net (fo=1, routed)           2.026     9.119    design_1_i/gradientdescent_0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/b[10]
    SLICE_X79Y101        LUT2 (Prop_lut2_I1_O)        0.306     9.425 r  design_1_i/gradientdescent_0/ARG__15_i_44/O
                         net (fo=1, routed)           0.000     9.425    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_0[2]
    SLICE_X79Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.823 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.823    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.157 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_11/O[1]
                         net (fo=2, routed)           0.538    10.694    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[5]_0[13]
    SLICE_X80Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.393 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.393    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.612 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_1/O[0]
                         net (fo=4, routed)           1.924    13.537    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[5]_18[16]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    17.559 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41/PCOUT[47]
                         net (fo=1, routed)           0.002    17.561    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42/P[1]
                         net (fo=2, routed)           1.020    20.099    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42_n_104
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124    20.223 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109/O
                         net (fo=1, routed)           0.000    20.223    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.603 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.603    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.926 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_210/O[1]
                         net (fo=2, routed)           1.237    22.163    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__42_0[1]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.335    22.498 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_70/O
                         net (fo=2, routed)           0.679    23.178    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X78Y77         LUT4 (Prop_lut4_I3_O)        0.331    23.509 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_74/O
                         net (fo=1, routed)           0.000    23.509    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__38_3[3]
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.885 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.885    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.208 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0/O[1]
                         net (fo=3, routed)           1.801    26.009    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0_n_6
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.306    26.315 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37/O
                         net (fo=2, routed)           0.451    26.765    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I1_O)        0.124    26.889 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6/O
                         net (fo=2, routed)           0.431    27.320    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.444 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10/O
                         net (fo=1, routed)           0.000    27.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.824 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.824    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.043 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           0.840    28.883    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_7[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    33.090 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    33.092    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    34.610 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.856    35.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.590 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    35.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.123 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.123    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.342 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           1.316    37.659    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_17[9]
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.295    37.954 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    37.954    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.487 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.487    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.604 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.604    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.721 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.721    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.838 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.153 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3/O[3]
                         net (fo=2, routed)           0.625    39.778    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][27]
    SLICE_X52Y80         LUT3 (Prop_lut3_I0_O)        0.307    40.085 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__4_i_5/O
                         net (fo=13, routed)          3.744    43.829    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_2[10]
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.600    48.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/CLK
                         clock pessimism              0.488    49.068    
                         clock uncertainty           -0.103    48.965    
    DSP48_X0Y58          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    48.515    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -43.829    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.571ns  (logic 25.956ns (58.235%)  route 18.615ns (41.765%))
  Logic Levels:           36  (CARRY4=20 DSP48E1=5 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.795    -0.746    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X2Y57          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.460 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.462    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1_n_106
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.980 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           1.132     6.113    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X78Y136        LUT2 (Prop_lut2_I0_O)        0.124     6.237 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88/O
                         net (fo=1, routed)           0.000     6.237    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88_n_0
    SLICE_X78Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.770 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73_n_0
    SLICE_X78Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_69/O[1]
                         net (fo=1, routed)           2.026     9.119    design_1_i/gradientdescent_0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/b[10]
    SLICE_X79Y101        LUT2 (Prop_lut2_I1_O)        0.306     9.425 r  design_1_i/gradientdescent_0/ARG__15_i_44/O
                         net (fo=1, routed)           0.000     9.425    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_0[2]
    SLICE_X79Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.823 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.823    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.157 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_11/O[1]
                         net (fo=2, routed)           0.538    10.694    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[5]_0[13]
    SLICE_X80Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.393 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.393    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.612 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_1/O[0]
                         net (fo=4, routed)           1.924    13.537    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[5]_18[16]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    17.559 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41/PCOUT[47]
                         net (fo=1, routed)           0.002    17.561    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42/P[1]
                         net (fo=2, routed)           1.020    20.099    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42_n_104
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124    20.223 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109/O
                         net (fo=1, routed)           0.000    20.223    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.603 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.603    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.926 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_210/O[1]
                         net (fo=2, routed)           1.237    22.163    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__42_0[1]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.335    22.498 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_70/O
                         net (fo=2, routed)           0.679    23.178    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X78Y77         LUT4 (Prop_lut4_I3_O)        0.331    23.509 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_74/O
                         net (fo=1, routed)           0.000    23.509    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__38_3[3]
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.885 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.885    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.208 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0/O[1]
                         net (fo=3, routed)           1.801    26.009    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0_n_6
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.306    26.315 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37/O
                         net (fo=2, routed)           0.451    26.765    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I1_O)        0.124    26.889 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6/O
                         net (fo=2, routed)           0.431    27.320    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.444 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10/O
                         net (fo=1, routed)           0.000    27.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.824 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.824    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.043 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           0.840    28.883    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_7[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    33.090 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    33.092    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    34.610 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.856    35.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.590 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    35.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.123 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.123    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.342 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           1.316    37.659    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_17[9]
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.295    37.954 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    37.954    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.487 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.487    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.604 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.604    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.721 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.721    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.838 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.955 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.955    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.174 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_4/O[0]
                         net (fo=2, routed)           0.450    39.624    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][28]
    SLICE_X57Y80         LUT3 (Prop_lut3_I0_O)        0.295    39.919 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__4_i_4__0/O
                         net (fo=13, routed)          3.907    43.826    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_2[11]
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.600    48.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/CLK
                         clock pessimism              0.488    49.068    
                         clock uncertainty           -0.103    48.965    
    DSP48_X0Y58          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    48.515    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -43.826    
  -------------------------------------------------------------------
                         slack                                  4.689    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.563ns  (logic 25.865ns (58.042%)  route 18.698ns (41.958%))
  Logic Levels:           35  (CARRY4=19 DSP48E1=5 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.795    -0.746    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X2Y57          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.460 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.462    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1_n_106
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.980 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           1.132     6.113    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X78Y136        LUT2 (Prop_lut2_I0_O)        0.124     6.237 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88/O
                         net (fo=1, routed)           0.000     6.237    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88_n_0
    SLICE_X78Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.770 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73_n_0
    SLICE_X78Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_69/O[1]
                         net (fo=1, routed)           2.026     9.119    design_1_i/gradientdescent_0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/b[10]
    SLICE_X79Y101        LUT2 (Prop_lut2_I1_O)        0.306     9.425 r  design_1_i/gradientdescent_0/ARG__15_i_44/O
                         net (fo=1, routed)           0.000     9.425    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_0[2]
    SLICE_X79Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.823 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.823    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.157 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_11/O[1]
                         net (fo=2, routed)           0.538    10.694    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[5]_0[13]
    SLICE_X80Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.393 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.393    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.612 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_1/O[0]
                         net (fo=4, routed)           1.924    13.537    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[5]_18[16]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    17.559 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41/PCOUT[47]
                         net (fo=1, routed)           0.002    17.561    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42/P[1]
                         net (fo=2, routed)           1.020    20.099    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42_n_104
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124    20.223 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109/O
                         net (fo=1, routed)           0.000    20.223    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.603 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.603    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.926 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_210/O[1]
                         net (fo=2, routed)           1.237    22.163    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__42_0[1]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.335    22.498 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_70/O
                         net (fo=2, routed)           0.679    23.178    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X78Y77         LUT4 (Prop_lut4_I3_O)        0.331    23.509 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_74/O
                         net (fo=1, routed)           0.000    23.509    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__38_3[3]
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.885 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.885    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.208 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0/O[1]
                         net (fo=3, routed)           1.801    26.009    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0_n_6
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.306    26.315 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37/O
                         net (fo=2, routed)           0.451    26.765    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I1_O)        0.124    26.889 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6/O
                         net (fo=2, routed)           0.431    27.320    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.444 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10/O
                         net (fo=1, routed)           0.000    27.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.824 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.824    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.043 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           0.840    28.883    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_7[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    33.090 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    33.092    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    34.610 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.856    35.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.590 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    35.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.123 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.123    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.342 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           1.316    37.659    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_17[9]
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.295    37.954 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    37.954    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.487 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.487    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.604 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.604    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.721 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.721    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.838 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.838    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.077 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_3/O[2]
                         net (fo=2, routed)           0.638    39.715    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][26]
    SLICE_X52Y80         LUT3 (Prop_lut3_I0_O)        0.301    40.016 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__4_i_6/O
                         net (fo=13, routed)          3.801    43.817    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_2[9]
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.600    48.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/CLK
                         clock pessimism              0.488    49.068    
                         clock uncertainty           -0.103    48.965    
    DSP48_X0Y58          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    48.515    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -43.817    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        44.516ns  (logic 25.837ns (58.039%)  route 18.679ns (41.961%))
  Logic Levels:           34  (CARRY4=18 DSP48E1=5 LUT2=5 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 48.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.795    -0.746    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X2Y57          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.460 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.462    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__1_n_106
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.980 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2/P[0]
                         net (fo=2, routed)           1.132     6.113    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__2_n_105
    SLICE_X78Y136        LUT2 (Prop_lut2_I0_O)        0.124     6.237 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88/O
                         net (fo=1, routed)           0.000     6.237    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88_n_0
    SLICE_X78Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.770 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.770    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73_n_0
    SLICE_X78Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_69/O[1]
                         net (fo=1, routed)           2.026     9.119    design_1_i/gradientdescent_0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/b[10]
    SLICE_X79Y101        LUT2 (Prop_lut2_I1_O)        0.306     9.425 r  design_1_i/gradientdescent_0/ARG__15_i_44/O
                         net (fo=1, routed)           0.000     9.425    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__6_0[2]
    SLICE_X79Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.823 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.823    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16_n_0
    SLICE_X79Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.157 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_11/O[1]
                         net (fo=2, routed)           0.538    10.694    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[5]_0[13]
    SLICE_X80Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    11.393 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.393    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2_n_0
    SLICE_X80Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.612 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_1/O[0]
                         net (fo=4, routed)           1.924    13.537    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[5]_18[16]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.022    17.559 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41/PCOUT[47]
                         net (fo=1, routed)           0.002    17.561    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__41_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.079 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42/P[1]
                         net (fo=2, routed)           1.020    20.099    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__42_n_104
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124    20.223 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109/O
                         net (fo=1, routed)           0.000    20.223    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_109_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.603 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.603    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_103_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.926 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_210/O[1]
                         net (fo=2, routed)           1.237    22.163    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__42_0[1]
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.335    22.498 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_70/O
                         net (fo=2, routed)           0.679    23.178    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_2[3]
    SLICE_X78Y77         LUT4 (Prop_lut4_I3_O)        0.331    23.509 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_i_74/O
                         net (fo=1, routed)           0.000    23.509    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__38_3[3]
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.885 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.885    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_42_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.208 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0/O[1]
                         net (fo=3, routed)           1.801    26.009    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_72__0_n_6
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.306    26.315 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37/O
                         net (fo=2, routed)           0.451    26.765    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_37_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I1_O)        0.124    26.889 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6/O
                         net (fo=2, routed)           0.431    27.320    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_6_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.444 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10/O
                         net (fo=1, routed)           0.000    27.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_10_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.824 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.824    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__5_i_1_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.043 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__3_i_4__0/O[0]
                         net (fo=1, routed)           0.840    28.883    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[0]_7[16]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    33.090 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5/PCOUT[47]
                         net (fo=1, routed)           0.002    33.092    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__5_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    34.610 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6/P[0]
                         net (fo=2, routed)           0.856    35.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__6_n_105
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.590 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19/O
                         net (fo=1, routed)           0.000    35.590    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_19_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.123 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.123    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_13_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.342 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_13/O[0]
                         net (fo=1, routed)           1.316    37.659    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[0]_17[9]
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.295    37.954 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10/O
                         net (fo=1, routed)           0.000    37.954    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_10_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.487 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.487    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.604 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.604    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.721 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.721    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.044 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.508    39.552    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[0][21]
    SLICE_X52Y79         LUT3 (Prop_lut3_I0_O)        0.306    39.858 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__4_i_11/O
                         net (fo=13, routed)          3.913    43.771    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__46_2[4]
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        1.600    48.580    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y58          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28/CLK
                         clock pessimism              0.488    49.068    
                         clock uncertainty           -0.103    48.965    
    DSP48_X0Y58          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    48.515    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__28
  -------------------------------------------------------------------
                         required time                         48.515    
                         arrival time                         -43.771    
  -------------------------------------------------------------------
                         slack                                  4.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_M00_AXIS_inst/s_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[13].MEM_EX_Result_Inst/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.274%)  route 0.227ns (61.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.554    -0.610    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X52Y77         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_M00_AXIS_inst/s_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_M00_AXIS_inst/s_data_reg[18]/Q
                         net (fo=2, routed)           0.227    -0.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[13].MEM_EX_Result_Inst/S0_AXIS_TDATA[0]
    SLICE_X49Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[13].MEM_EX_Result_Inst/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.821    -0.852    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[13].MEM_EX_Result_Inst/Clk
    SLICE_X49Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[13].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism              0.504    -0.348    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.070    -0.278    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[13].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.981%)  route 0.230ns (62.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.553    -0.611    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X47Y75         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[7]/Q
                         net (fo=12, routed)          0.230    -0.240    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_tdata[24]
    SLICE_X52Y75         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.818    -0.855    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X52Y75         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[24]/C
                         clock pessimism              0.504    -0.351    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.066    -0.285    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[24]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.626%)  route 0.117ns (45.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.569    -0.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X44Y52         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/Q
                         net (fo=8, routed)           0.117    -0.337    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X42Y51         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.839    -0.834    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y51         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.255    -0.579    
    SLICE_X42Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.396    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.874%)  route 0.275ns (66.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.560    -0.604    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y67         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/Q
                         net (fo=7, routed)           0.275    -0.188    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/EX_Op1_reg[0][14]
    SLICE_X53Y68         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.825    -0.848    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X53Y68         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[17]/C
                         clock pessimism              0.504    -0.344    
    SLICE_X53Y68         FDRE (Hold_fdre_C_D)         0.070    -0.274    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[17]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.852%)  route 0.248ns (60.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.558    -0.606    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X50Y68         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[26]/Q
                         net (fo=58, routed)          0.248    -0.195    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_tdata[5]
    SLICE_X54Y70         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.823    -0.850    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s00_axis_aclk
    SLICE_X54Y70         FDRE                                         r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[5]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.052    -0.294    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/s_alpha_reg[5]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.952%)  route 0.128ns (50.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.558    -0.606    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y71         FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDSE (Prop_fdse_C_Q)         0.128    -0.478 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/Q
                         net (fo=4, routed)           0.128    -0.350    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S117_in
    SLICE_X42Y71         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.826    -0.847    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y71         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.255    -0.592    
    SLICE_X42Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.569    -0.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X43Y52         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[28]/Q
                         net (fo=1, routed)           0.110    -0.344    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X42Y51         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.839    -0.834    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y51         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.255    -0.579    
    SLICE_X42Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.462    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.031%)  route 0.319ns (57.969%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.571    -0.593    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/Q
                         net (fo=4, routed)           0.145    -0.307    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/valid_rx
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.045    -0.262 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_6/O
                         net (fo=6, routed)           0.174    -0.089    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_6_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.044 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[1]
    SLICE_X36Y49         FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.912    -0.761    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X36Y49         FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.504    -0.257    
    SLICE_X36Y49         FDSE (Hold_fdse_C_D)         0.092    -0.165    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.570    -0.594    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y53         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.397    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X37Y53         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.841    -0.832    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y53         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.594    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.075    -0.519    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.561    -0.603    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X31Y71         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.406    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X31Y71         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1811, routed)        0.830    -0.843    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X31Y71         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.075    -0.528    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y11     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y11     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y8      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y8      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y8      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y8      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y14     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y14     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y61     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y61     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X46Y70     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X50Y62     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X50Y62     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



