#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Wed Apr 22 10:04:34 2015
# Process ID: 13580
# Log file: T:/accel/accel.runs/impl_1/design_1_wrapper.vdi
# Journal file: T:/accel/accel.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/sw/U0'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/sw/U0'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/sw/U0'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/sw/U0'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/btn/U0'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/btn/U0'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/btn/U0'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/btn/U0'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/rst/U0'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/rst/U0'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/rst/U0'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/rst/U0'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axis_sw/U0'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axis_sw/U0'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axis_sw/U0'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axis_sw/U0'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc] for cell 'design_1_i/Axis_Data/U0'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc] for cell 'design_1_i/Axis_Data/U0'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc] for cell 'design_1_i/Axis_Data/U0'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc] for cell 'design_1_i/Axis_Data/U0'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/CE/U0'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/CE/U0'
Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/CE/U0'
Finished Parsing XDC File [t:/accel/accel.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/CE/U0'
Parsing XDC File [T:/accel/accel.srcs/constrs_1/imports/LedsButtonsSwitchesModel/ZYBO_Master.xdc]
Finished Parsing XDC File [T:/accel/accel.srcs/constrs_1/imports/LedsButtonsSwitchesModel/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 500.910 ; gain = 304.398
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 504.000 ; gain = 0.523
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ecafb9f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.570 . Memory (MB): peak = 982.242 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 6 load pin(s).
INFO: [Opt 31-10] Eliminated 727 cells.
Phase 2 Constant Propagation | Checksum: adc4b869

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 982.242 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1528 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1290 unconnected cells.
Phase 3 Sweep | Checksum: 151306aa5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 982.242 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 151306aa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 982.242 ; gain = 0.000
Implement Debug Cores | Checksum: 14222004a
Logic Optimization | Checksum: 14222004a

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 151306aa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 982.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 982.242 ; gain = 481.332
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 982.242 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file T:/accel/accel.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 6b4d3dee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 982.242 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 982.242 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 982.242 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 30982c16

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 982.242 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 30982c16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 30982c16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 6661d6b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 997.578 ; gain = 15.336
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 837e9743

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: e6e478c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 997.578 ; gain = 15.336
Phase 2.1.2.1 Place Init Design | Checksum: 13ae0b4f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 997.578 ; gain = 15.336
Phase 2.1.2 Build Placer Netlist Model | Checksum: 13ae0b4f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 13ae0b4f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 997.578 ; gain = 15.336
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 13ae0b4f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 997.578 ; gain = 15.336
Phase 2.1 Placer Initialization Core | Checksum: 13ae0b4f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 997.578 ; gain = 15.336
Phase 2 Placer Initialization | Checksum: 13ae0b4f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 11aba102c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 11aba102c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 12bde34a8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1554a3418

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: bee05415

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 18c3d86b9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 16ab50637

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 997.578 ; gain = 15.336
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 16ab50637

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 16ab50637

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 16ab50637

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 16ab50637

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 997.578 ; gain = 15.336
Phase 4 Detail Placement | Checksum: 16ab50637

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1dee9a4b0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 1bf8e8e28

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 997.578 ; gain = 15.336
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.624. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1bf8e8e28

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 997.578 ; gain = 15.336
Phase 5.2 Post Placement Optimization | Checksum: 1bf8e8e28

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1bf8e8e28

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1bf8e8e28

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 997.578 ; gain = 15.336
Phase 5.4 Placer Reporting | Checksum: 1bf8e8e28

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 997.578 ; gain = 15.336

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 283df97f4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 997.578 ; gain = 15.336
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 283df97f4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 997.578 ; gain = 15.336
Ending Placer Task | Checksum: 1ab0f269f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 997.578 ; gain = 15.336
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 997.578 ; gain = 15.336
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 997.578 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 997.578 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: abfad999

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1053.430 ; gain = 55.852

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: abfad999

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1055.117 ; gain = 57.539

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: abfad999

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1062.832 ; gain = 65.254
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10db9d2ab

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1079.109 ; gain = 81.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.782  | TNS=0      | WHS=-0.187 | THS=-105   |

Phase 2 Router Initialization | Checksum: d220eab2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1079.109 ; gain = 81.531

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12ae38a73

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1079.109 ; gain = 81.531

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1031
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X1Y45/IMUX9
Overlapping nets: 2
	design_1_i/processing_system7_0/inst/M_AXI_GP0_ARADDR[25]
	design_1_i/processing_system7_0/inst/M_AXI_GP0_ARADDR[24]

 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 22445f615

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1079.109 ; gain = 81.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.604  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23d74cfa3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1079.109 ; gain = 81.531

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X2Y35/IMUX_L32
Overlapping nets: 2
	design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_id_reg__0[8]
	design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_id_reg__0[7]

 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1672b8d80

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1079.109 ; gain = 81.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.528  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1672b8d80

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1079.109 ; gain = 81.531
Phase 4 Rip-up And Reroute | Checksum: 1672b8d80

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1079.109 ; gain = 81.531

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1ad490d2e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1079.109 ; gain = 81.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.643  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1ad490d2e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1079.109 ; gain = 81.531

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1ad490d2e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1079.109 ; gain = 81.531

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 15fb856ac

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1079.109 ; gain = 81.531
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.643  | TNS=0      | WHS=0.011  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 151ce02f4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1079.109 ; gain = 81.531

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.25605 %
  Global Horizontal Routing Utilization  = 4.42188 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1add0b87c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1079.109 ; gain = 81.531

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1add0b87c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1079.109 ; gain = 81.531

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1bd84351e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1079.109 ; gain = 81.531

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.643  | TNS=0      | WHS=0.011  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1bd84351e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1079.109 ; gain = 81.531
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 1079.109 ; gain = 81.531
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1079.109 ; gain = 81.531
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1079.109 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file T:/accel/accel.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1443.969 ; gain = 331.605
WARNING: [Vivado_Tcl 4-319] File design_1_wrapper.mmi does not exist
INFO: [Common 17-206] Exiting Vivado at Wed Apr 22 10:07:16 2015...
