help
quit
exit
help
exit
help
quit
exit
help
load ../../../memory_test
run
load ../../../memory_test.float
run
exit
exit
load ../../../memory_test
run
mem 
mem 0x400000
m
mem 0x400028d0 64
quitr
exit
mem 0x4000000
exit
help
load ../../test_2
run
load ../../test_1
run
mem 0x40000000
0x400028d0 64
0x400028D0 64
mem 0x400028D0 64
exit
load ../../test_2
run
load ../../test_1
mem 0x000028d0
run
exit
exit
help
load ../../test_1
run
help
mem 0xFFFFF000 FF
mem 0xFFFFF000 FFF
mem 0xFFFFF000 FF
mem 0xFFFFF800
mem 0xFFFFF800 1f
mem 0xFFFFF800 1f0
mem 0xFFFFF800 2f
mem 0xFFFFF800 1f
mem 0xFFEFF800 1f
mem 0xFFFFF000
exit
load ../../test_1
run
exit
load ../../test_2
run
load ../../test_1
mem 0x400028d0 64
mem 0x400028d0
run
mem 0x400028d0
load ../../test_2
run
run
load ../../test_2
run
exit
mem 0xFFFFF000
quit
exit
exit
exit
mem 0xff9110000
mem 0xff9110004
mem 0xff9200000
mem 0xff9200000 128
mem 0xff9200000 164
mem 0xff9200000 64
mem 0xff9200000 68
mem 0xff9100000 64
quit
exit
inst
inst
inst 11
inst
inst
break leon3_dsu.c:493
quit
inst
inst
inst
inst
inst
inst
isnt
inst
inst
mem 0xE010ffb0
mem 0xE010ffb0 128
inst
isnt
inst
inst
isnt
inst
inst
inst
inst
inst
inst
mem 0xe0110000
0xe0100000
mem 0xe0100000
inst
inst
inst
inst
inst
inst
inst
reg
reg
reg
reg
reg
reg
reg
reg
reg
reg
reg i0
reg i0
reg
reg o6
reg i0
reg i0
reg 
reg 06
reg o6
reg
reg w0
reg w1
reg w2
reg w3
reg
reg psr
reg tbr
reg wim
reg y
reg pc
reg npy
reg npc
reg wim
reg fsr
reg wim
reg
reg
reg f0
reg d0
fsr
reg fsr
reg
reg f0
ref f1
reg f1
reg d0
reg
reg f12
mem 0xe0301000 128
reg f0
reg
reg f0
ref f1
reg f1
reg f√ü
reg f0
reg f1
reg f0
reg f0
mem 0xe0301000
reg f0
reg
reg f0
reg f0
reg f0
reg f0
reg d0
reg d0
reg d0
reg d0
reg d1
reg d0
reg d1
reg 0
d
d
reg d0
reg d1
reg d2
reg d10
reg d10
reg d0
reg d10
reg d0
reg d1
reg d2
reg d3
reg f0
reg
reg g0
reg g0 1
reg g0
reg
reg g0 
reg g0 1
reg g0
reg g0
reg g0 1
reg
reg d0 1
help
reg
wmem 0xe0300200 1
reg
reg g0 1
reg
wmem 0xe0300200 1
reg
reg
reg i0 2
reg
reg
reg g1 2
reg
reg g2 2
reg
reg
mem 0xe0300000
mem 0xe0300000 64
mem 0xe0300000 62
reg
reg fsr
reg psr
reg
reg tbr
reg tbr
reg
reg y
reg y 1
reg y
reg
reg wim
reg pc
reg npc
reg fsr
reg sp
reg fp
reg sp
reg fp
reg
reg
reg i0
reg i0 1
reg
reg
reg w0
reg w0i0
reg w0i0 2
reg
reg
reg f0
reg f0
reg f0
reg f1
reg f2
reg f0
reg f0 1
reg d0
reg d1
reg f0
reg d0
reg f0
reg f0 0.25
reg f0
reg f0
reg f0 0.25
reg f0
reg d0
reg d0
reg d0
reg d0 0.5
reg d0 0.5
reg d0 0,5
reg d0
reg d0 0.25
reg d0
reg d0 0.25
reg d0
cpu
cpu
cpu
cpu
cpu
cpu enable 1
cpu
cpu disable 1
cpu
cpu active 1
cpu
cpu
cpu enable 1
cpu
cpu disable 1
cpu
cpu enable 1
cpu
cpu active 1
cpu 
cpu
cpu active 1
cpu
cpu active 1
cpu
cpu active 0
cpu
inst
inst
cpu
reg
inst
inst 20
mem 0xe00000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
mem 0xe0000000
memh 0xe0000000
memb 0xe0000000
memh 0xe0000000
mem 0xe0000000
help
mem 0x40000000
memh 0x40000000
memb 0x40000000
help
memb 0x40000000
mem 0x40000000
wash 4 0x40000000 0xDECAFBAD
mem 0x40000000
help
reg
cpu
cpu active 1
cpu
cpu enable 2
cpu
scan
help
scan
scan
scan
scan
load ../../test_1
mem 0x400028d0
mem 0x400028d0 64
run
load ../../test_2
run
load ../../test_1
mem 0x400028d0
run
mem 0x400028d0
reset 0
load ../../test_1
mem 0x400028d0
run
mem 0x400028d0
load ../../test_2
run
load ../../test_2
run
load ../../test_1
mem 0x400028d0
run
mem 0x400028d0
help
load ../../test_1
mem 0x400028d0 64
run
mem 0x400028d0 64
load ../../test_2
run
reg
cpu
