

================================================================
== Vivado HLS Report for 'finger_counter'
================================================================
* Date:           Mon Dec  7 20:43:22 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      9.52|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   28|  16797718|   28|  16797718|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    6|  16797696| 6 ~ 4101 |          -|          -| 1 ~ 4096 |    no    |
        | + Loop 1.1  |    3|      4098|         4|          1|          1| 1 ~ 4096 |    yes   |
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 28
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	7  / (!tmp_6)
	4  / (tmp_6)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	2  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
* FSM state operations: 

 <State 1>: 1.84ns
ST_1: prevcol [1/1] 0.00ns
entry:0  %prevcol = alloca i8                            ; <i8*> [#uses=3]

ST_1: prev [1/1] 0.00ns
entry:1  %prev = alloca i8                               ; <i8*> [#uses=3]

ST_1: pixel_in_val [1/1] 0.00ns
entry:2  %pixel_in_val = alloca i8                       ; <i8*> [#uses=3]

ST_1: empty [1/1] 0.00ns
entry:3  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_0_V, [8 x i8]* @str137, i32 0, i32 0, i32 0, [8 x i8]* @str137) ; <i32> [#uses=0]

ST_1: empty_121 [1/1] 0.00ns
entry:4  %empty_121 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str134, i32 0, i32 0, i32 0, [8 x i8]* @str134) ; <i32> [#uses=0]

ST_1: empty_122 [1/1] 0.00ns
entry:5  %empty_122 = call i32 (...)* @_ssdm_op_SpecFifo(i2* %gesture_V_V, [8 x i8]* @str92, i32 0, i32 0, i32 0, [8 x i8]* @str92) ; <i32> [#uses=0]

ST_1: src_cols_V_read_2 [1/1] 0.00ns
entry:6  %src_cols_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %src_cols_V_read) ; <i12> [#uses=2]

ST_1: src_rows_V_read_2 [1/1] 0.00ns
entry:7  %src_rows_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %src_rows_V_read) ; <i12> [#uses=2]

ST_1: retval_i_cast [1/1] 0.00ns
entry:8  %retval_i_cast = zext i12 %src_rows_V_read_2 to i13 ; <i13> [#uses=1]

ST_1: op2_assign [1/1] 1.84ns
entry:9  %op2_assign = add i13 %retval_i_cast, 1         ; <i13> [#uses=1]

ST_1: retval_i3_cast [1/1] 0.00ns
entry:10  %retval_i3_cast = zext i12 %src_cols_V_read_2 to i13 ; <i13> [#uses=1]

ST_1: op2_assign_3 [1/1] 1.84ns
entry:11  %op2_assign_3 = add i13 %retval_i3_cast, 1      ; <i13> [#uses=1]

ST_1: stg_41 [1/1] 1.39ns
entry:12  store i8 0, i8* %pixel_in_val

ST_1: stg_42 [1/1] 1.39ns
entry:13  store i8 0, i8* %prev

ST_1: stg_43 [1/1] 1.39ns
entry:14  store i8 0, i8* %prevcol

ST_1: stg_44 [1/1] 1.57ns
entry:15  br label %bb37


 <State 2>: 4.13ns
ST_2: t_V [1/1] 0.00ns
bb37:0  %t_V = phi i12 [ %i_V, %bb28 ], [ 0, %entry ]   ; <i12> [#uses=4]

ST_2: flip2 [1/1] 0.00ns
bb37:1  %flip2 = phi i32 [ %flip2_2, %bb28 ], [ 0, %entry ] ; <i32> [#uses=3]

ST_2: flip4 [1/1] 0.00ns
bb37:2  %flip4 = phi i32 [ %flip4_2, %bb28 ], [ 0, %entry ] ; <i32> [#uses=3]

ST_2: flip8 [1/1] 0.00ns
bb37:3  %flip8 = phi i32 [ %flip8_2, %bb28 ], [ 0, %entry ] ; <i32> [#uses=3]

ST_2: tmp_cast [1/1] 0.00ns
bb37:4  %tmp_cast = zext i12 %t_V to i13                ; <i13> [#uses=1]

ST_2: tmp_s [1/1] 2.18ns
bb37:5  %tmp_s = icmp ult i13 %tmp_cast, %op2_assign    ; <i1> [#uses=1]

ST_2: stg_51 [1/1] 0.00ns
bb37:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

ST_2: i_V [1/1] 1.84ns
bb37:7  %i_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_2: stg_53 [1/1] 0.00ns
bb37:8  br i1 %tmp_s, label %bb27.preheader, label %bb38_ifconv

ST_2: not [1/1] 2.14ns
bb27.preheader:0  %not = icmp ult i12 %t_V, %src_rows_V_read_2    ; <i1> [#uses=1]

ST_2: notrhs [1/1] 2.14ns
bb27.preheader:1  %notrhs = icmp ne i12 %t_V, 0                   ; <i1> [#uses=1]

ST_2: stg_56 [1/1] 1.57ns
bb27.preheader:2  br label %bb27

ST_2: tmp_2 [1/1] 0.00ns
bb38_ifconv:2  %tmp_2 = sext i32 %flip2 to i64                 ; <i64> [#uses=1]

ST_2: tmp_9 [9/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 3>: 3.51ns
ST_3: t_V_5 [1/1] 0.00ns
bb27:0  %t_V_5 = phi i12 [ %j_V, %bb26 ], [ 0, %bb27.preheader ] ; <i12> [#uses=5]

ST_3: rowcnt [1/1] 0.00ns
bb27:1  %rowcnt = phi i32 [ %rowcnt_2, %bb26 ], [ 0, %bb27.preheader ] ; <i32> [#uses=6]

ST_3: tmp_17_cast [1/1] 0.00ns
bb27:2  %tmp_17_cast = zext i12 %t_V_5 to i13           ; <i13> [#uses=2]

ST_3: tmp_6 [1/1] 2.18ns
bb27:3  %tmp_6 = icmp ult i13 %tmp_17_cast, %op2_assign_3 ; <i1> [#uses=1]

ST_3: stg_63 [1/1] 0.00ns
bb27:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

ST_3: j_V [1/1] 1.84ns
bb27:5  %j_V = add i12 %t_V_5, 1                        ; <i12> [#uses=1]

ST_3: stg_65 [1/1] 0.00ns
bb27:6  br i1 %tmp_6, label %bb3, label %bb28

ST_3: not6 [1/1] 2.14ns
bb3:2  %not6 = icmp ult i12 %t_V_5, %src_cols_V_read_2 ; <i1> [#uses=1]

ST_3: or_cond [1/1] 1.37ns
bb3:3  %or_cond = and i1 %not, %not6                   ; <i1> [#uses=1]

ST_3: stg_68 [1/1] 0.00ns
bb3:4  br i1 %or_cond, label %bb11, label %bb12_ifconv

ST_3: prevcol_1 [1/1] 0.00ns
bb12_ifconv:9  %prevcol_1 = trunc i12 %t_V_5 to i8             ; <i8> [#uses=1]

ST_3: notlhs [1/1] 2.14ns
bb12_ifconv:19  %notlhs = icmp ne i12 %t_V_5, 0                 ; <i1> [#uses=1]

ST_3: not_or_cond [1/1] 1.37ns
bb12_ifconv:20  %not_or_cond = and i1 %notrhs, %notlhs          ; <i1> [#uses=1]

ST_3: stg_72 [1/1] 0.00ns
bb12_ifconv:21  br i1 %not_or_cond, label %bb25, label %bb26


 <State 4>: 3.09ns
ST_4: tmp_27 [1/1] 1.70ns
bb11:0  %tmp_27 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_0_V) ; <i8> [#uses=1]

ST_4: stg_74 [1/1] 1.39ns
bb11:1  store i8 %tmp_27, i8* %pixel_in_val

ST_4: stg_75 [1/1] 0.00ns
bb11:2  br label %bb12_ifconv


 <State 5>: 9.52ns
ST_5: prevcol_load [1/1] 0.00ns
bb12_ifconv:0  %prevcol_load = load i8* %prevcol               ; <i8> [#uses=3]

ST_5: prev_load [1/1] 0.00ns
bb12_ifconv:1  %prev_load = load i8* %prev                     ; <i8> [#uses=3]

ST_5: pixel_in_val_5 [1/1] 0.00ns
bb12_ifconv:2  %pixel_in_val_5 = load i8* %pixel_in_val        ; <i8> [#uses=3]

ST_5: tmp_14 [1/1] 2.00ns
bb12_ifconv:5  %tmp_14 = icmp eq i8 %pixel_in_val_5, %prev_load ; <i1> [#uses=4]

ST_5: tmp_26_cast [1/1] 0.00ns
bb12_ifconv:6  %tmp_26_cast = zext i8 %prevcol_load to i13     ; <i13> [#uses=1]

ST_5: tmp_15 [1/1] 1.84ns
bb12_ifconv:7  %tmp_15 = sub i13 %tmp_17_cast, %tmp_26_cast    ; <i13> [#uses=1]

ST_5: retval_s [1/1] 2.18ns
bb12_ifconv:8  %retval_s = icmp ugt i13 %tmp_15, 20            ; <i1> [#uses=1]

ST_5: sel_tmp [1/1] 1.37ns
bb12_ifconv:10  %sel_tmp = xor i1 %tmp_14, true                 ; <i1> [#uses=1]

ST_5: sel_tmp1 [1/1] 1.37ns
bb12_ifconv:11  %sel_tmp1 = and i1 %retval_s, %sel_tmp          ; <i1> [#uses=3]

ST_5: prev_2 [1/1] 1.37ns
bb12_ifconv:12  %prev_2 = select i1 %sel_tmp1, i8 %pixel_in_val_5, i8 %prev_load ; <i8> [#uses=1]

ST_5: prev_3 [1/1] 1.37ns
bb12_ifconv:13  %prev_3 = select i1 %tmp_14, i8 %prev_load, i8 %prev_2 ; <i8> [#uses=1]

ST_5: prevcol_2 [1/1] 1.37ns
bb12_ifconv:14  %prevcol_2 = select i1 %sel_tmp1, i8 %prevcol_1, i8 %prevcol_load ; <i8> [#uses=1]

ST_5: prevcol_3 [1/1] 1.37ns
bb12_ifconv:15  %prevcol_3 = select i1 %tmp_14, i8 %prevcol_load, i8 %prevcol_2 ; <i8> [#uses=1]

ST_5: stg_89 [1/1] 1.70ns
bb25:0  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_0_V, i8 %pixel_in_val_5)

ST_5: stg_90 [1/1] 0.00ns
bb25:1  br label %bb26

ST_5: stg_91 [1/1] 1.39ns
bb26:1  store i8 %prev_3, i8* %prev

ST_5: stg_92 [1/1] 1.39ns
bb26:2  store i8 %prevcol_3, i8* %prevcol


 <State 6>: 5.18ns
ST_6: tmp_8 [1/1] 0.00ns
bb3:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str46) ; <i32> [#uses=1]

ST_6: stg_94 [1/1] 0.00ns
bb3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

ST_6: temp_V [1/1] 0.00ns
bb12_ifconv:3  %temp_V = load i2* @prevGesture_V, align 8      ; <i2> [#uses=1]

ST_6: stg_96 [1/1] 1.70ns
bb12_ifconv:4  call void @_ssdm_op_FifoWrite.volatile.i2P(i2* %gesture_V_V, i2 %temp_V)

ST_6: sel_tmp10_v_cast_cast [1/1] 1.37ns
bb12_ifconv:16  %sel_tmp10_v_cast_cast = select i1 %sel_tmp1, i32 1, i32 -1 ; <i32> [#uses=1]

ST_6: rowcnt_1 [1/1] 2.44ns
bb12_ifconv:17  %rowcnt_1 = add i32 %rowcnt, %sel_tmp10_v_cast_cast ; <i32> [#uses=1]

ST_6: rowcnt_2 [1/1] 1.37ns
bb12_ifconv:18  %rowcnt_2 = select i1 %tmp_14, i32 %rowcnt, i32 %rowcnt_1 ; <i32> [#uses=1]

ST_6: empty_123 [1/1] 0.00ns
bb26:0  %empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str46, i32 %tmp_8) ; <i32> [#uses=0]

ST_6: stg_101 [1/1] 0.00ns
bb26:3  br label %bb27


 <State 7>: 5.26ns
ST_7: flip2_1 [1/1] 2.44ns
bb28:0  %flip2_1 = add nsw i32 %flip2, 1                ; <i32> [#uses=1]

ST_7: tmp_10 [1/1] 2.52ns
bb28:1  %tmp_10 = icmp eq i32 %rowcnt, 2                ; <i1> [#uses=1]

ST_7: flip2_2 [1/1] 1.37ns
bb28:2  %flip2_2 = select i1 %tmp_10, i32 %flip2_1, i32 %flip2 ; <i32> [#uses=1]

ST_7: flip4_1 [1/1] 2.44ns
bb28:3  %flip4_1 = add nsw i32 %flip4, 1                ; <i32> [#uses=1]

ST_7: tmp_11 [1/1] 2.52ns
bb28:4  %tmp_11 = icmp eq i32 %rowcnt, 4                ; <i1> [#uses=1]

ST_7: flip4_2 [1/1] 1.37ns
bb28:5  %flip4_2 = select i1 %tmp_11, i32 %flip4_1, i32 %flip4 ; <i32> [#uses=1]

ST_7: tmp_12 [1/1] 2.52ns
bb28:6  %tmp_12 = icmp eq i32 %rowcnt, 6                ; <i1> [#uses=1]

ST_7: tmp_13 [1/1] 2.52ns
bb28:7  %tmp_13 = icmp eq i32 %rowcnt, 8                ; <i1> [#uses=1]

ST_7: flip8_1 [1/1] 2.44ns
bb28:8  %flip8_1 = add nsw i32 %flip8, 1                ; <i32> [#uses=1]

ST_7: or_cond5 [1/1] 1.37ns
bb28:9  %or_cond5 = or i1 %tmp_12, %tmp_13              ; <i1> [#uses=1]

ST_7: flip8_2 [1/1] 1.37ns
bb28:10  %flip8_2 = select i1 %or_cond5, i32 %flip8_1, i32 %flip8 ; <i32> [#uses=1]

ST_7: stg_113 [1/1] 0.00ns
bb28:11  br label %bb37


 <State 8>: 4.13ns
ST_8: tmp_9 [8/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 9>: 4.13ns
ST_9: tmp_9 [7/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 10>: 4.13ns
ST_10: tmp_9 [6/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 11>: 4.13ns
ST_11: tmp_9 [5/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 12>: 4.13ns
ST_12: tmp_9 [4/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 13>: 4.13ns
ST_13: tmp_9 [3/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 14>: 4.13ns
ST_14: tmp_9 [2/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 15>: 4.13ns
ST_15: tmp_9 [1/9] 4.13ns
bb38_ifconv:3  %tmp_9 = sitofp i64 %tmp_2 to double            ; <double> [#uses=1]


 <State 16>: 5.39ns
ST_16: tmp_1 [1/1] 0.00ns
bb38_ifconv:0  %tmp_1 = sext i32 %flip8 to i64                 ; <i64> [#uses=1]

ST_16: tmp_7 [9/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_16: tmp_3 [9/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_16: tmp_4 [1/1] 0.00ns
bb38_ifconv:7  %tmp_4 = sext i32 %flip4 to i64                 ; <i64> [#uses=1]

ST_16: tmp_5 [9/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 17>: 5.39ns
ST_17: tmp_7 [8/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_17: tmp_3 [8/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_17: tmp_5 [8/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 18>: 5.39ns
ST_18: tmp_7 [7/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_18: tmp_3 [7/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_18: tmp_5 [7/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 19>: 5.39ns
ST_19: tmp_7 [6/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_19: tmp_3 [6/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_19: tmp_5 [6/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 20>: 5.39ns
ST_20: tmp_7 [5/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_20: tmp_3 [5/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_20: tmp_5 [5/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 21>: 5.39ns
ST_21: tmp_7 [4/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_21: tmp_3 [4/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_21: tmp_5 [4/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 22>: 5.39ns
ST_22: tmp_7 [3/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_22: tmp_3 [3/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_22: tmp_5 [3/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 23>: 5.39ns
ST_23: tmp_7 [2/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_23: tmp_3 [2/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_23: tmp_5 [2/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 24>: 5.39ns
ST_24: tmp_7 [1/9] 4.13ns
bb38_ifconv:1  %tmp_7 = sitofp i64 %tmp_1 to double            ; <double> [#uses=1]

ST_24: tmp_3 [1/9] 5.39ns
bb38_ifconv:4  %tmp_3 = fmul double %tmp_9, 3.000000e-01       ; <double> [#uses=2]

ST_24: tmp_5 [1/9] 4.13ns
bb38_ifconv:8  %tmp_5 = sitofp i64 %tmp_4 to double            ; <double> [#uses=1]


 <State 25>: 4.55ns
ST_25: tmp [3/3] 4.55ns
bb38_ifconv:5  %tmp = fcmp oge double %tmp_7, %tmp_3           ; <i1> [#uses=1]

ST_25: tmp_23 [3/3] 4.55ns
bb38_ifconv:9  %tmp_23 = fcmp oge double %tmp_5, %tmp_3        ; <i1> [#uses=1]


 <State 26>: 4.55ns
ST_26: tmp [2/3] 4.55ns
bb38_ifconv:5  %tmp = fcmp oge double %tmp_7, %tmp_3           ; <i1> [#uses=1]

ST_26: tmp_23 [2/3] 4.55ns
bb38_ifconv:9  %tmp_23 = fcmp oge double %tmp_5, %tmp_3        ; <i1> [#uses=1]


 <State 27>: 4.55ns
ST_27: tmp [1/3] 4.55ns
bb38_ifconv:5  %tmp = fcmp oge double %tmp_7, %tmp_3           ; <i1> [#uses=1]

ST_27: tmp_23 [1/3] 4.55ns
bb38_ifconv:9  %tmp_23 = fcmp oge double %tmp_5, %tmp_3        ; <i1> [#uses=1]


 <State 28>: 5.48ns
ST_28: tmp_22 [1/1] 1.37ns
bb38_ifconv:6  %tmp_22 = xor i1 %tmp, true                     ; <i1> [#uses=2]

ST_28: tmp_24 [1/1] 1.37ns
bb38_ifconv:10  %tmp_24 = xor i1 %tmp_23, true                  ; <i1> [#uses=1]

ST_28: sel_tmp3 [1/1] 1.37ns
bb38_ifconv:11  %sel_tmp3 = and i1 %tmp_22, %tmp_24             ; <i1> [#uses=1]

ST_28: sel_tmp4 [1/1] 1.37ns
bb38_ifconv:12  %sel_tmp4 = select i1 %sel_tmp3, i2 -2, i2 1    ; <i2> [#uses=1]

ST_28: temp_V_2 [1/1] 1.37ns
bb38_ifconv:13  %temp_V_2 = select i1 %tmp_22, i2 %sel_tmp4, i2 0 ; <i2> [#uses=1]

ST_28: stg_162 [1/1] 0.00ns
bb38_ifconv:14  store i2 %temp_V_2, i2* @prevGesture_V, align 8

ST_28: stg_163 [1/1] 0.00ns
bb38_ifconv:15  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x17fbe2f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1847e870; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x18dba900; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x18da4940; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gesture_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x18ee01d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ prevGesture_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x18ffd850; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prevcol               (alloca           ) [ 01111111000000000000000000000]
prev                  (alloca           ) [ 01111111000000000000000000000]
pixel_in_val          (alloca           ) [ 01111111000000000000000000000]
empty                 (specfifo         ) [ 00000000000000000000000000000]
empty_121             (specfifo         ) [ 00000000000000000000000000000]
empty_122             (specfifo         ) [ 00000000000000000000000000000]
src_cols_V_read_2     (wireread         ) [ 00111111000000000000000000000]
src_rows_V_read_2     (wireread         ) [ 00111111000000000000000000000]
retval_i_cast         (zext             ) [ 00000000000000000000000000000]
op2_assign            (add              ) [ 00111111000000000000000000000]
retval_i3_cast        (zext             ) [ 00000000000000000000000000000]
op2_assign_3          (add              ) [ 00111111000000000000000000000]
stg_41                (store            ) [ 00000000000000000000000000000]
stg_42                (store            ) [ 00000000000000000000000000000]
stg_43                (store            ) [ 00000000000000000000000000000]
stg_44                (br               ) [ 01111111000000000000000000000]
t_V                   (phi              ) [ 00100000000000000000000000000]
flip2                 (phi              ) [ 00111111000000000000000000000]
flip4                 (phi              ) [ 00111111111111111000000000000]
flip8                 (phi              ) [ 00111111111111111000000000000]
tmp_cast              (zext             ) [ 00000000000000000000000000000]
tmp_s                 (icmp             ) [ 00111111000000000000000000000]
stg_51                (speclooptripcount) [ 00000000000000000000000000000]
i_V                   (add              ) [ 01111111000000000000000000000]
stg_53                (br               ) [ 00000000000000000000000000000]
not                   (icmp             ) [ 00011110000000000000000000000]
notrhs                (icmp             ) [ 00011110000000000000000000000]
stg_56                (br               ) [ 00111111000000000000000000000]
tmp_2                 (sext             ) [ 00000000111111110000000000000]
t_V_5                 (phi              ) [ 00010000000000000000000000000]
rowcnt                (phi              ) [ 00011111000000000000000000000]
tmp_17_cast           (zext             ) [ 00011100000000000000000000000]
tmp_6                 (icmp             ) [ 00111111000000000000000000000]
stg_63                (speclooptripcount) [ 00000000000000000000000000000]
j_V                   (add              ) [ 00111111000000000000000000000]
stg_65                (br               ) [ 00000000000000000000000000000]
not6                  (icmp             ) [ 00000000000000000000000000000]
or_cond               (and              ) [ 00011000000000000000000000000]
stg_68                (br               ) [ 00000000000000000000000000000]
prevcol_1             (trunc            ) [ 00011100000000000000000000000]
notlhs                (icmp             ) [ 00000000000000000000000000000]
not_or_cond           (and              ) [ 00011100000000000000000000000]
stg_72                (br               ) [ 00000000000000000000000000000]
tmp_27                (fiforead         ) [ 00000000000000000000000000000]
stg_74                (store            ) [ 00000000000000000000000000000]
stg_75                (br               ) [ 00000000000000000000000000000]
prevcol_load          (load             ) [ 00000000000000000000000000000]
prev_load             (load             ) [ 00000000000000000000000000000]
pixel_in_val_5        (load             ) [ 00000000000000000000000000000]
tmp_14                (icmp             ) [ 00010010000000000000000000000]
tmp_26_cast           (zext             ) [ 00000000000000000000000000000]
tmp_15                (sub              ) [ 00000000000000000000000000000]
retval_s              (icmp             ) [ 00000000000000000000000000000]
sel_tmp               (xor              ) [ 00000000000000000000000000000]
sel_tmp1              (and              ) [ 00010010000000000000000000000]
prev_2                (select           ) [ 00000000000000000000000000000]
prev_3                (select           ) [ 00000000000000000000000000000]
prevcol_2             (select           ) [ 00000000000000000000000000000]
prevcol_3             (select           ) [ 00000000000000000000000000000]
stg_89                (fifowrite        ) [ 00000000000000000000000000000]
stg_90                (br               ) [ 00000000000000000000000000000]
stg_91                (store            ) [ 00000000000000000000000000000]
stg_92                (store            ) [ 00000000000000000000000000000]
tmp_8                 (specregionbegin  ) [ 00000000000000000000000000000]
stg_94                (specpipeline     ) [ 00000000000000000000000000000]
temp_V                (load             ) [ 00000000000000000000000000000]
stg_96                (fifowrite        ) [ 00000000000000000000000000000]
sel_tmp10_v_cast_cast (select           ) [ 00000000000000000000000000000]
rowcnt_1              (add              ) [ 00000000000000000000000000000]
rowcnt_2              (select           ) [ 00111111000000000000000000000]
empty_123             (specregionend    ) [ 00000000000000000000000000000]
stg_101               (br               ) [ 00111111000000000000000000000]
flip2_1               (add              ) [ 00000000000000000000000000000]
tmp_10                (icmp             ) [ 00000000000000000000000000000]
flip2_2               (select           ) [ 01111111000000000000000000000]
flip4_1               (add              ) [ 00000000000000000000000000000]
tmp_11                (icmp             ) [ 00000000000000000000000000000]
flip4_2               (select           ) [ 01111111000000000000000000000]
tmp_12                (icmp             ) [ 00000000000000000000000000000]
tmp_13                (icmp             ) [ 00000000000000000000000000000]
flip8_1               (add              ) [ 00000000000000000000000000000]
or_cond5              (or               ) [ 00000000000000000000000000000]
flip8_2               (select           ) [ 01111111000000000000000000000]
stg_113               (br               ) [ 01111111000000000000000000000]
tmp_9                 (sitodp           ) [ 00000000000000001111111110000]
tmp_1                 (sext             ) [ 00000000000000000111111110000]
tmp_4                 (sext             ) [ 00000000000000000111111110000]
tmp_7                 (sitodp           ) [ 00000000000000000000000001110]
tmp_3                 (dmul             ) [ 00000000000000000000000001110]
tmp_5                 (sitodp           ) [ 00000000000000000000000001110]
tmp                   (dcmp             ) [ 00000000000000000000000000001]
tmp_23                (dcmp             ) [ 00000000000000000000000000001]
tmp_22                (xor              ) [ 00000000000000000000000000000]
tmp_24                (xor              ) [ 00000000000000000000000000000]
sel_tmp3              (and              ) [ 00000000000000000000000000000]
sel_tmp4              (select           ) [ 00000000000000000000000000000]
temp_V_2              (select           ) [ 00000000000000000000000000000]
stg_162               (store            ) [ 00000000000000000000000000000]
stg_163               (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gesture_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gesture_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prevGesture_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevGesture_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str137"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str134"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str92"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="prevcol_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prevcol/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="prev_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prev/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="pixel_in_val_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixel_in_val/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="src_cols_V_read_2_wireread_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="12" slack="0"/>
<pin id="95" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_cols_V_read_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="src_rows_V_read_2_wireread_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="12" slack="0"/>
<pin id="101" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_rows_V_read_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_27_fiforead_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="stg_89_fifowrite_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_89/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="temp_V_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_V/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="stg_96_fifowrite_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="2" slack="0"/>
<pin id="124" dir="0" index="2" bw="2" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_96/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="stg_162_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="0" index="1" bw="2" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_162/28 "/>
</bind>
</comp>

<comp id="134" class="1005" name="t_V_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="1"/>
<pin id="136" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="t_V_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="flip2_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flip2 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="flip2_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="flip2/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="flip4_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flip4 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="flip4_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="flip4/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="flip8_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flip8 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="flip8_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="flip8/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="t_V_5_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="1"/>
<pin id="183" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="t_V_5_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V_5/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="rowcnt_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rowcnt (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="rowcnt_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="rowcnt/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="0" index="1" bw="64" slack="1"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="0" index="1" bw="64" slack="1"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_23/25 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_9/2 tmp_7/16 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="224" class="1005" name="reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp_7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="retval_i_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="op2_assign_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="0"/>
<pin id="236" dir="0" index="1" bw="2" slack="0"/>
<pin id="237" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="retval_i3_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i3_cast/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="op2_assign_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign_3/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="stg_41_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_41/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="stg_42_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_42/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="stg_43_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_43/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="0"/>
<pin id="267" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="0"/>
<pin id="271" dir="0" index="1" bw="13" slack="1"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_V_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="not_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="0"/>
<pin id="282" dir="0" index="1" bw="12" slack="1"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="notrhs_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="notrhs/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_17_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_17_cast/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_6_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="13" slack="2"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="j_V_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="0" index="1" bw="2" slack="0"/>
<pin id="308" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="not6_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="0" index="1" bw="12" slack="2"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not6/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_cond_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="prevcol_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="0"/>
<pin id="323" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="prevcol_1/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="notlhs_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="notlhs/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="not_or_cond_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_or_cond/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="stg_74_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="3"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_74/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="prevcol_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="4"/>
<pin id="343" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prevcol_load/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="prev_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="4"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_load/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="pixel_in_val_5_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="4"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixel_in_val_5/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_14_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_26_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_26_cast/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_15_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="2"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="retval_s_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="13" slack="0"/>
<pin id="368" dir="0" index="1" bw="6" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="retval_s/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sel_tmp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sel_tmp1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="prev_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="0"/>
<pin id="388" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="prev_2/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="prev_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="prev_3/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="prevcol_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="2"/>
<pin id="403" dir="0" index="2" bw="8" slack="0"/>
<pin id="404" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="prevcol_2/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="prevcol_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="0" index="2" bw="8" slack="0"/>
<pin id="411" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="prevcol_3/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="stg_91_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="4"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_91/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="stg_92_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="4"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_92/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sel_tmp10_v_cast_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="0" index="1" bw="2" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_tmp10_v_cast_cast/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="rowcnt_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="3"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowcnt_1/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="rowcnt_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="32" slack="3"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="rowcnt_2/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="flip2_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="2"/>
<pin id="447" dir="0" index="1" bw="2" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="flip2_1/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_10_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="0" index="1" bw="3" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="flip2_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="32" slack="2"/>
<pin id="461" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="flip2_2/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="flip4_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="2"/>
<pin id="467" dir="0" index="1" bw="2" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="flip4_1/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_11_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="0" index="1" bw="4" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="flip4_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="32" slack="2"/>
<pin id="481" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="flip4_2/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_12_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_13_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="0" index="1" bw="5" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="flip8_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2"/>
<pin id="499" dir="0" index="1" bw="2" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="flip8_1/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_cond5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond5/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="flip8_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="32" slack="2"/>
<pin id="513" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="flip8_2/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="9"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_1/16 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="9"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_4/16 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_22_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_22/28 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_24_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_24/28 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sel_tmp3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/28 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sel_tmp4_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="2" slack="0"/>
<pin id="546" dir="0" index="2" bw="2" slack="0"/>
<pin id="547" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_tmp4/28 "/>
</bind>
</comp>

<comp id="551" class="1004" name="temp_V_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="2" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="temp_V_2/28 "/>
</bind>
</comp>

<comp id="560" class="1005" name="prevcol_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="prevcol "/>
</bind>
</comp>

<comp id="567" class="1005" name="prev_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="prev "/>
</bind>
</comp>

<comp id="574" class="1005" name="pixel_in_val_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixel_in_val "/>
</bind>
</comp>

<comp id="581" class="1005" name="src_cols_V_read_2_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="12" slack="2"/>
<pin id="583" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="src_cols_V_read_2 "/>
</bind>
</comp>

<comp id="586" class="1005" name="src_rows_V_read_2_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="12" slack="1"/>
<pin id="588" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_V_read_2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="op2_assign_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="13" slack="1"/>
<pin id="593" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign "/>
</bind>
</comp>

<comp id="596" class="1005" name="op2_assign_3_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="13" slack="2"/>
<pin id="598" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign_3 "/>
</bind>
</comp>

<comp id="604" class="1005" name="i_V_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="12" slack="0"/>
<pin id="606" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="609" class="1005" name="not_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not "/>
</bind>
</comp>

<comp id="614" class="1005" name="notrhs_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_2_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_17_cast_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="13" slack="2"/>
<pin id="626" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_6_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="633" class="1005" name="j_V_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="12" slack="0"/>
<pin id="635" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="638" class="1005" name="or_cond_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="642" class="1005" name="prevcol_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="2"/>
<pin id="644" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="prevcol_1 "/>
</bind>
</comp>

<comp id="647" class="1005" name="not_or_cond_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="2"/>
<pin id="649" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="not_or_cond "/>
</bind>
</comp>

<comp id="651" class="1005" name="tmp_14_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="656" class="1005" name="sel_tmp1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="rowcnt_2_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rowcnt_2 "/>
</bind>
</comp>

<comp id="666" class="1005" name="flip2_2_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flip2_2 "/>
</bind>
</comp>

<comp id="671" class="1005" name="flip4_2_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flip4_2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="flip8_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flip8_2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="1"/>
<pin id="683" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_4_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="1"/>
<pin id="688" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_3_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_5_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="702" class="1005" name="tmp_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="707" class="1005" name="tmp_23_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="209"><net_src comp="72" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="233"><net_src comp="98" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="92" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="138" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="138" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="138" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="138" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="149" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="299"><net_src comp="185" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="185" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="185" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="185" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="185" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="104" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="350"><net_src comp="347" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="344" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="341" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="351" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="366" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="347" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="344" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="351" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="344" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="384" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="378" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="341" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="351" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="341" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="400" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="392" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="407" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="12" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="60" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="192" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="192" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="432" pin="2"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="145" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="12" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="192" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="64" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="445" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="145" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="157" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="12" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="192" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="66" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="465" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="157" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="192" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="68" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="192" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="70" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="169" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="12" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="485" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="491" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="497" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="169" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="169" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="525"><net_src comp="157" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="531"><net_src comp="46" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="46" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="527" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="74" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="76" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="556"><net_src comp="527" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="543" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="78" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="559"><net_src comp="551" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="563"><net_src comp="80" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="570"><net_src comp="84" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="577"><net_src comp="88" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="584"><net_src comp="92" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="589"><net_src comp="98" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="594"><net_src comp="234" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="599"><net_src comp="244" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="607"><net_src comp="274" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="612"><net_src comp="280" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="617"><net_src comp="285" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="622"><net_src comp="291" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="627"><net_src comp="296" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="632"><net_src comp="300" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="305" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="641"><net_src comp="316" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="321" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="650"><net_src comp="331" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="351" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="659"><net_src comp="378" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="664"><net_src comp="438" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="669"><net_src comp="457" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="674"><net_src comp="477" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="679"><net_src comp="509" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="684"><net_src comp="517" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="689"><net_src comp="522" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="694"><net_src comp="205" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="700"><net_src comp="221" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="705"><net_src comp="210" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="710"><net_src comp="214" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="532" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_0_V | {5 }
	Port: gesture_V_V | {6 }
	Port: prevGesture_V | {28 }
  - Chain level:
	State 1
		op2_assign : 1
		op2_assign_3 : 1
		stg_41 : 1
		stg_42 : 1
		stg_43 : 1
	State 2
		tmp_cast : 1
		tmp_s : 2
		i_V : 1
		stg_53 : 3
		not : 1
		notrhs : 1
		tmp_2 : 1
		tmp_9 : 2
	State 3
		tmp_17_cast : 1
		tmp_6 : 2
		j_V : 1
		stg_65 : 3
		not6 : 1
		or_cond : 2
		stg_68 : 2
		prevcol_1 : 1
		notlhs : 1
		not_or_cond : 2
		stg_72 : 2
	State 4
	State 5
		tmp_14 : 1
		tmp_26_cast : 1
		tmp_15 : 2
		retval_s : 3
		sel_tmp : 2
		sel_tmp1 : 4
		prev_2 : 4
		prev_3 : 5
		prevcol_2 : 4
		prevcol_3 : 5
		stg_89 : 1
		stg_91 : 6
		stg_92 : 6
	State 6
		rowcnt_1 : 1
		rowcnt_2 : 2
		empty_123 : 1
	State 7
		flip2_2 : 1
		flip4_2 : 1
		or_cond5 : 1
		flip8_2 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tmp_7 : 1
		tmp_5 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		temp_V_2 : 1
		stg_162 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|  sitodp  |            grp_fu_218            |    0    |   613   |   631   |
|          |            grp_fu_221            |    0    |   613   |   631   |
|----------|----------------------------------|---------|---------|---------|
|   dcmp   |            grp_fu_210            |    0    |   130   |   469   |
|          |            grp_fu_214            |    0    |   130   |   469   |
|----------|----------------------------------|---------|---------|---------|
|   dmul   |            grp_fu_205            |    11   |   416   |   599   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_s_fu_269           |    0    |    0    |    16   |
|          |            not_fu_280            |    0    |    0    |    14   |
|          |           notrhs_fu_285          |    0    |    0    |    14   |
|          |           tmp_6_fu_300           |    0    |    0    |    16   |
|          |            not6_fu_311           |    0    |    0    |    14   |
|   icmp   |           notlhs_fu_325          |    0    |    0    |    14   |
|          |           tmp_14_fu_351          |    0    |    0    |    8    |
|          |          retval_s_fu_366         |    0    |    0    |    16   |
|          |           tmp_10_fu_451          |    0    |    0    |    40   |
|          |           tmp_11_fu_471          |    0    |    0    |    40   |
|          |           tmp_12_fu_485          |    0    |    0    |    40   |
|          |           tmp_13_fu_491          |    0    |    0    |    40   |
|----------|----------------------------------|---------|---------|---------|
|          |         op2_assign_fu_234        |    0    |    0    |    12   |
|          |        op2_assign_3_fu_244       |    0    |    0    |    12   |
|          |            i_V_fu_274            |    0    |    0    |    12   |
|    add   |            j_V_fu_305            |    0    |    0    |    12   |
|          |          rowcnt_1_fu_432         |    0    |    0    |    32   |
|          |          flip2_1_fu_445          |    0    |    0    |    32   |
|          |          flip4_1_fu_465          |    0    |    0    |    32   |
|          |          flip8_1_fu_497          |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |           prev_2_fu_384          |    0    |    0    |    8    |
|          |           prev_3_fu_392          |    0    |    0    |    8    |
|          |         prevcol_2_fu_400         |    0    |    0    |    8    |
|          |         prevcol_3_fu_407         |    0    |    0    |    8    |
|          |   sel_tmp10_v_cast_cast_fu_425   |    0    |    0    |    2    |
|  select  |          rowcnt_2_fu_438         |    0    |    0    |    32   |
|          |          flip2_2_fu_457          |    0    |    0    |    32   |
|          |          flip4_2_fu_477          |    0    |    0    |    32   |
|          |          flip8_2_fu_509          |    0    |    0    |    32   |
|          |          sel_tmp4_fu_543         |    0    |    0    |    2    |
|          |          temp_V_2_fu_551         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    sub   |           tmp_15_fu_361          |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |          or_cond_fu_316          |    0    |    0    |    2    |
|    and   |        not_or_cond_fu_331        |    0    |    0    |    2    |
|          |          sel_tmp1_fu_378         |    0    |    0    |    2    |
|          |          sel_tmp3_fu_537         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          sel_tmp_fu_372          |    0    |    0    |    2    |
|    xor   |           tmp_22_fu_527          |    0    |    0    |    2    |
|          |           tmp_24_fu_532          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          or_cond5_fu_503         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
| wireread | src_cols_V_read_2_wireread_fu_92 |    0    |    0    |    0    |
|          | src_rows_V_read_2_wireread_fu_98 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| fiforead |      tmp_27_fiforead_fu_104      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| fifowrite|      stg_89_fifowrite_fu_110     |    0    |    0    |    0    |
|          |      stg_96_fifowrite_fu_121     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       retval_i_cast_fu_230       |    0    |    0    |    0    |
|          |       retval_i3_cast_fu_240      |    0    |    0    |    0    |
|   zext   |          tmp_cast_fu_265         |    0    |    0    |    0    |
|          |        tmp_17_cast_fu_296        |    0    |    0    |    0    |
|          |        tmp_26_cast_fu_357        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_2_fu_291           |    0    |    0    |    0    |
|   sext   |           tmp_1_fu_517           |    0    |    0    |    0    |
|          |           tmp_4_fu_522           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         prevcol_1_fu_321         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    11   |   1902  |   3441  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     flip2_2_reg_666     |   32   |
|      flip2_reg_145      |   32   |
|     flip4_2_reg_671     |   32   |
|      flip4_reg_157      |   32   |
|     flip8_2_reg_676     |   32   |
|      flip8_reg_169      |   32   |
|       i_V_reg_604       |   12   |
|       j_V_reg_633       |   12   |
|   not_or_cond_reg_647   |    1   |
|       not_reg_609       |    1   |
|      notrhs_reg_614     |    1   |
|   op2_assign_3_reg_596  |   13   |
|    op2_assign_reg_591   |   13   |
|     or_cond_reg_638     |    1   |
|   pixel_in_val_reg_574  |    8   |
|       prev_reg_567      |    8   |
|    prevcol_1_reg_642    |    8   |
|     prevcol_reg_560     |    8   |
|         reg_224         |   64   |
|     rowcnt_2_reg_661    |   32   |
|      rowcnt_reg_192     |   32   |
|     sel_tmp1_reg_656    |    1   |
|src_cols_V_read_2_reg_581|   12   |
|src_rows_V_read_2_reg_586|   12   |
|      t_V_5_reg_181      |   12   |
|       t_V_reg_134       |   12   |
|      tmp_14_reg_651     |    1   |
|   tmp_17_cast_reg_624   |   13   |
|      tmp_1_reg_681      |   64   |
|      tmp_23_reg_707     |    1   |
|      tmp_2_reg_619      |   64   |
|      tmp_3_reg_691      |   64   |
|      tmp_4_reg_686      |   64   |
|      tmp_5_reg_697      |   64   |
|      tmp_6_reg_629      |    1   |
|       tmp_reg_702       |    1   |
+-------------------------+--------+
|          Total          |   792  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
|  flip2_reg_145 |  p0  |   2  |  32  |   64   ||    32   |
|  flip4_reg_157 |  p0  |   2  |  32  |   64   ||    32   |
|  flip8_reg_169 |  p0  |   2  |  32  |   64   ||    32   |
| rowcnt_reg_192 |  p0  |   2  |  32  |   64   ||    32   |
|   grp_fu_218   |  p0  |   4  |  32  |   128  ||    32   |
|   grp_fu_221   |  p0  |   2  |  32  |   64   ||    32   |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   448  ||   9.61  ||   192   |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |  1902  |  3441  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   192  |
|  Register |    -   |    -   |   792  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    9   |  2694  |  3633  |
+-----------+--------+--------+--------+--------+
