\hypertarget{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields}{}\section{\+\_\+hw\+\_\+dma\+\_\+seei\+:\+:\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields Struct Reference}
\label{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields}\index{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_a03463ebe947d7f3bc5f5be9052600487}{S\+E\+EI}\+: 4
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_aff9e40f1161180f3d5ec6abf25af08a8}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_a9789e77f2186fcf3f33080b93d2ac32d}{S\+A\+EE}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_ae56a7c23f5552c3192a6ce6c7146c04f}{N\+OP}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields}!N\+OP@{N\+OP}}
\index{N\+OP@{N\+OP}!\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{N\+OP}{NOP}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields\+::\+N\+OP}\hypertarget{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_ae56a7c23f5552c3192a6ce6c7146c04f}{}\label{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_ae56a7c23f5552c3192a6ce6c7146c04f}
\mbox{[}7\mbox{]} No Op enable \index{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_aff9e40f1161180f3d5ec6abf25af08a8}{}\label{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_aff9e40f1161180f3d5ec6abf25af08a8}
\mbox{[}5\+:4\mbox{]} \index{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields}!S\+A\+EE@{S\+A\+EE}}
\index{S\+A\+EE@{S\+A\+EE}!\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+A\+EE}{SAEE}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields\+::\+S\+A\+EE}\hypertarget{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_a9789e77f2186fcf3f33080b93d2ac32d}{}\label{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_a9789e77f2186fcf3f33080b93d2ac32d}
\mbox{[}6\mbox{]} Sets All Enable Error Interrupts \index{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields}!S\+E\+EI@{S\+E\+EI}}
\index{S\+E\+EI@{S\+E\+EI}!\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+E\+EI}{SEEI}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+seei\+::\+\_\+hw\+\_\+dma\+\_\+seei\+\_\+bitfields\+::\+S\+E\+EI}\hypertarget{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_a03463ebe947d7f3bc5f5be9052600487}{}\label{struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_a03463ebe947d7f3bc5f5be9052600487}
\mbox{[}3\+:0\mbox{]} Set Enable Error Interrupt 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
