(S (NP (NP (DT The) (NN purpose)) (PP (IN of) (NP (DT this) (NN project)))) (VP (VBD was) (S (VP (TO to) (VP (VB design) (CC and) (VB implement) (NP (NP (DT a) (NML (NML (NML (NN pipeline)) (NNP Analog)) (HYPH -) (PP (IN to) (HYPH -) (NP (NNP Digital)))) (NNP Converter)) (VP (VBG using) (NP (NP (CD 0.35)) (INTJ (UH um)) (NP (JJ CMOS) (NN technology))))))))) (. .))
(FRAG (NP (NP (NP (JJ Initial) (NNS requirements)) (PP (IN of) (NP (DT a) (NML (CD 25) (HYPH -) (NN MHz)) (NN conversion) (NN rate)))) (CC and) (NP (NP (CD 8) (HYPH -) (NNS bits)) (PP (IN of) (NP (NN resolution))))) (SBAR (WHADVP (WRB where)) (S (NP (DT the) (RB only)) (VP (VBN given) (NP (NNS ones))))) (. .))
(S (SBAR (IN Although) (S (NP (NP (JJ additional) (JJ secondary) (NNS goals)) (PP (JJ such) (IN as) (NP (NP (JJ low) (NN power) (NN consumption)) (CC and) (NP (JJ small) (NN area))))) (VP (VBD were) (VP (VBN stated))))) (. .))
(S (NP (DT The) (NN architecture)) (VP (VBZ is) (VP (VBN based) (PP (IN on) (NP (NP (DT a) (CD 1.5) (NN bit)) (PP (IN per) (NP (NN stage) (NN structure))))) (S (VP (VBG utilizing) (NP (JJ digital) (NN correction)) (PP (IN for) (NP (DT each) (NN stage))))) (PRN (-LRB- [) (NP (CD 12)) (-RRB- ])))) (. .))
(S (NP (NP (DT A) (JJ differential)) (VP (VBN switched) (NP (NP (NN capacitor) (NN circuit)) (VP (VBG consisting) (PP (IN of) (NP (DT a) (NML (NN cascade) (NN gm)) (HYPH -) (NML (NN C) (NN op)) (HYPH -) (NN amp))) (PP (IN with) (NP (CD 200) (NN MHz) (NN ft))))))) (VP (VBZ is) (VP (VBN used) (PP (IN for) (NP (NN sampling) (CC and) (NN amplification))) (PP (IN in) (NP (DT each) (NN stage))) (PRN (-LRB- [) (NP (CD 12)) (-RRB- ])))) (. .))
(S (NP (NNP Differential) (JJ dynamic) (NNS comparators)) (VP (VBP are) (VP (VBN used) (S (VP (TO to) (VP (VB implement) (NP (NP (DT the) (NN decision) (NNS levels)) (VP (VBN required) (PP (IN for) (NP (NP (DT the) (NML (CD 1.5) (HYPH -) (NN b))) (PP (IN per) (NP (NN stage) (NN structure)))))))))))) (. .))
(S (NP (NP (NN Correction)) (PP (IN of) (NP (DT the) (NN pipeline)))) (VP (VBZ is) (VP (VBN accomplished) (PP (IN by) (S (VP (VBG using) (SBAR (S (NP (JJ digital) (NN correction) (NN circuit)) (VP (VBP consist) (PP (IN of) (S (NP (NN D)) (HYPH -) (VP (VP (VBZ latches)) (CC and) (NP (JJ full) (HYPH -) (NNS adders))))))))))))) (. .))
(S (NP (NP (NN Area) (CC and) (NN Power) (NN consumption)) (PP (IN of) (NP (JJ whole) (NN design)))) (VP (VBD was) (NP (CD 0.24) (NML (NN mm2) (CC and) (NN 35mW))) (ADVP (RB respectively))) (. .))
(S (NP (NP (DT The) (JJ maximum) (NN sample) (NN rate)) (SBAR (WHPP (IN at) (WHNP (WDT which))) (S (NP (DT the) (NN converter)) (VP (VBD gave) (NP (DT an) (JJ adequate) (NN output)))))) (VP (VBD was) (NP (CD 33) (NN MHz))) (. .))
