//-------------------------------------------------------------------------------------
//
//                             The XRT Project
//
// See LICENSE.TXT for details.
//
//-------------------------------------------------------------------------------------
#pragma once

#include <cstddef>
#include <string_view>
#include <unordered_map>

// File generated by generate-arch-header.py on 2024-02-22
// DO NOT EDIT!!!!

enum class ArchConstant : unsigned int {
	ACCELERATOR_ID = 0,
	ACCELERATOR_ID_default = 1,
	ACCELERATOR_PROGRAM_SECTION_STATE_NR_BITS = 2,
	ACCELERATOR_STATE_HALT = 3,
	ACCELERATOR_STATE_LOAD = 4,
	ACCELERATOR_STATE_RUNNING = 5,
	ACTIVATION_COUNTER_NR_BITS = 6,
	ACTIVATION_COUNTER_SIZE = 7,
	ARRAY_ALUCOM_ALUFUNC_NR_BITS = 8,
	ARRAY_ALUCOM_ALUFUNC_POS_LOWER = 9,
	ARRAY_ALUCOM_ALUFUNC_POS_UPPER = 10,
	ARRAY_ALUCOM_ALUFUNC_X_and_Z = 11,
	ARRAY_ALUCOM_ALUFUNC_X_and_nZ = 12,
	ARRAY_ALUCOM_ALUFUNC_X_nand_Z = 13,
	ARRAY_ALUCOM_ALUFUNC_X_nor_Z = 14,
	ARRAY_ALUCOM_ALUFUNC_X_nxor_Z = 15,
	ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_1 = 16,
	ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_2 = 17,
	ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_3 = 18,
	ARRAY_ALUCOM_ALUFUNC_X_or_Z = 19,
	ARRAY_ALUCOM_ALUFUNC_X_or_nZ = 20,
	ARRAY_ALUCOM_ALUFUNC_X_xor_Z = 21,
	ARRAY_ALUCOM_ALUFUNC_X_xor_Z_1 = 22,
	ARRAY_ALUCOM_ALUFUNC_X_xor_Z_2 = 23,
	ARRAY_ALUCOM_ALUFUNC_X_xor_Z_3 = 24,
	ARRAY_ALUCOM_ALUFUNC_ZmYmXmCIN = 25,
	ARRAY_ALUCOM_ALUFUNC_ZpYpXpCIN = 26,
	ARRAY_ALUCOM_ALUFUNC_mZmXmYmCINm1 = 27,
	ARRAY_ALUCOM_ALUFUNC_nX_and_Z = 28,
	ARRAY_ALUCOM_ALUFUNC_nX_or_Z = 29,
	ARRAY_ALUCOM_ALUFUNC_nZpXpYpCIN = 30,
	ARRAY_ALUCOM_CR_IN_SELECT_NR_BITS = 31,
	ARRAY_ALUCOM_CR_IN_SELECT_POS_LOWER = 32,
	ARRAY_ALUCOM_CR_IN_SELECT_POS_UPPER = 33,
	ARRAY_ALUCOM_CR_IN_SELECT_PREV_CARRY = 34,
	ARRAY_ALUCOM_CR_IN_SELECT_VALUE = 35,
	ARRAY_ALUCOM_CR_IN_VALUE_NR_BITS = 36,
	ARRAY_ALUCOM_CR_IN_VALUE_ONE = 37,
	ARRAY_ALUCOM_CR_IN_VALUE_POS_LOWER = 38,
	ARRAY_ALUCOM_CR_IN_VALUE_POS_UPPER = 39,
	ARRAY_ALUCOM_CR_IN_VALUE_ZERO = 40,
	ARRAY_ALUCOM_NR_BITS = 41,
	ARRAY_ALUCOM_OPMODE_POS_LOWER = 42,
	ARRAY_ALUCOM_OPMODE_POS_UPPER = 43,
	ARRAY_ALUCOM_SRC_NR_BITS = 44,
	ARRAY_ALUCOM_SRC_OFF = 45,
	ARRAY_ALUCOM_SRC_ON = 46,
	ARRAY_ALUCOM_SRC_POS_LOWER = 47,
	ARRAY_ALUCOM_SRC_POS_UPPER = 48,
	ARRAY_ALUCOM_WSEL_out_0 = 49,
	ARRAY_ALUCOM_WSEL_out_C = 50,
	ARRAY_ALUCOM_WSEL_out_P = 51,
	ARRAY_ALUCOM_WSEL_out_RND = 52,
	ARRAY_ALUCOM_XSEL_NR_BITS = 53,
	ARRAY_ALUCOM_XSEL_POS_LOWER = 54,
	ARRAY_ALUCOM_XSEL_POS_UPPER = 55,
	ARRAY_ALUCOM_XSEL_out_0 = 56,
	ARRAY_ALUCOM_XSEL_out_AconcatB = 57,
	ARRAY_ALUCOM_XSEL_out_M_with_ysel = 58,
	ARRAY_ALUCOM_XSEL_out_P = 59,
	ARRAY_ALUCOM_YSEL_NR_BITS = 60,
	ARRAY_ALUCOM_YSEL_POS_LOWER = 61,
	ARRAY_ALUCOM_YSEL_POS_UPPER = 62,
	ARRAY_ALUCOM_YSEL_out_0 = 63,
	ARRAY_ALUCOM_YSEL_out_48bff = 64,
	ARRAY_ALUCOM_YSEL_out_C = 65,
	ARRAY_ALUCOM_YSEL_out_M_with_xsel = 66,
	ARRAY_ALUCOM_ZSEL_NR_BITS = 67,
	ARRAY_ALUCOM_ZSEL_POS_LOWER = 68,
	ARRAY_ALUCOM_ZSEL_POS_UPPER = 69,
	ARRAY_ALUCOM_ZSEL_out_0 = 70,
	ARRAY_ALUCOM_ZSEL_out_17bit_shift_P = 71,
	ARRAY_ALUCOM_ZSEL_out_17bit_shift_PCIN = 72,
	ARRAY_ALUCOM_ZSEL_out_C = 73,
	ARRAY_ALUCOM_ZSEL_out_ILLEGAL = 74,
	ARRAY_ALUCOM_ZSEL_out_P = 75,
	ARRAY_ALUCOM_ZSEL_out_PCIN = 76,
	ARRAY_ALUCOM_ZSEL_out_P_macc_extend = 77,
	ARRAY_CARRY_ARITHMETIC = 78,
	ARRAY_CARRY_NOP = 79,
	ARRAY_CARRY_NR = 80,
	ARRAY_CARRY_NR_BITS = 81,
	ARRAY_CARRY_SHIFT = 82,
	ARRAY_CELL_COMMAND_addrAdd_ACC = 83,
	ARRAY_CELL_COMMAND_addrLoad_ACC = 84,
	ARRAY_CELL_COMMAND_addrLoad_DISTR_VAL = 85,
	ARRAY_CELL_COMMAND_addrLoad_NO = 86,
	ARRAY_CELL_COMMAND_addrLoad_NR_BITS = 87,
	ARRAY_CELL_COMMAND_addrLoad_NR_BITS_LOC_LOWER = 88,
	ARRAY_CELL_COMMAND_addrLoad_NR_BITS_LOC_UPPER = 89,
	ARRAY_CELL_COMMAND_addrLoad_NR_BITS_unguarded = 90,
	ARRAY_CELL_COMMAND_addrRegCmdDuplicate = 91,
	ARRAY_CELL_COMMAND_addrRegCmdPOP = 92,
	ARRAY_CELL_MEM_NR_BITS = 93,
	ARRAY_CELL_MEM_SIZE = 94,
	ARRAY_CELL_OPSEL_NR_BITS = 95,
	ARRAY_CELL_OPSEL_NR_OPSEL = 96,
	ARRAY_CELL_OPSEL_sel_DISTRVALUE = 97,
	ARRAY_CELL_OPSEL_sel_FLOAT_MANTISSA = 98,
	ARRAY_CELL_OPSEL_sel_GLOBAL_SHIFT_REG = 99,
	ARRAY_CELL_OPSEL_sel_INDEX = 100,
	ARRAY_CELL_OPSEL_sel_MEMOUT = 101,
	ARRAY_CELL_OPSEL_sel_ROT_SH_OUT = 102,
	ARRAY_CELL_OPSEL_sel_SCANOUT = 103,
	ARRAY_CELL_OPSEL_sel_SHR1 = 104,
	ARRAY_CELL_OPSEL_sel_SHR_FIXED_AMOUNT = 105,
	ARRAY_CELL_OPSEL_sel_STACK_LAYER1 = 106,
	ARRAY_CELL_RALU_DSP_A_in_NR_BITS = 107,
	ARRAY_CELL_RALU_DSP_B_in_NR_BITS = 108,
	ARRAY_CELL_RALU_DSP_C_in_NR_BITS = 109,
	ARRAY_CELL_RALU_DSP_D_in_NR_BITS = 110,
	ARRAY_CELL_RALU_DSP_NR_BITS = 111,
	ARRAY_CELL_RALU_DSP_NR_BITS_unguarded = 112,
	ARRAY_CELL_SHIFT_MSBSEL_ACCMSB = 113,
	ARRAY_CELL_SHIFT_MSBSEL_CARRY = 114,
	ARRAY_CELL_SHIFT_MSBSEL_NR = 115,
	ARRAY_CELL_SHIFT_MSBSEL_NR_BITS = 116,
	ARRAY_CELL_SHIFT_MSBSEL_ZERO = 117,
	ARRAY_CELL_STACK_BIDIRECTIONAL_SR_SIZE = 118,
	ARRAY_DECODE_LOCATION_CONTROLLER = 119,
	ARRAY_DECODE_LOCATION_in_or_pre_ELEM_CELL = 120,
	ARRAY_DECODE_LOCATION_in_or_pre_MUTLICELL = 121,
	ARRAY_DECODE_LOCATION_in_or_pre_PARTIAL_MULTICELL = 122,
	ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_WO_BOOL = 123,
	ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_W_BOOL_HOLD = 124,
	ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_W_BOOL_ZERO = 125,
	ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_WO_BOOL = 126,
	ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_W_BOOL_HOLD = 127,
	ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_W_BOOL_ZERO = 128,
	ARRAY_GLOBAL_SR_CMD_NOP = 129,
	ARRAY_GLOBAL_SR_CMD_NR_BITS = 130,
	ARRAY_GLOBAL_SR_CMD_NR_FUNCTIONS = 131,
	ARRAY_GLOBAL_SR_CMD_SRSTORE = 132,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_DONT_CARE = 133,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_INSERT_REDUCTION_out = 134,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_INSERT_from_CTRL = 135,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_NR_BITS = 136,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_NR_FUNCTIONS = 137,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_ROTATE = 138,
	ARRAY_GLOBAL_SR_LEFT_CELL_SEL_ZERO = 139,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_DONT_CARE = 140,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_INSERT_REDUCTION_out = 141,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_INSERT_from_CTRL = 142,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_NR_BITS = 143,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_NR_FUNCTIONS = 144,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_ROTATE = 145,
	ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_ZERO = 146,
	ARRAY_INDEX_NR_BITS = 147,
	ARRAY_LOCAL_SHIFT_REG_BAR_DEFINITION = 148,
	ARRAY_MEM_ADDR_REG_CMD_DUPLICATE = 149,
	ARRAY_MEM_ADDR_REG_CMD_NONE = 150,
	ARRAY_MEM_ADDR_REG_CMD_POP = 151,
	ARRAY_MEM_ADDR_REG_CMD_WRITE = 152,
	ARRAY_MEM_ADDR_REG_NR_BITS = 153,
	ARRAY_MEM_MEMCOM_CMD_ABS_ADDR = 154,
	ARRAY_MEM_MEMCOM_CMD_NONE = 155,
	ARRAY_MEM_MEMCOM_CMD_REL_ADDR = 156,
	ARRAY_MEM_MEMCOM_CMD_REL_ADDR_and_INCREMENT = 157,
	ARRAY_MEM_MEMCOM_SIZE = 158,
	ARRAY_MEM_MEMCOM_SIZE_unguarded = 159,
	ARRAY_NR_CELLS = 160,
	ARRAY_NR_CELLS_minus_one = 161,
	ARRAY_OPMODE_NR_BITS = 162,
	ARRAY_STACK_CMD_POP0_PUSH0 = 163,
	ARRAY_STACK_CMD_POP0_PUSH1 = 164,
	ARRAY_STACK_CMD_POP1_PUSH0 = 165,
	ARRAY_STACK_CMD_POP1_PUSH1 = 166,
	ARRAY_STACK_CMD_POP2_PUSH1 = 167,
	ARRAY_STACK_CMD_POP2_PUSH2 = 168,
	ARRAY_STACK_CMD_SIZE = 169,
	ARRAY_STACK_NR_CMD = 170,
	CONTROLLER_ADDR_REG_NR_LOCATIONS = 171,
	CONTROLLER_ADDR_REG_SELECTOR_NR_BITS = 172,
	CONTROLLER_INSTR_MEM_NR_BITS = 173,
	CONTROLLER_INSTR_MEM_SIZE = 174,
	CONTROLLER_LOOP_COUNTER_SELECTOR_NR_BITS = 175,
	CONTROLLER_MEM_NR_BITS = 176,
	CONTROLLER_MEM_SIZE = 177,
	CTRL_ALUCOM_ALUFUNC_NR_BITS = 178,
	CTRL_ALUCOM_ALUFUNC_POS_LOWER = 179,
	CTRL_ALUCOM_ALUFUNC_POS_UPPER = 180,
	CTRL_ALUCOM_ALUFUNC_X_and_Z = 181,
	CTRL_ALUCOM_ALUFUNC_X_and_nZ = 182,
	CTRL_ALUCOM_ALUFUNC_X_nand_Z = 183,
	CTRL_ALUCOM_ALUFUNC_X_nor_Z = 184,
	CTRL_ALUCOM_ALUFUNC_X_nxor_Z = 185,
	CTRL_ALUCOM_ALUFUNC_X_nxor_Z_1 = 186,
	CTRL_ALUCOM_ALUFUNC_X_nxor_Z_2 = 187,
	CTRL_ALUCOM_ALUFUNC_X_nxor_Z_3 = 188,
	CTRL_ALUCOM_ALUFUNC_X_or_Z = 189,
	CTRL_ALUCOM_ALUFUNC_X_or_nZ = 190,
	CTRL_ALUCOM_ALUFUNC_X_xor_Z = 191,
	CTRL_ALUCOM_ALUFUNC_X_xor_Z_1 = 192,
	CTRL_ALUCOM_ALUFUNC_X_xor_Z_2 = 193,
	CTRL_ALUCOM_ALUFUNC_X_xor_Z_3 = 194,
	CTRL_ALUCOM_ALUFUNC_ZmYmXmCIN = 195,
	CTRL_ALUCOM_ALUFUNC_ZpYpXpCIN = 196,
	CTRL_ALUCOM_ALUFUNC_mZmXmYmCINm1 = 197,
	CTRL_ALUCOM_ALUFUNC_nX_and_Z = 198,
	CTRL_ALUCOM_ALUFUNC_nX_or_Z = 199,
	CTRL_ALUCOM_ALUFUNC_nZpXpYpCIN = 200,
	CTRL_ALUCOM_CR_IN_SELECT_NR_BITS = 201,
	CTRL_ALUCOM_CR_IN_SELECT_POS_LOWER = 202,
	CTRL_ALUCOM_CR_IN_SELECT_POS_UPPER = 203,
	CTRL_ALUCOM_CR_IN_SELECT_PREV_CARRY = 204,
	CTRL_ALUCOM_CR_IN_SELECT_VALUE = 205,
	CTRL_ALUCOM_CR_IN_VALUE_NR_BITS = 206,
	CTRL_ALUCOM_CR_IN_VALUE_ONE = 207,
	CTRL_ALUCOM_CR_IN_VALUE_POS_LOWER = 208,
	CTRL_ALUCOM_CR_IN_VALUE_POS_UPPER = 209,
	CTRL_ALUCOM_CR_IN_VALUE_ZERO = 210,
	CTRL_ALUCOM_NR_BITS = 211,
	CTRL_ALUCOM_OPMODE_POS_LOWER = 212,
	CTRL_ALUCOM_OPMODE_POS_UPPER = 213,
	CTRL_ALUCOM_XSEL_NR_BITS = 214,
	CTRL_ALUCOM_XSEL_POS_LOWER = 215,
	CTRL_ALUCOM_XSEL_POS_UPPER = 216,
	CTRL_ALUCOM_XSEL_out_0 = 217,
	CTRL_ALUCOM_XSEL_out_AconcatB = 218,
	CTRL_ALUCOM_XSEL_out_M_with_ysel = 219,
	CTRL_ALUCOM_XSEL_out_P = 220,
	CTRL_ALUCOM_YSEL_NR_BITS = 221,
	CTRL_ALUCOM_YSEL_POS_LOWER = 222,
	CTRL_ALUCOM_YSEL_POS_UPPER = 223,
	CTRL_ALUCOM_YSEL_out_0 = 224,
	CTRL_ALUCOM_YSEL_out_48bff = 225,
	CTRL_ALUCOM_YSEL_out_C = 226,
	CTRL_ALUCOM_YSEL_out_M_with_xsel = 227,
	CTRL_ALUCOM_ZSEL_NR_BITS = 228,
	CTRL_ALUCOM_ZSEL_POS_LOWER = 229,
	CTRL_ALUCOM_ZSEL_POS_UPPER = 230,
	CTRL_ALUCOM_ZSEL_out_0 = 231,
	CTRL_ALUCOM_ZSEL_out_17bit_shift_P = 232,
	CTRL_ALUCOM_ZSEL_out_17bit_shift_PCIN = 233,
	CTRL_ALUCOM_ZSEL_out_C = 234,
	CTRL_ALUCOM_ZSEL_out_ILLEGAL = 235,
	CTRL_ALUCOM_ZSEL_out_P = 236,
	CTRL_ALUCOM_ZSEL_out_PCIN = 237,
	CTRL_ALUCOM_ZSEL_out_P_macc_extend = 238,
	CTRL_CARRY_ARITHMETIC = 239,
	CTRL_CARRY_NOP = 240,
	CTRL_CARRY_NR = 241,
	CTRL_CARRY_NR_BITS = 242,
	CTRL_CARRY_SHIFT = 243,
	CTRL_CLOCK_CYCLE_COUNTER_NR_BITS = 244,
	CTRL_CLOCK_CYCLE_COUNTER_STATE_NR_BITS = 245,
	CTRL_CLOCK_CYCLE_COUNTER_STATE_NR_FUNCTIONS = 246,
	CTRL_CLOCK_CYCLE_COUNTER_STATE_RUN_WO_HALT = 247,
	CTRL_CLOCK_CYCLE_COUNTER_STATE_RUN_W_HALT = 248,
	CTRL_CLOCK_CYCLE_COUNTER_STATE_STOP = 249,
	CTRL_MEM_MEMCOM_CMD_ADDR_REG_LOAD = 250,
	CTRL_MEM_MEMCOM_CMD_LOC_LOWER = 251,
	CTRL_MEM_MEMCOM_CMD_LOC_UPPER = 252,
	CTRL_MEM_MEMCOM_CMD_MEM_LOAD = 253,
	CTRL_MEM_MEMCOM_CMD_MEM_LOAD_ADDR_REG_ADD = 254,
	CTRL_MEM_MEMCOM_CMD_MEM_LOAD_STORE = 255,
	CTRL_MEM_MEMCOM_CMD_MEM_LOAD_STORE_REG_ADD = 256,
	CTRL_MEM_MEMCOM_CMD_MEM_NONE = 257,
	CTRL_MEM_MEMCOM_CMD_MEM_STORE = 258,
	CTRL_MEM_MEMCOM_CMD_MEM_STORE_ADDR_REG_ADD = 259,
	CTRL_MEM_MEMCOM_CMD_SIZE_unguarded = 260,
	CTRL_MEM_MEMCOM_OP_LOC_LOWER = 261,
	CTRL_MEM_MEMCOM_OP_LOC_UPPER = 262,
	CTRL_MEM_MEMCOM_OP_SIZE_unguarded = 263,
	CTRL_MEM_MEMCOM_SIZE = 264,
	CTRL_NR_LOOP_COUNTERS = 265,
	CTRL_OPMODE_NR_BITS = 266,
	CTRL_OPSEL_NR_BITS = 267,
	CTRL_OPSEL_NR_OPSEL = 268,
	CTRL_OPSEL_sel_ACC_and_SCALAR = 269,
	CTRL_OPSEL_sel_ADDR_REG = 270,
	CTRL_OPSEL_sel_FLOAT_MANTISSA = 271,
	CTRL_OPSEL_sel_LOOP_COUNTER_DECREMENT = 272,
	CTRL_OPSEL_sel_MEMOUT = 273,
	CTRL_OPSEL_sel_PROG = 274,
	CTRL_OPSEL_sel_REDUCTIONOUT = 275,
	CTRL_OPSEL_sel_ROT_SH_OUT = 276,
	CTRL_OPSEL_sel_SCALAR = 277,
	CTRL_OPSEL_sel_SHR1 = 278,
	CTRL_OPSEL_sel_SHR_FIXED_AMOUNT = 279,
	CTRL_OPSEL_sel_STACK_LAYER1 = 280,
	CTRL_OPSEL_sel_ZERO = 281,
	CTRL_RALU_DSP_A_in_NR_BITS = 282,
	CTRL_RALU_DSP_B_in_NR_BITS = 283,
	CTRL_RALU_DSP_C_in_NR_BITS = 284,
	CTRL_RALU_DSP_D_in_NR_BITS = 285,
	CTRL_RALU_DSP_NR_BITS = 286,
	CTRL_RALU_DSP_NR_BITS_unguarded = 287,
	CTRL_SHIFT_MSBSEL_ACCMSB = 288,
	CTRL_SHIFT_MSBSEL_CARRY = 289,
	CTRL_SHIFT_MSBSEL_NR = 290,
	CTRL_SHIFT_MSBSEL_NR_BITS = 291,
	CTRL_SHIFT_MSBSEL_ZERO = 292,
	CTRL_STACK_BIDIRECTIONAL_SR_SIZE = 293,
	CTRL_STACK_CMD_POP0_PUSH0 = 294,
	CTRL_STACK_CMD_POP0_PUSH1 = 295,
	CTRL_STACK_CMD_POP1_PUSH0 = 296,
	CTRL_STACK_CMD_POP1_PUSH1 = 297,
	CTRL_STACK_CMD_POP2_PUSH1 = 298,
	CTRL_STACK_CMD_POP2_PUSH2 = 299,
	CTRL_STACK_CMD_SIZE = 300,
	CTRL_STACK_NR_CMD = 301,
	DATA_SIZE = 302,
	DATA_SIZE_C = 303,
	DISTRIBUTE_NET_INNER_MULTICELL_DEPTH = 304,
	DISTRIBUTE_NET_INNER_MULTICELL_NR_PIPELINE_REGS = 305,
	DISTRIBUTE_NET_INNER_PARTIAL_MULTICELL_DEPTH = 306,
	DISTRIBUTE_NET_INNER_PARTIAL_MULTICELL_NR_PIPELINE_REGS = 307,
	DISTRIBUTE_NET_OUTER_MULTICELL_DEPTH = 308,
	DISTRIBUTE_NET_OUTER_MULTICELL_NR_PIPELINE_REGS = 309,
	DISTRIBUTE_NET_TOTAL_DEPTH = 310,
	DISTRIBUTE_NET_TOTAL_NR_PIPELINE_REGS = 311,
	DOUBLE_INSTR_NR_BITS = 312,
	DSP48E1_INTERNAL_SHIFTER_SIZE = 313,
	DTE_ADDR_NR_BITS = 314,
	DTE_CMD_REG_NR_BITS = 315,
	DTE_CMD_REG_OPCODE_LOC_LOWER = 316,
	DTE_CMD_REG_OPCODE_LOC_UPPER = 317,
	DTE_CMD_REG_OPCODE_NR_BITS = 318,
	DTE_CMD_REG_VALUE_LOC_LOWER = 319,
	DTE_CMD_REG_VALUE_LOC_UPPER = 320,
	DTE_CMD_REG_VALUE_NR_BITS = 321,
	DTE_COLUMN_COUNTER_NR_BITS = 322,
	DTE_CTRL_MEMCOM_CMD_NONE = 323,
	DTE_CTRL_MEMCOM_CMD_NR_BITS = 324,
	DTE_CTRL_MEMCOM_CMD_READ = 325,
	DTE_CTRL_MEMCOM_CMD_WRITE = 326,
	DTE_FIFO_SIZE_NR_COMMANDS = 327,
	DTE_NR_PARAMETERS_PER_COMMAND = 328,
	DTE_PARAM_FIFO_ADDR_NR_BITS = 329,
	DTE_PARAM_FIFO_SIZE = 330,
	DTE_PARAM_NR_BITS = 331,
	DTE_READY_COUNTER_NR_BITS = 332,
	DTE_STATE_IDLE = 333,
	DTE_STATE_LOAD_PARAMS = 334,
	DTE_STATE_NR_BITS = 335,
	DTE_STATE_READ_CTRL_MEM = 336,
	DTE_STATE_READ_CTRL_MEM_PADDING = 337,
	DTE_STATE_READ_LINE = 338,
	DTE_STATE_REQ_READ = 339,
	DTE_STATE_REQ_WRITE = 340,
	DTE_STATE_WAIT_RD_ACK = 341,
	DTE_STATE_WAIT_WR_ACK = 342,
	DTE_STATE_WRITE_CTRL_MEM = 343,
	DTE_STATE_WRITE_LINE = 344,
	ENDIANNESS_BIG_ENDIAN = 345,
	ENDIANNESS_LITTLE_ENDIAN = 346,
	FLOAT_ALLIGN_SIZE = 347,
	FLOAT_ARRAY_MANTISSA_SHIFT_AMOUNT_SIZE = 348,
	FLOAT_COMMAND_ACC_LOAD_MANT_REG = 349,
	FLOAT_COMMAND_ADD = 350,
	FLOAT_COMMAND_ADD_SGN = 351,
	FLOAT_COMMAND_COMP_RES = 352,
	FLOAT_COMMAND_DIV = 353,
	FLOAT_COMMAND_DIV_LOOP1 = 354,
	FLOAT_COMMAND_DIV_LOOP2 = 355,
	FLOAT_COMMAND_EXP_ADJUST = 356,
	FLOAT_COMMAND_FIRST_MULT = 357,
	FLOAT_COMMAND_MULT = 358,
	FLOAT_COMMAND_MULT_EXP = 359,
	FLOAT_COMMAND_NOP = 360,
	FLOAT_COMMAND_NR_BITS = 361,
	FLOAT_COMMAND_SECOND_MULT = 362,
	FLOAT_COMMAND_SUB = 363,
	FLOAT_COMMAND_do_ACC_op_MANTREG = 364,
	FLOAT_COMMAND_do_EXP_ADJUST_w_MEM_PRIOENC = 365,
	FLOAT_CTRL_MANTISSA_SHIFT_AMOUNT_SIZE = 366,
	FLOAT_DATA_SIZE_NR_BITS = 367,
	FLOAT_EFFECTIVE_OPERATION_ADD = 368,
	FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_LOC_LOWER = 369,
	FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_LOC_UPPER = 370,
	FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_SIZE = 371,
	FLOAT_EFFECTIVE_OPERATION_RSUB = 372,
	FLOAT_EFFECTIVE_OPERATION_SIZE = 373,
	FLOAT_EFFECTIVE_OPERATION_SIZE_unguarded = 374,
	FLOAT_EFFECTIVE_OPERATION_SUB = 375,
	FLOAT_EFFECTIVE_OPERATION_alucom_LOC_LOWER = 376,
	FLOAT_EFFECTIVE_OPERATION_alucom_LOC_UPPER = 377,
	FLOAT_EFFECTIVE_OPERATION_alucom_SIZE = 378,
	FLOAT_EXPONENT_LOC_LOWER = 379,
	FLOAT_EXPONENT_LOC_UPPER = 380,
	FLOAT_EXPONENT_NR_BITS = 381,
	FLOAT_EXPONENT_REG_NR_BITS = 382,
	FLOAT_EXPONENT_REG_OVERFLOW_DETECT_LOC_LOWER = 383,
	FLOAT_EXPONENT_REG_OVERFLOW_DETECT_LOC_UPPER = 384,
	FLOAT_EXPONENT_REG_UNDERFLOW_DETECT_LOC_LOWER = 385,
	FLOAT_EXPONENT_REG_UNDERFLOW_DETECT_LOC_UPPER = 386,
	FLOAT_EXPONENT_REG_VALUE_LOC_LOWER = 387,
	FLOAT_EXPONENT_REG_VALUE_LOC_UPPER = 388,
	FLOAT_FIRST_MULT_NR_BITS = 389,
	FLOAT_FLOAT_ALUCOM_SIZE = 390,
	FLOAT_FRACTIONAL_LOC_LOWER = 391,
	FLOAT_FRACTIONAL_LOC_UPPER = 392,
	FLOAT_FRACTIONAL_NR_BITS = 393,
	FLOAT_MANTISSA_NR_BITS = 394,
	FLOAT_OPERATIONS = 395,
	FLOAT_OPERATIONS_NR_BITS = 396,
	FLOAT_OPERATION_ADD = 397,
	FLOAT_OPERATION_DIV = 398,
	FLOAT_OPERATION_MULT = 399,
	FLOAT_OPERATION_SUB = 400,
	FLOAT_SECOND_MULT_NR_BITS = 401,
	FLOAT_SGN_LOC_LOWER = 402,
	FLOAT_SGN_LOC_UPPER = 403,
	FLOAT_SGN_MINUS = 404,
	FLOAT_SGN_NR_BITS = 405,
	FLOAT_SGN_PLUS = 406,
	GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES = 407,
	HARDWARE_PARAMETERS_MD5_VALUE_byte0 = 408,
	HARDWARE_PARAMETERS_MD5_VALUE_byte1 = 409,
	HARDWARE_PARAMETERS_MD5_VALUE_byte2 = 410,
	HARDWARE_PARAMETERS_MD5_VALUE_byte3 = 411,
	HARDWARE_PARAMETERS_MD5_VALUE_word0 = 412,
	HARDWARE_PARAMETERS_MD5_VALUE_word1 = 413,
	HARDWARE_PARAMETERS_MD5_VALUE_word2 = 414,
	HARDWARE_PARAMETERS_MD5_VALUE_word3 = 415,
	HAS_ARRAY_CELL_OPSEL_sel_FLOATING_POINT = 416,
	HAS_ARRAY_CELL_OPSEL_sel_GLOBAL_SHIFT_REG = 417,
	HAS_ARRAY_CELL_OPSEL_sel_ROT_SH_OUT = 418,
	HAS_ARRAY_CELL_OPSEL_sel_SCANOUT = 419,
	HAS_ARRAY_CELL_OPSEL_sel_SHR_FIXED_AMOUNT = 420,
	HAS_ARRAY_CELL_OPSEL_sel_STACK_LAYER1 = 421,
	HAS_CTRL_OPSEL_sel_FLOATING_POINT = 422,
	INSTR_ARRAY_LOC_LOWER = 423,
	INSTR_ARRAY_LOC_UPPER = 424,
	INSTR_ARRAY_OPCODE_LOC_LOWER = 425,
	INSTR_ARRAY_OPCODE_LOC_UPPER = 426,
	INSTR_ARRAY_OPERAND_LOC_LOWER = 427,
	INSTR_ARRAY_OPERAND_LOC_UPPER = 428,
	INSTR_CONTROLLER_LOC_LOWER = 429,
	INSTR_CONTROLLER_LOC_UPPER = 430,
	INSTR_FIXED_SHIFTING_LOC_LOWER = 431,
	INSTR_FIXED_SHIFTING_LOC_UPPER = 432,
	INSTR_FIXED_SHIFTING_NR_BITS = 433,
	INSTR_FLOAT_FP_COMMAND_VALUE_LOC_LOWER = 434,
	INSTR_FLOAT_FP_COMMAND_VALUE_LOC_UPPER = 435,
	INSTR_FLOAT_NR_OPERATIONS = 436,
	INSTR_FLOAT_VALUE_NR_BITS = 437,
	INSTR_FLOAT_do_ACC_LOAD_MANTREG = 438,
	INSTR_FLOAT_do_ACC_LOAD_SGN_EXP_FRAC = 439,
	INSTR_FLOAT_do_ACC_LOAD_SGN_EXP_FRACACC = 440,
	INSTR_FLOAT_do_ACC_LOAD_W_SGN_INTEGER = 441,
	INSTR_FLOAT_do_ACC_op_MANTREG = 442,
	INSTR_FLOAT_do_EXP_ADJUST = 443,
	INSTR_FLOAT_do_EXP_ADJUST_w_MEM_PRIOENC = 444,
	INSTR_GLOBAL_LEFT_INS = 445,
	INSTR_GLOBAL_LEFT_RED_INS = 446,
	INSTR_GLOBAL_LOC_LOWER = 447,
	INSTR_GLOBAL_LOC_UPPER = 448,
	INSTR_GLOBAL_NR_BITS = 449,
	INSTR_GLOBAL_RIGHT_INS = 450,
	INSTR_GLOBAL_RIGHT_RED_INS = 451,
	INSTR_GLOBAL_ROTATE_left = 452,
	INSTR_GLOBAL_ROTATE_right = 453,
	INSTR_GLOBAL_SHIFT_left_WBH = 454,
	INSTR_GLOBAL_SHIFT_left_WBZ = 455,
	INSTR_GLOBAL_SHIFT_left_WOB = 456,
	INSTR_GLOBAL_SHIFT_right_WBH = 457,
	INSTR_GLOBAL_SHIFT_right_WBZ = 458,
	INSTR_GLOBAL_SHIFT_right_WOB = 459,
	INSTR_JMP_FUNCTION_BRBOOL = 460,
	INSTR_JMP_FUNCTION_BRCMPNVal = 461,
	INSTR_JMP_FUNCTION_BRCMPNValDEC = 462,
	INSTR_JMP_FUNCTION_BRCMPVal = 463,
	INSTR_JMP_FUNCTION_BRCMPValDEC = 464,
	INSTR_JMP_FUNCTION_BRCR = 465,
	INSTR_JMP_FUNCTION_BRCR_delayed = 466,
	INSTR_JMP_FUNCTION_BRNBOOL = 467,
	INSTR_JMP_FUNCTION_BRNCR = 468,
	INSTR_JMP_FUNCTION_BRNCR_delayed = 469,
	INSTR_JMP_FUNCTION_BRNSGN = 470,
	INSTR_JMP_FUNCTION_BRNZ = 471,
	INSTR_JMP_FUNCTION_BRNZDEC = 472,
	INSTR_JMP_FUNCTION_BRSGN = 473,
	INSTR_JMP_FUNCTION_BRValNSGN = 474,
	INSTR_JMP_FUNCTION_BRValNZ = 475,
	INSTR_JMP_FUNCTION_BRValNZDEC = 476,
	INSTR_JMP_FUNCTION_BRValSGN = 477,
	INSTR_JMP_FUNCTION_BRValZ = 478,
	INSTR_JMP_FUNCTION_BRValZDEC = 479,
	INSTR_JMP_FUNCTION_BRZ = 480,
	INSTR_JMP_FUNCTION_BRZDEC = 481,
	INSTR_JMP_FUNCTION_BR_w_VAL_LOC_LOWER = 482,
	INSTR_JMP_FUNCTION_BR_w_VAL_LOC_UPPER = 483,
	INSTR_JMP_FUNCTION_BR_w_VAL_NR_BITS = 484,
	INSTR_JMP_FUNCTION_BR_w_VAL_NR_BITS_unguarded = 485,
	INSTR_JMP_FUNCTION_BR_w_VAL_NR_REGS = 486,
	INSTR_JMP_FUNCTION_JMP = 487,
	INSTR_JMP_FUNCTION_LOC_LOWER = 488,
	INSTR_JMP_FUNCTION_LOC_UPPER = 489,
	INSTR_JMP_FUNCTION_NR_BITS = 490,
	INSTR_JMP_FUNCTION_NR_BITS_unguarded = 491,
	INSTR_JMP_FUNCTION_NR_FUNCTIONS = 492,
	INSTR_JMP_VALUE_LOC_LOWER = 493,
	INSTR_JMP_VALUE_LOC_UPPER = 494,
	INSTR_JMP_VALUE_NR_BITS = 495,
	INSTR_JMP_VALUE_NR_BITS_unguarded = 496,
	INSTR_MISC_STORE_LOAD_BR_VAL_REG_SEL_LOC_LOWER = 497,
	INSTR_MISC_STORE_LOAD_BR_VAL_REG_SEL_LOC_UPPER = 498,
	INSTR_MISC_STORE_LOAD_LOC_LOWER = 499,
	INSTR_MISC_STORE_LOAD_LOC_UPPER = 500,
	INSTR_MISC_STORE_LOAD_NR_BITS = 501,
	INSTR_MISC_STORE_LOAD_VALUE_LOC_LOWER = 502,
	INSTR_MISC_STORE_LOAD_VALUE_LOC_UPPER = 503,
	INSTR_MISC_STORE_LOAD_VALUE_NR_BITS = 504,
	INSTR_MISC_STORE_LOAD_addrload = 505,
	INSTR_MISC_STORE_LOAD_addrstore = 506,
	INSTR_MISC_STORE_LOAD_addrstore_COP = 507,
	INSTR_MISC_STORE_LOAD_array_addr_reg_stack_duplicate = 508,
	INSTR_MISC_STORE_LOAD_array_addr_reg_stack_pop = 509,
	INSTR_MISC_STORE_LOAD_insertio = 510,
	INSTR_MISC_STORE_LOAD_ixload = 511,
	INSTR_MISC_STORE_LOAD_redins = 512,
	INSTR_MISC_STORE_LOAD_scanload = 513,
	INSTR_MISC_STORE_LOAD_set_addrreg_selector = 514,
	INSTR_MISC_STORE_LOAD_set_loop_counter_value = 515,
	INSTR_MISC_STORE_LOAD_setdec = 516,
	INSTR_MISC_STORE_LOAD_srload = 517,
	INSTR_MISC_STORE_LOAD_srstore = 518,
	INSTR_MISC_TESTING_SEL_CC_RESET = 519,
	INSTR_MISC_TESTING_SEL_CC_START_WO_HALT = 520,
	INSTR_MISC_TESTING_SEL_CC_START_W_HALT = 521,
	INSTR_MISC_TESTING_SEL_CC_STOP = 522,
	INSTR_MISC_TESTING_SEL_LOC_LOWER = 523,
	INSTR_MISC_TESTING_SEL_LOC_UPPER = 524,
	INSTR_MISC_TESTING_SEL_NR_BITS = 525,
	INSTR_NR_BITS = 526,
	INSTR_OPCODE_LOC_LOWER = 527,
	INSTR_OPCODE_LOC_START = 528,
	INSTR_OPCODE_LOC_UPPER = 529,
	INSTR_OPCODE_NR_BITS = 530,
	INSTR_OPCODE_NR_BITS_unguarded = 531,
	INSTR_OPERAND_LOC_LOWER = 532,
	INSTR_OPERAND_LOC_START = 533,
	INSTR_OPERAND_LOC_UPPER = 534,
	INSTR_OPERAND_NR_BITS = 535,
	INSTR_OPERAND_NR_BITS_unguarded = 536,
	INSTR_SETSCAN_ADDR_MODE_LOC_LOWER = 537,
	INSTR_SETSCAN_ADDR_MODE_LOC_UPPER = 538,
	INSTR_SETSCAN_OPCODE_LOC_LOWER = 539,
	INSTR_SETSCAN_OPCODE_LOC_UPPER = 540,
	INSTR_SHIFT1_RIGHT = 541,
	INSTR_SHIFT1_RIGHT_ARITHMETIC = 542,
	INSTR_SHIFT1_RIGHT_CARRY = 543,
	INSTR_SHIFT_RIGHT_FIXED_AMOUNT = 544,
	INSTR_SHIFT_RIGHT_FIXED_AMOUNT_ARITHMETIC = 545,
	INSTR_SH_ROTATE_LOCAL_AMOUNT_NR_BITS = 546,
	INSTR_SH_ROTATE_LOCAL_AMOUNT_NR_BITS_unguarded = 547,
	INSTR_SH_ROTATE_LOCAL_CTRL_BITS_NR_BITS = 548,
	INSTR_SH_ROTATE_LOCAL_CTRL_BITS_NR_BITS_unguarded = 549,
	INSTR_SH_ROTATE_LOCAL_CTRL_LOC_LOWER = 550,
	INSTR_SH_ROTATE_LOCAL_CTRL_LOC_UPPER = 551,
	INSTR_SH_ROTATE_LOCAL_DIRECTION_BIT_LOC_LOWER = 552,
	INSTR_SH_ROTATE_LOCAL_DIRECTION_BIT_LOC_UPPER = 553,
	INSTR_SH_ROTATE_LOCAL_MODE_BIT_LOC_LOWER = 554,
	INSTR_SH_ROTATE_LOCAL_MODE_BIT_LOC_UPPER = 555,
	INSTR_SH_ROTATE_LOCAL_SHIFT_AMOUNT_LOC_LOWER = 556,
	INSTR_SH_ROTATE_LOCAL_SHIFT_AMOUNT_LOC_UPPER = 557,
	INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_LOC_LOWER = 558,
	INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_LOC_UPPER = 559,
	INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_NR_BITS = 560,
	INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_NR_BITS_unguarded = 561,
	INSTR_SH_ROT_CTRL_bits_DONT_CARE = 562,
	INSTR_SH_ROT_CTRL_bits_LEFT_ROTATE = 563,
	INSTR_SH_ROT_CTRL_bits_LEFT_SHIFT = 564,
	INSTR_SH_ROT_CTRL_bits_RIGHT_ROTATE = 565,
	INSTR_SH_ROT_CTRL_bits_RIGHT_SHIFT = 566,
	INSTR_SPATIAL_SELECT_FUNCTION_ACTIVATE = 567,
	INSTR_SPATIAL_SELECT_FUNCTION_ELSEWHERE = 568,
	INSTR_SPATIAL_SELECT_FUNCTION_ENDWHERE = 569,
	INSTR_SPATIAL_SELECT_FUNCTION_LOC_LOWER = 570,
	INSTR_SPATIAL_SELECT_FUNCTION_LOC_UPPER = 571,
	INSTR_SPATIAL_SELECT_FUNCTION_NR_BITS = 572,
	INSTR_SPATIAL_SELECT_FUNCTION_WHERE = 573,
	INSTR_SPATIAL_SELECT_WHERE_COND_DONT_CARE = 574,
	INSTR_SPATIAL_SELECT_WHERE_COND_LOC_LOWER = 575,
	INSTR_SPATIAL_SELECT_WHERE_COND_LOC_UPPER = 576,
	INSTR_SPATIAL_SELECT_WHERE_COND_NR_BITS = 577,
	INSTR_SPATIAL_SELECT_WHERE_COND_NR_CONDITIONS = 578,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERECARRY = 579,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHEREFIRST = 580,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENCARRY = 581,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENEXT = 582,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENFIRST = 583,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENNEXT = 584,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENPREV = 585,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENSGN = 586,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERENZERO = 587,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHEREPREV = 588,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHERESGN = 589,
	INSTR_SPATIAL_SELECT_WHERE_COND_WHEREZERO = 590,
	INSTR_TRANSFER_ARRAY_MEM_IN = 591,
	INSTR_TRANSFER_ARRAY_MEM_OUT_w_RESULT_READY = 592,
	INSTR_TRANSFER_ARRAY_MEM_OUT_wo_RESULT_READY = 593,
	INSTR_TRANSFER_CTRL_MEM_IN = 594,
	INSTR_TRANSFER_CTRL_MEM_OUT_w_RESULT_READY = 595,
	INSTR_TRANSFER_CTRL_MEM_OUT_wo_RESULT_READY = 596,
	INSTR_TRANSFER_VALUE_LOC_LOWER = 597,
	INSTR_TRANSFER_VALUE_LOC_UPPER = 598,
	INSTR_TRANSFER_VALUE_NR_BITS = 599,
	INSTR_VALUE_LOC_LOWER = 600,
	INSTR_VALUE_LOC_START = 601,
	INSTR_VALUE_LOC_UPPER = 602,
	INSTR_VALUE_NR_BITS = 603,
	INSTR_VALUE_NR_BITS_unguarded = 604,
	IO_DATA_FIFO_DATA_OUT_DATA_BITS_LOC_LOWER = 605,
	IO_DATA_FIFO_DATA_OUT_DATA_BITS_LOC_UPPER = 606,
	IO_DATA_FIFO_DATA_OUT_DATA_BITS_NR_BITS = 607,
	IO_DATA_FIFO_DATA_OUT_TLAST_BITS_LOC_LOWER = 608,
	IO_DATA_FIFO_DATA_OUT_TLAST_BITS_LOC_UPPER = 609,
	IO_DATA_FIFO_DATA_OUT_TLAST_NR_BITS = 610,
	IO_DATA_FIFO_POINTER_NR_BITS = 611,
	IO_DATA_FIFO_PRIMITIVE_TYPE = 612,
	IO_DATA_FIFO_SIZE = 613,
	IO_DATA_FIFO_programable_EMPTY_THRESHOLD = 614,
	IO_DATA_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE = 615,
	IO_DATA_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE = 616,
	IO_DATA_FIFO_programable_FULL_THRESHOLD = 617,
	IO_DATA_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE = 618,
	IO_DATA_FIFO_programable_FULL_THRESHOLD_PERCENTAGE = 619,
	IO_DATA_IN_FIFO_DATA_SIZE = 620,
	IO_DATA_OUT_FIFO_DATA_SIZE = 621,
	IO_EXTERNAL_DATA_INTERFACE_NR_BITS = 622,
	IO_INTERNAL_DATA_INTERFACE_NR_BITS = 623,
	IO_INTERNAL_DATA_INTERFACE_NR_INTERFACES = 624,
	IO_INTF_AXILITE_ADDR_STEP = 625,
	IO_INTF_AXILITE_NR_READ_HARDWARE_CONFIG_REGS = 626,
	IO_INTF_AXILITE_NR_READ_MD5_WORD_REGS = 627,
	IO_INTF_AXILITE_NR_READ_REGS = 628,
	IO_INTF_AXILITE_NR_WRITE_READ_REGS = 629,
	IO_INTF_AXILITE_NR_WRITE_REGS = 630,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_LAST_REG_ADDR = 631,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG0_ADDR = 632,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG10_ADDR = 633,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG11_ADDR = 634,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG12_ADDR = 635,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG13_ADDR = 636,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG14_ADDR = 637,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG15_ADDR = 638,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG16_ADDR = 639,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG17_ADDR = 640,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG18_ADDR = 641,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG19_ADDR = 642,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG1_ADDR = 643,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG20_ADDR = 644,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG21_ADDR = 645,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG22_ADDR = 646,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG23_ADDR = 647,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG24_ADDR = 648,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG25_ADDR = 649,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG26_ADDR = 650,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG27_ADDR = 651,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG28_ADDR = 652,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG29_ADDR = 653,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG2_ADDR = 654,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG3_ADDR = 655,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG4_ADDR = 656,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG5_ADDR = 657,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG6_ADDR = 658,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG7_ADDR = 659,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG8_ADDR = 660,
	IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG9_ADDR = 661,
	IO_INTF_AXILITE_READ_LAST_REG_ADDR = 662,
	IO_INTF_AXILITE_READ_REGS_ACCELERATOR_ID_REG_ADDR = 663,
	IO_INTF_AXILITE_READ_REGS_CONTROLLER_ACC_REG_ADDR = 664,
	IO_INTF_AXILITE_READ_REGS_CYCLE_COUNTER_REG_ADDR = 665,
	IO_INTF_AXILITE_READ_REGS_FIFO_DATA_IN_DATA_COUNT_REG_ADDR = 666,
	IO_INTF_AXILITE_READ_REGS_FIFO_DATA_OUT_DATA_COUNT_REG_ADDR = 667,
	IO_INTF_AXILITE_READ_REGS_FIFO_PROG_DATA_COUNT_REG_ADDR = 668,
	IO_INTF_AXILITE_READ_REGS_MD5_byte0_REG_ADDR = 669,
	IO_INTF_AXILITE_READ_REGS_MD5_byte1_REG_ADDR = 670,
	IO_INTF_AXILITE_READ_REGS_MD5_byte2_REG_ADDR = 671,
	IO_INTF_AXILITE_READ_REGS_MD5_byte3_REG_ADDR = 672,
	IO_INTF_AXILITE_READ_REGS_MD5_word0_REG_ADDR = 673,
	IO_INTF_AXILITE_READ_REGS_MD5_word1_REG_ADDR = 674,
	IO_INTF_AXILITE_READ_REGS_MD5_word2_REG_ADDR = 675,
	IO_INTF_AXILITE_READ_REGS_MD5_word3_REG_ADDR = 676,
	IO_INTF_AXILITE_READ_REGS_PROGRAM_COUNTER_REG_ADDR = 677,
	IO_INTF_AXILITE_READ_REGS_STATUS_REG_ADDR = 678,
	IO_INTF_AXILITE_WRITE_LAST_REG_ADDR = 679,
	IO_INTF_AXILITE_WRITE_READ_LAST_REG_ADDR = 680,
	IO_INTF_AXILITE_WRITE_READ_REGS_ACCELERATOR_ID_REG_ADDR = 681,
	IO_INTF_AXILITE_WRITE_REGS_INT_ACK_ADDR = 682,
	IO_INTF_AXILITE_WRITE_REGS_PROG_FIFO_IN_ADDR = 683,
	IO_INTF_AXILITE_WRITE_REGS_SOFT_RESET_ADDR = 684,
	IO_INTF_AXISTREAM_DATA_IN_ENDIANNESS_EXTERNAL = 685,
	IO_INTF_AXISTREAM_DATA_IN_ENDIANNESS_INTERNAL = 686,
	IO_INTF_AXISTREAM_DATA_OUT_ENDIANNESS_EXTERNAL = 687,
	IO_INTF_AXISTREAM_DATA_OUT_ENDIANNESS_INTERNAL = 688,
	IO_INTF_DATA_AXISTREAM_DATA_SIZE = 689,
	IO_INTF_PROG_AXILITE_ADDR_SIZE = 690,
	IO_INTF_PROG_AXILITE_DATA_SIZE = 691,
	IO_INTF_PROG_NR_BITS = 692,
	IO_PROG_FIFO_DATA_SIZE = 693,
	IO_PROG_FIFO_POINTER_NR_BITS = 694,
	IO_PROG_FIFO_PRIMITIVE_TYPE = 695,
	IO_PROG_FIFO_SIZE = 696,
	IO_PROG_FIFO_programable_EMPTY_THRESHOLD = 697,
	IO_PROG_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE = 698,
	IO_PROG_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE = 699,
	IO_PROG_FIFO_programable_FULL_THRESHOLD = 700,
	IO_PROG_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE = 701,
	IO_PROG_FIFO_programable_FULL_THRESHOLD_PERCENTAGE = 702,
	ISA_add = 703,
	ISA_addc = 704,
	ISA_addrinc = 705,
	ISA_brshift = 706,
	ISA_bwand = 707,
	ISA_bwor = 708,
	ISA_bwxor = 709,
	ISA_compare = 710,
	ISA_cop = 711,
	ISA_csearch = 712,
	ISA_ctl = 713,
	ISA_delete = 714,
	ISA_fadd = 715,
	ISA_fdiv = 716,
	ISA_fdiv_loop1 = 717,
	ISA_fdiv_loop2 = 718,
	ISA_float = 719,
	ISA_fmult = 720,
	ISA_fmult_first = 721,
	ISA_fmult_second = 722,
	ISA_fsub = 723,
	ISA_global_SR = 724,
	ISA_insert = 725,
	ISA_insval = 726,
	ISA_jmp = 727,
	ISA_last_common_instr_CTL = 728,
	ISA_last_common_instr_operand = 729,
	ISA_last_common_instr_val = 730,
	ISA_load = 731,
	ISA_mab = 732,
	ISA_misc_store_load = 733,
	ISA_misc_testing = 734,
	ISA_mrc = 735,
	ISA_mri = 736,
	ISA_mrl = 737,
	ISA_mult = 738,
	ISA_param = 739,
	ISA_pload = 740,
	ISA_prun = 741,
	ISA_resready = 742,
	ISA_right_fixed_shifting = 743,
	ISA_rotate_local = 744,
	ISA_rsub = 745,
	ISA_rsubc = 746,
	ISA_search = 747,
	ISA_send = 748,
	ISA_sendint = 749,
	ISA_setscan = 750,
	ISA_spatial_select = 751,
	ISA_srcall = 752,
	ISA_stack_operations = 753,
	ISA_stack_operations_CTL_val_DUPLICATE = 754,
	ISA_stack_operations_CTL_val_LOAD_LAYRER1 = 755,
	ISA_stack_operations_CTL_val_LOC_LOWER = 756,
	ISA_stack_operations_CTL_val_LOC_UPPER = 757,
	ISA_stack_operations_CTL_val_OVER = 758,
	ISA_stack_operations_CTL_val_POP = 759,
	ISA_stack_operations_CTL_val_SWAP = 760,
	ISA_stack_operations_CTL_val_nr_bits = 761,
	ISA_stack_push_load = 762,
	ISA_stack_store_pop = 763,
	ISA_stk = 764,
	ISA_store = 765,
	ISA_sub = 766,
	ISA_subc = 767,
	ISA_swap_memacc = 768,
	ISA_trun = 769,
	ISA_val = 770,
	ISA_waitmatw = 771,
	LABELS_NR_BITS = 772,
	LABELS_NR_MAX = 773,
	NETWORK_BW_BITS_SIZE = 774,
	NETWORK_CELL_TYPE_ONLY_PERMUTE = 775,
	NETWORK_CELL_TYPE_PERMUTE_SPLIT = 776,
	NETWORK_CELL_TYPE_PREFIX_SPECIAL = 777,
	NETWORK_CELL_TYPE_REDUCE_W_LEFT_ONE = 778,
	NETWORK_CELL_TYPE_REDUCE_W_LEFT_ZERO = 779,
	NETWORK_DEPTH = 780,
	NETWORK_NR_INPUTS = 781,
	NETWORK_NR_OPCODES = 782,
	NETWORK_NR_OPCODE_BITS = 783,
	NETWORK_NR_OPERATIONS = 784,
	NETWORK_OP_ADD = 785,
	NETWORK_OP_MAX = 786,
	NETWORK_OP_MIN = 787,
	NETWORK_OP_NOP = 788,
	NETWORK_OP_PERMUTE = 789,
	NETWORK_OP_SPLIT = 790,
	NETWORK_OP_SUB = 791,
	NETWORK_OP_SUM_PREFIX = 792,
	NETWORK_OP_bitwise_AND = 793,
	NETWORK_OP_bitwise_OR = 794,
	NETWORK_OP_bitwise_XOR = 795,
	NETWORK_OP_bitwise_XOR_PREFIX = 796,
	NETWORK_SCAN_ENABLE_SIZE = 797,
	NETWORK_SCAN_MODES = 798,
	NETWORK_SCAN_MODES_NR_BITS = 799,
	NETWORK_SCAN_MODE_CONTINOUS_GLOBAL_SHIFT_REG = 800,
	NETWORK_SCAN_MODE_CONTINOUS_LOAD_MEM_OUT = 801,
	NETWORK_SCAN_MODE_CONTINOUS_LOAD_SHIFT_REG = 802,
	NETWORK_SCAN_MODE_CONTINOUS_MEM_OUT = 803,
	NETWORK_SCAN_MODE_ONE_SHOT_LOAD_MEM_OUT = 804,
	NETWORK_SCAN_MODE_ONE_SHOT_LOAD_SHIFT_REG = 805,
	NETWORK_SCAN_MODE_ONE_SHOT_MEM_OUT = 806,
	NETWORK_SCAN_MODE_ONE_SHOT_SHIFT_REG = 807,
	NETWORK_WIDTH = 808,
	NET_CELL_TYPE_0_MUX0_INPUT_0_SEL_VALUE = 809,
	NET_CELL_TYPE_0_MUX0_INPUT_1_SEL_VALUE = 810,
	NET_CELL_TYPE_0_MUX0_INPUT_ADDER_SEL_VALUE = 811,
	NET_CELL_TYPE_0_MUX0_INPUT_BITWISE_SEL_VALUE = 812,
	NET_CELL_TYPE_0_MUX1_INPUT_0_SEL_VALUE = 813,
	NET_CELL_TYPE_0_MUX1_INPUT_1_SEL_VALUE = 814,
	NET_CELL_TYPE_0_MUX1_INPUT_ADDER_SEL_VALUE = 815,
	NET_CELL_TYPE_0_MUX1_INPUT_BITWISE_SEL_VALUE = 816,
	NET_CELL_TYPE_0_NEED_MUX0_INPUT_0 = 817,
	NET_CELL_TYPE_0_NEED_MUX0_INPUT_0_no_value = 818,
	NET_CELL_TYPE_0_NEED_MUX0_INPUT_1 = 819,
	NET_CELL_TYPE_0_NEED_MUX0_INPUT_1_no_value = 820,
	NET_CELL_TYPE_0_NEED_MUX0_INPUT_ADDER = 821,
	NET_CELL_TYPE_0_NEED_MUX0_INPUT_BITWISE = 822,
	NET_CELL_TYPE_0_NEED_MUX1_INPUT_0 = 823,
	NET_CELL_TYPE_0_NEED_MUX1_INPUT_0_no_value = 824,
	NET_CELL_TYPE_0_NEED_MUX1_INPUT_1 = 825,
	NET_CELL_TYPE_0_NEED_MUX1_INPUT_1_no_value = 826,
	NET_CELL_TYPE_0_NEED_MUX1_INPUT_ADDER = 827,
	NET_CELL_TYPE_0_NEED_MUX1_INPUT_BITWISE = 828,
	NET_CELL_TYPE_0_NR_MUX0_INPUTS = 829,
	NET_CELL_TYPE_0_NR_MUX1_INPUTS = 830,
	NET_CELL_TYPE_1_MUX0_INPUT_0_SEL_VALUE = 831,
	NET_CELL_TYPE_1_MUX0_INPUT_1_SEL_VALUE = 832,
	NET_CELL_TYPE_1_MUX0_INPUT_ADDER_SEL_VALUE = 833,
	NET_CELL_TYPE_1_MUX0_INPUT_BITWISE_SEL_VALUE = 834,
	NET_CELL_TYPE_1_MUX1_INPUT_0_SEL_VALUE = 835,
	NET_CELL_TYPE_1_MUX1_INPUT_1_SEL_VALUE = 836,
	NET_CELL_TYPE_1_MUX1_INPUT_ADDER_SEL_VALUE = 837,
	NET_CELL_TYPE_1_MUX1_INPUT_BITWISE_SEL_VALUE = 838,
	NET_CELL_TYPE_1_NEED_MUX0_INPUT_0 = 839,
	NET_CELL_TYPE_1_NEED_MUX0_INPUT_0_no_value = 840,
	NET_CELL_TYPE_1_NEED_MUX0_INPUT_1 = 841,
	NET_CELL_TYPE_1_NEED_MUX0_INPUT_1_no_value = 842,
	NET_CELL_TYPE_1_NEED_MUX0_INPUT_ADDER = 843,
	NET_CELL_TYPE_1_NEED_MUX0_INPUT_BITWISE = 844,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_0 = 845,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_0_no_value = 846,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_1 = 847,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_1_no_value = 848,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER = 849,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER_no_value = 850,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE = 851,
	NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE_no_value = 852,
	NET_CELL_TYPE_1_NR_MUX0_INPUTS = 853,
	NET_CELL_TYPE_1_NR_MUX1_INPUTS = 854,
	NET_CELL_TYPE_2_MUX0_INPUT_0_SEL_VALUE = 855,
	NET_CELL_TYPE_2_MUX0_INPUT_1_SEL_VALUE = 856,
	NET_CELL_TYPE_2_MUX0_INPUT_ADDER_SEL_VALUE = 857,
	NET_CELL_TYPE_2_MUX0_INPUT_BITWISE_SEL_VALUE = 858,
	NET_CELL_TYPE_2_MUX1_INPUT_0_SEL_VALUE = 859,
	NET_CELL_TYPE_2_MUX1_INPUT_1_SEL_VALUE = 860,
	NET_CELL_TYPE_2_MUX1_INPUT_ADDER_SEL_VALUE = 861,
	NET_CELL_TYPE_2_MUX1_INPUT_BITWISE_SEL_VALUE = 862,
	NET_CELL_TYPE_2_NEED_MUX0_INPUT_0 = 863,
	NET_CELL_TYPE_2_NEED_MUX0_INPUT_0_no_value = 864,
	NET_CELL_TYPE_2_NEED_MUX0_INPUT_1 = 865,
	NET_CELL_TYPE_2_NEED_MUX0_INPUT_1_no_value = 866,
	NET_CELL_TYPE_2_NEED_MUX0_INPUT_ADDER = 867,
	NET_CELL_TYPE_2_NEED_MUX0_INPUT_BITWISE = 868,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_0 = 869,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_0_no_value = 870,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_1 = 871,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_1_no_value = 872,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER = 873,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER_no_value = 874,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE = 875,
	NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE_no_value = 876,
	NET_CELL_TYPE_2_NR_MUX0_INPUTS = 877,
	NET_CELL_TYPE_2_NR_MUX1_INPUTS = 878,
	NET_CELL_TYPE_3_MUX0_INPUT_0_SEL_VALUE = 879,
	NET_CELL_TYPE_3_MUX0_INPUT_1_SEL_VALUE = 880,
	NET_CELL_TYPE_3_MUX0_INPUT_ADDER_SEL_VALUE = 881,
	NET_CELL_TYPE_3_MUX0_INPUT_BITWISE_SEL_VALUE = 882,
	NET_CELL_TYPE_3_MUX1_INPUT_0_SEL_VALUE = 883,
	NET_CELL_TYPE_3_MUX1_INPUT_1_SEL_VALUE = 884,
	NET_CELL_TYPE_3_MUX1_INPUT_ADDER_SEL_VALUE = 885,
	NET_CELL_TYPE_3_MUX1_INPUT_BITWISE_SEL_VALUE = 886,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_0 = 887,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_0_no_value = 888,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_1 = 889,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_1_no_value = 890,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_ADDER = 891,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_ADDER_no_value = 892,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_BITWISE = 893,
	NET_CELL_TYPE_3_NEED_MUX0_INPUT_BITWISE_no_value = 894,
	NET_CELL_TYPE_3_NEED_MUX1_INPUT_0 = 895,
	NET_CELL_TYPE_3_NEED_MUX1_INPUT_0_no_value = 896,
	NET_CELL_TYPE_3_NEED_MUX1_INPUT_1 = 897,
	NET_CELL_TYPE_3_NEED_MUX1_INPUT_1_no_value = 898,
	NET_CELL_TYPE_3_NEED_MUX1_INPUT_ADDER = 899,
	NET_CELL_TYPE_3_NEED_MUX1_INPUT_BITWISE = 900,
	NET_CELL_TYPE_3_NR_MUX0_INPUTS = 901,
	NET_CELL_TYPE_3_NR_MUX1_INPUTS = 902,
	NET_CELL_TYPE_4_MUX0_INPUT_0_SEL_VALUE = 903,
	NET_CELL_TYPE_4_MUX0_INPUT_1_SEL_VALUE = 904,
	NET_CELL_TYPE_4_MUX0_INPUT_ADDER_SEL_VALUE = 905,
	NET_CELL_TYPE_4_MUX0_INPUT_BITWISE_SEL_VALUE = 906,
	NET_CELL_TYPE_4_MUX1_INPUT_0_SEL_VALUE = 907,
	NET_CELL_TYPE_4_MUX1_INPUT_1_SEL_VALUE = 908,
	NET_CELL_TYPE_4_MUX1_INPUT_ADDER_SEL_VALUE = 909,
	NET_CELL_TYPE_4_MUX1_INPUT_BITWISE_SEL_VALUE = 910,
	NET_CELL_TYPE_4_NEED_MUX0_INPUT_0 = 911,
	NET_CELL_TYPE_4_NEED_MUX0_INPUT_0_no_value = 912,
	NET_CELL_TYPE_4_NEED_MUX0_INPUT_1 = 913,
	NET_CELL_TYPE_4_NEED_MUX0_INPUT_1_no_value = 914,
	NET_CELL_TYPE_4_NEED_MUX0_INPUT_ADDER = 915,
	NET_CELL_TYPE_4_NEED_MUX0_INPUT_BITWISE = 916,
	NET_CELL_TYPE_4_NEED_MUX1_INPUT_0 = 917,
	NET_CELL_TYPE_4_NEED_MUX1_INPUT_0_no_value = 918,
	NET_CELL_TYPE_4_NEED_MUX1_INPUT_1 = 919,
	NET_CELL_TYPE_4_NEED_MUX1_INPUT_1_no_value = 920,
	NET_CELL_TYPE_4_NEED_MUX1_INPUT_ADDER = 921,
	NET_CELL_TYPE_4_NEED_MUX1_INPUT_BITWISE = 922,
	NET_CELL_TYPE_4_NR_MUX0_INPUTS = 923,
	NET_CELL_TYPE_4_NR_MUX1_INPUTS = 924,
	NET_HAS_OPERATION_ADD = 925,
	NET_HAS_OPERATION_MAX = 926,
	NET_HAS_OPERATION_MIN = 927,
	NET_HAS_OPERATION_NOP = 928,
	NET_HAS_OPERATION_PERMUTE = 929,
	NET_HAS_OPERATION_SPLIT = 930,
	NET_HAS_OPERATION_SUB = 931,
	NET_HAS_OPERATION_SUM_PREFIX = 932,
	NET_HAS_OPERATION_bitwise_AND = 933,
	NET_HAS_OPERATION_bitwise_OPERATIONS = 934,
	NET_HAS_OPERATION_bitwise_OR = 935,
	NET_HAS_OPERATION_bitwise_XOR = 936,
	NET_HAS_OPERATION_bitwise_XOR_PREFIX = 937,
	NET_HAS_PREFIX_OPERATIONS = 938,
	NET_RESOURCE_NEED_FULL_NET = 939,
	NR_CELLS_PER_MULTICELL = 940,
	NR_CELLS_PER_PARTIAL_MULTICELL = 941,
	NR_MULTICELLS = 942,
	NR_PARTIAL_MULTICELLS_PER_MULTICELL = 943,
	PRINT_ARRAY_MEMORY_START_CONTINOUS = 944,
	PRINT_ARRAY_MEMORY_STOP_CONTINOUS = 945,
	PRINT_CONTINOUS = 946,
	PRINT_CONTINOUS_ARRAY_FLAG_BITS = 947,
	PRINT_CONTINOUS_ARRAY_GENERAL_INFO = 948,
	PRINT_CONTINOUS_ARRAY_IO_MONITORING = 949,
	PRINT_CONTINOUS_ARRAY_IO_MONITORING_ELEMCELL_LEVEL = 950,
	PRINT_CONTINOUS_ARRAY_IO_MONITORING_ELEMCELL_LEVEL_IO_COMMAND = 951,
	PRINT_CONTINOUS_ARRAY_IO_MONITORING_PARTIAL_MULTICELL_LEVEL = 952,
	PRINT_CONTINOUS_ARRAY_MEMORY_DATA = 953,
	PRINT_CONTINOUS_ARRAY_SCAN_NET_INFO = 954,
	PRINT_CONTINOUS_ARRAY_STACK = 955,
	PRINT_CONTINOUS_CONTROLLER_ADDR_REGS = 956,
	PRINT_CONTINOUS_CONTROLLER_MEMORY_DATA = 957,
	PRINT_CONTINOUS_CTRL_FLAG_BITS = 958,
	PRINT_CONTINOUS_CTRL_STACK = 959,
	PRINT_CONTINOUS_CUSTOM_PRINT_ARRAY = 960,
	PRINT_CONTINOUS_CUSTOM_PRINT_CONTROLLER = 961,
	PRINT_CONTINOUS_FP_INFO_PART1 = 962,
	PRINT_CONTINOUS_FP_INFO_PART2 = 963,
	PRINT_CONTINOUS_INSTRUCTION_INFO = 964,
	PRINT_CONTINOUS_XPU_IO_DATA_IN_FIFO = 965,
	PRINT_CONTINOUS_XPU_IO_DATA_OUT_FIFO = 966,
	PRINT_CONTINOUS_XPU_IO_FIFOS = 967,
	PRINT_CONTINOUS_XPU_IO_PROGRAM_FIFO = 968,
	PRINT_CONTROLLER_MEMORY_START_CONTINOUS = 969,
	PRINT_CONTROLLER_MEMORY_STOP_CONTINOUS = 970,
	PRINT_FINAL_DO_FINAL_PRINTING = 971,
	PRINT_FINAL_NR_VALUES_ARRAY_MEMORY_FINAL = 972,
	PRINT_FINAL_NR_VALUES_CONTROLLER_MEMORY_FINAL = 973,
	PRINT_FINAL_NR_VALUES_INPUT_DATA_FIFOS = 974,
	PRINT_FINAL_NR_VALUES_OUTPUT_DATA_FIFOS = 975,
	PRINT_FINAL_NR_VALUES_PROGRAM_MEMORY = 976,
	REDUCE_NET_DEPTH = 977,
	RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK = 978,
	RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT = 979,
	RESOURCE_ARRAY_CELL_HAS_ROTATE = 980,
	RESOURCE_ARRAY_CELL_HAS_SHIFT = 981,
	RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT = 982,
	RESOURCE_ARRAY_CELL_HAS_STACK = 983,
	RESOURCE_ARRAY_CELL_STACK_SIZE = 984,
	RESOURCE_ARRAY_HAS_BW_SCAN_NET = 985,
	RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG = 986,
	RESOURCE_ARRAY_HAS_REDUCE_NET = 987,
	RESOURCE_CTRL_HAS_FLOATING_POINT = 988,
	RESOURCE_CTRL_STACK_SIZE = 989,
	RESOURCE_FEATURE_TESTING = 990,
	RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION = 991,
	RESOURCE_NET_HAS_ADDER = 992,
	RESOURCE_NET_HAS_OPERATION_ADD = 993,
	RESOURCE_NET_HAS_OPERATION_MAX = 994,
	RESOURCE_NET_HAS_OPERATION_MIN = 995,
	RESOURCE_NET_HAS_OPERATION_NOP = 996,
	RESOURCE_NET_HAS_OPERATION_PERMUTE = 997,
	RESOURCE_NET_HAS_OPERATION_SPLIT = 998,
	RESOURCE_NET_HAS_OPERATION_SUB = 999,
	RESOURCE_NET_HAS_OPERATION_SUM_PREFIX = 1000,
	RESOURCE_NET_HAS_OPERATION_bitwise_AND = 1001,
	RESOURCE_NET_HAS_OPERATION_bitwise_OPERATIONS = 1002,
	RESOURCE_NET_HAS_OPERATION_bitwise_OR = 1003,
	RESOURCE_NET_HAS_OPERATION_bitwise_XOR = 1004,
	RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX = 1005,
	RESOURCE_NET_NEEDS_ADD = 1006,
	RESOURCE_NET_NEEDS_SUB = 1007,
	SCAN_NET_DEPTH = 1008,
	SHIFT_RIGHT_FIXED_AMOUNT = 1009,
	SIMULATION_CLOCK_PERIOD = 1010,
	SIMULATION_DATA_OUT_FILE_NORMAL_MATRIX_VIEW = 1011,
	SIMULATION_DRAIN_TIME_CLOCK_CYCLES = 1012,
	SIMULATION_DRAIN_TIME_DATA_OUT_CLOCK_CYCLES = 1013,
	SIMULATION_EMERGENCY_STOP_CLOCK_CYCLES = 1014,
	SIMULATION_FILE_PATH_BACKSTEPS = 1015,
	SIMULATION_FUNCTION_PERFORMED = 1016,
	SIMULATION_GENERATE_NEW_PROGRAM_FILE = 1017,
	SIMULATION_GOLDEN_MODEL_CHECKS = 1018,
	SIMULATION_HAS_DATA_INPUT_FILE = 1019,
	SIMULATION_HAS_FUNCTION_ARGUMENTS_FILE = 1020,
	SIMULATION_NR_DATA_OUT_READ = 1021,
	SIMULATION_NR_LINES_DATA_OUT_READ = 1022,
	SIMULATION_PRINTING = 1023,
	SIMULATION_PRINT_CLOCK_CYCLES_PAUSE = 1024,
	SIMULATION_TEST_NAME = 1025,
	SIMULATION_TIMESCALE_PRECISION = 1026,
	SIMULATION_TIMESCALE_TIME_UNIT = 1027,
	SIMULATION_TYPE_BEHAVIOURAL = 1028,
	SMALL_RECTANGLES_SIZE = 1029,
	TB_PRINT_NR_NUMBERS_BEFORE_BAR = 1030,
	XPU_HARDWARE_CONFIG_REG10_OCCUPIED_NR_BITS = 1031,
	XPU_HARDWARE_CONFIG_REG10_PADDING_NEEDED_AMOUNT = 1032,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_LOC_LOWER = 1033,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_LOC_UPPER = 1034,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_NR_BITS = 1035,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_LOC_LOWER = 1036,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_LOC_UPPER = 1037,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_NR_BITS = 1038,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_LOC_LOWER = 1039,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_LOC_UPPER = 1040,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_NR_BITS = 1041,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_LOC_LOWER = 1042,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_LOC_UPPER = 1043,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_NR_BITS = 1044,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_LOC_LOWER = 1045,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_LOC_UPPER = 1046,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_NR_BITS = 1047,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_LOC_LOWER = 1048,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_LOC_UPPER = 1049,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_NR_BITS = 1050,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_LOC_LOWER = 1051,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_LOC_UPPER = 1052,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_NR_BITS = 1053,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_LOC_LOWER = 1054,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_LOC_UPPER = 1055,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_NR_BITS = 1056,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_LOC_LOWER = 1057,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_LOC_UPPER = 1058,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_NR_BITS = 1059,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_LOC_LOWER = 1060,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_LOC_UPPER = 1061,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_NR_BITS = 1062,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_LOC_LOWER = 1063,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_LOC_UPPER = 1064,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_NR_BITS = 1065,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_LOC_LOWER = 1066,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_LOC_UPPER = 1067,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_NR_BITS = 1068,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_LOC_LOWER = 1069,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_LOC_UPPER = 1070,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_NR_BITS = 1071,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_LOC_LOWER = 1072,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_LOC_UPPER = 1073,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_NR_BITS = 1074,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_LOC_LOWER = 1075,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_LOC_UPPER = 1076,
	XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_NR_BITS = 1077,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_LOC_LOWER = 1078,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_LOC_UPPER = 1079,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_NR_BITS = 1080,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_LOC_LOWER = 1081,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_LOC_UPPER = 1082,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_NR_BITS = 1083,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_LOC_LOWER = 1084,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_LOC_UPPER = 1085,
	XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_NR_BITS = 1086,
	XPU_HARDWARE_CONFIG_REG13_OCCUPIED_NR_BITS = 1087,
	XPU_HARDWARE_CONFIG_REG13_PADDING_NEEDED_AMOUNT = 1088,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_LOC_LOWER = 1089,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_LOC_UPPER = 1090,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_NR_BITS = 1091,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_LOC_LOWER = 1092,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_LOC_UPPER = 1093,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_NR_BITS = 1094,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_LOC_LOWER = 1095,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_LOC_UPPER = 1096,
	XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_NR_BITS = 1097,
	XPU_HARDWARE_CONFIG_REG14_OCCUPIED_NR_BITS = 1098,
	XPU_HARDWARE_CONFIG_REG14_PADDING_NEEDED_AMOUNT = 1099,
	XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_LOC_LOWER = 1100,
	XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_LOC_UPPER = 1101,
	XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_NR_BITS = 1102,
	XPU_HARDWARE_CONFIG_REG16_OCCUPIED_NR_BITS = 1103,
	XPU_HARDWARE_CONFIG_REG16_PADDING_NEEDED_AMOUNT = 1104,
	XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_LOC_LOWER = 1105,
	XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_LOC_UPPER = 1106,
	XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_NR_BITS = 1107,
	XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_LOC_LOWER = 1108,
	XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_LOC_UPPER = 1109,
	XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_NR_BITS = 1110,
	XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_LOC_LOWER = 1111,
	XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_LOC_UPPER = 1112,
	XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_NR_BITS = 1113,
	XPU_HARDWARE_CONFIG_REG17_OCCUPIED_NR_BITS = 1114,
	XPU_HARDWARE_CONFIG_REG17_PADDING_NEEDED_AMOUNT = 1115,
	XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_LOC_LOWER = 1116,
	XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_LOC_UPPER = 1117,
	XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_NR_BITS = 1118,
	XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_LOC_LOWER = 1119,
	XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_LOC_UPPER = 1120,
	XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_NR_BITS = 1121,
	XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_LOC_LOWER = 1122,
	XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_LOC_UPPER = 1123,
	XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_NR_BITS = 1124,
	XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_LOC_LOWER = 1125,
	XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_LOC_UPPER = 1126,
	XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_NR_BITS = 1127,
	XPU_HARDWARE_CONFIG_REG18_OCCUPIED_NR_BITS = 1128,
	XPU_HARDWARE_CONFIG_REG18_PADDING_NEEDED_AMOUNT = 1129,
	XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_LOC_LOWER = 1130,
	XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_LOC_UPPER = 1131,
	XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_NR_BITS = 1132,
	XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_LOC_LOWER = 1133,
	XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_LOC_UPPER = 1134,
	XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_NR_BITS = 1135,
	XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_LOC_LOWER = 1136,
	XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_LOC_UPPER = 1137,
	XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_NR_BITS = 1138,
	XPU_HARDWARE_CONFIG_REG19_OCCUPIED_NR_BITS = 1139,
	XPU_HARDWARE_CONFIG_REG19_PADDING_NEEDED_AMOUNT = 1140,
	XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_LOC_LOWER = 1141,
	XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_LOC_UPPER = 1142,
	XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_NR_BITS = 1143,
	XPU_HARDWARE_CONFIG_REG3_DTE_READY_COUNTER_NR_BITS_LOC_LOWER = 1144,
	XPU_HARDWARE_CONFIG_REG3_DTE_READY_COUNTER_NR_BITS_LOC_UPPER = 1145,
	XPU_HARDWARE_CONFIG_REG3_DTE_READY_COUNTER_NR_BITS_NR_BITS = 1146,
	XPU_HARDWARE_CONFIG_REG3_OCCUPIED_NR_BITS = 1147,
	XPU_HARDWARE_CONFIG_REG3_PADDING_NEEDED_AMOUNT = 1148,
	XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_LOC_LOWER = 1149,
	XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_LOC_UPPER = 1150,
	XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_NR_BITS = 1151,
	XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_LOC_LOWER = 1152,
	XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_LOC_UPPER = 1153,
	XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_NR_BITS = 1154,
	XPU_HARDWARE_CONFIG_REG7_OCCUPIED_NR_BITS = 1155,
	XPU_HARDWARE_CONFIG_REG7_PADDING_NEEDED_AMOUNT = 1156,
	XPU_HARDWARE_CONFIG_REG8_OCCUPIED_NR_BITS = 1157,
	XPU_HARDWARE_CONFIG_REG8_PADDING_NEEDED_AMOUNT = 1158,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_LOC_LOWER = 1159,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_LOC_UPPER = 1160,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_NR_BITS = 1161,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_LOC_LOWER = 1162,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_LOC_UPPER = 1163,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_NR_BITS = 1164,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_LOC_LOWER = 1165,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_LOC_UPPER = 1166,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_NR_BITS = 1167,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_LOC_LOWER = 1168,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_LOC_UPPER = 1169,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_NR_BITS = 1170,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_LOC_LOWER = 1171,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_LOC_UPPER = 1172,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_NR_BITS = 1173,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_LOC_LOWER = 1174,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_LOC_UPPER = 1175,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_NR_BITS = 1176,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_LOC_LOWER = 1177,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_LOC_UPPER = 1178,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_NR_BITS = 1179,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_LOC_LOWER = 1180,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_LOC_UPPER = 1181,
	XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_NR_BITS = 1182,
	XPU_HARDWARE_CONFIG_REG9_OCCUPIED_NR_BITS = 1183,
	XPU_HARDWARE_CONFIG_REG9_PADDING_NEEDED_AMOUNT = 1184,
	XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_LOC_LOWER = 1185,
	XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_LOC_UPPER = 1186,
	XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_NR_BITS = 1187,
	XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_LOC_LOWER = 1188,
	XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_LOC_UPPER = 1189,
	XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_NR_BITS = 1190,
	XPU_INT_ACK_REG_INT_ACK_LOC_LOWER = 1191,
	XPU_INT_ACK_REG_INT_ACK_LOC_UPPER = 1192,
	XPU_INT_ACK_REG_INT_ACK_NR_BITS = 1193,
	XPU_SOFT_RESET_REG_SOFT_RESET_LOC_LOWER = 1194,
	XPU_SOFT_RESET_REG_SOFT_RESET_LOC_UPPER = 1195,
	XPU_SOFT_RESET_REG_SOFT_RESET_NR_BITS = 1196,
	XPU_STATUS_REG_ACCELERATOR_PROGRAM_STATE_LOWER = 1197,
	XPU_STATUS_REG_ACCELERATOR_PROGRAM_STATE_NR_BITS = 1198,
	XPU_STATUS_REG_ACCELERATOR_PROGRAM_STATE_UPPER = 1199,
	XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_LOC_LOWER = 1200,
	XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_LOC_UPPER = 1201,
	XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_NR_BITS = 1202,
	XPU_STATUS_REG_DATA_IN_FIFO_FULL_LOC_LOWER = 1203,
	XPU_STATUS_REG_DATA_IN_FIFO_FULL_LOC_UPPER = 1204,
	XPU_STATUS_REG_DATA_IN_FIFO_FULL_NR_BITS = 1205,
	XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER = 1206,
	XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER = 1207,
	XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_NR_BITS = 1208,
	XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_LOC_LOWER = 1209,
	XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_LOC_UPPER = 1210,
	XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_NR_BITS = 1211,
	XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_LOC_LOWER = 1212,
	XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_LOC_UPPER = 1213,
	XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_NR_BITS = 1214,
	XPU_STATUS_REG_DATA_OUT_FIFO_FULL_LOC_LOWER = 1215,
	XPU_STATUS_REG_DATA_OUT_FIFO_FULL_LOC_UPPER = 1216,
	XPU_STATUS_REG_DATA_OUT_FIFO_FULL_NR_BITS = 1217,
	XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER = 1218,
	XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER = 1219,
	XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_NR_BITS = 1220,
	XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_LOC_LOWER = 1221,
	XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_LOC_UPPER = 1222,
	XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_NR_BITS = 1223,
	XPU_STATUS_REG_DTE_STATE_LOWER = 1224,
	XPU_STATUS_REG_DTE_STATE_NR_BITS = 1225,
	XPU_STATUS_REG_DTE_STATE_UPPER = 1226,
	XPU_STATUS_REG_NR_BITS = 1227,
	XPU_STATUS_REG_OCCUPIED_NR_BITS = 1228,
	XPU_STATUS_REG_PADDING_NEEDED_AMOUNT = 1229,
	XPU_STATUS_REG_PROG_FIFO_EMPTY_LOC_LOWER = 1230,
	XPU_STATUS_REG_PROG_FIFO_EMPTY_LOC_UPPER = 1231,
	XPU_STATUS_REG_PROG_FIFO_EMPTY_NR_BITS = 1232,
	XPU_STATUS_REG_PROG_FIFO_FULL_LOC_LOWER = 1233,
	XPU_STATUS_REG_PROG_FIFO_FULL_LOC_UPPER = 1234,
	XPU_STATUS_REG_PROG_FIFO_FULL_NR_BITS = 1235,
	XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER = 1236,
	XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER = 1237,
	XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_NR_BITS = 1238,
	XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_LOC_LOWER = 1239,
	XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_LOC_UPPER = 1240,
	XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_NR_BITS = 1241,
	XPU_STATUS_REG_WAIT_ACK_LOC_LOWER = 1242,
	XPU_STATUS_REG_WAIT_ACK_LOC_UPPER = 1243,
	XPU_STATUS_REG_WAIT_ACK_NR_BITS = 1244,
	__01_ISA_V__ = 1245,
	__DEFINES_VH__ = 1246,
	__PARAMETERS_HW_HASH_VH__ = 1247,
	__PARAMETERS_VH__ = 1248,
	__PARAMETERS_simulation_VH__ = 1249,
	ACCELERATOR_STATE_DEBUG = 1250,
	ARRAY_CELL_OPSEL_sel_ADDR_REG_LAYER_0 = 1251,
	ARRAY_CELL_OPSEL_sel_BOOL = 1252,
	ARRAY_CELL_OPSEL_sel_DEBUG_REG = 1253,
	ARRAY_CELL_OPSEL_sel_IO_REG = 1254,
	CONTROLLER_FLAG_CARRY_DELAYED_NR_BITS = 1255,
	CONTROLLER_FLAG_CARRY_NR_BITS = 1256,
	CONTROLLER_FLAG_COMPARE_MATCH_NR_BITS = 1257,
	CONTROLLER_FLAG_REGISTER_CARRY_DELAYED_FLAG_LOCATION_LOWER = 1258,
	CONTROLLER_FLAG_REGISTER_CARRY_DELAYED_FLAG_LOCATION_UPPER = 1259,
	CONTROLLER_FLAG_REGISTER_CARRY_FLAG_LOCATION_LOWER = 1260,
	CONTROLLER_FLAG_REGISTER_CARRY_FLAG_LOCATION_UPPER = 1261,
	CONTROLLER_FLAG_REGISTER_COMPARE_MATCH_FLAG_LOCATION_LOWER = 1262,
	CONTROLLER_FLAG_REGISTER_COMPARE_MATCH_FLAG_LOCATION_UPPER = 1263,
	CONTROLLER_FLAG_REGISTER_NR_BITS = 1264,
	CONTROLLER_FLAG_REGISTER_NR_FLAGS = 1265,
	CONTROLLER_FLAG_REGISTER_SIGN_FLAG_LOCATION_LOWER = 1266,
	CONTROLLER_FLAG_REGISTER_SIGN_FLAG_LOCATION_UPPER = 1267,
	CONTROLLER_FLAG_REGISTER_SIGN_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_LOWER = 1268,
	CONTROLLER_FLAG_REGISTER_SIGN_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_UPPER = 1269,
	CONTROLLER_FLAG_REGISTER_ZERO_FLAG_LOCATION_LOWER = 1270,
	CONTROLLER_FLAG_REGISTER_ZERO_FLAG_LOCATION_UPPER = 1271,
	CONTROLLER_FLAG_REGISTER_ZERO_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_LOWER = 1272,
	CONTROLLER_FLAG_REGISTER_ZERO_for_VALUE_reg_LOOP_COUNTER_FLAG_LOCATION_UPPER = 1273,
	CONTROLLER_FLAG_SIGN_NR_BITS = 1274,
	CONTROLLER_FLAG_SIGN_for_VALUE_reg_LOOP_COUNTER_NR_BITS = 1275,
	CONTROLLER_FLAG_ZERO_NR_BITS = 1276,
	CONTROLLER_FLAG_ZERO_for_VALUE_reg_LOOP_COUNTER_NR_BITS = 1277,
	CTRL_OPSEL_sel_DEBUG_DATA_IN = 1278,
	DEBUG_BP_COND_COND_ALWAYS_ACTIVE = 1279,
	DEBUG_BP_COND_COND_ALWAYS_INACTIVE = 1280,
	DEBUG_BP_COND_COND_EQUAL = 1281,
	DEBUG_BP_COND_COND_EQUAL_or_GREATER = 1282,
	DEBUG_BP_COND_COND_GREATER = 1283,
	DEBUG_BP_COND_COND_LESS = 1284,
	DEBUG_BP_COND_COND_LESS_or_EQUAL = 1285,
	DEBUG_BP_COND_OPERAND0_NR_BITS = 1286,
	DEBUG_BP_COND_OPERAND0_SEL_ARRAY_BOOL_SCAN_OR = 1287,
	DEBUG_BP_COND_OPERAND0_SEL_ARRAY_REDUCTION_OUT = 1288,
	DEBUG_BP_COND_OPERAND0_SEL_CC = 1289,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_ACC = 1290,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_ADDR_REG = 1291,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_FLAG = 1292,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_MEMORY_OUT = 1293,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_STACK_LAYER1 = 1294,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_VALUE_reg_LOOP_COUNTER_actual = 1295,
	DEBUG_BP_COND_OPERAND0_SEL_CONTROLLER_VALUE_reg_LOOP_COUNTER_selected = 1296,
	DEBUG_BP_COND_OPERAND0_SEL_PC = 1297,
	DEBUG_BP_COND_OPERAND0_SEL_STATUS_REG = 1298,
	DEBUG_BP_COND_OPERATION_NR_BITS = 1299,
	DEBUG_BP_NR_CONDITIONS = 1300,
	DEBUG_BP_NR_CONDITIONS_NR_BITS = 1301,
	DEBUG_BREAKPOINT_ADDR_LOC_LOWER = 1302,
	DEBUG_BREAKPOINT_ADDR_LOC_UPPER = 1303,
	DEBUG_BREAKPOINT_CONDITIONS_ADDR_LOC_LOWER = 1304,
	DEBUG_BREAKPOINT_CONDITIONS_ADDR_LOC_UPPER = 1305,
	DEBUG_CORE_STATUS_REG_BREAKPOINT_ENABLED_LOC_LOWER = 1306,
	DEBUG_CORE_STATUS_REG_BREAKPOINT_ENABLED_LOC_UPPER = 1307,
	DEBUG_CORE_STATUS_REG_BREAKPOINT_HIT_LOC_LOWER = 1308,
	DEBUG_CORE_STATUS_REG_BREAKPOINT_HIT_LOC_UPPER = 1309,
	DEBUG_CORE_STATUS_REG_SIZE = 1310,
	DEBUG_FSM_DEPTH0_COUNTER_NR_BITS = 1311,
	DEBUG_FSM_DEPTH0_COUNTER_NR_STATES = 1312,
	DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_ADDR_LAYER1_OFFSET = 1313,
	DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_GLOBAL_SHIFT_REG_OFFSET = 1314,
	DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_MANTISSA_OFFSET = 1315,
	DEBUG_FSM_DEPTH0_HELPER_MACRO_ARRAY_STACK_OFFSET = 1316,
	DEBUG_FSM_DEPTH0_HELPER_MACRO_CTRL_MANTISSA_OFFSET = 1317,
	DEBUG_FSM_DEPTH0_HELPER_MACRO_CTRL_REDUCTION_OUT_OFFSET = 1318,
	DEBUG_FSM_DEPTH0_STATE_DUMP_ARRAY_SCAN_LOAD = 1319,
	DEBUG_FSM_DEPTH0_STATE_IDLE = 1320,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ACC = 1321,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ADDR_REG_LAYER0 = 1322,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ADDR_REG_LAYER1 = 1323,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_BOOL = 1324,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_BOOL_SCAN_OR = 1325,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_GLOBAL_SHIFT_REG = 1326,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_IO_REG_DATA = 1327,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_MANTISSA = 1328,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_MEM = 1329,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_REDUCTION_OUT = 1330,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_STACK = 1331,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_ACC = 1332,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_ADDR_REGS = 1333,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_ADDR_REGS_SELECTOR = 1334,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_CYCLE_COUNTER = 1335,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_DECREMENT_REGISTER = 1336,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_FLAGS = 1337,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_MANTISSA = 1338,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_MEM = 1339,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER = 1340,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROG_MEM_ARRAY_INSTR = 1341,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROG_MEM_CTRL_INSTR = 1342,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_STACK = 1343,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_VALUE_LOOP_COUNTERS = 1344,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_VALUE_LOOP_COUNTER_ACTUAL = 1345,
	DEBUG_FSM_DEPTH0_STATE_READ_NEXT_INSTR_ARRAY = 1346,
	DEBUG_FSM_DEPTH0_STATE_READ_NEXT_INSTR_CONTROLLER = 1347,
	DEBUG_FSM_DEPTH0_STATE_WRITE_MODE = 1348,
	DEBUG_FSM_DEPTH1_COUNTER_ARRAY_NR_BITS = 1349,
	DEBUG_FSM_DEPTH1_COUNTER_CTRL_NR_BITS = 1350,
	DEBUG_FSM_DEPTH1_COUNTER_NR_BITS = 1351,
	DEBUG_FSM_DEPTH2_COUNTER_ARRAY_NR_BITS = 1352,
	DEBUG_MULTIPLEXER_DATA_INPUT_NR_BITS = 1353,
	DEBUG_MULTIPLEXER_NR_INPUTS = 1354,
	DEBUG_MULTIPLEXER_SEL_ARRAY_DEBUG_SHIFT_REGISTER = 1355,
	DEBUG_MULTIPLEXER_SEL_BOOL_OR_SCAN_saved = 1356,
	DEBUG_MULTIPLEXER_SEL_CTRL_ACC = 1357,
	DEBUG_MULTIPLEXER_SEL_CTRL_ADDR_REGS = 1358,
	DEBUG_MULTIPLEXER_SEL_CTRL_ADDR_REGS_SELECTOR = 1359,
	DEBUG_MULTIPLEXER_SEL_CTRL_DECREMENT_REG = 1360,
	DEBUG_MULTIPLEXER_SEL_CTRL_FLAGS = 1361,
	DEBUG_MULTIPLEXER_SEL_CTRL_LOOP_COUNTER = 1362,
	DEBUG_MULTIPLEXER_SEL_CTRL_MANTISSA = 1363,
	DEBUG_MULTIPLEXER_SEL_CTRL_MEM = 1364,
	DEBUG_MULTIPLEXER_SEL_CYCLE_COUNTER = 1365,
	DEBUG_MULTIPLEXER_SEL_DONT_CARE = 1366,
	DEBUG_MULTIPLEXER_SEL_INPUT_NR_BITS = 1367,
	DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER = 1368,
	DEBUG_MULTIPLEXER_SEL_PROG_MEM_ARRAY_INSTR = 1369,
	DEBUG_MULTIPLEXER_SEL_PROG_MEM_CTRL_INSTR = 1370,
	DEBUG_MULTIPLEXER_SEL_REDUCE_NET_saved = 1371,
	DEBUG_NR_BREAKPOINTS = 1372,
	DEBUG_NR_BREAKPOINTS_NR_BITS = 1373,
	DEBUG_SHIFT_REG_CMD_LOAD_ACC = 1374,
	DEBUG_SHIFT_REG_CMD_LOAD_operand = 1375,
	DEBUG_SHIFT_REG_CMD_NOP = 1376,
	DEBUG_SHIFT_REG_CMD_NR_BITS = 1377,
	DEBUG_SHIFT_REG_CMD_NR_FUNTIONS = 1378,
	DEBUG_SHIFT_REG_CMD_SHIFT = 1379,
	DEBUG_WRITE_MODE_CMD_ARRAY_ADDR_REG_STACK_DUPLICATE = 1380,
	DEBUG_WRITE_MODE_CMD_ARRAY_STACK_PUSH = 1381,
	DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_ACC_X_ADDR_REG = 1382,
	DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_ACC_X_MANTISSA = 1383,
	DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_ACC_X_MEMORY = 1384,
	DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_DEBUG_X_ACC = 1385,
	DEBUG_WRITE_MODE_CMD_ARRAY_WROTE_ACC_X_GLOBAL_SHIFT_REG = 1386,
	DEBUG_WRITE_MODE_CMD_CTRL_STACK_PUSH = 1387,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_ADDR_REG = 1388,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_ADDR_REG_SELECTOR = 1389,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_DECREMENT_REG = 1390,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_ACC_X_MEMORY = 1391,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_DEBUG_PC = 1392,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_DEBUG_X_ACC = 1393,
	DEBUG_WRITE_MODE_CMD_CTRL_WRITE_LOOP_COUNTER = 1394,
	DEBUG_WRITE_MODE_CMD_DONE = 1395,
	DEBUG_WRITE_MODE_CMD_NONE = 1396,
	DEBUG_WRITE_MODE_CMD_NR_BITS = 1397,
	DEBUG_WRITE_MODE_CMD_NR_OPERATIONS = 1398,
	HAS_ARRAY_CELL_OPSEL_sel_DEBUG_REG = 1399,
	HAS_CTRL_OPSEL_sel_DEBUG_DATA_IN = 1400,
	INSTR_DEBUG_FUNCTION_ARRAY_dump_scanout = 1401,
	INSTR_DEBUG_FUNCTION_ARRAY_load_addr_reg_layer0 = 1402,
	INSTR_DEBUG_FUNCTION_ARRAY_load_bool = 1403,
	INSTR_DEBUG_FUNCTION_ARRAY_load_debug_reg = 1404,
	INSTR_DEBUG_FUNCTION_ARRAY_load_global_shift_reg = 1405,
	INSTR_DEBUG_FUNCTION_ARRAY_load_io_reg_data = 1406,
	INSTR_DEBUG_FUNCTION_ARRAY_load_mantissa = 1407,
	INSTR_DEBUG_FUNCTION_ARRAY_load_mem = 1408,
	INSTR_DEBUG_FUNCTION_ARRAY_save_acc_load_scanout = 1409,
	INSTR_DEBUG_FUNCTION_ARRAY_shift_debug_reg = 1410,
	INSTR_DEBUG_FUNCTION_ARRAY_store_debug_reg = 1411,
	INSTR_DEBUG_FUNCTION_CTRL_load_debug_reg = 1412,
	INSTR_DEBUG_FUNCTION_CTRL_read_mem = 1413,
	INSTR_DEBUG_FUNCTION_CTRL_sel_addr_reg = 1414,
	INSTR_DEBUG_FUNCTION_CTRL_sel_loop_reg = 1415,
	INSTR_DEBUG_FUNCTION_CTRL_store_debug_reg = 1416,
	INSTR_DEBUG_FUNCTION_CTRL_store_debug_reg_in_pc = 1417,
	INSTR_DEBUG_FUNCTION_LOC_LOWER = 1418,
	INSTR_DEBUG_FUNCTION_LOC_UPPER = 1419,
	INSTR_DEBUG_FUNCTION_NR_BITS = 1420,
	INSTR_DEBUG_FUNCTION_nop = 1421,
	INSTR_DEBUG_FUNCTION_sel_loop_reg_SEL_LOC_LOWER = 1422,
	INSTR_DEBUG_FUNCTION_sel_loop_reg_SEL_LOC_UPPER = 1423,
	INSTR_DEBUG_NR_FUNCTIONS = 1424,
	IO_DEBUG_FIFO_DATA_OUT_DATA_BITS_LOC_LOWER = 1425,
	IO_DEBUG_FIFO_DATA_OUT_DATA_BITS_LOC_UPPER = 1426,
	IO_DEBUG_FIFO_DATA_OUT_DATA_BITS_NR_BITS = 1427,
	IO_DEBUG_FIFO_DATA_OUT_TLAST_BITS_LOC_LOWER = 1428,
	IO_DEBUG_FIFO_DATA_OUT_TLAST_BITS_LOC_UPPER = 1429,
	IO_DEBUG_FIFO_DATA_OUT_TLAST_NR_BITS = 1430,
	IO_DEBUG_FIFO_POINTER_NR_BITS = 1431,
	IO_DEBUG_FIFO_PRIMITIVE_TYPE = 1432,
	IO_DEBUG_OUT_FIFO_DATA_SIZE = 1433,
	IO_DEBUG_OUT_FIFO_SIZE = 1434,
	IO_DEBUG_OUT_FIFO_programable_EMPTY_THRESHOLD = 1435,
	IO_DEBUG_OUT_FIFO_programable_FULL_THRESHOLD = 1436,
	IO_INTF_AXILITE_DEBUG_LAST_REG_ADDR = 1437,
	IO_INTF_AXILITE_READ_DEBUG_BPs_STATUS_ADDR = 1438,
	IO_INTF_AXILITE_READ_DEBUG_DATA_OUT_ADDR = 1439,
	IO_INTF_AXILITE_WRITE_DEBUG_ADDR_BP_AND_COND_ADDR = 1440,
	IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_COMP_VAL_ADDR = 1441,
	IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_INTERNAL_REG_MASK_ADDR = 1442,
	IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_INTERNAL_REG_SEL_ADDR = 1443,
	IO_INTF_AXILITE_WRITE_DEBUG_BP_COND_OPERATION_ADDR = 1444,
	IO_INTF_AXILITE_WRITE_DEBUG_BP_ENABLE_ADDR = 1445,
	IO_INTF_AXILITE_WRITE_DEBUG_DATA_IN_ADDR = 1446,
	IO_INTF_AXILITE_WRITE_DEBUG_MEM_WRITE_ADDR_ADDR = 1447,
	IO_INTF_AXILITE_WRITE_DEBUG_SAVE_REGISTERS_CMD_ADDR = 1448,
	IO_INTF_AXILITE_WRITE_DEBUG_WANT_IN_DEPTH_DEBUG_ADDR = 1449,
	IO_INTF_AXILITE_WRITE_DEBUG_WRITE_MODE_CMD_ADDR = 1450,
	IO_INTF_AXISTREAM_DEBUG_DATA_IN_ENDIANNESS_EXTERNAL = 1451,
	IO_INTF_AXISTREAM_DEBUG_DATA_IN_ENDIANNESS_INTERNAL = 1452,
	IO_INTF_AXISTREAM_DEBUG_DATA_OUT_ENDIANNESS_EXTERNAL = 1453,
	IO_INTF_AXISTREAM_DEBUG_DATA_OUT_ENDIANNESS_INTERNAL = 1454,
	IO_INTF_DEBUG_AXISTREAM_DATA_SIZE = 1455,
	ISA_debug = 1456,
	RESOURCE_ACCELERATOR_HAS_DEBUG = 1457,
	XPU_DEBUG_ADDR_BP_and_COND_REG_LOC_LOWER = 1458,
	XPU_DEBUG_ADDR_BP_and_COND_REG_LOC_UPPER = 1459,
	XPU_DEBUG_ADDR_BP_and_COND_REG_NR_BITS = 1460,
	XPU_DEBUG_BP_COND_COMP_VAL_REG_LOC_LOWER = 1461,
	XPU_DEBUG_BP_COND_COMP_VAL_REG_LOC_UPPER = 1462,
	XPU_DEBUG_BP_COND_COMP_VAL_REG_NR_BITS = 1463,
	XPU_DEBUG_BP_COND_INTERNAL_REG_MASK_REG_LOC_LOWER = 1464,
	XPU_DEBUG_BP_COND_INTERNAL_REG_MASK_REG_LOC_UPPER = 1465,
	XPU_DEBUG_BP_COND_INTERNAL_REG_MASK_REG_NR_BITS = 1466,
	XPU_DEBUG_BP_COND_INTERNAL_REG_SEL_REG_LOC_LOWER = 1467,
	XPU_DEBUG_BP_COND_INTERNAL_REG_SEL_REG_LOC_UPPER = 1468,
	XPU_DEBUG_BP_COND_INTERNAL_REG_SEL_REG_NR_BITS = 1469,
	XPU_DEBUG_BP_COND_OPERATION_REG_LOC_LOWER = 1470,
	XPU_DEBUG_BP_COND_OPERATION_REG_LOC_UPPER = 1471,
	XPU_DEBUG_BP_COND_OPERATION_REG_NR_BITS = 1472,
	XPU_DEBUG_BP_ENABLE_REG_LOC_LOWER = 1473,
	XPU_DEBUG_BP_ENABLE_REG_LOC_UPPER = 1474,
	XPU_DEBUG_BP_ENABLE_REG_NR_BITS = 1475,
	XPU_DEBUG_DATA_IN_REG_LOC_LOWER = 1476,
	XPU_DEBUG_DATA_IN_REG_LOC_UPPER = 1477,
	XPU_DEBUG_DATA_IN_REG_NR_BITS = 1478,
	XPU_DEBUG_MEMORY_WRITE_ADDR_REG_LOC_LOWER = 1479,
	XPU_DEBUG_MEMORY_WRITE_ADDR_REG_LOC_UPPER = 1480,
	XPU_DEBUG_MEMORY_WRITE_ADDR_REG_NR_BITS = 1481,
	XPU_DEBUG_SAVE_REGS_REG_LOC_LOWER = 1482,
	XPU_DEBUG_SAVE_REGS_REG_LOC_UPPER = 1483,
	XPU_DEBUG_SAVE_REGS_REG_NR_BITS = 1484,
	XPU_DEBUG_WANT_IN_DEPTH_DEBUG_REG_LOC_LOWER = 1485,
	XPU_DEBUG_WANT_IN_DEPTH_DEBUG_REG_LOC_UPPER = 1486,
	XPU_DEBUG_WANT_IN_DEPTH_DEBUG_REG_NR_BITS = 1487,
	XPU_DEBUG_WRITE_MODE_REG_LOC_LOWER = 1488,
	XPU_DEBUG_WRITE_MODE_REG_LOC_UPPER = 1489,
	XPU_DEBUG_WRITE_MODE_REG_NR_BITS = 1490,
	IO_INTF_AXILITE_WRITE_DEBUG_ADDR_BP_ADDR = 1491,
	IO_INTF_AXILITE_WRITE_DEBUG_ADDR_COND_ADDR = 1492,
	XPU_DEBUG_ADDR_BP_REG_LOC_LOWER = 1493,
	XPU_DEBUG_ADDR_BP_REG_LOC_UPPER = 1494,
	XPU_DEBUG_ADDR_BP_REG_NR_BITS = 1495,
	XPU_DEBUG_ADDR_COND_REG_LOC_LOWER = 1496,
	XPU_DEBUG_ADDR_COND_REG_LOC_UPPER = 1497,
	XPU_DEBUG_ADDR_COND_REG_NR_BITS = 1498,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_NEXT_PROGRAM_COUNTER = 1499,
	DEBUG_FSM_DEPTH1_COUNTER_NR_BITS_intermediary = 1500,
	DEBUG_FSM_DEPTH2_COUNTER_NR_BITS = 1501,
	DEBUG_FSM_DEPTH3_COUNTER_NR_BITS = 1502,
	DEBUG_MULTIPLEXER_SEL_NEXT_PROGRAM_COUNTER = 1503,
	XPU_STATUS_REG_DEBUG_ON_LOWER = 1504,
	XPU_STATUS_REG_DEBUG_ON_NR_BITS = 1505,
	XPU_STATUS_REG_DEBUG_ON_UPPER = 1506,
	ARRAY_CELL_OPSEL_sel_ACTIVATION_REG = 1507,
	DEBUG_FSM_DEPTH0_STATE_READ_ARRAY_ACTIVATION_REG = 1508,
	DEBUG_WRITE_MODE_CMD_ARRAY_WRITE_DEBUG_X_ACTIVATION_REG = 1509,
	INSTR_DEBUG_FUNCTION_ARRAY_load_activation_reg = 1510,
	INSTR_DEBUG_FUNCTION_ARRAY_store_debug_reg_in_activation_reg = 1511,
	DEBUG_BP_COND_COND_NOT_EQUAL = 1512,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER_pre1 = 1513,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER_pre2 = 1514,
	DEBUG_FSM_DEPTH0_STATE_READ_CTRL_PROGRAM_COUNTER_pre3 = 1515,
	DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER_pre1 = 1516,
	DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER_pre2 = 1517,
	DEBUG_MULTIPLEXER_SEL_PROGRAM_COUNTER_pre3 = 1518,
	ISA_dte_locking = 1519,
	PRINT_CONTINOUS_XPU_IO_DATA_IN_FIFO_GENERAL_INFO = 1520,
	PRINT_CONTINOUS_XPU_IO_DATA_IN_FIFO_VALUES = 1521,
	PRINT_CONTINOUS_XPU_IO_DATA_OUT_FIFO_GENERAL_INFO = 1522,
	PRINT_CONTINOUS_XPU_IO_DATA_OUT_FIFO_VALUES = 1523,
	PRINT_CONTINOUS_XPU_IO_PROGRAM_FIFO_GENERAL_INFO = 1524,
	PRINT_CONTINOUS_XPU_IO_PROGRAM_FIFO_VALUES = 1525,
	IO_DTE_FIFO_DATA_SIZE = 1526,
	IO_DTE_FIFO_SIZE = 1527,
	IO_DTE_FIFO_programable_EMPTY_THRESHOLD = 1528,
	IO_DTE_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE = 1529,
	IO_DTE_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE = 1530,
	IO_DTE_FIFO_programable_FULL_THRESHOLD = 1531,
	IO_DTE_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE = 1532,
	IO_DTE_FIFO_programable_FULL_THRESHOLD_PERCENTAGE = 1533,
	IO_INTF_AXILITE_WRITE_REGS_DTE_FIFO_IN_ADDR = 1534,
	IO_INTF_AXILITE_READ_REGS_INTERRUPT_STATUS_REG_ADDR = 1535,
	IO_INTF_AXILITE_WRITE_REGS_INT_CLEAR_ADDR = 1536,
	XPU_INTERRUPT_STATUS_REG_DEBUG_INT_LOC_LOWER = 1537,
	XPU_INTERRUPT_STATUS_REG_DEBUG_INT_LOC_UPPER = 1538,
	XPU_INTERRUPT_STATUS_REG_DEBUG_INT_NR_BITS = 1539,
	XPU_INTERRUPT_STATUS_REG_GLOBAL_INT_LOC_LOWER = 1540,
	XPU_INTERRUPT_STATUS_REG_GLOBAL_INT_LOC_UPPER = 1541,
	XPU_INTERRUPT_STATUS_REG_GLOBAL_INT_NR_BITS = 1542,
	XPU_INTERRUPT_STATUS_REG_NR_BITS = 1543,
	XPU_INTERRUPT_STATUS_REG_OCCUPIED_NR_BITS = 1544,
	XPU_INTERRUPT_STATUS_REG_PADDING_NEEDED_AMOUNT = 1545,
	XPU_INTERRUPT_STATUS_REG_SOFTWARE_INT_LOC_LOWER = 1546,
	XPU_INTERRUPT_STATUS_REG_SOFTWARE_INT_LOC_UPPER = 1547,
	XPU_INTERRUPT_STATUS_REG_SOFTWARE_INT_NR_BITS = 1548,
	XPU_INT_CLEAR_REG_CLEAR_DEBUG_INT_LOC_LOWER = 1549,
	XPU_INT_CLEAR_REG_CLEAR_DEBUG_INT_LOC_UPPER = 1550,
	XPU_INT_CLEAR_REG_CLEAR_DEBUG_INT_NR_BITS = 1551,
	XPU_INT_CLEAR_REG_CLEAR_GLOBAL_INT_LOC_LOWER = 1552,
	XPU_INT_CLEAR_REG_CLEAR_GLOBAL_INT_LOC_UPPER = 1553,
	XPU_INT_CLEAR_REG_CLEAR_GLOBAL_INT_NR_BITS = 1554,
	XPU_INT_CLEAR_REG_CLEAR_SOFTWARE_INT_LOC_LOWER = 1555,
	XPU_INT_CLEAR_REG_CLEAR_SOFTWARE_INT_LOC_UPPER = 1556,
	XPU_INT_CLEAR_REG_CLEAR_SOFTWARE_INT_NR_BITS = 1557,
	XPU_STATUS_REG_GLOBAL_INTERRUPT_LOC_LOWER = 1558,
	XPU_STATUS_REG_GLOBAL_INTERRUPT_LOC_UPPER = 1559,
	XPU_STATUS_REG_GLOBAL_INTERRUPT_NR_BITS = 1560,
	DTE_BLOCKED = 1561,
	DTE_STATE_BLOCKED = 1562,
	DTE_UNBLOCKED = 1563,
	INSTR_DTE_LOCKING_FUNCTION_BLOCK = 1564,
	INSTR_DTE_LOCKING_FUNCTION_UNBLOCK = 1565,
	DTE_ALLOW_COUNTER_NR_BITS = 1566,
	DTE_unblock_DTE_counter_NR_BITS = 1567,
	INSTR_ALLOW_TRANSFER_MAX_NR_ALLOWS = 1568,
	INSTR_ALLOW_TRANSFER_MAX_NR_ALLOWS_NR_BITS = 1569,
	INSTR_ALLOW_TRANSFER_NR_ALLOWS_LOC_LOWER = 1570,
	INSTR_ALLOW_TRANSFER_NR_ALLOWS_LOC_UPPER = 1571,
	INSTR_ALLOW_TRANSFER_TYPE_LOC_LOWER = 1572,
	INSTR_ALLOW_TRANSFER_TYPE_LOC_UPPER = 1573,
	INSTR_ALLOW_TRANSFER_TYPE_NR_BITS = 1574,
	INSTR_ALLOW_TRANSFER_TYPE_NR_TYPES = 1575,
	INSTR_ALLOW_TRANSFER_TYPE_READ_ARRAY = 1576,
	INSTR_ALLOW_TRANSFER_TYPE_READ_CONTROLLER = 1577,
	INSTR_ALLOW_TRANSFER_TYPE_WRITE_ARRAY = 1578,
	INSTR_ALLOW_TRANSFER_TYPE_WRITE_CONTROLLER = 1579,
	ISA_allow_transfer = 1580,
	XPU_HARDWARE_CONFIG_REG3_DTE_ALLOW_COUNTER_NR_BITS_LOC_LOWER = 1581,
	XPU_HARDWARE_CONFIG_REG3_DTE_ALLOW_COUNTER_NR_BITS_LOC_UPPER = 1582,
	XPU_HARDWARE_CONFIG_REG3_DTE_ALLOW_COUNTER_NR_BITS_NR_BITS = 1583,
	INSTR_WAIT_TRANSFER_AMOUNT_LOC_LOWER = 1584,
	INSTR_WAIT_TRANSFER_AMOUNT_LOC_UPPER = 1585,
	INSTR_WAIT_TRANSFER_ARRAY_READ = 1586,
	INSTR_WAIT_TRANSFER_ARRAY_WRITE = 1587,
	INSTR_WAIT_TRANSFER_CMD_LOC_LOWER = 1588,
	INSTR_WAIT_TRANSFER_CMD_LOC_UPPER = 1589,
	INSTR_WAIT_TRANSFER_CONTROLLER_READ = 1590,
	INSTR_WAIT_TRANSFER_CONTROLLER_WRITE = 1591,
	INSTR_WAIT_TRANSFER_COUNTER_RESET_ALL = 1592,
	INSTR_WAIT_TRANSFER_COUNTER_RESET_ARRAY_READ = 1593,
	INSTR_WAIT_TRANSFER_COUNTER_RESET_ARRAY_WRITE = 1594,
	INSTR_WAIT_TRANSFER_COUNTER_RESET_CONTROLLER_READ = 1595,
	INSTR_WAIT_TRANSFER_COUNTER_RESET_CONTROLLER_WRITE = 1596,
	INSTR_WAIT_TRANSFER_NR_BITS = 1597,
	ISA_waittransfer = 1598,
	WAIT_TRANSFER_COUNTERS_NR_BITS = 1599,
};

extern const std::unordered_map<std::string_view, ArchConstant> archConstantLookup;

constexpr std::size_t cArchNumConstants = 1600;
