INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/homework/Conv/Conv.sim/sim_1/synth/func/xsim/test_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_53
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/homework/Conv/Conv.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
