<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lamp138.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="D_74LS138.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_74LS138.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HCT138_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="HCT138_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lamp138.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lamp138.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Lamp138.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lamp138.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lamp138.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lamp138.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lamp138.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lamp138.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lamp138.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lamp138.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lamp138.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lamp138.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lamp138.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lamp138.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Lamp138.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lamp138.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lamp138.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lamp138.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lamp138.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lamp138.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Lamp138.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lamp138.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lamp138.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lamp138_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Lamp138_drc.vf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lamp138_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Lamp138_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Lamp138_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lamp138_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lamp138_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lamp138_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lamp138_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lamp138_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lamp138_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lamp138_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lamp138_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lamp138_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lamp138_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lamp138_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lamp138_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lamp138_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lamp138.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lamp138.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lamp138.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1478525008" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1478525008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478525008" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1478525008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478525008" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="894720717215917206" xil_pn:start_ts="1478525008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478525009" xil_pn:in_ck="1944216665205511915" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-893542607070333174" xil_pn:start_ts="1478525008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138.vf"/>
      <outfile xil_pn:name="HCT138_sch.vf"/>
      <outfile xil_pn:name="Lamp138.vf"/>
    </transform>
    <transform xil_pn:end_ts="1478525009" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4675691816114579159" xil_pn:start_ts="1478525009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478525009" xil_pn:in_ck="2073816494726154597" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1478525009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138.vf"/>
      <outfile xil_pn:name="HCT138_sch.vf"/>
      <outfile xil_pn:name="Lamp138.vf"/>
    </transform>
    <transform xil_pn:end_ts="1478525011" xil_pn:in_ck="2073816494726154597" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8433589815359411725" xil_pn:start_ts="1478525009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lamp138_beh.prj"/>
      <outfile xil_pn:name="Lamp138_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1478525011" xil_pn:in_ck="3643129965797031093" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3429534050645426352" xil_pn:start_ts="1478525011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lamp138_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1478075662" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1478075662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478524594" xil_pn:in_ck="1944216665205511915" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4978585015534121974" xil_pn:start_ts="1478524593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138.vf"/>
      <outfile xil_pn:name="HCT138_sch.vf"/>
      <outfile xil_pn:name="Lamp138.vf"/>
    </transform>
    <transform xil_pn:end_ts="1478075664" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4675691816114579159" xil_pn:start_ts="1478075664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478075664" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1478075664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478075664" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="894720717215917206" xil_pn:start_ts="1478075664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478075664" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1478075664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478075664" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4327069495837834483" xil_pn:start_ts="1478075664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478075675" xil_pn:in_ck="2073816494726154597" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3778316462660283210" xil_pn:start_ts="1478075664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lamp138.jhd"/>
      <outfile xil_pn:name="Lamp138.lso"/>
      <outfile xil_pn:name="Lamp138.ngc"/>
      <outfile xil_pn:name="Lamp138.ngr"/>
      <outfile xil_pn:name="Lamp138.prj"/>
      <outfile xil_pn:name="Lamp138.stx"/>
      <outfile xil_pn:name="Lamp138.syr"/>
      <outfile xil_pn:name="Lamp138.xst"/>
      <outfile xil_pn:name="Lamp138_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1478524909" xil_pn:in_ck="121060054018120242" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981232026177576" xil_pn:start_ts="1478524909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478524916" xil_pn:in_ck="3185297849421605790" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6734891463269488645" xil_pn:start_ts="1478524909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lamp138.bld"/>
      <outfile xil_pn:name="Lamp138.ngd"/>
      <outfile xil_pn:name="Lamp138_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1478524947" xil_pn:in_ck="3235839955935332607" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-1239519347495594584" xil_pn:start_ts="1478524919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lamp138.pcf"/>
      <outfile xil_pn:name="Lamp138_map.map"/>
      <outfile xil_pn:name="Lamp138_map.mrp"/>
      <outfile xil_pn:name="Lamp138_map.ncd"/>
      <outfile xil_pn:name="Lamp138_map.ngm"/>
      <outfile xil_pn:name="Lamp138_map.xrpt"/>
      <outfile xil_pn:name="Lamp138_summary.xml"/>
      <outfile xil_pn:name="Lamp138_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1478524995" xil_pn:in_ck="2428748756303231608" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1478524947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lamp138.ncd"/>
      <outfile xil_pn:name="Lamp138.pad"/>
      <outfile xil_pn:name="Lamp138.par"/>
      <outfile xil_pn:name="Lamp138.ptwx"/>
      <outfile xil_pn:name="Lamp138.unroutes"/>
      <outfile xil_pn:name="Lamp138.xpi"/>
      <outfile xil_pn:name="Lamp138_pad.csv"/>
      <outfile xil_pn:name="Lamp138_pad.txt"/>
      <outfile xil_pn:name="Lamp138_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1478525051" xil_pn:in_ck="121060054018112617" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1478525000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lamp138.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lamp138.bgn"/>
      <outfile xil_pn:name="lamp138.bit"/>
      <outfile xil_pn:name="lamp138.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1478524995" xil_pn:in_ck="-3435718103876607237" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1478524976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lamp138.twr"/>
      <outfile xil_pn:name="Lamp138.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
