// Autogenerated using stratification.
requires "x86-configuration.k"

module VPMULHUW-YMM-YMM-YMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vpmulhuw R1:Ymm, R2:Ymm, R3:Ymm,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 0, 16)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 0, 16))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 16, 32)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 16, 32))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 32, 48)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 32, 48))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 48, 64)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 48, 64))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 64, 80)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 64, 80))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 80, 96)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 80, 96))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 96, 112)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 96, 112))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 112, 128)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 112, 128))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 128, 144)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 128, 144))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 144, 160)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 144, 160))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 160, 176)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 160, 176))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 176, 192)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 176, 192))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 192, 208)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 192, 208))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 208, 224)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 208, 224))), 0, 16), concatenateMInt( extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 224, 240)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 224, 240))), 0, 16), extractMInt( mulMInt( concatenateMInt( mi(16, 0), extractMInt( getParentValue(R2, RSMap), 240, 256)), concatenateMInt( mi(16, 0), extractMInt( getParentValue(R1, RSMap), 240, 256))), 0, 16))))))))))))))))
)

    </regstate>
endmodule

module VPMULHUW-YMM-YMM-YMM-SEMANTICS
  imports VPMULHUW-YMM-YMM-YMM
endmodule
