{
  "module_name": "rv515d.h",
  "hash_id": "985372ec53fda56e077b41ca83a6697aea957af72096a78b08aba0766d7e22d3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/rv515d.h",
  "human_readable_source": " \n#ifndef __RV515D_H__\n#define __RV515D_H__\n\n \n#define PCIE_INDEX\t\t\t0x0030\n#define PCIE_DATA\t\t\t0x0034\n#define\tMC_IND_INDEX\t\t\t0x0070\n#define\t\tMC_IND_WR_EN\t\t\t\t(1 << 24)\n#define\tMC_IND_DATA\t\t\t0x0074\n#define\tRBBM_SOFT_RESET\t\t\t0x00F0\n#define\tCONFIG_MEMSIZE\t\t\t0x00F8\n#define HDP_FB_LOCATION\t\t\t0x0134\n#define\tCP_CSQ_CNTL\t\t\t0x0740\n#define\tCP_CSQ_MODE\t\t\t0x0744\n#define\tCP_CSQ_ADDR\t\t\t0x07F0\n#define\tCP_CSQ_DATA\t\t\t0x07F4\n#define\tCP_CSQ_STAT\t\t\t0x07F8\n#define\tCP_CSQ2_STAT\t\t\t0x07FC\n#define\tRBBM_STATUS\t\t\t0x0E40\n#define\tDST_PIPE_CONFIG\t\t\t0x170C\n#define\tWAIT_UNTIL\t\t\t0x1720\n#define\t\tWAIT_2D_IDLE\t\t\t\t(1 << 14)\n#define\t\tWAIT_3D_IDLE\t\t\t\t(1 << 15)\n#define\t\tWAIT_2D_IDLECLEAN\t\t\t(1 << 16)\n#define\t\tWAIT_3D_IDLECLEAN\t\t\t(1 << 17)\n#define\tISYNC_CNTL\t\t\t0x1724\n#define\t\tISYNC_ANY2D_IDLE3D\t\t\t(1 << 0)\n#define\t\tISYNC_ANY3D_IDLE2D\t\t\t(1 << 1)\n#define\t\tISYNC_TRIG2D_IDLE3D\t\t\t(1 << 2)\n#define\t\tISYNC_TRIG3D_IDLE2D\t\t\t(1 << 3)\n#define\t\tISYNC_WAIT_IDLEGUI\t\t\t(1 << 4)\n#define\t\tISYNC_CPSCRATCH_IDLEGUI\t\t\t(1 << 5)\n#define\tVAP_INDEX_OFFSET\t\t0x208C\n#define\tVAP_PVS_STATE_FLUSH_REG\t\t0x2284\n#define\tGB_ENABLE\t\t\t0x4008\n#define\tGB_MSPOS0\t\t\t0x4010\n#define\t\tMS_X0_SHIFT\t\t\t\t0\n#define\t\tMS_Y0_SHIFT\t\t\t\t4\n#define\t\tMS_X1_SHIFT\t\t\t\t8\n#define\t\tMS_Y1_SHIFT\t\t\t\t12\n#define\t\tMS_X2_SHIFT\t\t\t\t16\n#define\t\tMS_Y2_SHIFT\t\t\t\t20\n#define\t\tMSBD0_Y_SHIFT\t\t\t\t24\n#define\t\tMSBD0_X_SHIFT\t\t\t\t28\n#define\tGB_MSPOS1\t\t\t0x4014\n#define\t\tMS_X3_SHIFT\t\t\t\t0\n#define\t\tMS_Y3_SHIFT\t\t\t\t4\n#define\t\tMS_X4_SHIFT\t\t\t\t8\n#define\t\tMS_Y4_SHIFT\t\t\t\t12\n#define\t\tMS_X5_SHIFT\t\t\t\t16\n#define\t\tMS_Y5_SHIFT\t\t\t\t20\n#define\t\tMSBD1_SHIFT\t\t\t\t24\n#define GB_TILE_CONFIG\t\t\t0x4018\n#define\t\tENABLE_TILING\t\t\t\t(1 << 0)\n#define\t\tPIPE_COUNT_MASK\t\t\t\t0x0000000E\n#define\t\tPIPE_COUNT_SHIFT\t\t\t1\n#define\t\tTILE_SIZE_8\t\t\t\t(0 << 4)\n#define\t\tTILE_SIZE_16\t\t\t\t(1 << 4)\n#define\t\tTILE_SIZE_32\t\t\t\t(2 << 4)\n#define\t\tSUBPIXEL_1_12\t\t\t\t(0 << 16)\n#define\t\tSUBPIXEL_1_16\t\t\t\t(1 << 16)\n#define\tGB_SELECT\t\t\t0x401C\n#define\tGB_AA_CONFIG\t\t\t0x4020\n#define\tGB_PIPE_SELECT\t\t\t0x402C\n#define\tGA_ENHANCE\t\t\t0x4274\n#define\t\tGA_DEADLOCK_CNTL\t\t\t(1 << 0)\n#define\t\tGA_FASTSYNC_CNTL\t\t\t(1 << 1)\n#define\tGA_POLY_MODE\t\t\t0x4288\n#define\t\tFRONT_PTYPE_POINT\t\t\t(0 << 4)\n#define\t\tFRONT_PTYPE_LINE\t\t\t(1 << 4)\n#define\t\tFRONT_PTYPE_TRIANGE\t\t\t(2 << 4)\n#define\t\tBACK_PTYPE_POINT\t\t\t(0 << 7)\n#define\t\tBACK_PTYPE_LINE\t\t\t\t(1 << 7)\n#define\t\tBACK_PTYPE_TRIANGE\t\t\t(2 << 7)\n#define\tGA_ROUND_MODE\t\t\t0x428C\n#define\t\tGEOMETRY_ROUND_TRUNC\t\t\t(0 << 0)\n#define\t\tGEOMETRY_ROUND_NEAREST\t\t\t(1 << 0)\n#define\t\tCOLOR_ROUND_TRUNC\t\t\t(0 << 2)\n#define\t\tCOLOR_ROUND_NEAREST\t\t\t(1 << 2)\n#define\tSU_REG_DEST\t\t\t0x42C8\n#define\tRB3D_DSTCACHE_CTLSTAT\t\t0x4E4C\n#define\t\tRB3D_DC_FLUSH\t\t\t\t(2 << 0)\n#define\t\tRB3D_DC_FREE\t\t\t\t(2 << 2)\n#define\t\tRB3D_DC_FINISH\t\t\t\t(1 << 4)\n#define ZB_ZCACHE_CTLSTAT\t\t0x4F18\n#define\t\tZC_FLUSH\t\t\t\t(1 << 0)\n#define\t\tZC_FREE\t\t\t\t\t(1 << 1)\n#define DC_LB_MEMORY_SPLIT\t\t0x6520\n#define\t\tDC_LB_MEMORY_SPLIT_MASK\t\t\t0x00000003\n#define\t\tDC_LB_MEMORY_SPLIT_SHIFT\t\t0\n#define\t\tDC_LB_MEMORY_SPLIT_D1HALF_D2HALF\t0\n#define\t\tDC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q\t\t1\n#define\t\tDC_LB_MEMORY_SPLIT_D1_ONLY\t\t2\n#define\t\tDC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q\t\t3\n#define\t\tDC_LB_MEMORY_SPLIT_SHIFT_MODE\t\t(1 << 2)\n#define\t\tDC_LB_DISP1_END_ADR_SHIFT\t\t4\n#define\t\tDC_LB_DISP1_END_ADR_MASK\t\t0x00007FF0\n#define D1MODE_PRIORITY_A_CNT\t\t0x6548\n#define\t\tMODE_PRIORITY_MARK_MASK\t\t\t0x00007FFF\n#define\t\tMODE_PRIORITY_OFF\t\t\t(1 << 16)\n#define\t\tMODE_PRIORITY_ALWAYS_ON\t\t\t(1 << 20)\n#define\t\tMODE_PRIORITY_FORCE_MASK\t\t(1 << 24)\n#define D1MODE_PRIORITY_B_CNT\t\t0x654C\n#define LB_MAX_REQ_OUTSTANDING\t\t0x6D58\n#define\t\tLB_D1_MAX_REQ_OUTSTANDING_MASK\t\t0x0000000F\n#define\t\tLB_D1_MAX_REQ_OUTSTANDING_SHIFT\t\t0\n#define\t\tLB_D2_MAX_REQ_OUTSTANDING_MASK\t\t0x000F0000\n#define\t\tLB_D2_MAX_REQ_OUTSTANDING_SHIFT\t\t16\n#define D2MODE_PRIORITY_A_CNT\t\t0x6D48\n#define D2MODE_PRIORITY_B_CNT\t\t0x6D4C\n\n \n#define MC_FB_LOCATION\t\t\t0x01\n#define\t\tMC_FB_START_MASK\t\t\t0x0000FFFF\n#define\t\tMC_FB_START_SHIFT\t\t\t0\n#define\t\tMC_FB_TOP_MASK\t\t\t\t0xFFFF0000\n#define\t\tMC_FB_TOP_SHIFT\t\t\t\t16\n#define MC_AGP_LOCATION\t\t\t0x02\n#define\t\tMC_AGP_START_MASK\t\t\t0x0000FFFF\n#define\t\tMC_AGP_START_SHIFT\t\t\t0\n#define\t\tMC_AGP_TOP_MASK\t\t\t\t0xFFFF0000\n#define\t\tMC_AGP_TOP_SHIFT\t\t\t16\n#define MC_AGP_BASE\t\t\t0x03\n#define MC_AGP_BASE_2\t\t\t0x04\n#define\tMC_CNTL\t\t\t\t0x5\n#define\t\tMEM_NUM_CHANNELS_MASK\t\t\t0x00000003\n#define\tMC_STATUS\t\t\t0x08\n#define\t\tMC_STATUS_IDLE\t\t\t\t(1 << 4)\n#define\tMC_MISC_LAT_TIMER\t\t0x09\n#define\t\tMC_CPR_INIT_LAT_MASK\t\t\t0x0000000F\n#define\t\tMC_VF_INIT_LAT_MASK\t\t\t0x000000F0\n#define\t\tMC_DISP0R_INIT_LAT_MASK\t\t\t0x00000F00\n#define\t\tMC_DISP0R_INIT_LAT_SHIFT\t\t8\n#define\t\tMC_DISP1R_INIT_LAT_MASK\t\t\t0x0000F000\n#define\t\tMC_DISP1R_INIT_LAT_SHIFT\t\t12\n#define\t\tMC_FIXED_INIT_LAT_MASK\t\t\t0x000F0000\n#define\t\tMC_E2R_INIT_LAT_MASK\t\t\t0x00F00000\n#define\t\tSAME_PAGE_PRIO_MASK\t\t\t0x0F000000\n#define\t\tMC_GLOBW_INIT_LAT_MASK\t\t\t0xF0000000\n\n\n \n#define CP_PACKET0\t\t\t0x00000000\n#define\t\tPACKET0_BASE_INDEX_SHIFT\t0\n#define\t\tPACKET0_BASE_INDEX_MASK\t\t(0x1ffff << 0)\n#define\t\tPACKET0_COUNT_SHIFT\t\t16\n#define\t\tPACKET0_COUNT_MASK\t\t(0x3fff << 16)\n#define CP_PACKET1\t\t\t0x40000000\n#define CP_PACKET2\t\t\t0x80000000\n#define\t\tPACKET2_PAD_SHIFT\t\t0\n#define\t\tPACKET2_PAD_MASK\t\t(0x3fffffff << 0)\n#define CP_PACKET3\t\t\t0xC0000000\n#define\t\tPACKET3_IT_OPCODE_SHIFT\t\t8\n#define\t\tPACKET3_IT_OPCODE_MASK\t\t(0xff << 8)\n#define\t\tPACKET3_COUNT_SHIFT\t\t16\n#define\t\tPACKET3_COUNT_MASK\t\t(0x3fff << 16)\n \n#define\t\tPACKET3_NOP\t\t\t0x10\n#define\t\tPACKET3_3D_DRAW_VBUF\t\t0x28\n#define\t\tPACKET3_3D_DRAW_IMMD\t\t0x29\n#define\t\tPACKET3_3D_DRAW_INDX\t\t0x2A\n#define\t\tPACKET3_3D_LOAD_VBPNTR\t\t0x2F\n#define\t\tPACKET3_INDX_BUFFER\t\t0x33\n#define\t\tPACKET3_3D_DRAW_VBUF_2\t\t0x34\n#define\t\tPACKET3_3D_DRAW_IMMD_2\t\t0x35\n#define\t\tPACKET3_3D_DRAW_INDX_2\t\t0x36\n#define\t\tPACKET3_BITBLT_MULTI\t\t0x9B\n\n#define PACKET0(reg, n)\t(CP_PACKET0 |\t\t\t\t\t\\\n\t\t\t REG_SET(PACKET0_BASE_INDEX, (reg) >> 2) |\t\\\n\t\t\t REG_SET(PACKET0_COUNT, (n)))\n#define PACKET2(v)\t(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))\n#define PACKET3(op, n)\t(CP_PACKET3 |\t\t\t\t\t\\\n\t\t\t REG_SET(PACKET3_IT_OPCODE, (op)) |\t\t\\\n\t\t\t REG_SET(PACKET3_COUNT, (n)))\n\n \n#define R_0000F0_RBBM_SOFT_RESET                     0x0000F0\n#define   S_0000F0_SOFT_RESET_CP(x)                    (((x) & 0x1) << 0)\n#define   G_0000F0_SOFT_RESET_CP(x)                    (((x) >> 0) & 0x1)\n#define   C_0000F0_SOFT_RESET_CP                       0xFFFFFFFE\n#define   S_0000F0_SOFT_RESET_HI(x)                    (((x) & 0x1) << 1)\n#define   G_0000F0_SOFT_RESET_HI(x)                    (((x) >> 1) & 0x1)\n#define   C_0000F0_SOFT_RESET_HI                       0xFFFFFFFD\n#define   S_0000F0_SOFT_RESET_VAP(x)                   (((x) & 0x1) << 2)\n#define   G_0000F0_SOFT_RESET_VAP(x)                   (((x) >> 2) & 0x1)\n#define   C_0000F0_SOFT_RESET_VAP                      0xFFFFFFFB\n#define   S_0000F0_SOFT_RESET_RE(x)                    (((x) & 0x1) << 3)\n#define   G_0000F0_SOFT_RESET_RE(x)                    (((x) >> 3) & 0x1)\n#define   C_0000F0_SOFT_RESET_RE                       0xFFFFFFF7\n#define   S_0000F0_SOFT_RESET_PP(x)                    (((x) & 0x1) << 4)\n#define   G_0000F0_SOFT_RESET_PP(x)                    (((x) >> 4) & 0x1)\n#define   C_0000F0_SOFT_RESET_PP                       0xFFFFFFEF\n#define   S_0000F0_SOFT_RESET_E2(x)                    (((x) & 0x1) << 5)\n#define   G_0000F0_SOFT_RESET_E2(x)                    (((x) >> 5) & 0x1)\n#define   C_0000F0_SOFT_RESET_E2                       0xFFFFFFDF\n#define   S_0000F0_SOFT_RESET_RB(x)                    (((x) & 0x1) << 6)\n#define   G_0000F0_SOFT_RESET_RB(x)                    (((x) >> 6) & 0x1)\n#define   C_0000F0_SOFT_RESET_RB                       0xFFFFFFBF\n#define   S_0000F0_SOFT_RESET_HDP(x)                   (((x) & 0x1) << 7)\n#define   G_0000F0_SOFT_RESET_HDP(x)                   (((x) >> 7) & 0x1)\n#define   C_0000F0_SOFT_RESET_HDP                      0xFFFFFF7F\n#define   S_0000F0_SOFT_RESET_MC(x)                    (((x) & 0x1) << 8)\n#define   G_0000F0_SOFT_RESET_MC(x)                    (((x) >> 8) & 0x1)\n#define   C_0000F0_SOFT_RESET_MC                       0xFFFFFEFF\n#define   S_0000F0_SOFT_RESET_AIC(x)                   (((x) & 0x1) << 9)\n#define   G_0000F0_SOFT_RESET_AIC(x)                   (((x) >> 9) & 0x1)\n#define   C_0000F0_SOFT_RESET_AIC                      0xFFFFFDFF\n#define   S_0000F0_SOFT_RESET_VIP(x)                   (((x) & 0x1) << 10)\n#define   G_0000F0_SOFT_RESET_VIP(x)                   (((x) >> 10) & 0x1)\n#define   C_0000F0_SOFT_RESET_VIP                      0xFFFFFBFF\n#define   S_0000F0_SOFT_RESET_DISP(x)                  (((x) & 0x1) << 11)\n#define   G_0000F0_SOFT_RESET_DISP(x)                  (((x) >> 11) & 0x1)\n#define   C_0000F0_SOFT_RESET_DISP                     0xFFFFF7FF\n#define   S_0000F0_SOFT_RESET_CG(x)                    (((x) & 0x1) << 12)\n#define   G_0000F0_SOFT_RESET_CG(x)                    (((x) >> 12) & 0x1)\n#define   C_0000F0_SOFT_RESET_CG                       0xFFFFEFFF\n#define   S_0000F0_SOFT_RESET_GA(x)                    (((x) & 0x1) << 13)\n#define   G_0000F0_SOFT_RESET_GA(x)                    (((x) >> 13) & 0x1)\n#define   C_0000F0_SOFT_RESET_GA                       0xFFFFDFFF\n#define   S_0000F0_SOFT_RESET_IDCT(x)                  (((x) & 0x1) << 14)\n#define   G_0000F0_SOFT_RESET_IDCT(x)                  (((x) >> 14) & 0x1)\n#define   C_0000F0_SOFT_RESET_IDCT                     0xFFFFBFFF\n#define R_0000F8_CONFIG_MEMSIZE                      0x0000F8\n#define   S_0000F8_CONFIG_MEMSIZE(x)                   (((x) & 0xFFFFFFFF) << 0)\n#define   G_0000F8_CONFIG_MEMSIZE(x)                   (((x) >> 0) & 0xFFFFFFFF)\n#define   C_0000F8_CONFIG_MEMSIZE                      0x00000000\n#define R_000134_HDP_FB_LOCATION                     0x000134\n#define   S_000134_HDP_FB_START(x)                     (((x) & 0xFFFF) << 0)\n#define   G_000134_HDP_FB_START(x)                     (((x) >> 0) & 0xFFFF)\n#define   C_000134_HDP_FB_START                        0xFFFF0000\n#define R_000300_VGA_RENDER_CONTROL                  0x000300\n#define   S_000300_VGA_BLINK_RATE(x)                   (((x) & 0x1F) << 0)\n#define   G_000300_VGA_BLINK_RATE(x)                   (((x) >> 0) & 0x1F)\n#define   C_000300_VGA_BLINK_RATE                      0xFFFFFFE0\n#define   S_000300_VGA_BLINK_MODE(x)                   (((x) & 0x3) << 5)\n#define   G_000300_VGA_BLINK_MODE(x)                   (((x) >> 5) & 0x3)\n#define   C_000300_VGA_BLINK_MODE                      0xFFFFFF9F\n#define   S_000300_VGA_CURSOR_BLINK_INVERT(x)          (((x) & 0x1) << 7)\n#define   G_000300_VGA_CURSOR_BLINK_INVERT(x)          (((x) >> 7) & 0x1)\n#define   C_000300_VGA_CURSOR_BLINK_INVERT             0xFFFFFF7F\n#define   S_000300_VGA_EXTD_ADDR_COUNT_ENABLE(x)       (((x) & 0x1) << 8)\n#define   G_000300_VGA_EXTD_ADDR_COUNT_ENABLE(x)       (((x) >> 8) & 0x1)\n#define   C_000300_VGA_EXTD_ADDR_COUNT_ENABLE          0xFFFFFEFF\n#define   S_000300_VGA_VSTATUS_CNTL(x)                 (((x) & 0x3) << 16)\n#define   G_000300_VGA_VSTATUS_CNTL(x)                 (((x) >> 16) & 0x3)\n#define   C_000300_VGA_VSTATUS_CNTL                    0xFFFCFFFF\n#define   S_000300_VGA_LOCK_8DOT(x)                    (((x) & 0x1) << 24)\n#define   G_000300_VGA_LOCK_8DOT(x)                    (((x) >> 24) & 0x1)\n#define   C_000300_VGA_LOCK_8DOT                       0xFEFFFFFF\n#define   S_000300_VGAREG_LINECMP_COMPATIBILITY_SEL(x) (((x) & 0x1) << 25)\n#define   G_000300_VGAREG_LINECMP_COMPATIBILITY_SEL(x) (((x) >> 25) & 0x1)\n#define   C_000300_VGAREG_LINECMP_COMPATIBILITY_SEL    0xFDFFFFFF\n#define R_000310_VGA_MEMORY_BASE_ADDRESS             0x000310\n#define   S_000310_VGA_MEMORY_BASE_ADDRESS(x)          (((x) & 0xFFFFFFFF) << 0)\n#define   G_000310_VGA_MEMORY_BASE_ADDRESS(x)          (((x) >> 0) & 0xFFFFFFFF)\n#define   C_000310_VGA_MEMORY_BASE_ADDRESS             0x00000000\n#define R_000328_VGA_HDP_CONTROL                     0x000328\n#define   S_000328_VGA_MEM_PAGE_SELECT_EN(x)           (((x) & 0x1) << 0)\n#define   G_000328_VGA_MEM_PAGE_SELECT_EN(x)           (((x) >> 0) & 0x1)\n#define   C_000328_VGA_MEM_PAGE_SELECT_EN              0xFFFFFFFE\n#define   S_000328_VGA_RBBM_LOCK_DISABLE(x)            (((x) & 0x1) << 8)\n#define   G_000328_VGA_RBBM_LOCK_DISABLE(x)            (((x) >> 8) & 0x1)\n#define   C_000328_VGA_RBBM_LOCK_DISABLE               0xFFFFFEFF\n#define   S_000328_VGA_SOFT_RESET(x)                   (((x) & 0x1) << 16)\n#define   G_000328_VGA_SOFT_RESET(x)                   (((x) >> 16) & 0x1)\n#define   C_000328_VGA_SOFT_RESET                      0xFFFEFFFF\n#define   S_000328_VGA_TEST_RESET_CONTROL(x)           (((x) & 0x1) << 24)\n#define   G_000328_VGA_TEST_RESET_CONTROL(x)           (((x) >> 24) & 0x1)\n#define   C_000328_VGA_TEST_RESET_CONTROL              0xFEFFFFFF\n#define R_000330_D1VGA_CONTROL                       0x000330\n#define   S_000330_D1VGA_MODE_ENABLE(x)                (((x) & 0x1) << 0)\n#define   G_000330_D1VGA_MODE_ENABLE(x)                (((x) >> 0) & 0x1)\n#define   C_000330_D1VGA_MODE_ENABLE                   0xFFFFFFFE\n#define   S_000330_D1VGA_TIMING_SELECT(x)              (((x) & 0x1) << 8)\n#define   G_000330_D1VGA_TIMING_SELECT(x)              (((x) >> 8) & 0x1)\n#define   C_000330_D1VGA_TIMING_SELECT                 0xFFFFFEFF\n#define   S_000330_D1VGA_SYNC_POLARITY_SELECT(x)       (((x) & 0x1) << 9)\n#define   G_000330_D1VGA_SYNC_POLARITY_SELECT(x)       (((x) >> 9) & 0x1)\n#define   C_000330_D1VGA_SYNC_POLARITY_SELECT          0xFFFFFDFF\n#define   S_000330_D1VGA_OVERSCAN_TIMING_SELECT(x)     (((x) & 0x1) << 10)\n#define   G_000330_D1VGA_OVERSCAN_TIMING_SELECT(x)     (((x) >> 10) & 0x1)\n#define   C_000330_D1VGA_OVERSCAN_TIMING_SELECT        0xFFFFFBFF\n#define   S_000330_D1VGA_OVERSCAN_COLOR_EN(x)          (((x) & 0x1) << 16)\n#define   G_000330_D1VGA_OVERSCAN_COLOR_EN(x)          (((x) >> 16) & 0x1)\n#define   C_000330_D1VGA_OVERSCAN_COLOR_EN             0xFFFEFFFF\n#define   S_000330_D1VGA_ROTATE(x)                     (((x) & 0x3) << 24)\n#define   G_000330_D1VGA_ROTATE(x)                     (((x) >> 24) & 0x3)\n#define   C_000330_D1VGA_ROTATE                        0xFCFFFFFF\n#define R_000338_D2VGA_CONTROL                       0x000338\n#define   S_000338_D2VGA_MODE_ENABLE(x)                (((x) & 0x1) << 0)\n#define   G_000338_D2VGA_MODE_ENABLE(x)                (((x) >> 0) & 0x1)\n#define   C_000338_D2VGA_MODE_ENABLE                   0xFFFFFFFE\n#define   S_000338_D2VGA_TIMING_SELECT(x)              (((x) & 0x1) << 8)\n#define   G_000338_D2VGA_TIMING_SELECT(x)              (((x) >> 8) & 0x1)\n#define   C_000338_D2VGA_TIMING_SELECT                 0xFFFFFEFF\n#define   S_000338_D2VGA_SYNC_POLARITY_SELECT(x)       (((x) & 0x1) << 9)\n#define   G_000338_D2VGA_SYNC_POLARITY_SELECT(x)       (((x) >> 9) & 0x1)\n#define   C_000338_D2VGA_SYNC_POLARITY_SELECT          0xFFFFFDFF\n#define   S_000338_D2VGA_OVERSCAN_TIMING_SELECT(x)     (((x) & 0x1) << 10)\n#define   G_000338_D2VGA_OVERSCAN_TIMING_SELECT(x)     (((x) >> 10) & 0x1)\n#define   C_000338_D2VGA_OVERSCAN_TIMING_SELECT        0xFFFFFBFF\n#define   S_000338_D2VGA_OVERSCAN_COLOR_EN(x)          (((x) & 0x1) << 16)\n#define   G_000338_D2VGA_OVERSCAN_COLOR_EN(x)          (((x) >> 16) & 0x1)\n#define   C_000338_D2VGA_OVERSCAN_COLOR_EN             0xFFFEFFFF\n#define   S_000338_D2VGA_ROTATE(x)                     (((x) & 0x3) << 24)\n#define   G_000338_D2VGA_ROTATE(x)                     (((x) >> 24) & 0x3)\n#define   C_000338_D2VGA_ROTATE                        0xFCFFFFFF\n#define R_0007C0_CP_STAT                             0x0007C0\n#define   S_0007C0_MRU_BUSY(x)                         (((x) & 0x1) << 0)\n#define   G_0007C0_MRU_BUSY(x)                         (((x) >> 0) & 0x1)\n#define   C_0007C0_MRU_BUSY                            0xFFFFFFFE\n#define   S_0007C0_MWU_BUSY(x)                         (((x) & 0x1) << 1)\n#define   G_0007C0_MWU_BUSY(x)                         (((x) >> 1) & 0x1)\n#define   C_0007C0_MWU_BUSY                            0xFFFFFFFD\n#define   S_0007C0_RSIU_BUSY(x)                        (((x) & 0x1) << 2)\n#define   G_0007C0_RSIU_BUSY(x)                        (((x) >> 2) & 0x1)\n#define   C_0007C0_RSIU_BUSY                           0xFFFFFFFB\n#define   S_0007C0_RCIU_BUSY(x)                        (((x) & 0x1) << 3)\n#define   G_0007C0_RCIU_BUSY(x)                        (((x) >> 3) & 0x1)\n#define   C_0007C0_RCIU_BUSY                           0xFFFFFFF7\n#define   S_0007C0_CSF_PRIMARY_BUSY(x)                 (((x) & 0x1) << 9)\n#define   G_0007C0_CSF_PRIMARY_BUSY(x)                 (((x) >> 9) & 0x1)\n#define   C_0007C0_CSF_PRIMARY_BUSY                    0xFFFFFDFF\n#define   S_0007C0_CSF_INDIRECT_BUSY(x)                (((x) & 0x1) << 10)\n#define   G_0007C0_CSF_INDIRECT_BUSY(x)                (((x) >> 10) & 0x1)\n#define   C_0007C0_CSF_INDIRECT_BUSY                   0xFFFFFBFF\n#define   S_0007C0_CSQ_PRIMARY_BUSY(x)                 (((x) & 0x1) << 11)\n#define   G_0007C0_CSQ_PRIMARY_BUSY(x)                 (((x) >> 11) & 0x1)\n#define   C_0007C0_CSQ_PRIMARY_BUSY                    0xFFFFF7FF\n#define   S_0007C0_CSQ_INDIRECT_BUSY(x)                (((x) & 0x1) << 12)\n#define   G_0007C0_CSQ_INDIRECT_BUSY(x)                (((x) >> 12) & 0x1)\n#define   C_0007C0_CSQ_INDIRECT_BUSY                   0xFFFFEFFF\n#define   S_0007C0_CSI_BUSY(x)                         (((x) & 0x1) << 13)\n#define   G_0007C0_CSI_BUSY(x)                         (((x) >> 13) & 0x1)\n#define   C_0007C0_CSI_BUSY                            0xFFFFDFFF\n#define   S_0007C0_CSF_INDIRECT2_BUSY(x)               (((x) & 0x1) << 14)\n#define   G_0007C0_CSF_INDIRECT2_BUSY(x)               (((x) >> 14) & 0x1)\n#define   C_0007C0_CSF_INDIRECT2_BUSY                  0xFFFFBFFF\n#define   S_0007C0_CSQ_INDIRECT2_BUSY(x)               (((x) & 0x1) << 15)\n#define   G_0007C0_CSQ_INDIRECT2_BUSY(x)               (((x) >> 15) & 0x1)\n#define   C_0007C0_CSQ_INDIRECT2_BUSY                  0xFFFF7FFF\n#define   S_0007C0_GUIDMA_BUSY(x)                      (((x) & 0x1) << 28)\n#define   G_0007C0_GUIDMA_BUSY(x)                      (((x) >> 28) & 0x1)\n#define   C_0007C0_GUIDMA_BUSY                         0xEFFFFFFF\n#define   S_0007C0_VIDDMA_BUSY(x)                      (((x) & 0x1) << 29)\n#define   G_0007C0_VIDDMA_BUSY(x)                      (((x) >> 29) & 0x1)\n#define   C_0007C0_VIDDMA_BUSY                         0xDFFFFFFF\n#define   S_0007C0_CMDSTRM_BUSY(x)                     (((x) & 0x1) << 30)\n#define   G_0007C0_CMDSTRM_BUSY(x)                     (((x) >> 30) & 0x1)\n#define   C_0007C0_CMDSTRM_BUSY                        0xBFFFFFFF\n#define   S_0007C0_CP_BUSY(x)                          (((x) & 0x1) << 31)\n#define   G_0007C0_CP_BUSY(x)                          (((x) >> 31) & 0x1)\n#define   C_0007C0_CP_BUSY                             0x7FFFFFFF\n#define R_000E40_RBBM_STATUS                         0x000E40\n#define   S_000E40_CMDFIFO_AVAIL(x)                    (((x) & 0x7F) << 0)\n#define   G_000E40_CMDFIFO_AVAIL(x)                    (((x) >> 0) & 0x7F)\n#define   C_000E40_CMDFIFO_AVAIL                       0xFFFFFF80\n#define   S_000E40_HIRQ_ON_RBB(x)                      (((x) & 0x1) << 8)\n#define   G_000E40_HIRQ_ON_RBB(x)                      (((x) >> 8) & 0x1)\n#define   C_000E40_HIRQ_ON_RBB                         0xFFFFFEFF\n#define   S_000E40_CPRQ_ON_RBB(x)                      (((x) & 0x1) << 9)\n#define   G_000E40_CPRQ_ON_RBB(x)                      (((x) >> 9) & 0x1)\n#define   C_000E40_CPRQ_ON_RBB                         0xFFFFFDFF\n#define   S_000E40_CFRQ_ON_RBB(x)                      (((x) & 0x1) << 10)\n#define   G_000E40_CFRQ_ON_RBB(x)                      (((x) >> 10) & 0x1)\n#define   C_000E40_CFRQ_ON_RBB                         0xFFFFFBFF\n#define   S_000E40_HIRQ_IN_RTBUF(x)                    (((x) & 0x1) << 11)\n#define   G_000E40_HIRQ_IN_RTBUF(x)                    (((x) >> 11) & 0x1)\n#define   C_000E40_HIRQ_IN_RTBUF                       0xFFFFF7FF\n#define   S_000E40_CPRQ_IN_RTBUF(x)                    (((x) & 0x1) << 12)\n#define   G_000E40_CPRQ_IN_RTBUF(x)                    (((x) >> 12) & 0x1)\n#define   C_000E40_CPRQ_IN_RTBUF                       0xFFFFEFFF\n#define   S_000E40_CFRQ_IN_RTBUF(x)                    (((x) & 0x1) << 13)\n#define   G_000E40_CFRQ_IN_RTBUF(x)                    (((x) >> 13) & 0x1)\n#define   C_000E40_CFRQ_IN_RTBUF                       0xFFFFDFFF\n#define   S_000E40_CF_PIPE_BUSY(x)                     (((x) & 0x1) << 14)\n#define   G_000E40_CF_PIPE_BUSY(x)                     (((x) >> 14) & 0x1)\n#define   C_000E40_CF_PIPE_BUSY                        0xFFFFBFFF\n#define   S_000E40_ENG_EV_BUSY(x)                      (((x) & 0x1) << 15)\n#define   G_000E40_ENG_EV_BUSY(x)                      (((x) >> 15) & 0x1)\n#define   C_000E40_ENG_EV_BUSY                         0xFFFF7FFF\n#define   S_000E40_CP_CMDSTRM_BUSY(x)                  (((x) & 0x1) << 16)\n#define   G_000E40_CP_CMDSTRM_BUSY(x)                  (((x) >> 16) & 0x1)\n#define   C_000E40_CP_CMDSTRM_BUSY                     0xFFFEFFFF\n#define   S_000E40_E2_BUSY(x)                          (((x) & 0x1) << 17)\n#define   G_000E40_E2_BUSY(x)                          (((x) >> 17) & 0x1)\n#define   C_000E40_E2_BUSY                             0xFFFDFFFF\n#define   S_000E40_RB2D_BUSY(x)                        (((x) & 0x1) << 18)\n#define   G_000E40_RB2D_BUSY(x)                        (((x) >> 18) & 0x1)\n#define   C_000E40_RB2D_BUSY                           0xFFFBFFFF\n#define   S_000E40_RB3D_BUSY(x)                        (((x) & 0x1) << 19)\n#define   G_000E40_RB3D_BUSY(x)                        (((x) >> 19) & 0x1)\n#define   C_000E40_RB3D_BUSY                           0xFFF7FFFF\n#define   S_000E40_VAP_BUSY(x)                         (((x) & 0x1) << 20)\n#define   G_000E40_VAP_BUSY(x)                         (((x) >> 20) & 0x1)\n#define   C_000E40_VAP_BUSY                            0xFFEFFFFF\n#define   S_000E40_RE_BUSY(x)                          (((x) & 0x1) << 21)\n#define   G_000E40_RE_BUSY(x)                          (((x) >> 21) & 0x1)\n#define   C_000E40_RE_BUSY                             0xFFDFFFFF\n#define   S_000E40_TAM_BUSY(x)                         (((x) & 0x1) << 22)\n#define   G_000E40_TAM_BUSY(x)                         (((x) >> 22) & 0x1)\n#define   C_000E40_TAM_BUSY                            0xFFBFFFFF\n#define   S_000E40_TDM_BUSY(x)                         (((x) & 0x1) << 23)\n#define   G_000E40_TDM_BUSY(x)                         (((x) >> 23) & 0x1)\n#define   C_000E40_TDM_BUSY                            0xFF7FFFFF\n#define   S_000E40_PB_BUSY(x)                          (((x) & 0x1) << 24)\n#define   G_000E40_PB_BUSY(x)                          (((x) >> 24) & 0x1)\n#define   C_000E40_PB_BUSY                             0xFEFFFFFF\n#define   S_000E40_TIM_BUSY(x)                         (((x) & 0x1) << 25)\n#define   G_000E40_TIM_BUSY(x)                         (((x) >> 25) & 0x1)\n#define   C_000E40_TIM_BUSY                            0xFDFFFFFF\n#define   S_000E40_GA_BUSY(x)                          (((x) & 0x1) << 26)\n#define   G_000E40_GA_BUSY(x)                          (((x) >> 26) & 0x1)\n#define   C_000E40_GA_BUSY                             0xFBFFFFFF\n#define   S_000E40_CBA2D_BUSY(x)                       (((x) & 0x1) << 27)\n#define   G_000E40_CBA2D_BUSY(x)                       (((x) >> 27) & 0x1)\n#define   C_000E40_CBA2D_BUSY                          0xF7FFFFFF\n#define   S_000E40_RBBM_HIBUSY(x)                      (((x) & 0x1) << 28)\n#define   G_000E40_RBBM_HIBUSY(x)                      (((x) >> 28) & 0x1)\n#define   C_000E40_RBBM_HIBUSY                         0xEFFFFFFF\n#define   S_000E40_SKID_CFBUSY(x)                      (((x) & 0x1) << 29)\n#define   G_000E40_SKID_CFBUSY(x)                      (((x) >> 29) & 0x1)\n#define   C_000E40_SKID_CFBUSY                         0xDFFFFFFF\n#define   S_000E40_VAP_VF_BUSY(x)                      (((x) & 0x1) << 30)\n#define   G_000E40_VAP_VF_BUSY(x)                      (((x) >> 30) & 0x1)\n#define   C_000E40_VAP_VF_BUSY                         0xBFFFFFFF\n#define   S_000E40_GUI_ACTIVE(x)                       (((x) & 0x1) << 31)\n#define   G_000E40_GUI_ACTIVE(x)                       (((x) >> 31) & 0x1)\n#define   C_000E40_GUI_ACTIVE                          0x7FFFFFFF\n#define R_006080_D1CRTC_CONTROL                      0x006080\n#define   S_006080_D1CRTC_MASTER_EN(x)                 (((x) & 0x1) << 0)\n#define   G_006080_D1CRTC_MASTER_EN(x)                 (((x) >> 0) & 0x1)\n#define   C_006080_D1CRTC_MASTER_EN                    0xFFFFFFFE\n#define   S_006080_D1CRTC_SYNC_RESET_SEL(x)            (((x) & 0x1) << 4)\n#define   G_006080_D1CRTC_SYNC_RESET_SEL(x)            (((x) >> 4) & 0x1)\n#define   C_006080_D1CRTC_SYNC_RESET_SEL               0xFFFFFFEF\n#define   S_006080_D1CRTC_DISABLE_POINT_CNTL(x)        (((x) & 0x3) << 8)\n#define   G_006080_D1CRTC_DISABLE_POINT_CNTL(x)        (((x) >> 8) & 0x3)\n#define   C_006080_D1CRTC_DISABLE_POINT_CNTL           0xFFFFFCFF\n#define   S_006080_D1CRTC_CURRENT_MASTER_EN_STATE(x)   (((x) & 0x1) << 16)\n#define   G_006080_D1CRTC_CURRENT_MASTER_EN_STATE(x)   (((x) >> 16) & 0x1)\n#define   C_006080_D1CRTC_CURRENT_MASTER_EN_STATE      0xFFFEFFFF\n#define   S_006080_D1CRTC_DISP_READ_REQUEST_DISABLE(x) (((x) & 0x1) << 24)\n#define   G_006080_D1CRTC_DISP_READ_REQUEST_DISABLE(x) (((x) >> 24) & 0x1)\n#define   C_006080_D1CRTC_DISP_READ_REQUEST_DISABLE    0xFEFFFFFF\n#define R_0060E8_D1CRTC_UPDATE_LOCK                  0x0060E8\n#define   S_0060E8_D1CRTC_UPDATE_LOCK(x)               (((x) & 0x1) << 0)\n#define   G_0060E8_D1CRTC_UPDATE_LOCK(x)               (((x) >> 0) & 0x1)\n#define   C_0060E8_D1CRTC_UPDATE_LOCK                  0xFFFFFFFE\n#define R_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS      0x006110\n#define   S_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS(x)   (((x) & 0xFFFFFFFF) << 0)\n#define   G_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS(x)   (((x) >> 0) & 0xFFFFFFFF)\n#define   C_006110_D1GRPH_PRIMARY_SURFACE_ADDRESS      0x00000000\n#define R_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS    0x006118\n#define   S_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS(x) (((x) & 0xFFFFFFFF) << 0)\n#define   G_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS(x) (((x) >> 0) & 0xFFFFFFFF)\n#define   C_006118_D1GRPH_SECONDARY_SURFACE_ADDRESS    0x00000000\n#define R_006880_D2CRTC_CONTROL                      0x006880\n#define   S_006880_D2CRTC_MASTER_EN(x)                 (((x) & 0x1) << 0)\n#define   G_006880_D2CRTC_MASTER_EN(x)                 (((x) >> 0) & 0x1)\n#define   C_006880_D2CRTC_MASTER_EN                    0xFFFFFFFE\n#define   S_006880_D2CRTC_SYNC_RESET_SEL(x)            (((x) & 0x1) << 4)\n#define   G_006880_D2CRTC_SYNC_RESET_SEL(x)            (((x) >> 4) & 0x1)\n#define   C_006880_D2CRTC_SYNC_RESET_SEL               0xFFFFFFEF\n#define   S_006880_D2CRTC_DISABLE_POINT_CNTL(x)        (((x) & 0x3) << 8)\n#define   G_006880_D2CRTC_DISABLE_POINT_CNTL(x)        (((x) >> 8) & 0x3)\n#define   C_006880_D2CRTC_DISABLE_POINT_CNTL           0xFFFFFCFF\n#define   S_006880_D2CRTC_CURRENT_MASTER_EN_STATE(x)   (((x) & 0x1) << 16)\n#define   G_006880_D2CRTC_CURRENT_MASTER_EN_STATE(x)   (((x) >> 16) & 0x1)\n#define   C_006880_D2CRTC_CURRENT_MASTER_EN_STATE      0xFFFEFFFF\n#define   S_006880_D2CRTC_DISP_READ_REQUEST_DISABLE(x) (((x) & 0x1) << 24)\n#define   G_006880_D2CRTC_DISP_READ_REQUEST_DISABLE(x) (((x) >> 24) & 0x1)\n#define   C_006880_D2CRTC_DISP_READ_REQUEST_DISABLE    0xFEFFFFFF\n#define R_0068E8_D2CRTC_UPDATE_LOCK                  0x0068E8\n#define   S_0068E8_D2CRTC_UPDATE_LOCK(x)               (((x) & 0x1) << 0)\n#define   G_0068E8_D2CRTC_UPDATE_LOCK(x)               (((x) >> 0) & 0x1)\n#define   C_0068E8_D2CRTC_UPDATE_LOCK                  0xFFFFFFFE\n#define R_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS      0x006910\n#define   S_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS(x)   (((x) & 0xFFFFFFFF) << 0)\n#define   G_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS(x)   (((x) >> 0) & 0xFFFFFFFF)\n#define   C_006910_D2GRPH_PRIMARY_SURFACE_ADDRESS      0x00000000\n#define R_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS    0x006918\n#define   S_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS(x) (((x) & 0xFFFFFFFF) << 0)\n#define   G_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS(x) (((x) >> 0) & 0xFFFFFFFF)\n#define   C_006918_D2GRPH_SECONDARY_SURFACE_ADDRESS    0x00000000\n\n\n#define R_000001_MC_FB_LOCATION                      0x000001\n#define   S_000001_MC_FB_START(x)                      (((x) & 0xFFFF) << 0)\n#define   G_000001_MC_FB_START(x)                      (((x) >> 0) & 0xFFFF)\n#define   C_000001_MC_FB_START                         0xFFFF0000\n#define   S_000001_MC_FB_TOP(x)                        (((x) & 0xFFFF) << 16)\n#define   G_000001_MC_FB_TOP(x)                        (((x) >> 16) & 0xFFFF)\n#define   C_000001_MC_FB_TOP                           0x0000FFFF\n#define R_000002_MC_AGP_LOCATION                     0x000002\n#define   S_000002_MC_AGP_START(x)                     (((x) & 0xFFFF) << 0)\n#define   G_000002_MC_AGP_START(x)                     (((x) >> 0) & 0xFFFF)\n#define   C_000002_MC_AGP_START                        0xFFFF0000\n#define   S_000002_MC_AGP_TOP(x)                       (((x) & 0xFFFF) << 16)\n#define   G_000002_MC_AGP_TOP(x)                       (((x) >> 16) & 0xFFFF)\n#define   C_000002_MC_AGP_TOP                          0x0000FFFF\n#define R_000003_MC_AGP_BASE                         0x000003\n#define   S_000003_AGP_BASE_ADDR(x)                    (((x) & 0xFFFFFFFF) << 0)\n#define   G_000003_AGP_BASE_ADDR(x)                    (((x) >> 0) & 0xFFFFFFFF)\n#define   C_000003_AGP_BASE_ADDR                       0x00000000\n#define R_000004_MC_AGP_BASE_2                       0x000004\n#define   S_000004_AGP_BASE_ADDR_2(x)                  (((x) & 0xF) << 0)\n#define   G_000004_AGP_BASE_ADDR_2(x)                  (((x) >> 0) & 0xF)\n#define   C_000004_AGP_BASE_ADDR_2                     0xFFFFFFF0\n\n\n#define R_00000F_CP_DYN_CNTL                         0x00000F\n#define   S_00000F_CP_FORCEON(x)                       (((x) & 0x1) << 0)\n#define   G_00000F_CP_FORCEON(x)                       (((x) >> 0) & 0x1)\n#define   C_00000F_CP_FORCEON                          0xFFFFFFFE\n#define   S_00000F_CP_MAX_DYN_STOP_LAT(x)              (((x) & 0x1) << 1)\n#define   G_00000F_CP_MAX_DYN_STOP_LAT(x)              (((x) >> 1) & 0x1)\n#define   C_00000F_CP_MAX_DYN_STOP_LAT                 0xFFFFFFFD\n#define   S_00000F_CP_CLOCK_STATUS(x)                  (((x) & 0x1) << 2)\n#define   G_00000F_CP_CLOCK_STATUS(x)                  (((x) >> 2) & 0x1)\n#define   C_00000F_CP_CLOCK_STATUS                     0xFFFFFFFB\n#define   S_00000F_CP_PROG_SHUTOFF(x)                  (((x) & 0x1) << 3)\n#define   G_00000F_CP_PROG_SHUTOFF(x)                  (((x) >> 3) & 0x1)\n#define   C_00000F_CP_PROG_SHUTOFF                     0xFFFFFFF7\n#define   S_00000F_CP_PROG_DELAY_VALUE(x)              (((x) & 0xFF) << 4)\n#define   G_00000F_CP_PROG_DELAY_VALUE(x)              (((x) >> 4) & 0xFF)\n#define   C_00000F_CP_PROG_DELAY_VALUE                 0xFFFFF00F\n#define   S_00000F_CP_LOWER_POWER_IDLE(x)              (((x) & 0xFF) << 12)\n#define   G_00000F_CP_LOWER_POWER_IDLE(x)              (((x) >> 12) & 0xFF)\n#define   C_00000F_CP_LOWER_POWER_IDLE                 0xFFF00FFF\n#define   S_00000F_CP_LOWER_POWER_IGNORE(x)            (((x) & 0x1) << 20)\n#define   G_00000F_CP_LOWER_POWER_IGNORE(x)            (((x) >> 20) & 0x1)\n#define   C_00000F_CP_LOWER_POWER_IGNORE               0xFFEFFFFF\n#define   S_00000F_CP_NORMAL_POWER_IGNORE(x)           (((x) & 0x1) << 21)\n#define   G_00000F_CP_NORMAL_POWER_IGNORE(x)           (((x) >> 21) & 0x1)\n#define   C_00000F_CP_NORMAL_POWER_IGNORE              0xFFDFFFFF\n#define   S_00000F_SPARE(x)                            (((x) & 0x3) << 22)\n#define   G_00000F_SPARE(x)                            (((x) >> 22) & 0x3)\n#define   C_00000F_SPARE                               0xFF3FFFFF\n#define   S_00000F_CP_NORMAL_POWER_BUSY(x)             (((x) & 0xFF) << 24)\n#define   G_00000F_CP_NORMAL_POWER_BUSY(x)             (((x) >> 24) & 0xFF)\n#define   C_00000F_CP_NORMAL_POWER_BUSY                0x00FFFFFF\n#define R_000011_E2_DYN_CNTL                         0x000011\n#define   S_000011_E2_FORCEON(x)                       (((x) & 0x1) << 0)\n#define   G_000011_E2_FORCEON(x)                       (((x) >> 0) & 0x1)\n#define   C_000011_E2_FORCEON                          0xFFFFFFFE\n#define   S_000011_E2_MAX_DYN_STOP_LAT(x)              (((x) & 0x1) << 1)\n#define   G_000011_E2_MAX_DYN_STOP_LAT(x)              (((x) >> 1) & 0x1)\n#define   C_000011_E2_MAX_DYN_STOP_LAT                 0xFFFFFFFD\n#define   S_000011_E2_CLOCK_STATUS(x)                  (((x) & 0x1) << 2)\n#define   G_000011_E2_CLOCK_STATUS(x)                  (((x) >> 2) & 0x1)\n#define   C_000011_E2_CLOCK_STATUS                     0xFFFFFFFB\n#define   S_000011_E2_PROG_SHUTOFF(x)                  (((x) & 0x1) << 3)\n#define   G_000011_E2_PROG_SHUTOFF(x)                  (((x) >> 3) & 0x1)\n#define   C_000011_E2_PROG_SHUTOFF                     0xFFFFFFF7\n#define   S_000011_E2_PROG_DELAY_VALUE(x)              (((x) & 0xFF) << 4)\n#define   G_000011_E2_PROG_DELAY_VALUE(x)              (((x) >> 4) & 0xFF)\n#define   C_000011_E2_PROG_DELAY_VALUE                 0xFFFFF00F\n#define   S_000011_E2_LOWER_POWER_IDLE(x)              (((x) & 0xFF) << 12)\n#define   G_000011_E2_LOWER_POWER_IDLE(x)              (((x) >> 12) & 0xFF)\n#define   C_000011_E2_LOWER_POWER_IDLE                 0xFFF00FFF\n#define   S_000011_E2_LOWER_POWER_IGNORE(x)            (((x) & 0x1) << 20)\n#define   G_000011_E2_LOWER_POWER_IGNORE(x)            (((x) >> 20) & 0x1)\n#define   C_000011_E2_LOWER_POWER_IGNORE               0xFFEFFFFF\n#define   S_000011_E2_NORMAL_POWER_IGNORE(x)           (((x) & 0x1) << 21)\n#define   G_000011_E2_NORMAL_POWER_IGNORE(x)           (((x) >> 21) & 0x1)\n#define   C_000011_E2_NORMAL_POWER_IGNORE              0xFFDFFFFF\n#define   S_000011_SPARE(x)                            (((x) & 0x3) << 22)\n#define   G_000011_SPARE(x)                            (((x) >> 22) & 0x3)\n#define   C_000011_SPARE                               0xFF3FFFFF\n#define   S_000011_E2_NORMAL_POWER_BUSY(x)             (((x) & 0xFF) << 24)\n#define   G_000011_E2_NORMAL_POWER_BUSY(x)             (((x) >> 24) & 0xFF)\n#define   C_000011_E2_NORMAL_POWER_BUSY                0x00FFFFFF\n#define R_000013_IDCT_DYN_CNTL                       0x000013\n#define   S_000013_IDCT_FORCEON(x)                     (((x) & 0x1) << 0)\n#define   G_000013_IDCT_FORCEON(x)                     (((x) >> 0) & 0x1)\n#define   C_000013_IDCT_FORCEON                        0xFFFFFFFE\n#define   S_000013_IDCT_MAX_DYN_STOP_LAT(x)            (((x) & 0x1) << 1)\n#define   G_000013_IDCT_MAX_DYN_STOP_LAT(x)            (((x) >> 1) & 0x1)\n#define   C_000013_IDCT_MAX_DYN_STOP_LAT               0xFFFFFFFD\n#define   S_000013_IDCT_CLOCK_STATUS(x)                (((x) & 0x1) << 2)\n#define   G_000013_IDCT_CLOCK_STATUS(x)                (((x) >> 2) & 0x1)\n#define   C_000013_IDCT_CLOCK_STATUS                   0xFFFFFFFB\n#define   S_000013_IDCT_PROG_SHUTOFF(x)                (((x) & 0x1) << 3)\n#define   G_000013_IDCT_PROG_SHUTOFF(x)                (((x) >> 3) & 0x1)\n#define   C_000013_IDCT_PROG_SHUTOFF                   0xFFFFFFF7\n#define   S_000013_IDCT_PROG_DELAY_VALUE(x)            (((x) & 0xFF) << 4)\n#define   G_000013_IDCT_PROG_DELAY_VALUE(x)            (((x) >> 4) & 0xFF)\n#define   C_000013_IDCT_PROG_DELAY_VALUE               0xFFFFF00F\n#define   S_000013_IDCT_LOWER_POWER_IDLE(x)            (((x) & 0xFF) << 12)\n#define   G_000013_IDCT_LOWER_POWER_IDLE(x)            (((x) >> 12) & 0xFF)\n#define   C_000013_IDCT_LOWER_POWER_IDLE               0xFFF00FFF\n#define   S_000013_IDCT_LOWER_POWER_IGNORE(x)          (((x) & 0x1) << 20)\n#define   G_000013_IDCT_LOWER_POWER_IGNORE(x)          (((x) >> 20) & 0x1)\n#define   C_000013_IDCT_LOWER_POWER_IGNORE             0xFFEFFFFF\n#define   S_000013_IDCT_NORMAL_POWER_IGNORE(x)         (((x) & 0x1) << 21)\n#define   G_000013_IDCT_NORMAL_POWER_IGNORE(x)         (((x) >> 21) & 0x1)\n#define   C_000013_IDCT_NORMAL_POWER_IGNORE            0xFFDFFFFF\n#define   S_000013_SPARE(x)                            (((x) & 0x3) << 22)\n#define   G_000013_SPARE(x)                            (((x) >> 22) & 0x3)\n#define   C_000013_SPARE                               0xFF3FFFFF\n#define   S_000013_IDCT_NORMAL_POWER_BUSY(x)           (((x) & 0xFF) << 24)\n#define   G_000013_IDCT_NORMAL_POWER_BUSY(x)           (((x) >> 24) & 0xFF)\n#define   C_000013_IDCT_NORMAL_POWER_BUSY              0x00FFFFFF\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}