### Sample rate change:
```   
    ADC->CTRLB.reg = ADC_CTRLB_PRESCALER_DIV128 |   // Divide Clock by 64.
                        ADC_CTRLB_RESSEL_12BIT;       // Result on 12 bits
```

Settings:
```
ADC_CTRLB_PRESCALER_DIV128  ~33k s/sec
ADC_CTRLB_PRESCALER_DIV64   ~50k s/sec
ADC_CTRLB_PRESCALER_DIV16   ~80k s/sec
```
*Why though?*



Next: Check the output using function-gen & Matlab