
==============================================================================
XRT Build Version: 2.14.384 (2022.2)
       Build Date: 2022-12-09 00:55:08
          Hash ID: 090bb050d570d2b668477c3bd0f979dc3a34b9db
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.1) on 2023-05-04-06:32:48
   Version:                2.14.384
   Kernels:                calculate_crc
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          2b2c4aa9-2817-c458-9a7b-a5f9eccaef6f
   UUID (IINTF):           fb2b2c5a19ed63593fea95f51fbc8eb9
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           SYSTEM_METADATA, PARTITION_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   gen3x16_xdma_1
   Version:                202211.1
   Generated Version:      Vivado 2022.1.1 (SW Build: 3557992)
   Created:
               Tue Jul 12 12:59:20 2022   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.3
   Board Part:             xilinx.com:au280:part0:1.3
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   No scalable clock data available.

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         DDR[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[0]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x4
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        5
   Type:         MEM_DDR4
   Base Address: 0x5
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x6
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        7
   Type:         MEM_DDR4
   Base Address: 0x7
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        8
   Type:         MEM_DDR4
   Base Address: 0x8
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        9
   Type:         MEM_DDR4
   Base Address: 0x9
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        10
   Type:         MEM_DDR4
   Base Address: 0xa
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        11
   Type:         MEM_DDR4
   Base Address: 0xb
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        12
   Type:         MEM_DDR4
   Base Address: 0xc
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        13
   Type:         MEM_DDR4
   Base Address: 0xd
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        14
   Type:         MEM_DDR4
   Base Address: 0xe
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        15
   Type:         MEM_DDR4
   Base Address: 0xf
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        16
   Type:         MEM_DDR4
   Base Address: 0x10
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        17
   Type:         MEM_DDR4
   Base Address: 0x11
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        18
   Type:         MEM_DDR4
   Base Address: 0x12
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        19
   Type:         MEM_DDR4
   Base Address: 0x13
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        20
   Type:         MEM_DDR4
   Base Address: 0x14
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        21
   Type:         MEM_DDR4
   Base Address: 0x15
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        22
   Type:         MEM_DDR4
   Base Address: 0x16
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        23
   Type:         MEM_DDR4
   Base Address: 0x17
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        24
   Type:         MEM_DDR4
   Base Address: 0x18
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        25
   Type:         MEM_DDR4
   Base Address: 0x19
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        26
   Type:         MEM_DDR4
   Base Address: 0x1a
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        27
   Type:         MEM_DDR4
   Base Address: 0x1b
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        28
   Type:         MEM_DDR4
   Base Address: 0x1c
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        29
   Type:         MEM_DDR4
   Base Address: 0x1d
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        30
   Type:         MEM_DDR4
   Base Address: 0x1e
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        31
   Type:         MEM_DDR4
   Base Address: 0x1f
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        32
   Type:         MEM_DDR4
   Base Address: 0x20
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        33
   Type:         MEM_DDR4
   Base Address: 0x21
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HOST[0]
   Index:        34
   Type:         MEM_DDR4
   Base Address: 0x22
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        35
   Type:         MEM_DDR4
   Base Address: 0x23
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        36
   Type:         MEM_DDR4
   Base Address: 0x24
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        37
   Type:         MEM_DDR4
   Base Address: 0x25
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[3]
   Index:        38
   Type:         MEM_DDR4
   Base Address: 0x26
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[4]
   Index:        39
   Type:         MEM_DDR4
   Base Address: 0x27
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[5]
   Index:        40
   Type:         MEM_DDR4
   Base Address: 0x28
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: calculate_crc

Definition
----------
   Signature: calculate_crc (void* data_in, void* crc_out, void* tables, unsigned int numChunks, unsigned int chunkSize, unsigned int crc_size, unsigned int init_value)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1054
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        CRC_0
   Base Address: 0x0

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_1
   Base Address: 0x10000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_2
   Base Address: 0x20000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_3
   Base Address: 0x30000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_4
   Base Address: 0x40000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_5
   Base Address: 0x50000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_6
   Base Address: 0x60000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_7
   Base Address: 0x70000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_8
   Base Address: 0x80000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_9
   Base Address: 0x90000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_10
   Base Address: 0xa0000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_11
   Base Address: 0xb0000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_12
   Base Address: 0xc0000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_13
   Base Address: 0xd0000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_14
   Base Address: 0xe0000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        CRC_15
   Base Address: 0xf0000

   Argument:          data_in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          crc_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          tables
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          numChunks
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          chunkSize
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          crc_size
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          init_value
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.1 - 2023-05-04-06:32:48 (SW BUILD: 3860322)
   Command Line:  v++ --config ./xrt.ini --connectivity.nk calculate_crc:16:CRC_0,CRC_1,CRC_2,CRC_3,CRC_4,CRC_5,CRC_6,CRC_7,CRC_8,CRC_9,CRC_10,CRC_11,CRC_12,CRC_13,CRC_14,CRC_15 --connectivity.sp CRC_0.data_in:HBM[0] --connectivity.sp CRC_0.crc_out:HBM[0] --connectivity.sp CRC_0.tables:HBM[1] --connectivity.sp CRC_1.data_in:HBM[2] --connectivity.sp CRC_1.crc_out:HBM[2] --connectivity.sp CRC_1.tables:HBM[3] --connectivity.sp CRC_2.data_in:HBM[4] --connectivity.sp CRC_2.crc_out:HBM[4] --connectivity.sp CRC_2.tables:HBM[5] --connectivity.sp CRC_3.data_in:HBM[6] --connectivity.sp CRC_3.crc_out:HBM[6] --connectivity.sp CRC_3.tables:HBM[7] --connectivity.sp CRC_4.data_in:HBM[8] --connectivity.sp CRC_4.crc_out:HBM[8] --connectivity.sp CRC_4.tables:HBM[9] --connectivity.sp CRC_5.data_in:HBM[10] --connectivity.sp CRC_5.crc_out:HBM[10] --connectivity.sp CRC_5.tables:HBM[11] --connectivity.sp CRC_6.data_in:HBM[12] --connectivity.sp CRC_6.crc_out:HBM[12] --connectivity.sp CRC_6.tables:HBM[13] --connectivity.sp CRC_7.data_in:HBM[14] --connectivity.sp CRC_7.crc_out:HBM[14] --connectivity.sp CRC_7.tables:HBM[15] --connectivity.sp CRC_8.data_in:HBM[16] --connectivity.sp CRC_8.crc_out:HBM[16] --connectivity.sp CRC_8.tables:HBM[17] --connectivity.sp CRC_9.data_in:HBM[18] --connectivity.sp CRC_9.crc_out:HBM[18] --connectivity.sp CRC_9.tables:HBM[19] --connectivity.sp CRC_10.data_in:HBM[20] --connectivity.sp CRC_10.crc_out:HBM[20] --connectivity.sp CRC_10.tables:HBM[21] --connectivity.sp CRC_11.data_in:HBM[22] --connectivity.sp CRC_11.crc_out:HBM[22] --connectivity.sp CRC_11.tables:HBM[23] --connectivity.sp CRC_12.data_in:HBM[24] --connectivity.sp CRC_12.crc_out:HBM[24] --connectivity.sp CRC_12.tables:HBM[25] --connectivity.sp CRC_13.data_in:HBM[26] --connectivity.sp CRC_13.crc_out:HBM[26] --connectivity.sp CRC_13.tables:HBM[27] --connectivity.sp CRC_14.data_in:HBM[28] --connectivity.sp CRC_14.crc_out:HBM[28] --connectivity.sp CRC_14.tables:HBM[29] --connectivity.sp CRC_15.data_in:HBM[30] --connectivity.sp CRC_15.crc_out:HBM[30] --connectivity.sp CRC_15.tables:HBM[31] --debug --input_files _x.sw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/kernel.xo --link --optimize 0 --output ./build_dir.sw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/kernel.link.xclbin --platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --report_level 0 --save-temps --target sw_emu --temp_dir ./_x.sw_emu.xilinx_u280_gen3x16_xdma_1_202211_1 
   Options:       --config ./xrt.ini
                  --connectivity.nk calculate_crc:16:CRC_0,CRC_1,CRC_2,CRC_3,CRC_4,CRC_5,CRC_6,CRC_7,CRC_8,CRC_9,CRC_10,CRC_11,CRC_12,CRC_13,CRC_14,CRC_15
                  --connectivity.sp CRC_0.data_in:HBM[0]
                  --connectivity.sp CRC_0.crc_out:HBM[0]
                  --connectivity.sp CRC_0.tables:HBM[1]
                  --connectivity.sp CRC_1.data_in:HBM[2]
                  --connectivity.sp CRC_1.crc_out:HBM[2]
                  --connectivity.sp CRC_1.tables:HBM[3]
                  --connectivity.sp CRC_2.data_in:HBM[4]
                  --connectivity.sp CRC_2.crc_out:HBM[4]
                  --connectivity.sp CRC_2.tables:HBM[5]
                  --connectivity.sp CRC_3.data_in:HBM[6]
                  --connectivity.sp CRC_3.crc_out:HBM[6]
                  --connectivity.sp CRC_3.tables:HBM[7]
                  --connectivity.sp CRC_4.data_in:HBM[8]
                  --connectivity.sp CRC_4.crc_out:HBM[8]
                  --connectivity.sp CRC_4.tables:HBM[9]
                  --connectivity.sp CRC_5.data_in:HBM[10]
                  --connectivity.sp CRC_5.crc_out:HBM[10]
                  --connectivity.sp CRC_5.tables:HBM[11]
                  --connectivity.sp CRC_6.data_in:HBM[12]
                  --connectivity.sp CRC_6.crc_out:HBM[12]
                  --connectivity.sp CRC_6.tables:HBM[13]
                  --connectivity.sp CRC_7.data_in:HBM[14]
                  --connectivity.sp CRC_7.crc_out:HBM[14]
                  --connectivity.sp CRC_7.tables:HBM[15]
                  --connectivity.sp CRC_8.data_in:HBM[16]
                  --connectivity.sp CRC_8.crc_out:HBM[16]
                  --connectivity.sp CRC_8.tables:HBM[17]
                  --connectivity.sp CRC_9.data_in:HBM[18]
                  --connectivity.sp CRC_9.crc_out:HBM[18]
                  --connectivity.sp CRC_9.tables:HBM[19]
                  --connectivity.sp CRC_10.data_in:HBM[20]
                  --connectivity.sp CRC_10.crc_out:HBM[20]
                  --connectivity.sp CRC_10.tables:HBM[21]
                  --connectivity.sp CRC_11.data_in:HBM[22]
                  --connectivity.sp CRC_11.crc_out:HBM[22]
                  --connectivity.sp CRC_11.tables:HBM[23]
                  --connectivity.sp CRC_12.data_in:HBM[24]
                  --connectivity.sp CRC_12.crc_out:HBM[24]
                  --connectivity.sp CRC_12.tables:HBM[25]
                  --connectivity.sp CRC_13.data_in:HBM[26]
                  --connectivity.sp CRC_13.crc_out:HBM[26]
                  --connectivity.sp CRC_13.tables:HBM[27]
                  --connectivity.sp CRC_14.data_in:HBM[28]
                  --connectivity.sp CRC_14.crc_out:HBM[28]
                  --connectivity.sp CRC_14.tables:HBM[29]
                  --connectivity.sp CRC_15.data_in:HBM[30]
                  --connectivity.sp CRC_15.crc_out:HBM[30]
                  --connectivity.sp CRC_15.tables:HBM[31]
                  --debug
                  --input_files _x.sw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/kernel.xo
                  --link
                  --optimize 0
                  --output ./build_dir.sw_emu.xilinx_u280_gen3x16_xdma_1_202211_1/kernel.link.xclbin
                  --platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
                  --report_level 0
                  --save-temps
                  --target sw_emu
                  --temp_dir ./_x.sw_emu.xilinx_u280_gen3x16_xdma_1_202211_1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
