#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001c423dc0de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c423dbc400 .scope module, "tb" "tb" 3 85;
 .timescale -12 -12;
L_000001c423d7ae30 .functor NOT 1, L_000001c423e1ace0, C4<0>, C4<0>, C4<0>;
L_000001c423d7ac70 .functor XOR 3, L_000001c423e19ca0, L_000001c423e1aa60, C4<000>, C4<000>;
L_000001c423d7a5e0 .functor XOR 3, L_000001c423d7ac70, L_000001c423e1a060, C4<000>, C4<000>;
v000001c423e197a0_0 .net *"_ivl_10", 2 0, L_000001c423e1a060;  1 drivers
v000001c423e19de0_0 .net *"_ivl_12", 2 0, L_000001c423d7a5e0;  1 drivers
v000001c423e1b500_0 .net *"_ivl_2", 2 0, L_000001c423e1a100;  1 drivers
v000001c423e1b1e0_0 .net *"_ivl_4", 2 0, L_000001c423e19ca0;  1 drivers
v000001c423e1a600_0 .net *"_ivl_6", 2 0, L_000001c423e1aa60;  1 drivers
v000001c423e19a20_0 .net *"_ivl_8", 2 0, L_000001c423d7ac70;  1 drivers
v000001c423e1a380_0 .net "aaah_dut", 0 0, L_000001c423e1a9c0;  1 drivers
v000001c423e1a920_0 .net "aaah_ref", 0 0, L_000001c423d7a3b0;  1 drivers
v000001c423e19660_0 .net "areset", 0 0, L_000001c423d7a2d0;  1 drivers
v000001c423e198e0_0 .net "bump_left", 0 0, v000001c423db12b0_0;  1 drivers
v000001c423e19f20_0 .net "bump_right", 0 0, v000001c423db1530_0;  1 drivers
v000001c423e1b320_0 .var "clk", 0 0;
v000001c423e1ab00_0 .net "ground", 0 0, v000001c423db15d0_0;  1 drivers
v000001c423e19700_0 .var/2u "stats1", 287 0;
v000001c423e1a2e0_0 .var/2u "strobe", 0 0;
v000001c423e19b60_0 .net "tb_match", 0 0, L_000001c423e1ace0;  1 drivers
v000001c423e1a1a0_0 .net "tb_mismatch", 0 0, L_000001c423d7ae30;  1 drivers
v000001c423e19fc0_0 .net "walk_left_dut", 0 0, L_000001c423d7a8f0;  1 drivers
v000001c423e1ae20_0 .net "walk_left_ref", 0 0, L_000001c423e1a420;  1 drivers
v000001c423e1aba0_0 .net "walk_right_dut", 0 0, L_000001c423e1aec0;  1 drivers
v000001c423e1ad80_0 .net "walk_right_ref", 0 0, L_000001c423e1a4c0;  1 drivers
v000001c423e1b0a0_0 .net "wavedrom_enable", 0 0, v000001c423db17b0_0;  1 drivers
v000001c423e1ac40_0 .net "wavedrom_title", 511 0, v000001c423db1990_0;  1 drivers
L_000001c423e1a100 .concat [ 1 1 1 0], L_000001c423d7a3b0, L_000001c423e1a4c0, L_000001c423e1a420;
L_000001c423e19ca0 .concat [ 1 1 1 0], L_000001c423d7a3b0, L_000001c423e1a4c0, L_000001c423e1a420;
L_000001c423e1aa60 .concat [ 1 1 1 0], L_000001c423e1a9c0, L_000001c423e1aec0, L_000001c423d7a8f0;
L_000001c423e1a060 .concat [ 1 1 1 0], L_000001c423d7a3b0, L_000001c423e1a4c0, L_000001c423e1a420;
L_000001c423e1ace0 .cmp/eeq 3, L_000001c423e1a100, L_000001c423d7a5e0;
S_000001c423d96670 .scope module, "good1" "RefModule" 3 138, 4 2 0, S_000001c423dbc400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
P_000001c423d7c3e0 .param/l "FALLL" 0 4 13, +C4<00000000000000000000000000000010>;
P_000001c423d7c418 .param/l "FALLR" 0 4 13, +C4<00000000000000000000000000000011>;
P_000001c423d7c450 .param/l "WL" 0 4 13, +C4<00000000000000000000000000000000>;
P_000001c423d7c488 .param/l "WR" 0 4 13, +C4<00000000000000000000000000000001>;
L_000001c423d7a3b0 .functor OR 1, L_000001c423e1a6a0, L_000001c423e1a7e0, C4<0>, C4<0>;
v000001c423db0450_0 .net *"_ivl_0", 31 0, L_000001c423e1b000;  1 drivers
L_000001c424180118 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c423db0c70_0 .net *"_ivl_11", 29 0, L_000001c424180118;  1 drivers
L_000001c424180160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c423db13f0_0 .net/2u *"_ivl_12", 31 0, L_000001c424180160;  1 drivers
v000001c423db0770_0 .net *"_ivl_16", 31 0, L_000001c423e1a560;  1 drivers
L_000001c4241801a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c423db0270_0 .net *"_ivl_19", 29 0, L_000001c4241801a8;  1 drivers
L_000001c4241801f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001c423db1e90_0 .net/2u *"_ivl_20", 31 0, L_000001c4241801f0;  1 drivers
v000001c423db0130_0 .net *"_ivl_22", 0 0, L_000001c423e1a6a0;  1 drivers
v000001c423db0f90_0 .net *"_ivl_24", 31 0, L_000001c423e1a740;  1 drivers
L_000001c424180238 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c423db1490_0 .net *"_ivl_27", 29 0, L_000001c424180238;  1 drivers
L_000001c424180280 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001c423db1710_0 .net/2u *"_ivl_28", 31 0, L_000001c424180280;  1 drivers
L_000001c424180088 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c423db1ad0_0 .net *"_ivl_3", 29 0, L_000001c424180088;  1 drivers
v000001c423db1cb0_0 .net *"_ivl_30", 0 0, L_000001c423e1a7e0;  1 drivers
L_000001c4241800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c423db1d50_0 .net/2u *"_ivl_4", 31 0, L_000001c4241800d0;  1 drivers
v000001c423db1350_0 .net *"_ivl_8", 31 0, L_000001c423e19ac0;  1 drivers
v000001c423db1df0_0 .net "aaah", 0 0, L_000001c423d7a3b0;  alias, 1 drivers
v000001c423db0310_0 .net "areset", 0 0, L_000001c423d7a2d0;  alias, 1 drivers
v000001c423db1030_0 .net "bump_left", 0 0, v000001c423db12b0_0;  alias, 1 drivers
v000001c423db03b0_0 .net "bump_right", 0 0, v000001c423db1530_0;  alias, 1 drivers
v000001c423db0810_0 .net "clk", 0 0, v000001c423e1b320_0;  1 drivers
v000001c423db04f0_0 .net "ground", 0 0, v000001c423db15d0_0;  alias, 1 drivers
v000001c423db1850_0 .var "next", 1 0;
v000001c423db10d0_0 .var "state", 1 0;
v000001c423db0590_0 .net "walk_left", 0 0, L_000001c423e1a420;  alias, 1 drivers
v000001c423db06d0_0 .net "walk_right", 0 0, L_000001c423e1a4c0;  alias, 1 drivers
E_000001c423db4630 .event posedge, v000001c423db0310_0, v000001c423db0810_0;
E_000001c423db4970 .event edge, v000001c423db10d0_0, v000001c423db04f0_0, v000001c423db1030_0, v000001c423db03b0_0;
L_000001c423e1b000 .concat [ 2 30 0 0], v000001c423db10d0_0, L_000001c424180088;
L_000001c423e1a420 .cmp/eq 32, L_000001c423e1b000, L_000001c4241800d0;
L_000001c423e19ac0 .concat [ 2 30 0 0], v000001c423db10d0_0, L_000001c424180118;
L_000001c423e1a4c0 .cmp/eq 32, L_000001c423e19ac0, L_000001c424180160;
L_000001c423e1a560 .concat [ 2 30 0 0], v000001c423db10d0_0, L_000001c4241801a8;
L_000001c423e1a6a0 .cmp/eq 32, L_000001c423e1a560, L_000001c4241801f0;
L_000001c423e1a740 .concat [ 2 30 0 0], v000001c423db10d0_0, L_000001c424180238;
L_000001c423e1a7e0 .cmp/eq 32, L_000001c423e1a740, L_000001c424180280;
S_000001c423d96800 .scope module, "stim1" "stimulus_gen" 3 131, 3 6 0, S_000001c423dbc400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "ground";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
L_000001c423d7a2d0 .functor BUFZ 1, v000001c423db1670_0, C4<0>, C4<0>, C4<0>;
v000001c423db1210_0 .net "areset", 0 0, L_000001c423d7a2d0;  alias, 1 drivers
v000001c423db12b0_0 .var "bump_left", 0 0;
v000001c423db1530_0 .var "bump_right", 0 0;
v000001c423db0db0_0 .net "clk", 0 0, v000001c423e1b320_0;  alias, 1 drivers
v000001c423db15d0_0 .var "ground", 0 0;
v000001c423db1670_0 .var "reset", 0 0;
v000001c423db18f0_0 .net "tb_match", 0 0, L_000001c423e1ace0;  alias, 1 drivers
v000001c423db17b0_0 .var "wavedrom_enable", 0 0;
v000001c423db1990_0 .var "wavedrom_title", 511 0;
E_000001c423db4670/0 .event negedge, v000001c423db0810_0;
E_000001c423db4670/1 .event posedge, v000001c423db0810_0;
E_000001c423db4670 .event/or E_000001c423db4670/0, E_000001c423db4670/1;
S_000001c423d96990 .scope task, "reset_test" "reset_test" 3 19, 3 19 0, S_000001c423d96800;
 .timescale -12 -12;
v000001c423db0630_0 .var/2u "arfail", 0 0;
v000001c423db08b0_0 .var "async", 0 0;
v000001c423db0950_0 .var/2u "datafail", 0 0;
v000001c423db09f0_0 .var/2u "srfail", 0 0;
E_000001c423db47b0 .event posedge, v000001c423db0810_0;
E_000001c423db4bb0 .event negedge, v000001c423db0810_0;
TD_tb.stim1.reset_test ;
    %wait E_000001c423db47b0;
    %wait E_000001c423db47b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c423db1670_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c423db47b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_000001c423db4bb0;
    %load/vec4 v000001c423db18f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001c423db0950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c423db1670_0, 0;
    %wait E_000001c423db47b0;
    %load/vec4 v000001c423db18f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001c423db0630_0, 0, 1;
    %wait E_000001c423db47b0;
    %load/vec4 v000001c423db18f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001c423db09f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c423db1670_0, 0;
    %load/vec4 v000001c423db09f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 33 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c423db0630_0;
    %load/vec4 v000001c423db08b0_0;
    %load/vec4 v000001c423db0950_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001c423db08b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 35 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_000001c423da80b0 .scope task, "wavedrom_start" "wavedrom_start" 3 46, 3 46 0, S_000001c423d96800;
 .timescale -12 -12;
v000001c423db0d10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001c423da8240 .scope task, "wavedrom_stop" "wavedrom_stop" 3 49, 3 49 0, S_000001c423d96800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001c423da83d0 .scope module, "top_module1" "TopModule" 3 148, 5 3 0, S_000001c423dbc400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
P_000001c423d52f30 .param/l "FALLING" 1 5 18, C4<10>;
P_000001c423d52f68 .param/l "IDLE_LEFT" 1 5 16, C4<00>;
P_000001c423d52fa0 .param/l "WALK_LEFT" 1 5 19, C4<11>;
P_000001c423d52fd8 .param/l "WALK_RIGHT" 1 5 17, C4<01>;
L_000001c423d7a8f0 .functor OR 1, L_000001c423e19840, L_000001c423e1a880, C4<0>, C4<0>;
L_000001c4241802c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c423a49a80_0 .net/2u *"_ivl_0", 1 0, L_000001c4241802c8;  1 drivers
L_000001c424180358 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c423a49e40_0 .net/2u *"_ivl_10", 1 0, L_000001c424180358;  1 drivers
L_000001c4241803a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c423a4a020_0 .net/2u *"_ivl_14", 1 0, L_000001c4241803a0;  1 drivers
v000001c423a49440_0 .net *"_ivl_2", 0 0, L_000001c423e19840;  1 drivers
L_000001c424180310 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001c423a49c60_0 .net/2u *"_ivl_4", 1 0, L_000001c424180310;  1 drivers
v000001c423a49620_0 .net *"_ivl_6", 0 0, L_000001c423e1a880;  1 drivers
v000001c423a49300_0 .net "aaah", 0 0, L_000001c423e1a9c0;  alias, 1 drivers
v000001c423a493a0_0 .net "areset", 0 0, L_000001c423d7a2d0;  alias, 1 drivers
v000001c423a496c0_0 .net "bump_left", 0 0, v000001c423db12b0_0;  alias, 1 drivers
v000001c423a494e0_0 .net "bump_right", 0 0, v000001c423db1530_0;  alias, 1 drivers
v000001c423e19980_0 .net "clk", 0 0, v000001c423e1b320_0;  alias, 1 drivers
v000001c423e1b3c0_0 .net "ground", 0 0, v000001c423db15d0_0;  alias, 1 drivers
v000001c423e19e80_0 .var "next_state", 1 0;
v000001c423e1b460_0 .var "state", 1 0;
v000001c423e1a240_0 .net "walk_left", 0 0, L_000001c423d7a8f0;  alias, 1 drivers
v000001c423e19d40_0 .net "walk_right", 0 0, L_000001c423e1aec0;  alias, 1 drivers
E_000001c423db3ef0 .event edge, v000001c423e1b460_0, v000001c423db04f0_0, v000001c423db1030_0, v000001c423db03b0_0;
L_000001c423e19840 .cmp/eq 2, v000001c423e1b460_0, L_000001c4241802c8;
L_000001c423e1a880 .cmp/eq 2, v000001c423e1b460_0, L_000001c424180310;
L_000001c423e1aec0 .cmp/eq 2, v000001c423e1b460_0, L_000001c424180358;
L_000001c423e1a9c0 .cmp/eq 2, v000001c423e1b460_0, L_000001c4241803a0;
S_000001c423d53020 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 160, 3 160 0, S_000001c423dbc400;
 .timescale -12 -12;
E_000001c423db42b0 .event edge, v000001c423e1a2e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001c423e1a2e0_0;
    %nor/r;
    %assign/vec4 v000001c423e1a2e0_0, 0;
    %wait E_000001c423db42b0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000001c423d96800;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c423db1670_0, 0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001c423db15d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c423db1530_0, 0;
    %assign/vec4 v000001c423db12b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c423db08b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_000001c423d96990;
    %join;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001c423db12b0_0, 0;
    %assign/vec4 v000001c423db1530_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c423db47b0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001c423db15d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c423db12b0_0, 0;
    %assign/vec4 v000001c423db1530_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c423db47b0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001c423db15d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c423db12b0_0, 0;
    %assign/vec4 v000001c423db1530_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c423db47b0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001c423db15d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c423db12b0_0, 0;
    %assign/vec4 v000001c423db1530_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c423db47b0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001c423db15d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c423db12b0_0, 0;
    %assign/vec4 v000001c423db1530_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c423db47b0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001c423da8240;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c423db1670_0, 0;
    %wait E_000001c423db47b0;
    %pushi/vec4 400, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c423db4670;
    %vpi_func 3 75 "$random" 32 {0 0 0};
    %vpi_func 3 75 "$random" 32 {0 0 0};
    %and;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v000001c423db12b0_0, 0;
    %assign/vec4 v000001c423db1530_0, 0;
    %vpi_func 3 76 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v000001c423db15d0_0, 0;
    %vpi_func 3 77 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001c423db1670_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001c423d96670;
T_5 ;
Ewait_0 .event/or E_000001c423db4970, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001c423db10d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001c423db04f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %load/vec4 v000001c423db1030_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.7, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 9;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 9;
 ; End of false expr.
    %blend;
T_5.8;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v000001c423db1850_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000001c423db04f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %load/vec4 v000001c423db03b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.11, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.12, 9;
T_5.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.12, 9;
 ; End of false expr.
    %blend;
T_5.12;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v000001c423db1850_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001c423db04f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %pad/s 2;
    %store/vec4 v000001c423db1850_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000001c423db04f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 2;
    %store/vec4 v000001c423db1850_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c423d96670;
T_6 ;
    %wait E_000001c423db4630;
    %load/vec4 v000001c423db0310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c423db10d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c423db1850_0;
    %assign/vec4 v000001c423db10d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c423da83d0;
T_7 ;
    %wait E_000001c423db4630;
    %load/vec4 v000001c423a493a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c423e1b460_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c423e19e80_0;
    %assign/vec4 v000001c423e1b460_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c423da83d0;
T_8 ;
    %wait E_000001c423db3ef0;
    %load/vec4 v000001c423e1b460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v000001c423e1b3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000001c423a496c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
T_8.9 ;
T_8.7 ;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v000001c423e1b3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v000001c423a494e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
T_8.13 ;
T_8.11 ;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000001c423e1b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v000001c423e1b460_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v000001c423e1b460_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
    %jmp T_8.19;
T_8.18 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
T_8.19 ;
T_8.17 ;
    %jmp T_8.15;
T_8.14 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
T_8.15 ;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000001c423e1b3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v000001c423a494e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
    %jmp T_8.23;
T_8.22 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c423e19e80_0, 0, 2;
T_8.23 ;
T_8.21 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c423dbc400;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c423e1b320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c423e1a2e0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_000001c423dbc400;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v000001c423e1b320_0;
    %inv;
    %store/vec4 v000001c423e1b320_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001c423dbc400;
T_11 ;
    %vpi_call/w 3 123 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 124 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c423db0db0_0, v000001c423e1a1a0_0, v000001c423e1b320_0, v000001c423e19660_0, v000001c423e198e0_0, v000001c423e19f20_0, v000001c423e1ab00_0, v000001c423e1ae20_0, v000001c423e19fc0_0, v000001c423e1ad80_0, v000001c423e1aba0_0, v000001c423e1a920_0, v000001c423e1a380_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001c423dbc400;
T_12 ;
    %load/vec4 v000001c423e19700_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call/w 3 169 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", &PV<v000001c423e19700_0, 192, 32>, &PV<v000001c423e19700_0, 160, 32> {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 170 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_12.1 ;
    %load/vec4 v000001c423e19700_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_call/w 3 171 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", &PV<v000001c423e19700_0, 128, 32>, &PV<v000001c423e19700_0, 96, 32> {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_12.3 ;
    %load/vec4 v000001c423e19700_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", &PV<v000001c423e19700_0, 64, 32>, &PV<v000001c423e19700_0, 32, 32> {0 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_12.5 ;
    %vpi_call/w 3 176 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001c423e19700_0, 256, 32>, &PV<v000001c423e19700_0, 0, 32> {0 0 0};
    %vpi_call/w 3 177 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 178 "$display", "Mismatches: %1d in %1d samples", &PV<v000001c423e19700_0, 256, 32>, &PV<v000001c423e19700_0, 0, 32> {0 0 0};
    %end;
    .thread T_12, $final;
    .scope S_000001c423dbc400;
T_13 ;
    %wait E_000001c423db4670;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c423e19700_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c423e19700_0, 4, 32;
    %load/vec4 v000001c423e19b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001c423e19700_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 189 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c423e19700_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c423e19700_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c423e19700_0, 4, 32;
T_13.0 ;
    %load/vec4 v000001c423e1ae20_0;
    %load/vec4 v000001c423e1ae20_0;
    %load/vec4 v000001c423e19fc0_0;
    %xor;
    %load/vec4 v000001c423e1ae20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v000001c423e19700_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c423e19700_0, 4, 32;
T_13.6 ;
    %load/vec4 v000001c423e19700_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c423e19700_0, 4, 32;
T_13.4 ;
    %load/vec4 v000001c423e1ad80_0;
    %load/vec4 v000001c423e1ad80_0;
    %load/vec4 v000001c423e1aba0_0;
    %xor;
    %load/vec4 v000001c423e1ad80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v000001c423e19700_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 196 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c423e19700_0, 4, 32;
T_13.10 ;
    %load/vec4 v000001c423e19700_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c423e19700_0, 4, 32;
T_13.8 ;
    %load/vec4 v000001c423e1a920_0;
    %load/vec4 v000001c423e1a920_0;
    %load/vec4 v000001c423e1a380_0;
    %xor;
    %load/vec4 v000001c423e1a920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v000001c423e19700_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 199 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c423e19700_0, 4, 32;
T_13.14 ;
    %load/vec4 v000001c423e19700_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c423e19700_0, 4, 32;
T_13.12 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c423dbc400;
T_14 ;
    %delay 1000000, 0;
    %vpi_call/w 3 207 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 208 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob142_lemmings2_test.sv";
    "dataset_code-complete-iccad2023/Prob142_lemmings2_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob142_lemmings2/Prob142_lemmings2_sample01.sv";
