Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50
Design : system_top
Version: K-2015.06
Date   : Wed Mar 22 23:33:29 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U13/Y (NOR2XLM)                         0.75      53.35 r
  U_register_file/U178/Y (AOI2BB2XLM)                     0.20      53.55 f
  U_register_file/memory_reg[3][3]/D (SDFFSQX1M)          0.00      53.55 f
  data arrival time                                                 53.55

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[3][3]/CK (SDFFSQX1M)         0.00     149.80 r
  library setup time                                     -0.46     149.34
  data required time                                               149.34
  --------------------------------------------------------------------------
  data required time                                               149.34
  data arrival time                                                -53.55
  --------------------------------------------------------------------------
  slack (MET)                                                       95.79


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U173/Y (AOI2BB2XLM)                     0.20      53.55 f
  U_register_file/memory_reg[2][0]/D (SDFFSQX1M)          0.00      53.55 f
  data arrival time                                                 53.55

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[2][0]/CK (SDFFSQX1M)         0.00     149.80 r
  library setup time                                     -0.46     149.34
  data required time                                               149.34
  --------------------------------------------------------------------------
  data required time                                               149.34
  data arrival time                                                -53.55
  --------------------------------------------------------------------------
  slack (MET)                                                       95.79


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[0][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U141/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[0][7]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[0][7]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[0][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U143/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[0][6]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[0][6]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[0][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U145/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[0][5]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[0][5]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U147/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[0][4]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[0][4]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U149/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[0][3]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[0][3]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U151/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[0][2]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[0][2]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[0][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U153/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[0][1]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[0][1]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U155/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[0][0]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[0][0]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[1][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U157/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[1][7]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[1][7]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[1][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U158/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[1][6]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[1][6]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[1][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U159/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[1][5]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[1][5]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U160/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[1][4]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[1][4]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[1][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U161/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[1][3]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[1][3]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U162/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[1][2]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[1][2]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U163/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[1][1]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[1][1]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U164/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[1][0]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[1][0]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[2][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U166/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[2][7]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[2][7]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[2][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U167/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[2][6]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[2][6]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U168/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[2][5]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[2][5]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[2][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U169/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[2][4]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[2][4]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U170/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[2][3]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[2][3]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U171/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[2][2]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[2][2]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[2][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U172/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[2][1]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[2][1]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[3][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U13/Y (NOR2XLM)                         0.75      53.35 r
  U_register_file/U174/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[3][7]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[3][7]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[3][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U13/Y (NOR2XLM)                         0.75      53.35 r
  U_register_file/U175/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[3][6]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[3][6]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U13/Y (NOR2XLM)                         0.75      53.35 r
  U_register_file/U176/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[3][5]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[3][5]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[3][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U13/Y (NOR2XLM)                         0.75      53.35 r
  U_register_file/U177/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[3][4]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[3][4]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[3][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U13/Y (NOR2XLM)                         0.75      53.35 r
  U_register_file/U179/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[3][2]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[3][2]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[3][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U13/Y (NOR2XLM)                         0.75      53.35 r
  U_register_file/U180/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[3][1]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[3][1]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U13/Y (NOR2XLM)                         0.75      53.35 r
  U_register_file/U181/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[3][0]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[3][0]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[4][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U182/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U183/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[4][7]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[4][7]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[4][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U182/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U184/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[4][6]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[4][6]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[4][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U182/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U185/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[4][5]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[4][5]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[4][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U182/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U186/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[4][4]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[4][4]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U182/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U187/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[4][3]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[4][3]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[4][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U182/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U188/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[4][2]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[4][2]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[4][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U182/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U189/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[4][1]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[4][1]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[4][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U182/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U190/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[4][0]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[4][0]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U191/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U192/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[5][7]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[5][7]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U191/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U193/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[5][6]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[5][6]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U191/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U194/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[5][5]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[5][5]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U191/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U195/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[5][4]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[5][4]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U191/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U196/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[5][3]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[5][3]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U191/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U197/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[5][2]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[5][2]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U191/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U198/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[5][1]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[5][1]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U11/Y (NAND2XLM)                        0.18      52.60 f
  U_register_file/U191/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U199/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[5][0]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[5][0]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[6][1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U200/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U207/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[6][1]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[6][1]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_register_file/memory_reg[6][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      50.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      50.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      50.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      50.44 r
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.11      50.55 f
  U_system_controller/U_UART_receiver_controller/U15/Y (NOR3XLM)
                                                          0.37      50.92 r
  U_system_controller/U_UART_receiver_controller/U17/Y (INVXLM)
                                                          0.15      51.06 f
  U_system_controller/U_UART_receiver_controller/U18/Y (NOR4XLM)
                                                          0.59      51.65 r
  U_system_controller/U_UART_receiver_controller/U19/Y (NOR2BXLM)
                                                          0.27      51.93 f
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.19      52.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      52.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      52.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      52.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      52.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      52.60 f
  U_register_file/U200/Y (NOR2XLM)                        0.75      53.35 r
  U_register_file/U208/Y (AOI2BB2XLM)                     0.18      53.53 f
  U_register_file/memory_reg[6][0]/D (SDFFRQX1M)          0.00      53.53 f
  data arrival time                                                 53.53

  clock SCAN_CLK (rise edge)                            150.00     150.00
  clock network delay (ideal)                             0.00     150.00
  clock uncertainty                                      -0.20     149.80
  U_register_file/memory_reg[6][0]/CK (SDFFRQX1M)         0.00     149.80 r
  library setup time                                     -0.43     149.37
  data required time                                               149.37
  --------------------------------------------------------------------------
  data required time                                               149.37
  data arrival time                                                -53.53
  --------------------------------------------------------------------------
  slack (MET)                                                       95.84


1
