--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc3s500e,pq208,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_tl
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
down_tl     |   12.995(R)|    0.058(R)|clk_tl_BUFGP      |   0.000|
left_tl     |   11.125(R)|    1.010(R)|clk_tl_BUFGP      |   0.000|
right_tl    |   12.243(R)|    0.609(R)|clk_tl_BUFGP      |   0.000|
rst_tl      |    4.354(R)|    0.358(R)|clk_tl_BUFGP      |   0.000|
rx_tl       |    4.096(R)|    0.114(R)|clk_tl_BUFGP      |   0.000|
up_tl       |   11.612(R)|   -0.248(R)|clk_tl_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_tl to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
blu_out_tl<0>|   15.632(R)|clk_tl_BUFGP      |   0.000|
blu_out_tl<1>|   15.355(R)|clk_tl_BUFGP      |   0.000|
grn_out_tl<0>|   15.942(R)|clk_tl_BUFGP      |   0.000|
grn_out_tl<1>|   16.189(R)|clk_tl_BUFGP      |   0.000|
grn_out_tl<2>|   15.364(R)|clk_tl_BUFGP      |   0.000|
hs_tl        |   12.043(R)|clk_tl_BUFGP      |   0.000|
led_tl<0>    |   10.852(R)|clk_tl_BUFGP      |   0.000|
led_tl<1>    |    9.670(R)|clk_tl_BUFGP      |   0.000|
led_tl<2>    |   10.732(R)|clk_tl_BUFGP      |   0.000|
led_tl<3>    |    9.819(R)|clk_tl_BUFGP      |   0.000|
red_out_tl<0>|   14.784(R)|clk_tl_BUFGP      |   0.000|
red_out_tl<1>|   15.083(R)|clk_tl_BUFGP      |   0.000|
red_out_tl<2>|   15.370(R)|clk_tl_BUFGP      |   0.000|
vs_tl        |   12.351(R)|clk_tl_BUFGP      |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_tl
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_tl         |   47.575|         |    9.200|    8.145|
---------------+---------+---------+---------+---------+


Analysis completed Tue Sep 29 22:40:09 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



