---
layout: post
title: "SPARE: Spiking Networks Acceleration Using CMOS ROM-Embedded RAM as an In-Memory-Computation Primitive"
date: 2017-11-20 21:13:06
categories: arXiv_CV
tags: arXiv_CV
author: Amogh Agrawal, Aayush Ankit, Kaushik Roy
mathjax: true
---

* content
{:toc}

##### Abstract
Data-intensive applications, like neural networks, require frequent and extensive data transfers between the memory and the CPU. The limited bandwidth and latency of these memory transactions results in von-Neumann bottlenecks in most state-of-the-art hardware implementations. To that effect, we propose SPARE, an in-memory processing architecture built on CMOS ROM-embedded RAM (ROAM) for accelerating neural networks. The neuro-synaptic models are stored in lookup tables locally, using the spare (no extra area) ROM (endowed by ROAM), thereby alleviating the von-Neumann bottleneck. We evaluate SPARE for spiking neural networks and obtain 2x, 1.9x and 1.5x improvement in energy, performance, and area, respectively, compared to similar architecture built with typical SRAMs.

##### Abstract (translated by Google)
数据密集型应用（如神经网络）需要在内存和CPU之间进行频繁而广泛的数据传输。这些内存事务的有限带宽和延迟导致了大多数最先进的硬件实现中的von-Neumann瓶颈。为此，我们提出SPARE，这是一种基于CMOS ROM嵌入式RAM（ROAM）的内存处理架构，用于加速神经网络。神经突触模型使用备用（无额外区域）ROM（由ROAM赋值）在本地存储在查找表中，由此减轻冯诺依曼瓶颈。我们对SPARE神经网络进行了评估，与采用典型SRAM构建的类似架构相比，它们的能耗，性能和面积分别提高了2倍，1.9倍和1.5倍。

##### URL
[https://arxiv.org/abs/1711.07546](https://arxiv.org/abs/1711.07546)

##### PDF
[https://arxiv.org/pdf/1711.07546](https://arxiv.org/pdf/1711.07546)

