[2025-09-17 05:55:44] START suite=qualcomm_srv trace=srv284_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv284_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2644169 heartbeat IPC: 3.782 cumulative IPC: 3.782 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5045058 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5045058 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5045059 heartbeat IPC: 4.165 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13385733 heartbeat IPC: 1.199 cumulative IPC: 1.199 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22023086 heartbeat IPC: 1.158 cumulative IPC: 1.178 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30563643 heartbeat IPC: 1.171 cumulative IPC: 1.176 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 39054043 heartbeat IPC: 1.178 cumulative IPC: 1.176 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 47515844 heartbeat IPC: 1.182 cumulative IPC: 1.177 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 55995467 heartbeat IPC: 1.179 cumulative IPC: 1.178 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 64294925 heartbeat IPC: 1.205 cumulative IPC: 1.181 (Simulation time: 00 hr 09 min 09 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 72637095 heartbeat IPC: 1.199 cumulative IPC: 1.184 (Simulation time: 00 hr 10 min 17 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv284_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000028 cycles: 81037210 heartbeat IPC: 1.19 cumulative IPC: 1.184 (Simulation time: 00 hr 11 min 26 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84500851 cumulative IPC: 1.183 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84500851 cumulative IPC: 1.183 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv284_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.183 instructions: 100000000 cycles: 84500851
CPU 0 Branch Prediction Accuracy: 91.58% MPKI: 14.84 Average ROB Occupancy at Mispredict: 27.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2793
BRANCH_INDIRECT: 0.4186
BRANCH_CONDITIONAL: 12.48
BRANCH_DIRECT_CALL: 0.7054
BRANCH_INDIRECT_CALL: 0.5104
BRANCH_RETURN: 0.4489


====Backend Stall Breakdown====
ROB_STALL: 186892
LQ_STALL: 0
SQ_STALL: 564930


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 88.10811
REPLAY_LOAD: 75.92818
NON_REPLAY_LOAD: 16.44843

== Total ==
ADDR_TRANS: 13040
REPLAY_LOAD: 13743
NON_REPLAY_LOAD: 160109

== Counts ==
ADDR_TRANS: 148
REPLAY_LOAD: 181
NON_REPLAY_LOAD: 9734

cpu0->cpu0_STLB TOTAL        ACCESS:    1752419 HIT:    1746428 MISS:       5991 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1752419 HIT:    1746428 MISS:       5991 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 171.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7647639 HIT:    6709762 MISS:     937877 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6193263 HIT:    5403711 MISS:     789552 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     537889 HIT:     407555 MISS:     130334 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     905703 HIT:     896606 MISS:       9097 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10784 HIT:       1890 MISS:       8894 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14416877 HIT:    8074221 MISS:    6342656 MSHR_MERGE:    1530268
cpu0->cpu0_L1I LOAD         ACCESS:   14416877 HIT:    8074221 MISS:    6342656 MSHR_MERGE:    1530268
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29905726 HIT:   26595458 MISS:    3310268 MSHR_MERGE:    1380675
cpu0->cpu0_L1D LOAD         ACCESS:   16877185 HIT:   15157569 MISS:    1719616 MSHR_MERGE:     338698
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13016229 HIT:   11436375 MISS:    1579854 MSHR_MERGE:    1041963
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12312 HIT:       1514 MISS:      10798 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.73 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12064119 HIT:   10344245 MISS:    1719874 MSHR_MERGE:     867515
cpu0->cpu0_ITLB LOAD         ACCESS:   12064119 HIT:   10344245 MISS:    1719874 MSHR_MERGE:     867515
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.115 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28273111 HIT:   27072739 MISS:    1200372 MSHR_MERGE:     300311
cpu0->cpu0_DTLB LOAD         ACCESS:   28273111 HIT:   27072739 MISS:    1200372 MSHR_MERGE:     300311
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.041 cycles
cpu0->LLC TOTAL        ACCESS:    1131581 HIT:    1061200 MISS:      70381 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     789552 HIT:     763799 MISS:      25753 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     130333 HIT:      90183 MISS:      40150 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     202802 HIT:     202482 MISS:        320 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8894 HIT:       4736 MISS:       4158 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4209
  ROW_BUFFER_MISS:      65849
  AVG DBUS CONGESTED CYCLE: 3.574
Channel 0 WQ ROW_BUFFER_HIT:       1661
  ROW_BUFFER_MISS:      34851
  FULL:          0
Channel 0 REFRESHES ISSUED:       7042

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       536112       391971        85213         4750
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           95          684          177
  STLB miss resolved @ L2C                0          102          688          776          161
  STLB miss resolved @ LLC                0          478          452         2659          843
  STLB miss resolved @ MEM                0            4          249         2082         2183

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157638        51095      1128631       124224          572
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          379          161           32
  STLB miss resolved @ L2C                0          325          410          255            3
  STLB miss resolved @ LLC                0          114          396          575           85
  STLB miss resolved @ MEM                0            1           78          294          109
[2025-09-17 06:08:13] END   suite=qualcomm_srv trace=srv284_ap (rc=0)
