<stg><name>AWBNormalizationkernel<17, 17, 1080, 1920, 1, 21, 1, 1024, 2>_Pipeline_Col_Loop1</name>


<trans_list>

<trans id="125" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="col_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
newFuncRoot:1 %conv7_i184_2_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %conv7_i184_2

]]></Node>
<StgValue><ssdm name="conv7_i184_2_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:2 %tmp = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
newFuncRoot:3 %conv7_i184_1_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %conv7_i184_1

]]></Node>
<StgValue><ssdm name="conv7_i184_1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:4 %tmp_57 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty_101

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
newFuncRoot:5 %conv7_i184_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %conv7_i184

]]></Node>
<StgValue><ssdm name="conv7_i184_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:6 %tmp_58 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty_100

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:7 %p_read14 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1

]]></Node>
<StgValue><ssdm name="p_read14"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="44" op_0_bw="26">
<![CDATA[
newFuncRoot:8 %conv7_i184_2_cast = sext i26 %conv7_i184_2_read

]]></Node>
<StgValue><ssdm name="conv7_i184_2_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="44" op_0_bw="26">
<![CDATA[
newFuncRoot:9 %conv7_i184_1_cast = sext i26 %conv7_i184_1_read

]]></Node>
<StgValue><ssdm name="conv7_i184_1_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="44" op_0_bw="26">
<![CDATA[
newFuncRoot:10 %conv7_i184_cast = sext i26 %conv7_i184_read

]]></Node>
<StgValue><ssdm name="conv7_i184_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %impop_data1, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ltm_in_data242, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i11 0, i11 %col_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.body141

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body141:0 %col_V_3 = load i11 %col_V

]]></Node>
<StgValue><ssdm name="col_V_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body141:1 %icmp_ln377 = icmp_eq  i11 %col_V_3, i11 %p_read14

]]></Node>
<StgValue><ssdm name="icmp_ln377"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body141:2 %col_V_4 = add i11 %col_V_3, i11 1

]]></Node>
<StgValue><ssdm name="col_V_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body141:3 %br_ln377 = br i1 %icmp_ln377, void %for.body141.split, void %for.inc193.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body141.split:63 %store_ln377 = store i11 %col_V_4, i11 %col_V

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.body141.split:3 %tmp_V = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %impop_data1

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="30">
<![CDATA[
for.body141.split:4 %trunc_ln859 = trunc i30 %tmp_V

]]></Node>
<StgValue><ssdm name="trunc_ln859"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body141.split:23 %tmp_13 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %tmp_V, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body141.split:42 %tmp_15 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %tmp_V, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
for.body141.split:5 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln859, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="16">
<![CDATA[
for.body141.split:6 %zext_ln859 = zext i16 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln859"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body141.split:7 %value_V = sub i18 %zext_ln859, i18 %tmp_58

]]></Node>
<StgValue><ssdm name="value_V"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="44" op_0_bw="18">
<![CDATA[
for.body141.split:8 %sext_ln1317 = sext i18 %value_V

]]></Node>
<StgValue><ssdm name="sext_ln1317"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body141.split:9 %r_V_13 = mul i44 %conv7_i184_cast, i44 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
for.body141.split:24 %shl_ln859_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_13, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln859_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="16">
<![CDATA[
for.body141.split:25 %zext_ln859_1 = zext i16 %shl_ln859_1

]]></Node>
<StgValue><ssdm name="zext_ln859_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body141.split:26 %value_V_1 = sub i18 %zext_ln859_1, i18 %tmp_57

]]></Node>
<StgValue><ssdm name="value_V_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="44" op_0_bw="18">
<![CDATA[
for.body141.split:27 %sext_ln1317_1 = sext i18 %value_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1317_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body141.split:28 %r_V_16 = mul i44 %conv7_i184_1_cast, i44 %sext_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
for.body141.split:43 %shl_ln859_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_15, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln859_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="16">
<![CDATA[
for.body141.split:44 %zext_ln859_2 = zext i16 %shl_ln859_2

]]></Node>
<StgValue><ssdm name="zext_ln859_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body141.split:45 %value_V_2 = sub i18 %zext_ln859_2, i18 %tmp

]]></Node>
<StgValue><ssdm name="value_V_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="44" op_0_bw="18">
<![CDATA[
for.body141.split:46 %sext_ln1317_2 = sext i18 %value_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1317_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body141.split:47 %r_V_19 = mul i44 %conv7_i184_2_cast, i44 %sext_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body141.split:9 %r_V_13 = mul i44 %conv7_i184_cast, i44 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body141.split:28 %r_V_16 = mul i44 %conv7_i184_1_cast, i44 %sext_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body141.split:47 %r_V_19 = mul i44 %conv7_i184_2_cast, i44 %sext_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="53" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body141.split:9 %r_V_13 = mul i44 %conv7_i184_cast, i44 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body141.split:28 %r_V_16 = mul i44 %conv7_i184_1_cast, i44 %sext_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body141.split:47 %r_V_19 = mul i44 %conv7_i184_2_cast, i44 %sext_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="56" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body141.split:9 %r_V_13 = mul i44 %conv7_i184_cast, i44 %sext_ln1317

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body141.split:10 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %r_V_13, i32 12, i32 43

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body141.split:11 %shl_ln5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_s, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="49" op_0_bw="48">
<![CDATA[
for.body141.split:12 %sext_ln1319 = sext i48 %shl_ln5

]]></Node>
<StgValue><ssdm name="sext_ln1319"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
for.body141.split:13 %shl_ln1319_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tmp_s, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1319_1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="49" op_0_bw="38">
<![CDATA[
for.body141.split:14 %sext_ln1319_1 = sext i38 %shl_ln1319_1

]]></Node>
<StgValue><ssdm name="sext_ln1319_1"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
for.body141.split:15 %r_V_14 = sub i49 %sext_ln1319, i49 %sext_ln1319_1

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="25" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body141.split:16 %finalmul_V = partselect i25 @_ssdm_op_PartSelect.i25.i49.i32.i32, i49 %r_V_14, i32 24, i32 48

]]></Node>
<StgValue><ssdm name="finalmul_V"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
for.body141.split:17 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %r_V_14, i32 48

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.body141.split:18 %dstval_V = select i1 %tmp_59, i25 0, i25 %finalmul_V

]]></Node>
<StgValue><ssdm name="dstval_V"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body141.split:19 %tmp_60 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %dstval_V, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="25">
<![CDATA[
for.body141.split:21 %trunc_ln260 = trunc i25 %dstval_V

]]></Node>
<StgValue><ssdm name="trunc_ln260"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body141.split:28 %r_V_16 = mul i44 %conv7_i184_1_cast, i44 %sext_ln1317_1

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body141.split:29 %tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %r_V_16, i32 12, i32 43

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body141.split:30 %shl_ln1319_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_14, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln1319_2"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="49" op_0_bw="48">
<![CDATA[
for.body141.split:31 %sext_ln1319_2 = sext i48 %shl_ln1319_2

]]></Node>
<StgValue><ssdm name="sext_ln1319_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
for.body141.split:32 %shl_ln1319_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tmp_14, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1319_3"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="49" op_0_bw="38">
<![CDATA[
for.body141.split:33 %sext_ln1319_3 = sext i38 %shl_ln1319_3

]]></Node>
<StgValue><ssdm name="sext_ln1319_3"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
for.body141.split:34 %r_V_17 = sub i49 %sext_ln1319_2, i49 %sext_ln1319_3

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="25" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body141.split:35 %finalmul_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i49.i32.i32, i49 %r_V_17, i32 24, i32 48

]]></Node>
<StgValue><ssdm name="finalmul_V_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
for.body141.split:36 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %r_V_17, i32 48

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.body141.split:37 %dstval_V_2 = select i1 %tmp_61, i25 0, i25 %finalmul_V_1

]]></Node>
<StgValue><ssdm name="dstval_V_2"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body141.split:38 %tmp_62 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %dstval_V_2, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="25">
<![CDATA[
for.body141.split:40 %trunc_ln260_5 = trunc i25 %dstval_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln260_5"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
for.body141.split:47 %r_V_19 = mul i44 %conv7_i184_2_cast, i44 %sext_ln1317_2

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body141.split:48 %tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %r_V_19, i32 12, i32 43

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body141.split:49 %shl_ln1319_4 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_16, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln1319_4"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="49" op_0_bw="48">
<![CDATA[
for.body141.split:50 %sext_ln1319_4 = sext i48 %shl_ln1319_4

]]></Node>
<StgValue><ssdm name="sext_ln1319_4"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
for.body141.split:51 %shl_ln1319_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tmp_16, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1319_5"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="49" op_0_bw="38">
<![CDATA[
for.body141.split:52 %sext_ln1319_5 = sext i38 %shl_ln1319_5

]]></Node>
<StgValue><ssdm name="sext_ln1319_5"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
for.body141.split:53 %r_V_20 = sub i49 %sext_ln1319_4, i49 %sext_ln1319_5

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="25" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body141.split:54 %finalmul_V_2 = partselect i25 @_ssdm_op_PartSelect.i25.i49.i32.i32, i49 %r_V_20, i32 24, i32 48

]]></Node>
<StgValue><ssdm name="finalmul_V_2"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="49" op_2_bw="32">
<![CDATA[
for.body141.split:55 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %r_V_20, i32 48

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.body141.split:56 %dstval_V_3 = select i1 %tmp_63, i25 0, i25 %finalmul_V_2

]]></Node>
<StgValue><ssdm name="dstval_V_3"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body141.split:57 %tmp_64 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %dstval_V_3, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="25">
<![CDATA[
for.body141.split:59 %trunc_ln260_6 = trunc i25 %dstval_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln260_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="92" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body141.split:20 %icmp_ln44 = icmp_sgt  i15 %tmp_60, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body141.split:22 %select_ln260 = select i1 %icmp_ln44, i10 1023, i10 %trunc_ln260

]]></Node>
<StgValue><ssdm name="select_ln260"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body141.split:39 %icmp_ln44_1 = icmp_sgt  i15 %tmp_62, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln44_1"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body141.split:41 %select_ln260_3 = select i1 %icmp_ln44_1, i10 1023, i10 %trunc_ln260_5

]]></Node>
<StgValue><ssdm name="select_ln260_3"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body141.split:58 %icmp_ln44_2 = icmp_sgt  i15 %tmp_64, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln44_2"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body141.split:60 %select_ln260_4 = select i1 %icmp_ln44_2, i10 1023, i10 %trunc_ln260_6

]]></Node>
<StgValue><ssdm name="select_ln260_4"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
for.inc193.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body141.split:0 %specpipeline_ln380 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln380"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body141.split:1 %speclooptripcount_ln379 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln379"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body141.split:2 %specloopname_ln362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln362"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
for.body141.split:61 %p_Result_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %select_ln260_4, i10 %select_ln260_3, i10 %select_ln260

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30">
<![CDATA[
for.body141.split:62 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %ltm_in_data242, i30 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
for.body141.split:64 %br_ln377 = br void %for.body141

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
