{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700159652615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700159652616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 19:34:12 2023 " "Processing started: Thu Nov 16 19:34:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700159652616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700159652616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ctrl -c ctrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off ctrl -c ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700159652616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700159653222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700159653223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-RTL " "Found design unit 1: ctrl-RTL" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700159666415 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700159666415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700159666415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ctrl " "Elaborating entity \"ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700159666488 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ctrl.vhd(127) " "VHDL Process Statement warning at ctrl.vhd(127): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700159666507 "|ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ctrl.vhd(128) " "VHDL Process Statement warning at ctrl.vhd(128): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700159666507 "|ctrl"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[21\] counter\[21\]~_emulated counter\[21\]~1 " "Register \"counter\[21\]\" is converted into an equivalent circuit using register \"counter\[21\]~_emulated\" and latch \"counter\[21\]~1\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[20\] counter\[20\]~_emulated counter\[20\]~6 " "Register \"counter\[20\]\" is converted into an equivalent circuit using register \"counter\[20\]~_emulated\" and latch \"counter\[20\]~6\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[19\] counter\[19\]~_emulated counter\[19\]~11 " "Register \"counter\[19\]\" is converted into an equivalent circuit using register \"counter\[19\]~_emulated\" and latch \"counter\[19\]~11\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[18\] counter\[18\]~_emulated counter\[18\]~16 " "Register \"counter\[18\]\" is converted into an equivalent circuit using register \"counter\[18\]~_emulated\" and latch \"counter\[18\]~16\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[17\] counter\[17\]~_emulated counter\[17\]~21 " "Register \"counter\[17\]\" is converted into an equivalent circuit using register \"counter\[17\]~_emulated\" and latch \"counter\[17\]~21\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[16\] counter\[16\]~_emulated counter\[16\]~26 " "Register \"counter\[16\]\" is converted into an equivalent circuit using register \"counter\[16\]~_emulated\" and latch \"counter\[16\]~26\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[15\] counter\[15\]~_emulated counter\[15\]~31 " "Register \"counter\[15\]\" is converted into an equivalent circuit using register \"counter\[15\]~_emulated\" and latch \"counter\[15\]~31\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[14\] counter\[14\]~_emulated counter\[14\]~36 " "Register \"counter\[14\]\" is converted into an equivalent circuit using register \"counter\[14\]~_emulated\" and latch \"counter\[14\]~36\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[13\] counter\[13\]~_emulated counter\[13\]~41 " "Register \"counter\[13\]\" is converted into an equivalent circuit using register \"counter\[13\]~_emulated\" and latch \"counter\[13\]~41\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[12\] counter\[12\]~_emulated counter\[12\]~46 " "Register \"counter\[12\]\" is converted into an equivalent circuit using register \"counter\[12\]~_emulated\" and latch \"counter\[12\]~46\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[11\] counter\[11\]~_emulated counter\[11\]~51 " "Register \"counter\[11\]\" is converted into an equivalent circuit using register \"counter\[11\]~_emulated\" and latch \"counter\[11\]~51\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[10\] counter\[10\]~_emulated counter\[10\]~56 " "Register \"counter\[10\]\" is converted into an equivalent circuit using register \"counter\[10\]~_emulated\" and latch \"counter\[10\]~56\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[9\] counter\[9\]~_emulated counter\[9\]~61 " "Register \"counter\[9\]\" is converted into an equivalent circuit using register \"counter\[9\]~_emulated\" and latch \"counter\[9\]~61\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[8\] counter\[8\]~_emulated counter\[8\]~66 " "Register \"counter\[8\]\" is converted into an equivalent circuit using register \"counter\[8\]~_emulated\" and latch \"counter\[8\]~66\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[7\] counter\[7\]~_emulated counter\[7\]~71 " "Register \"counter\[7\]\" is converted into an equivalent circuit using register \"counter\[7\]~_emulated\" and latch \"counter\[7\]~71\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[6\] counter\[6\]~_emulated counter\[6\]~76 " "Register \"counter\[6\]\" is converted into an equivalent circuit using register \"counter\[6\]~_emulated\" and latch \"counter\[6\]~76\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[5\] counter\[5\]~_emulated counter\[5\]~81 " "Register \"counter\[5\]\" is converted into an equivalent circuit using register \"counter\[5\]~_emulated\" and latch \"counter\[5\]~81\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[4\] counter\[4\]~_emulated counter\[4\]~86 " "Register \"counter\[4\]\" is converted into an equivalent circuit using register \"counter\[4\]~_emulated\" and latch \"counter\[4\]~86\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[3\] counter\[3\]~_emulated counter\[3\]~91 " "Register \"counter\[3\]\" is converted into an equivalent circuit using register \"counter\[3\]~_emulated\" and latch \"counter\[3\]~91\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[2\] counter\[2\]~_emulated counter\[2\]~96 " "Register \"counter\[2\]\" is converted into an equivalent circuit using register \"counter\[2\]~_emulated\" and latch \"counter\[2\]~96\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[0\] counter\[0\]~_emulated counter\[0\]~101 " "Register \"counter\[0\]\" is converted into an equivalent circuit using register \"counter\[0\]~_emulated\" and latch \"counter\[0\]~101\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[1\] counter\[1\]~_emulated counter\[1\]~106 " "Register \"counter\[1\]\" is converted into an equivalent circuit using register \"counter\[1\]~_emulated\" and latch \"counter\[1\]~106\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700159667277 "|ctrl|counter[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1700159667277 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADR\[2\] GND " "Pin \"ADR\[2\]\" is stuck at GND" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700159667304 "|ctrl|ADR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADR\[3\] GND " "Pin \"ADR\[3\]\" is stuck at GND" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700159667304 "|ctrl|ADR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADR\[4\] GND " "Pin \"ADR\[4\]\" is stuck at GND" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700159667304 "|ctrl|ADR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700159667304 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700159667397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700159668097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700159668097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700159668402 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700159668402 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1700159668402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700159668402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700159668402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700159668422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 19:34:28 2023 " "Processing ended: Thu Nov 16 19:34:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700159668422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700159668422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700159668422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700159668422 ""}
