E:/VIVADO/Embedded_Systems/Vivado/Udemy_course/full_adder_structural_tb.v {1 {vlog -work work -stats=none E:/VIVADO/Embedded_Systems/Vivado/Udemy_course/full_adder_structural_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder_structural_tb

Top level modules:
	full_adder_structural_tb

} {} {}} E:/VIVADO/Embedded_Systems/Vivado/Udemy_course/half_adder_structural_tb.v {1 {vlog -work work -stats=none E:/VIVADO/Embedded_Systems/Vivado/Udemy_course/half_adder_structural_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module half_adder_structural_tb

Top level modules:
	half_adder_structural_tb

} {} {}} E:/VIVADO/Embedded_Systems/Vivado/Udemy_course/hello.v {1 {vlog -work work -stats=none E:/VIVADO/Embedded_Systems/Vivado/Udemy_course/hello.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hello

Top level modules:
	hello

} {} {}} E:/VIVADO/Embedded_Systems/Vivado/Udemy_course/full_adder_structural.v {1 {vlog -work work -stats=none E:/VIVADO/Embedded_Systems/Vivado/Udemy_course/full_adder_structural.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder_structural

Top level modules:
	full_adder_structural

} {} {}} E:/VIVADO/Embedded_Systems/Vivado/Udemy_course/half_adder_structural.v {1 {vlog -work work -stats=none E:/VIVADO/Embedded_Systems/Vivado/Udemy_course/half_adder_structural.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module half_adder_structural

Top level modules:
	half_adder_structural

} {} {}} E:/VIVADO/Embedded_Systems/Vivado/Udemy_course/wavform.v {1 {vlog -work work -stats=none E:/VIVADO/Embedded_Systems/Vivado/Udemy_course/wavform.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module waveform

Top level modules:
	waveform

} {} {}}
