#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5a46f32c2c50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a46f32cef00 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x5a46f33015e0 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x5a46f3301620 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x5a46f3301660 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x5a46f33016a0 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x5a46f33016e0 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x5a46f3301720 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x5a46f3301760 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x5a46f33017a0 .param/l "R0" 0 3 89, C4<0000>;
P_0x5a46f33017e0 .param/l "R1" 0 3 90, C4<0001>;
P_0x5a46f3301820 .param/l "R10" 0 3 99, C4<1010>;
P_0x5a46f3301860 .param/l "R11" 0 3 100, C4<1011>;
P_0x5a46f33018a0 .param/l "R12" 0 3 101, C4<1100>;
P_0x5a46f33018e0 .param/l "R13" 0 3 102, C4<1101>;
P_0x5a46f3301920 .param/l "R14" 0 3 103, C4<1110>;
P_0x5a46f3301960 .param/l "R15" 0 3 104, C4<1111>;
P_0x5a46f33019a0 .param/l "R2" 0 3 91, C4<0010>;
P_0x5a46f33019e0 .param/l "R3" 0 3 92, C4<0011>;
P_0x5a46f3301a20 .param/l "R4" 0 3 93, C4<0100>;
P_0x5a46f3301a60 .param/l "R5" 0 3 94, C4<0101>;
P_0x5a46f3301aa0 .param/l "R6" 0 3 95, C4<0110>;
P_0x5a46f3301ae0 .param/l "R7" 0 3 96, C4<0111>;
P_0x5a46f3301b20 .param/l "R8" 0 3 97, C4<1000>;
P_0x5a46f3301b60 .param/l "R9" 0 3 98, C4<1001>;
enum0x5a46f31eeb80 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x5a46f31ef4e0 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x5a46f3225130 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x5a46f329bac0 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x5a46f329d670 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x5a46f329f220 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x5a46f329fab0 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x5a46f32a04f0 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001
 ;
S_0x5a46f32d28a0 .scope module, "branch_exec_test_tb" "branch_exec_test_tb" 4 6;
 .timescale -9 -12;
v0x5a46f3321d50_0 .var "clk", 0 0;
v0x5a46f3321e10_0 .var "condition_met", 0 0;
v0x5a46f3321eb0_0 .var "current_pc", 31 0;
v0x5a46f3321f70_0 .net "decode_alu_op", 3 0, L_0x5a46f3324f20;  1 drivers
v0x5a46f3322030_0 .net "decode_branch_link", 0 0, L_0x5a46f3327180;  1 drivers
v0x5a46f33220d0_0 .net "decode_branch_offset", 23 0, L_0x5a46f3327070;  1 drivers
v0x5a46f3322170_0 .net "decode_condition", 3 0, L_0x5a46f3324610;  1 drivers
v0x5a46f3322210_0 .net "decode_imm_en", 0 0, L_0x5a46f3325c30;  1 drivers
v0x5a46f33222b0_0 .net "decode_immediate", 11 0, L_0x5a46f32b4780;  1 drivers
v0x5a46f3322380_0 .net "decode_instr_type", 3 0, v0x5a46f331ef10_0;  1 drivers
v0x5a46f3322450_0 .net "decode_is_branch", 0 0, L_0x5a46f3326e20;  1 drivers
v0x5a46f3322520_0 .net "decode_is_memory", 0 0, L_0x5a46f33274c0;  1 drivers
v0x5a46f33225f0_0 .net "decode_mem_byte", 0 0, L_0x5a46f3327d40;  1 drivers
v0x5a46f33226c0_0 .net "decode_mem_load", 0 0, L_0x5a46f3327b70;  1 drivers
v0x5a46f3322790_0 .net "decode_mem_pre", 0 0, L_0x5a46f3327e50;  1 drivers
v0x5a46f3322860_0 .net "decode_mem_up", 0 0, L_0x5a46f3328030;  1 drivers
v0x5a46f3322930_0 .net "decode_mem_writeback", 0 0, L_0x5a46f3328140;  1 drivers
v0x5a46f3322a00_0 .net "decode_pc", 31 0, L_0x5a46f33290e0;  1 drivers
v0x5a46f3322ad0_0 .net "decode_rd", 3 0, L_0x5a46f32ee070;  1 drivers
v0x5a46f3322ba0_0 .net "decode_rm", 3 0, L_0x5a46f32fe700;  1 drivers
v0x5a46f3322c70_0 .net "decode_rn", 3 0, L_0x5a46f32ee420;  1 drivers
v0x5a46f3322d40_0 .net "decode_set_flags", 0 0, L_0x5a46f3325e90;  1 drivers
v0x5a46f3322e10_0 .net "decode_valid", 0 0, L_0x5a46f33292a0;  1 drivers
v0x5a46f3322ee0_0 .var "expected_lr", 31 0;
v0x5a46f3322f80_0 .var "expected_pc", 31 0;
v0x5a46f3323020_0 .var "flag_c", 0 0;
v0x5a46f33230c0_0 .var "flag_n", 0 0;
v0x5a46f3323160_0 .var "flag_v", 0 0;
v0x5a46f3323200_0 .var "flag_z", 0 0;
v0x5a46f33232a0_0 .var "flush", 0 0;
v0x5a46f3323370_0 .var "instr_valid", 0 0;
v0x5a46f3323440_0 .var "instruction", 31 0;
v0x5a46f3323510_0 .var "link_register", 31 0;
v0x5a46f33235b0_0 .var "next_pc", 31 0;
v0x5a46f3323650_0 .var "pc_in", 31 0;
v0x5a46f3323720_0 .var "rst_n", 0 0;
v0x5a46f33237f0_0 .var "stall", 0 0;
v0x5a46f33238c0_0 .var "test_passed", 0 0;
v0x5a46f3323960_0 .var/2s "tests_passed", 31 0;
v0x5a46f3323a00_0 .var/2s "tests_run", 31 0;
v0x5a46f3323ac0_0 .var "thumb_mode", 0 0;
E_0x5a46f3237aa0/0 .event edge, v0x5a46f331f190_0, v0x5a46f331e640_0, v0x5a46f3321e10_0, v0x5a46f331dc00_0;
E_0x5a46f3237aa0/1 .event edge, v0x5a46f331dc00_0, v0x5a46f331fad0_0, v0x5a46f331db40_0, v0x5a46f3321eb0_0;
E_0x5a46f3237aa0 .event/or E_0x5a46f3237aa0/0, E_0x5a46f3237aa0/1;
E_0x5a46f323c510/0 .event edge, v0x5a46f331df60_0, v0x5a46f3323200_0, v0x5a46f3323020_0, v0x5a46f33230c0_0;
E_0x5a46f323c510/1 .event edge, v0x5a46f3323160_0;
E_0x5a46f323c510 .event/or E_0x5a46f323c510/0, E_0x5a46f323c510/1;
S_0x5a46f32d2cd0 .scope begin, "$unm_blk_97" "$unm_blk_97" 4 137, 4 137 0, S_0x5a46f32d28a0;
 .timescale -9 -12;
v0x5a46f32ee210_0 .var "signed_offset", 31 0;
S_0x5a46f32c1880 .scope task, "test_branch_instruction" "test_branch_instruction" 4 160, 4 160 0, S_0x5a46f32d28a0;
 .timescale -9 -12;
v0x5a46f32ee5c0_0 .var "c_flag", 0 0;
v0x5a46f32fe8e0_0 .var "expected_link", 31 0;
v0x5a46f32b98f0_0 .var "expected_target", 31 0;
v0x5a46f32b9a40_0 .var "instr", 31 0;
v0x5a46f32b4310_0 .var "n_flag", 0 0;
v0x5a46f331a570_0 .var/str "name";
v0x5a46f331a630_0 .var "start_pc", 31 0;
v0x5a46f331a710_0 .var "v_flag", 0 0;
v0x5a46f331a7d0_0 .var "z_flag", 0 0;
E_0x5a46f323ce50 .event posedge, v0x5a46f331ddc0_0;
TD_branch_exec_test_tb.test_branch_instruction ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a46f3323a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a46f3323a00_0, 0, 32;
    %vpi_call/w 4 167 "$display", "Testing: %s", v0x5a46f331a570_0 {0 0 0};
    %vpi_call/w 4 168 "$display", "  Instruction: 0x%08x", v0x5a46f32b9a40_0 {0 0 0};
    %vpi_call/w 4 169 "$display", "  Start PC: 0x%08x, Flags: N=%b Z=%b C=%b V=%b", v0x5a46f331a630_0, v0x5a46f32b4310_0, v0x5a46f331a7d0_0, v0x5a46f32ee5c0_0, v0x5a46f331a710_0 {0 0 0};
    %load/vec4 v0x5a46f331a630_0;
    %store/vec4 v0x5a46f3321eb0_0, 0, 32;
    %load/vec4 v0x5a46f331a630_0;
    %store/vec4 v0x5a46f3323650_0, 0, 32;
    %load/vec4 v0x5a46f32b9a40_0;
    %store/vec4 v0x5a46f3323440_0, 0, 32;
    %load/vec4 v0x5a46f32b98f0_0;
    %store/vec4 v0x5a46f3322f80_0, 0, 32;
    %load/vec4 v0x5a46f32fe8e0_0;
    %store/vec4 v0x5a46f3322ee0_0, 0, 32;
    %load/vec4 v0x5a46f32b4310_0;
    %store/vec4 v0x5a46f33230c0_0, 0, 1;
    %load/vec4 v0x5a46f331a7d0_0;
    %store/vec4 v0x5a46f3323200_0, 0, 1;
    %load/vec4 v0x5a46f32ee5c0_0;
    %store/vec4 v0x5a46f3323020_0, 0, 1;
    %load/vec4 v0x5a46f331a710_0;
    %store/vec4 v0x5a46f3323160_0, 0, 1;
    %wait E_0x5a46f323ce50;
    %wait E_0x5a46f323ce50;
    %vpi_call/w 4 188 "$display", "  Decode: type=%d, is_branch=%b, branch_link=%b, condition=%d", v0x5a46f3322380_0, v0x5a46f3322450_0, v0x5a46f3322030_0, v0x5a46f3322170_0 {0 0 0};
    %vpi_call/w 4 190 "$display", "  Branch offset: 0x%06x, Condition met: %b", v0x5a46f33220d0_0, v0x5a46f3321e10_0 {0 0 0};
    %vpi_call/w 4 192 "$display", "  Next PC: 0x%08x, Expected: 0x%08x", v0x5a46f33235b0_0, v0x5a46f3322f80_0 {0 0 0};
    %load/vec4 v0x5a46f3322030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call/w 4 195 "$display", "  Link Register: 0x%08x, Expected: 0x%08x", v0x5a46f3323510_0, v0x5a46f3322ee0_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x5a46f33235b0_0;
    %load/vec4 v0x5a46f3322f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5a46f33238c0_0, 0, 1;
    %load/vec4 v0x5a46f3322030_0;
    %load/vec4 v0x5a46f3322ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5a46f33238c0_0;
    %load/vec4 v0x5a46f3323510_0;
    %load/vec4 v0x5a46f3322ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5a46f33238c0_0, 0, 1;
T_0.2 ;
    %load/vec4 v0x5a46f33238c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a46f3323960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a46f3323960_0, 0, 32;
    %vpi_call/w 4 206 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call/w 4 208 "$display", "  \342\235\214 FAIL" {0 0 0};
    %load/vec4 v0x5a46f33235b0_0;
    %load/vec4 v0x5a46f3322f80_0;
    %cmp/ne;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 4 210 "$display", "    PC mismatch: got 0x%08x, expected 0x%08x", v0x5a46f33235b0_0, v0x5a46f3322f80_0 {0 0 0};
T_0.6 ;
    %load/vec4 v0x5a46f3322030_0;
    %load/vec4 v0x5a46f3323510_0;
    %load/vec4 v0x5a46f3322ee0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call/w 4 213 "$display", "    LR mismatch: got 0x%08x, expected 0x%08x", v0x5a46f3323510_0, v0x5a46f3322ee0_0 {0 0 0};
T_0.8 ;
T_0.5 ;
    %vpi_call/w 4 216 "$display", "\000" {0 0 0};
    %end;
S_0x5a46f32c2200 .scope task, "test_bx_instruction" "test_bx_instruction" 4 220, 4 220 0, S_0x5a46f32d28a0;
 .timescale -9 -12;
v0x5a46f331a890_0 .var "expected_target", 31 0;
v0x5a46f331a970_0 .var "expected_thumb", 0 0;
v0x5a46f331aa30_0 .var "instr", 31 0;
v0x5a46f331aaf0_0 .var/str "name";
v0x5a46f331abb0_0 .var "start_pc", 31 0;
v0x5a46f331ace0_0 .var "target_reg_value", 31 0;
TD_branch_exec_test_tb.test_bx_instruction ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a46f3323a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a46f3323a00_0, 0, 32;
    %vpi_call/w 4 225 "$display", "Testing: %s", v0x5a46f331aaf0_0 {0 0 0};
    %vpi_call/w 4 226 "$display", "  Instruction: 0x%08x", v0x5a46f331aa30_0 {0 0 0};
    %vpi_call/w 4 227 "$display", "  Start PC: 0x%08x, Target reg: 0x%08x", v0x5a46f331abb0_0, v0x5a46f331ace0_0 {0 0 0};
    %load/vec4 v0x5a46f331abb0_0;
    %store/vec4 v0x5a46f3321eb0_0, 0, 32;
    %load/vec4 v0x5a46f331abb0_0;
    %store/vec4 v0x5a46f3323650_0, 0, 32;
    %load/vec4 v0x5a46f331aa30_0;
    %store/vec4 v0x5a46f3323440_0, 0, 32;
    %load/vec4 v0x5a46f331a890_0;
    %store/vec4 v0x5a46f3322f80_0, 0, 32;
    %wait E_0x5a46f323ce50;
    %wait E_0x5a46f323ce50;
    %vpi_call/w 4 241 "$display", "  Decode: type=%d, is_branch=%b, rm=%d", v0x5a46f3322380_0, v0x5a46f3322450_0, v0x5a46f3322ba0_0 {0 0 0};
    %vpi_call/w 4 243 "$display", "  Expected target: 0x%08x, Expected Thumb: %b", v0x5a46f331a890_0, v0x5a46f331a970_0 {0 0 0};
    %load/vec4 v0x5a46f3322380_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5a46f33238c0_0, 0, 1;
    %load/vec4 v0x5a46f33238c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a46f3323960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a46f3323960_0, 0, 32;
    %vpi_call/w 4 250 "$display", "  \342\234\205 PASS (Decode correct)" {0 0 0};
    %jmp T_1.11;
T_1.10 ;
    %vpi_call/w 4 252 "$display", "  \342\235\214 FAIL - Decode error" {0 0 0};
T_1.11 ;
    %vpi_call/w 4 254 "$display", "\000" {0 0 0};
    %end;
S_0x5a46f32c2540 .scope module, "u_decode" "arm7tdmi_decode" 4 56, 5 3 0, S_0x5a46f32d28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 1 "instr_valid";
    .port_info 5 /INPUT 1 "thumb_mode";
    .port_info 6 /OUTPUT 4 "condition";
    .port_info 7 /OUTPUT 4 "instr_type";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 4 "rd";
    .port_info 10 /OUTPUT 4 "rn";
    .port_info 11 /OUTPUT 4 "rm";
    .port_info 12 /OUTPUT 12 "immediate";
    .port_info 13 /OUTPUT 1 "imm_en";
    .port_info 14 /OUTPUT 1 "set_flags";
    .port_info 15 /OUTPUT 2 "shift_type";
    .port_info 16 /OUTPUT 5 "shift_amount";
    .port_info 17 /OUTPUT 1 "shift_reg";
    .port_info 18 /OUTPUT 4 "shift_rs";
    .port_info 19 /OUTPUT 1 "is_branch";
    .port_info 20 /OUTPUT 24 "branch_offset";
    .port_info 21 /OUTPUT 1 "branch_link";
    .port_info 22 /OUTPUT 1 "is_memory";
    .port_info 23 /OUTPUT 1 "mem_load";
    .port_info 24 /OUTPUT 1 "mem_byte";
    .port_info 25 /OUTPUT 1 "mem_pre";
    .port_info 26 /OUTPUT 1 "mem_up";
    .port_info 27 /OUTPUT 1 "mem_writeback";
    .port_info 28 /OUTPUT 1 "psr_to_reg";
    .port_info 29 /OUTPUT 1 "psr_spsr";
    .port_info 30 /OUTPUT 1 "psr_immediate";
    .port_info 31 /OUTPUT 3 "cp_op";
    .port_info 32 /OUTPUT 4 "cp_num";
    .port_info 33 /OUTPUT 4 "cp_rd";
    .port_info 34 /OUTPUT 4 "cp_rn";
    .port_info 35 /OUTPUT 3 "cp_opcode1";
    .port_info 36 /OUTPUT 3 "cp_opcode2";
    .port_info 37 /OUTPUT 1 "cp_load";
    .port_info 38 /OUTPUT 5 "thumb_instr_type";
    .port_info 39 /OUTPUT 3 "thumb_rd";
    .port_info 40 /OUTPUT 3 "thumb_rs";
    .port_info 41 /OUTPUT 3 "thumb_rn";
    .port_info 42 /OUTPUT 8 "thumb_imm8";
    .port_info 43 /OUTPUT 5 "thumb_imm5";
    .port_info 44 /OUTPUT 11 "thumb_offset11";
    .port_info 45 /OUTPUT 8 "thumb_offset8";
    .port_info 46 /OUTPUT 32 "pc_out";
    .port_info 47 /OUTPUT 1 "decode_valid";
    .port_info 48 /INPUT 1 "stall";
    .port_info 49 /INPUT 1 "flush";
L_0x5a46f3324610 .functor BUFZ 4, L_0x5a46f3323b90, C4<0000>, C4<0000>, C4<0000>;
L_0x5a46f32ee070 .functor BUFZ 4, L_0x5a46f33240b0, C4<0000>, C4<0000>, C4<0000>;
L_0x5a46f32ee420 .functor BUFZ 4, L_0x5a46f3323fa0, C4<0000>, C4<0000>, C4<0000>;
L_0x5a46f32fe700 .functor BUFZ 4, L_0x5a46f3324150, C4<0000>, C4<0000>, C4<0000>;
L_0x5a46f32b4780 .functor BUFZ 12, L_0x5a46f3324270, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x5a46f32b47f0 .functor AND 1, L_0x5a46f3323d00, L_0x5a46f3325290, C4<1>, C4<1>;
L_0x5a46f32b31e0 .functor AND 1, L_0x5a46f3324e80, L_0x5a46f3325560, C4<1>, C4<1>;
L_0x5a46f33257b0 .functor OR 1, L_0x5a46f32b47f0, L_0x5a46f32b31e0, C4<0>, C4<0>;
L_0x5a46f3325b20 .functor AND 1, L_0x5a46f3325910, L_0x5a46f33259b0, C4<1>, C4<1>;
L_0x5a46f3325c30 .functor OR 1, L_0x5a46f33257b0, L_0x5a46f3325b20, C4<0>, C4<0>;
L_0x5a46f3325e90 .functor AND 1, L_0x5a46f3323ed0, L_0x5a46f3325df0, C4<1>, C4<1>;
L_0x5a46f3325ff0 .functor BUFZ 2, L_0x5a46f3324340, C4<00>, C4<00>, C4<00>;
L_0x5a46f33263e0 .functor AND 1, L_0x5a46f3326120, L_0x5a46f33262f0, C4<1>, C4<1>;
L_0x5a46f3326680 .functor AND 1, L_0x5a46f33263e0, L_0x5a46f33264f0, C4<1>, C4<1>;
L_0x7826c4ad0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5a46f33260b0 .functor XNOR 1, L_0x5a46f3326810, L_0x7826c4ad0180, C4<0>, C4<0>;
L_0x5a46f3326950 .functor AND 1, L_0x5a46f3326680, L_0x5a46f33260b0, C4<1>, C4<1>;
L_0x5a46f3327070 .functor BUFZ 24, L_0x5a46f3324680, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5a46f3327180 .functor AND 1, L_0x5a46f3324540, L_0x5a46f3326e20, C4<1>, C4<1>;
L_0x5a46f33275e0 .functor OR 1, L_0x5a46f3327330, L_0x5a46f33273d0, C4<0>, C4<0>;
L_0x5a46f33277e0 .functor OR 1, L_0x5a46f33275e0, L_0x5a46f33276f0, C4<0>, C4<0>;
L_0x5a46f33274c0 .functor OR 1, L_0x5a46f33277e0, L_0x5a46f3327290, C4<0>, C4<0>;
L_0x5a46f3327b70 .functor BUFZ 1, L_0x5a46f3324db0, C4<0>, C4<0>, C4<0>;
L_0x5a46f3327d40 .functor BUFZ 1, L_0x5a46f3324b80, C4<0>, C4<0>, C4<0>;
L_0x5a46f3327e50 .functor BUFZ 1, L_0x5a46f3324750, C4<0>, C4<0>, C4<0>;
L_0x5a46f3328030 .functor BUFZ 1, L_0x5a46f33248a0, C4<0>, C4<0>, C4<0>;
L_0x5a46f3328140 .functor BUFZ 1, L_0x5a46f3324ce0, C4<0>, C4<0>, C4<0>;
L_0x5a46f33286f0 .functor AND 1, L_0x5a46f3328330, L_0x5a46f3328600, C4<1>, C4<1>;
L_0x5a46f3328ae0 .functor AND 1, L_0x5a46f3328800, L_0x5a46f3328a40, C4<1>, C4<1>;
L_0x5a46f3328fd0 .functor AND 1, L_0x5a46f3328ce0, L_0x5a46f3328f30, C4<1>, C4<1>;
L_0x5a46f33290e0 .functor BUFZ 32, v0x5a46f331fc90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a46f33292a0 .functor BUFZ 1, v0x5a46f3321590_0, C4<0>, C4<0>, C4<0>;
L_0x7826c4ad01c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a46f331b510_0 .net/2u *"_ivl_104", 4 0, L_0x7826c4ad01c8;  1 drivers
L_0x7826c4ad0210 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5a46f331b5f0_0 .net/2u *"_ivl_108", 3 0, L_0x7826c4ad0210;  1 drivers
L_0x7826c4ad0258 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5a46f331b6d0_0 .net/2u *"_ivl_116", 3 0, L_0x7826c4ad0258;  1 drivers
v0x5a46f331b790_0 .net *"_ivl_118", 0 0, L_0x5a46f3327330;  1 drivers
L_0x7826c4ad02a0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5a46f331b850_0 .net/2u *"_ivl_120", 3 0, L_0x7826c4ad02a0;  1 drivers
v0x5a46f331b980_0 .net *"_ivl_122", 0 0, L_0x5a46f33273d0;  1 drivers
v0x5a46f331ba40_0 .net *"_ivl_125", 0 0, L_0x5a46f33275e0;  1 drivers
L_0x7826c4ad02e8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5a46f331bb00_0 .net/2u *"_ivl_126", 3 0, L_0x7826c4ad02e8;  1 drivers
v0x5a46f331bbe0_0 .net *"_ivl_128", 0 0, L_0x5a46f33276f0;  1 drivers
v0x5a46f331bca0_0 .net *"_ivl_131", 0 0, L_0x5a46f33277e0;  1 drivers
L_0x7826c4ad0330 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5a46f331bd60_0 .net/2u *"_ivl_132", 3 0, L_0x7826c4ad0330;  1 drivers
v0x5a46f331be40_0 .net *"_ivl_134", 0 0, L_0x5a46f3327290;  1 drivers
L_0x7826c4ad0378 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5a46f331bf00_0 .net/2u *"_ivl_148", 3 0, L_0x7826c4ad0378;  1 drivers
v0x5a46f331bfe0_0 .net *"_ivl_150", 0 0, L_0x5a46f3328330;  1 drivers
v0x5a46f331c0a0_0 .net *"_ivl_153", 0 0, L_0x5a46f3328420;  1 drivers
v0x5a46f331c180_0 .net *"_ivl_155", 0 0, L_0x5a46f3328600;  1 drivers
L_0x7826c4ad03c0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5a46f331c240_0 .net/2u *"_ivl_158", 3 0, L_0x7826c4ad03c0;  1 drivers
v0x5a46f331c320_0 .net *"_ivl_160", 0 0, L_0x5a46f3328800;  1 drivers
v0x5a46f331c3e0_0 .net *"_ivl_163", 0 0, L_0x5a46f3328a40;  1 drivers
L_0x7826c4ad0408 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5a46f331c4c0_0 .net/2u *"_ivl_166", 3 0, L_0x7826c4ad0408;  1 drivers
v0x5a46f331c5a0_0 .net *"_ivl_168", 0 0, L_0x5a46f3328ce0;  1 drivers
v0x5a46f331c660_0 .net *"_ivl_171", 0 0, L_0x5a46f3328f30;  1 drivers
L_0x7826c4ad0018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a46f331c740_0 .net/2u *"_ivl_48", 3 0, L_0x7826c4ad0018;  1 drivers
v0x5a46f331c820_0 .net *"_ivl_50", 0 0, L_0x5a46f3325290;  1 drivers
v0x5a46f331c8e0_0 .net *"_ivl_53", 0 0, L_0x5a46f32b47f0;  1 drivers
v0x5a46f331c9a0_0 .net *"_ivl_55", 0 0, L_0x5a46f3324e80;  1 drivers
L_0x7826c4ad0060 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5a46f331ca60_0 .net/2u *"_ivl_56", 3 0, L_0x7826c4ad0060;  1 drivers
v0x5a46f331cb40_0 .net *"_ivl_58", 0 0, L_0x5a46f3325560;  1 drivers
v0x5a46f331cc00_0 .net *"_ivl_61", 0 0, L_0x5a46f32b31e0;  1 drivers
v0x5a46f331ccc0_0 .net *"_ivl_63", 0 0, L_0x5a46f33257b0;  1 drivers
v0x5a46f331cd80_0 .net *"_ivl_65", 0 0, L_0x5a46f3325910;  1 drivers
L_0x7826c4ad00a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5a46f331ce60_0 .net/2u *"_ivl_66", 3 0, L_0x7826c4ad00a8;  1 drivers
v0x5a46f331cf40_0 .net *"_ivl_68", 0 0, L_0x5a46f33259b0;  1 drivers
v0x5a46f331d000_0 .net *"_ivl_71", 0 0, L_0x5a46f3325b20;  1 drivers
L_0x7826c4ad00f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a46f331d0c0_0 .net/2u *"_ivl_74", 3 0, L_0x7826c4ad00f0;  1 drivers
v0x5a46f331d1a0_0 .net *"_ivl_76", 0 0, L_0x5a46f3325df0;  1 drivers
v0x5a46f331d260_0 .net *"_ivl_83", 0 0, L_0x5a46f3326120;  1 drivers
L_0x7826c4ad0138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a46f331d320_0 .net/2u *"_ivl_84", 3 0, L_0x7826c4ad0138;  1 drivers
v0x5a46f331d400_0 .net *"_ivl_86", 0 0, L_0x5a46f33262f0;  1 drivers
v0x5a46f331d4c0_0 .net *"_ivl_89", 0 0, L_0x5a46f33263e0;  1 drivers
v0x5a46f331d580_0 .net *"_ivl_91", 0 0, L_0x5a46f33264f0;  1 drivers
v0x5a46f331d660_0 .net *"_ivl_93", 0 0, L_0x5a46f3326680;  1 drivers
v0x5a46f331d720_0 .net *"_ivl_95", 0 0, L_0x5a46f3326810;  1 drivers
v0x5a46f331d800_0 .net/2u *"_ivl_96", 0 0, L_0x7826c4ad0180;  1 drivers
v0x5a46f331d8e0_0 .net *"_ivl_98", 0 0, L_0x5a46f33260b0;  1 drivers
v0x5a46f331d9a0_0 .net "alu_op", 3 0, L_0x5a46f3324f20;  alias, 1 drivers
v0x5a46f331da80_0 .net "b_bit", 0 0, L_0x5a46f3324b80;  1 drivers
v0x5a46f331db40_0 .net "branch_link", 0 0, L_0x5a46f3327180;  alias, 1 drivers
v0x5a46f331dc00_0 .net "branch_offset", 23 0, L_0x5a46f3327070;  alias, 1 drivers
v0x5a46f331dce0_0 .net "branch_offset_field", 23 0, L_0x5a46f3324680;  1 drivers
v0x5a46f331ddc0_0 .net "clk", 0 0, v0x5a46f3321d50_0;  1 drivers
v0x5a46f331de80_0 .net "cond_field", 3 0, L_0x5a46f3323b90;  1 drivers
v0x5a46f331df60_0 .net "condition", 3 0, L_0x5a46f3324610;  alias, 1 drivers
v0x5a46f331e040_0 .var "cp_load", 0 0;
v0x5a46f331e100_0 .var "cp_num", 3 0;
v0x5a46f331e1e0_0 .var "cp_op", 2 0;
v0x5a46f331e2c0_0 .var "cp_opcode1", 2 0;
v0x5a46f331e3a0_0 .var "cp_opcode2", 2 0;
v0x5a46f331e480_0 .var "cp_rd", 3 0;
v0x5a46f331e560_0 .var "cp_rn", 3 0;
v0x5a46f331e640_0 .net "decode_valid", 0 0, L_0x5a46f33292a0;  alias, 1 drivers
v0x5a46f331e700_0 .net "flush", 0 0, v0x5a46f33232a0_0;  1 drivers
v0x5a46f331e7c0_0 .net "i_bit", 0 0, L_0x5a46f3323d00;  1 drivers
v0x5a46f331e880_0 .net "imm_en", 0 0, L_0x5a46f3325c30;  alias, 1 drivers
v0x5a46f331e940_0 .net "imm_field", 11 0, L_0x5a46f3324270;  1 drivers
v0x5a46f331ee30_0 .net "immediate", 11 0, L_0x5a46f32b4780;  alias, 1 drivers
v0x5a46f331ef10_0 .var "instr_type", 3 0;
v0x5a46f331eff0_0 .net "instr_valid", 0 0, v0x5a46f3323370_0;  1 drivers
v0x5a46f331f0b0_0 .net "instruction", 31 0, v0x5a46f3323440_0;  1 drivers
v0x5a46f331f190_0 .net "is_branch", 0 0, L_0x5a46f3326e20;  alias, 1 drivers
v0x5a46f331f250_0 .net "is_memory", 0 0, L_0x5a46f33274c0;  alias, 1 drivers
v0x5a46f331f310_0 .net "l_bit", 0 0, L_0x5a46f3324540;  1 drivers
v0x5a46f331f3d0_0 .net "l_bit_mem", 0 0, L_0x5a46f3324db0;  1 drivers
v0x5a46f331f490_0 .net "mem_byte", 0 0, L_0x5a46f3327d40;  alias, 1 drivers
v0x5a46f331f550_0 .net "mem_load", 0 0, L_0x5a46f3327b70;  alias, 1 drivers
v0x5a46f331f610_0 .net "mem_pre", 0 0, L_0x5a46f3327e50;  alias, 1 drivers
v0x5a46f331f6d0_0 .net "mem_up", 0 0, L_0x5a46f3328030;  alias, 1 drivers
v0x5a46f331f790_0 .net "mem_writeback", 0 0, L_0x5a46f3328140;  alias, 1 drivers
v0x5a46f331f850_0 .net "op_class", 1 0, L_0x5a46f3323c60;  1 drivers
v0x5a46f331f930_0 .net "op_code", 5 0, L_0x5a46f3323dd0;  1 drivers
v0x5a46f331fa10_0 .net "p_bit", 0 0, L_0x5a46f3324750;  1 drivers
v0x5a46f331fad0_0 .net "pc_in", 31 0, v0x5a46f3323650_0;  1 drivers
v0x5a46f331fbb0_0 .net "pc_out", 31 0, L_0x5a46f33290e0;  alias, 1 drivers
v0x5a46f331fc90_0 .var "pc_reg", 31 0;
v0x5a46f331fd70_0 .net "psr_immediate", 0 0, L_0x5a46f3328fd0;  1 drivers
v0x5a46f331fe30_0 .net "psr_spsr", 0 0, L_0x5a46f3328ae0;  1 drivers
v0x5a46f331fef0_0 .net "psr_to_reg", 0 0, L_0x5a46f33286f0;  1 drivers
v0x5a46f331ffb0_0 .net "rd", 3 0, L_0x5a46f32ee070;  alias, 1 drivers
v0x5a46f3320090_0 .net "rd_field", 3 0, L_0x5a46f33240b0;  1 drivers
v0x5a46f3320170_0 .net "rm", 3 0, L_0x5a46f32fe700;  alias, 1 drivers
v0x5a46f3320250_0 .net "rm_field", 3 0, L_0x5a46f3324150;  1 drivers
v0x5a46f3320330_0 .net "rn", 3 0, L_0x5a46f32ee420;  alias, 1 drivers
v0x5a46f3320410_0 .net "rn_field", 3 0, L_0x5a46f3323fa0;  1 drivers
v0x5a46f33204f0_0 .net "rst_n", 0 0, v0x5a46f3323720_0;  1 drivers
v0x5a46f33205b0_0 .net "s_bit", 0 0, L_0x5a46f3323ed0;  1 drivers
v0x5a46f3320670_0 .net "set_flags", 0 0, L_0x5a46f3325e90;  alias, 1 drivers
v0x5a46f3320730_0 .net "shift_amount", 4 0, L_0x5a46f3326c90;  1 drivers
v0x5a46f3320810_0 .net "shift_amt_field", 4 0, L_0x5a46f3324470;  1 drivers
v0x5a46f33208f0_0 .net "shift_reg", 0 0, L_0x5a46f3326950;  1 drivers
v0x5a46f33209b0_0 .net "shift_rs", 3 0, L_0x5a46f3326af0;  1 drivers
v0x5a46f3320a90_0 .net "shift_type", 1 0, L_0x5a46f3325ff0;  1 drivers
v0x5a46f3320b70_0 .net "shift_type_field", 1 0, L_0x5a46f3324340;  1 drivers
v0x5a46f3320c50_0 .net "stall", 0 0, v0x5a46f33237f0_0;  1 drivers
v0x5a46f3320d10_0 .var "thumb_imm5", 4 0;
v0x5a46f3320df0_0 .var "thumb_imm8", 7 0;
v0x5a46f3320ed0_0 .var "thumb_instr_type", 4 0;
v0x5a46f3320fb0_0 .net "thumb_mode", 0 0, v0x5a46f3323ac0_0;  1 drivers
v0x5a46f3321070_0 .var "thumb_offset11", 10 0;
v0x5a46f3321150_0 .var "thumb_offset8", 7 0;
v0x5a46f3321230_0 .var "thumb_rd", 2 0;
v0x5a46f3321310_0 .var "thumb_rn", 2 0;
v0x5a46f33213f0_0 .var "thumb_rs", 2 0;
v0x5a46f33214d0_0 .net "u_bit", 0 0, L_0x5a46f33248a0;  1 drivers
v0x5a46f3321590_0 .var "valid_reg", 0 0;
v0x5a46f3321650_0 .net "w_bit", 0 0, L_0x5a46f3324ce0;  1 drivers
E_0x5a46f323c810/0 .event edge, v0x5a46f3320fb0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0;
E_0x5a46f323c810/1 .event edge, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0;
E_0x5a46f323c810/2 .event edge, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0;
E_0x5a46f323c810/3 .event edge, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0;
E_0x5a46f323c810/4 .event edge, v0x5a46f331f0b0_0;
E_0x5a46f323c810 .event/or E_0x5a46f323c810/0, E_0x5a46f323c810/1, E_0x5a46f323c810/2, E_0x5a46f323c810/3, E_0x5a46f323c810/4;
E_0x5a46f3212410/0 .event edge, v0x5a46f331ef10_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0;
E_0x5a46f3212410/1 .event edge, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0;
E_0x5a46f3212410/2 .event edge, v0x5a46f331f0b0_0;
E_0x5a46f3212410 .event/or E_0x5a46f3212410/0, E_0x5a46f3212410/1, E_0x5a46f3212410/2;
E_0x5a46f32ffde0/0 .event edge, v0x5a46f3320fb0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0;
E_0x5a46f32ffde0/1 .event edge, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0;
E_0x5a46f32ffde0/2 .event edge, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0;
E_0x5a46f32ffde0/3 .event edge, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0;
E_0x5a46f32ffde0/4 .event edge, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0, v0x5a46f331f0b0_0;
E_0x5a46f32ffde0 .event/or E_0x5a46f32ffde0/0, E_0x5a46f32ffde0/1, E_0x5a46f32ffde0/2, E_0x5a46f32ffde0/3, E_0x5a46f32ffde0/4;
E_0x5a46f331b480/0 .event negedge, v0x5a46f33204f0_0;
E_0x5a46f331b480/1 .event posedge, v0x5a46f331ddc0_0;
E_0x5a46f331b480 .event/or E_0x5a46f331b480/0, E_0x5a46f331b480/1;
L_0x5a46f3323b90 .part v0x5a46f3323440_0, 28, 4;
L_0x5a46f3323c60 .part v0x5a46f3323440_0, 26, 2;
L_0x5a46f3323d00 .part v0x5a46f3323440_0, 25, 1;
L_0x5a46f3323dd0 .part v0x5a46f3323440_0, 19, 6;
L_0x5a46f3323ed0 .part v0x5a46f3323440_0, 20, 1;
L_0x5a46f3323fa0 .part v0x5a46f3323440_0, 16, 4;
L_0x5a46f33240b0 .part v0x5a46f3323440_0, 12, 4;
L_0x5a46f3324150 .part v0x5a46f3323440_0, 0, 4;
L_0x5a46f3324270 .part v0x5a46f3323440_0, 0, 12;
L_0x5a46f3324340 .part v0x5a46f3323440_0, 5, 2;
L_0x5a46f3324470 .part v0x5a46f3323440_0, 7, 5;
L_0x5a46f3324540 .part v0x5a46f3323440_0, 24, 1;
L_0x5a46f3324680 .part v0x5a46f3323440_0, 0, 24;
L_0x5a46f3324750 .part v0x5a46f3323440_0, 24, 1;
L_0x5a46f33248a0 .part v0x5a46f3323440_0, 23, 1;
L_0x5a46f3324b80 .part v0x5a46f3323440_0, 22, 1;
L_0x5a46f3324ce0 .part v0x5a46f3323440_0, 21, 1;
L_0x5a46f3324db0 .part v0x5a46f3323440_0, 20, 1;
L_0x5a46f3324f20 .part v0x5a46f3323440_0, 21, 4;
L_0x5a46f3325290 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad0018;
L_0x5a46f3324e80 .reduce/nor L_0x5a46f3323d00;
L_0x5a46f3325560 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad0060;
L_0x5a46f3325910 .part v0x5a46f3323440_0, 22, 1;
L_0x5a46f33259b0 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad00a8;
L_0x5a46f3325df0 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad00f0;
L_0x5a46f3326120 .reduce/nor L_0x5a46f3325c30;
L_0x5a46f33262f0 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad0138;
L_0x5a46f33264f0 .part v0x5a46f3323440_0, 4, 1;
L_0x5a46f3326810 .part v0x5a46f3323440_0, 7, 1;
L_0x5a46f3326af0 .part v0x5a46f3323440_0, 8, 4;
L_0x5a46f3326c90 .functor MUXZ 5, L_0x5a46f3324470, L_0x7826c4ad01c8, L_0x5a46f3326950, C4<>;
L_0x5a46f3326e20 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad0210;
L_0x5a46f3327330 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad0258;
L_0x5a46f33273d0 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad02a0;
L_0x5a46f33276f0 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad02e8;
L_0x5a46f3327290 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad0330;
L_0x5a46f3328330 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad0378;
L_0x5a46f3328420 .part v0x5a46f3323440_0, 21, 1;
L_0x5a46f3328600 .reduce/nor L_0x5a46f3328420;
L_0x5a46f3328800 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad03c0;
L_0x5a46f3328a40 .part v0x5a46f3323440_0, 22, 1;
L_0x5a46f3328ce0 .cmp/eq 4, v0x5a46f331ef10_0, L_0x7826c4ad0408;
L_0x5a46f3328f30 .part v0x5a46f3323440_0, 25, 1;
    .scope S_0x5a46f32c2540;
T_2 ;
    %wait E_0x5a46f331b480;
    %load/vec4 v0x5a46f33204f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a46f331fc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a46f3321590_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a46f331e700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a46f331fc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a46f3321590_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5a46f3320c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5a46f331fad0_0;
    %assign/vec4 v0x5a46f331fc90_0, 0;
    %load/vec4 v0x5a46f331eff0_0;
    %assign/vec4 v0x5a46f3321590_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a46f32c2540;
T_3 ;
Ewait_0 .event/or E_0x5a46f32ffde0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %load/vec4 v0x5a46f3320fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/z;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/z;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/z;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/z;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/z;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_3.9, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 16, 6;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 12, 0, 2;
    %pushi/vec4 0, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 21, 6;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 21, 6;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.20 ;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 24, 4, 4;
    %cmpi/e 1245169, 0, 24;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.24 ;
T_3.22 ;
T_3.18 ;
T_3.16 ;
T_3.14 ;
T_3.12 ;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 6, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.26 ;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.28;
T_3.27 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.28 ;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %jmp T_3.37;
T_3.29 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 2, 11, 5;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.38, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.39;
T_3.38 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.39 ;
    %jmp T_3.37;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.37;
T_3.31 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 10, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.40, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.41;
T_3.40 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.42, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 2, 8, 5;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.44, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.45;
T_3.44 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.45 ;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.43 ;
T_3.41 ;
    %jmp T_3.37;
T_3.32 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.37;
T_3.33 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.47;
T_3.46 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.47 ;
    %jmp T_3.37;
T_3.34 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.49 ;
    %jmp T_3.37;
T_3.35 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.50, 8;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_3.52, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.53 ;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.51 ;
    %jmp T_3.37;
T_3.36 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.54, 8;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.57 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.58, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a46f331ef10_0, 0, 4;
T_3.59 ;
T_3.55 ;
    %jmp T_3.37;
T_3.37 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a46f32c2540;
T_4 ;
Ewait_1 .event/or E_0x5a46f3212410, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a46f331e1e0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331e100_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331e480_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a46f331e560_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a46f331e2c0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a46f331e3a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331e040_0, 0, 1;
    %load/vec4 v0x5a46f331ef10_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5a46f331e100_0, 0, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 25, 6;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x5a46f331e480_0, 0, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x5a46f331e2c0_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x5a46f331e040_0, 0, 1;
    %load/vec4 v0x5a46f331e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5a46f331e1e0_0, 0, 3;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5a46f331e1e0_0, 0, 3;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 25, 6;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x5a46f331e480_0, 0, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x5a46f331e560_0, 0, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x5a46f331e2c0_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x5a46f331e3a0_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5a46f331e1e0_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a46f331e1e0_0, 0, 3;
T_4.11 ;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a46f331e1e0_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x5a46f331e480_0, 0, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x5a46f331e560_0, 0, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x5a46f331e2c0_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x5a46f331e3a0_0, 0, 3;
T_4.9 ;
T_4.6 ;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5a46f32c2540;
T_5 ;
Ewait_2 .event/or E_0x5a46f323c810, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a46f3321230_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a46f33213f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a46f3321310_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a46f3320df0_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5a46f3320d10_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5a46f3321070_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a46f3321150_0, 0, 8;
    %load/vec4 v0x5a46f3320fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 30, 0, 5;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x5a46f3321070_0, 0, 11;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 5, 11, 5;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x5a46f3321070_0, 0, 11;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5a46f3321230_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x5a46f33213f0_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x5a46f3321310_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.6 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 2, 11, 5;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a46f3320d10_0, 0, 5;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5a46f3320d10_0, 0, 5;
T_5.16 ;
    %jmp T_5.14;
T_5.7 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5a46f3321230_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a46f3320df0_0, 0, 8;
    %jmp T_5.14;
T_5.8 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 10, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 3;
    %store/vec4 v0x5a46f3321230_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 3, 3;
    %pad/u 3;
    %store/vec4 v0x5a46f33213f0_0, 0, 3;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 10, 5;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5a46f3321230_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a46f3320df0_0, 0, 8;
T_5.22 ;
T_5.20 ;
T_5.18 ;
    %jmp T_5.14;
T_5.9 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5a46f3320d10_0, 0, 5;
    %jmp T_5.14;
T_5.10 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5a46f3320d10_0, 0, 5;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5a46f3320d10_0, 0, 5;
T_5.24 ;
    %jmp T_5.14;
T_5.11 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5a46f3321230_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a46f3320df0_0, 0, 8;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5a46f3321230_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a46f3320df0_0, 0, 8;
T_5.26 ;
    %jmp T_5.14;
T_5.12 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.31, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a46f3320df0_0, 0, 8;
    %jmp T_5.32;
T_5.31 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a46f3321150_0, 0, 8;
T_5.32 ;
T_5.30 ;
    %jmp T_5.28;
T_5.27 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5a46f3321230_0, 0, 3;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a46f3320df0_0, 0, 8;
T_5.28 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.33, 8;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.35, 4;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a46f3320df0_0, 0, 8;
    %jmp T_5.36;
T_5.35 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a46f3321150_0, 0, 8;
T_5.36 ;
    %jmp T_5.34;
T_5.33 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5a46f3320ed0_0, 0, 5;
    %load/vec4 v0x5a46f331f0b0_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x5a46f3321070_0, 0, 11;
T_5.34 ;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
T_5.5 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5a46f32d28a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f3321d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a46f3323720_0, 0, 1;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f3323650_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a46f3323370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f33237f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f33232a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f3323ac0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f3323a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f3323960_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x5a46f32d28a0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x5a46f3321d50_0;
    %inv;
    %store/vec4 v0x5a46f3321d50_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a46f32d28a0;
T_8 ;
Ewait_3 .event/or E_0x5a46f323c510, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5a46f3322170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.0 ;
    %load/vec4 v0x5a46f3323200_0;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.1 ;
    %load/vec4 v0x5a46f3323200_0;
    %nor/r;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.2 ;
    %load/vec4 v0x5a46f3323020_0;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.3 ;
    %load/vec4 v0x5a46f3323020_0;
    %nor/r;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.4 ;
    %load/vec4 v0x5a46f33230c0_0;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.5 ;
    %load/vec4 v0x5a46f33230c0_0;
    %nor/r;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.6 ;
    %load/vec4 v0x5a46f3323160_0;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.7 ;
    %load/vec4 v0x5a46f3323160_0;
    %nor/r;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.8 ;
    %load/vec4 v0x5a46f3323020_0;
    %load/vec4 v0x5a46f3323200_0;
    %nor/r;
    %and;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.9 ;
    %load/vec4 v0x5a46f3323020_0;
    %nor/r;
    %load/vec4 v0x5a46f3323200_0;
    %or;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.10 ;
    %load/vec4 v0x5a46f33230c0_0;
    %load/vec4 v0x5a46f3323160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.11 ;
    %load/vec4 v0x5a46f33230c0_0;
    %load/vec4 v0x5a46f3323160_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.12 ;
    %load/vec4 v0x5a46f3323200_0;
    %nor/r;
    %load/vec4 v0x5a46f33230c0_0;
    %load/vec4 v0x5a46f3323160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.13 ;
    %load/vec4 v0x5a46f3323200_0;
    %load/vec4 v0x5a46f33230c0_0;
    %load/vec4 v0x5a46f3323160_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f3321e10_0, 0, 1;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5a46f32d28a0;
T_9 ;
Ewait_4 .event/or E_0x5a46f3237aa0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5a46f3322450_0;
    %load/vec4 v0x5a46f3322e10_0;
    %and;
    %load/vec4 v0x5a46f3321e10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_1, S_0x5a46f32d2cd0;
    %jmp t_0;
    .scope S_0x5a46f32d2cd0;
t_1 ;
    %load/vec4 v0x5a46f33220d0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x5a46f33220d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5a46f32ee210_0, 0, 32;
    %load/vec4 v0x5a46f3323650_0;
    %addi 8, 0, 32;
    %load/vec4 v0x5a46f32ee210_0;
    %add;
    %store/vec4 v0x5a46f33235b0_0, 0, 32;
    %load/vec4 v0x5a46f3322030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5a46f3323650_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5a46f3323510_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f3323510_0, 0, 32;
T_9.3 ;
    %end;
    .scope S_0x5a46f32d28a0;
t_0 %join;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5a46f3321eb0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5a46f33235b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f3323510_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5a46f32d28a0;
T_10 ;
    %vpi_call/w 4 258 "$dumpfile", "branch_exec_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 259 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a46f32d28a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f3323720_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a46f323ce50;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a46f3323720_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a46f323ce50;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 267 "$display", "=== ARM7TDMI Branch Execution Test ===" {0 0 0};
    %vpi_call/w 4 270 "$display", "\012=== Unconditional Branch (B) Operations ===" {0 0 0};
    %pushi/vec4 3925868545, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "B +4";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 4108, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %pushi/vec4 3942645757, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "B -16";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 4092, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %pushi/vec4 3925868799, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "B +1020";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 5124, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %vpi_call/w 4 281 "$display", "\012=== Branch with Link (BL) Operations ===" {0 0 0};
    %pushi/vec4 3942645761, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "BL +4";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 4108, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %pushi/vec4 3942645784, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "BL +96";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 8296, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 8196, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %vpi_call/w 4 289 "$display", "\012=== Conditional Branches (Taken) ===" {0 0 0};
    %pushi/vec4 167772163, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "BEQ +12 (taken)";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 4116, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %pushi/vec4 1241513985, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "BMI +4 (taken)";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 4108, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %pushi/vec4 704643074, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "BCS +8 (taken)";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 4112, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %vpi_call/w 4 300 "$display", "\012=== Conditional Branches (Not Taken) ===" {0 0 0};
    %pushi/vec4 167772163, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "BEQ +12 (not taken)";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %pushi/vec4 1241513985, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "BMI +4 (not taken)";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %pushi/vec4 704643074, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "BCS +8 (not taken)";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %vpi_call/w 4 311 "$display", "\012=== Complex Conditional Branches ===" {0 0 0};
    %pushi/vec4 3388997636, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "BGT +16 (taken)";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 4120, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %pushi/vec4 3657433091, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "BLE +12 (taken)";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 4116, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %vpi_call/w 4 319 "$display", "\012=== Branch and Exchange (BX) Operations ===" {0 0 0};
    %pushi/vec4 3778019088, 0, 32;
    %store/vec4 v0x5a46f331aa30_0, 0, 32;
    %pushi/str "BX R0";
    %store/str v0x5a46f331aaf0_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331abb0_0, 0, 32;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5a46f331ace0_0, 0, 32;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5a46f331a890_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a970_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_bx_instruction, S_0x5a46f32c2200;
    %join;
    %pushi/vec4 3778019089, 0, 32;
    %store/vec4 v0x5a46f331aa30_0, 0, 32;
    %pushi/str "BX R1";
    %store/str v0x5a46f331aaf0_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331abb0_0, 0, 32;
    %pushi/vec4 8193, 0, 32;
    %store/vec4 v0x5a46f331ace0_0, 0, 32;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5a46f331a890_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a46f331a970_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_bx_instruction, S_0x5a46f32c2200;
    %join;
    %vpi_call/w 4 327 "$display", "\012=== Edge Cases ===" {0 0 0};
    %pushi/vec4 3934257151, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "B +max";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 33558532, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %pushi/vec4 3934257152, 0, 32;
    %store/vec4 v0x5a46f32b9a40_0, 0, 32;
    %pushi/str "B -max";
    %store/str v0x5a46f331a570_0;
    %pushi/vec4 33554432, 0, 32;
    %store/vec4 v0x5a46f331a630_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5a46f32b98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a46f32fe8e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32b4310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f32ee5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a46f331a710_0, 0, 1;
    %fork TD_branch_exec_test_tb.test_branch_instruction, S_0x5a46f32c1880;
    %join;
    %wait E_0x5a46f323ce50;
    %vpi_call/w 4 336 "$display", "=== Test Summary ===" {0 0 0};
    %vpi_call/w 4 337 "$display", "Tests Run: %d", v0x5a46f3323a00_0 {0 0 0};
    %vpi_call/w 4 338 "$display", "Tests Passed: %d", v0x5a46f3323960_0 {0 0 0};
    %load/vec4 v0x5a46f3323960_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5a46f3323a00_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 339 "$display", "Pass Rate: %0.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5a46f3323960_0;
    %load/vec4 v0x5a46f3323a00_0;
    %cmp/e;
    %jmp/0xz  T_10.4, 4;
    %vpi_call/w 4 342 "$display", "\342\234\205 ALL BRANCH EXECUTION TESTS PASSED!" {0 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 4 344 "$display", "\342\235\214 SOME BRANCH EXECUTION TESTS FAILED" {0 0 0};
T_10.5 ;
    %vpi_call/w 4 347 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "branch_exec_test_tb.sv";
    "../rtl/arm7tdmi_decode.sv";
