Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 03:05:24 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                 1047        0.142        0.000                      0                 1047        3.750        0.000                       0                   413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.001        0.000                      0                 1043        0.142        0.000                      0                 1043        3.750        0.000                       0                   413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.752        0.000                      0                    4        0.884        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.919ns (31.742%)  route 6.277ns (68.258%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         1.141     6.810    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.934 r  sm/D_registers_d_reg[7]_i_34/O
                         net (fo=1, routed)           0.575     7.509    sm/D_registers_d_reg[7]_i_34_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=1, routed)           0.000     7.633    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     7.850 r  sm/D_registers_d_reg[7]_i_16/O
                         net (fo=2, routed)           0.488     8.338    sm/D_registers_d_reg[7]_i_16_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.299     8.637 r  sm/ram_reg_i_118/O
                         net (fo=26, routed)          0.566     9.203    L_reg/M_sm_ra1[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.327 r  L_reg/ram_reg_i_89/O
                         net (fo=1, routed)           0.000     9.327    L_reg/ram_reg_i_89_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     9.572 r  L_reg/ram_reg_i_44/O
                         net (fo=33, routed)          0.959    10.531    L_reg/D_states_q_reg[6]_3
    SLICE_X47Y36         LUT2 (Prop_lut2_I0_O)        0.298    10.829 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.829    alum/ram_reg_i_87_0[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.253 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           0.548    11.801    sm/data0[1]
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.303    12.104 f  sm/ram_reg_i_84/O
                         net (fo=1, routed)           0.542    12.646    sm/ram_reg_i_84_n_0
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.124    12.770 r  sm/ram_reg_i_41/O
                         net (fo=4, routed)           0.721    13.491    display/ram_reg
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.119    13.610 r  display/ram_reg_i_12__0/O
                         net (fo=1, routed)           0.738    14.347    brams/bram1/ADDRARDADDR[1]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.774    14.349    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 2.997ns (32.854%)  route 6.125ns (67.146%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         1.141     6.810    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.934 r  sm/D_registers_d_reg[7]_i_34/O
                         net (fo=1, routed)           0.575     7.509    sm/D_registers_d_reg[7]_i_34_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=1, routed)           0.000     7.633    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     7.850 r  sm/D_registers_d_reg[7]_i_16/O
                         net (fo=2, routed)           0.488     8.338    sm/D_registers_d_reg[7]_i_16_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.299     8.637 r  sm/ram_reg_i_118/O
                         net (fo=26, routed)          0.566     9.203    L_reg/M_sm_ra1[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.327 r  L_reg/ram_reg_i_89/O
                         net (fo=1, routed)           0.000     9.327    L_reg/ram_reg_i_89_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     9.572 r  L_reg/ram_reg_i_44/O
                         net (fo=33, routed)          1.021    10.593    L_reg/D_states_q_reg[6]_3
    SLICE_X46Y37         LUT2 (Prop_lut2_I0_O)        0.298    10.891 r  L_reg/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    10.891    alum/ram_reg_i_87_1[0]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.143 r  alum/out_sig0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.557    11.700    sm/data1[0]
    SLICE_X47Y35         LUT6 (Prop_lut6_I3_O)        0.295    11.995 f  sm/ram_reg_i_87/O
                         net (fo=1, routed)           0.643    12.638    sm/ram_reg_i_87_n_0
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.150    12.788 r  sm/ram_reg_i_43/O
                         net (fo=3, routed)           0.597    13.386    display/ram_reg_2
    SLICE_X44Y36         LUT5 (Prop_lut5_I2_O)        0.351    13.737 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.537    14.274    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.491    14.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774    14.346    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -14.274    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 2.444ns (25.650%)  route 7.084ns (74.350%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         1.141     6.810    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.934 r  sm/D_registers_d_reg[7]_i_34/O
                         net (fo=1, routed)           0.575     7.509    sm/D_registers_d_reg[7]_i_34_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=1, routed)           0.000     7.633    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     7.850 r  sm/D_registers_d_reg[7]_i_16/O
                         net (fo=2, routed)           0.488     8.338    sm/D_registers_d_reg[7]_i_16_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.299     8.637 r  sm/ram_reg_i_118/O
                         net (fo=26, routed)          0.617     9.254    L_reg/M_sm_ra1[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.378 r  L_reg/ram_reg_i_77/O
                         net (fo=1, routed)           0.000     9.378    L_reg/ram_reg_i_77_n_0
    SLICE_X43Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     9.595 r  L_reg/ram_reg_i_33/O
                         net (fo=10, routed)          1.227    10.822    L_reg/D_states_q_reg[6]_10
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.299    11.121 r  L_reg/D_states_q[6]_i_18/O
                         net (fo=4, routed)           0.558    11.679    L_reg/ram_reg_i_38_1
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.803 r  L_reg/D_states_q[6]_i_13/O
                         net (fo=2, routed)           0.513    12.316    L_reg/D_states_q[6]_i_13_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.124    12.440 r  L_reg/D_states_q[0]_i_5/O
                         net (fo=1, routed)           0.658    13.098    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.222 r  sm/D_states_q[0]_i_2/O
                         net (fo=3, routed)           0.821    14.043    sm/D_states_q[0]_i_2_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.150    14.193 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.487    14.680    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X49Y38         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.448    14.853    sm/clk_IBUF_BUFG
    SLICE_X49Y38         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X49Y38         FDSE (Setup_fdse_C_D)       -0.285    14.792    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -14.680    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 2.972ns (31.985%)  route 6.320ns (68.015%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         1.141     6.810    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.934 r  sm/D_registers_d_reg[7]_i_34/O
                         net (fo=1, routed)           0.575     7.509    sm/D_registers_d_reg[7]_i_34_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=1, routed)           0.000     7.633    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     7.850 r  sm/D_registers_d_reg[7]_i_16/O
                         net (fo=2, routed)           0.488     8.338    sm/D_registers_d_reg[7]_i_16_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.299     8.637 r  sm/ram_reg_i_118/O
                         net (fo=26, routed)          0.566     9.203    L_reg/M_sm_ra1[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.327 r  L_reg/ram_reg_i_89/O
                         net (fo=1, routed)           0.000     9.327    L_reg/ram_reg_i_89_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     9.572 r  L_reg/ram_reg_i_44/O
                         net (fo=33, routed)          1.021    10.593    L_reg/D_states_q_reg[6]_3
    SLICE_X46Y37         LUT2 (Prop_lut2_I0_O)        0.298    10.891 r  L_reg/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    10.891    alum/ram_reg_i_87_1[0]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.143 r  alum/out_sig0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.557    11.700    sm/data1[0]
    SLICE_X47Y35         LUT6 (Prop_lut6_I3_O)        0.295    11.995 f  sm/ram_reg_i_87/O
                         net (fo=1, routed)           0.643    12.638    sm/ram_reg_i_87_n_0
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.150    12.788 r  sm/ram_reg_i_43/O
                         net (fo=3, routed)           0.597    13.386    display/ram_reg_2
    SLICE_X44Y36         LUT5 (Prop_lut5_I2_O)        0.326    13.712 r  display/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.731    14.443    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.443    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 3.344ns (34.382%)  route 6.382ns (65.618%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         1.141     6.810    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.934 r  sm/D_registers_d_reg[7]_i_34/O
                         net (fo=1, routed)           0.575     7.509    sm/D_registers_d_reg[7]_i_34_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=1, routed)           0.000     7.633    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     7.850 r  sm/D_registers_d_reg[7]_i_16/O
                         net (fo=2, routed)           0.488     8.338    sm/D_registers_d_reg[7]_i_16_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.299     8.637 r  sm/ram_reg_i_118/O
                         net (fo=26, routed)          0.752     9.389    L_reg/M_sm_ra1[1]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.513 r  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000     9.513    L_reg/ram_reg_i_79_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     9.730 r  L_reg/ram_reg_i_35/O
                         net (fo=10, routed)          0.637    10.367    L_reg/D_states_q_reg[6]_11
    SLICE_X43Y39         LUT2 (Prop_lut2_I0_O)        0.299    10.666 r  L_reg/D_states_q[4]_i_18/O
                         net (fo=3, routed)           0.799    11.465    L_reg/D_states_q[4]_i_18_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.118    11.583 r  L_reg/D_states_q[4]_i_19/O
                         net (fo=6, routed)           0.579    12.162    sm/D_states_q_reg[3]_i_11_0
    SLICE_X53Y41         LUT5 (Prop_lut5_I0_O)        0.320    12.482 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.487    12.969    sm/D_states_q[3]_i_20_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I5_O)        0.326    13.295 r  sm/D_states_q[3]_i_12/O
                         net (fo=1, routed)           0.000    13.295    sm/D_states_q[3]_i_12_n_0
    SLICE_X53Y40         MUXF7 (Prop_muxf7_I0_O)      0.238    13.533 r  sm/D_states_q_reg[3]_i_8/O
                         net (fo=1, routed)           0.000    13.533    sm/D_states_q_reg[3]_i_8_n_0
    SLICE_X53Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    13.637 r  sm/D_states_q_reg[3]_i_4/O
                         net (fo=2, routed)           0.587    14.224    sm/D_states_q_reg[3]_i_4_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I3_O)        0.316    14.540 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.337    14.877    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X51Y37         FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.448    14.853    sm/clk_IBUF_BUFG
    SLICE_X51Y37         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X51Y37         FDSE (Setup_fdse_C_D)       -0.061    15.030    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -14.877    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 3.048ns (31.825%)  route 6.529ns (68.175%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         1.141     6.810    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.934 r  sm/D_registers_d_reg[7]_i_34/O
                         net (fo=1, routed)           0.575     7.509    sm/D_registers_d_reg[7]_i_34_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=1, routed)           0.000     7.633    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     7.850 r  sm/D_registers_d_reg[7]_i_16/O
                         net (fo=2, routed)           0.488     8.338    sm/D_registers_d_reg[7]_i_16_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.299     8.637 r  sm/ram_reg_i_118/O
                         net (fo=26, routed)          0.566     9.203    L_reg/M_sm_ra1[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.327 r  L_reg/ram_reg_i_89/O
                         net (fo=1, routed)           0.000     9.327    L_reg/ram_reg_i_89_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     9.572 r  L_reg/ram_reg_i_44/O
                         net (fo=33, routed)          0.959    10.531    L_reg/D_states_q_reg[6]_3
    SLICE_X47Y36         LUT2 (Prop_lut2_I0_O)        0.298    10.829 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.829    alum/ram_reg_i_87_0[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.253 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           0.548    11.801    sm/data0[1]
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.303    12.104 f  sm/ram_reg_i_84/O
                         net (fo=1, routed)           0.542    12.646    sm/ram_reg_i_84_n_0
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.124    12.770 r  sm/ram_reg_i_41/O
                         net (fo=4, routed)           0.589    13.359    sm/ram_reg_i_84_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.483 r  sm/D_registers_q[7][1]_i_2/O
                         net (fo=1, routed)           0.433    13.916    sm/D_registers_q[7][1]_i_2_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.040 r  sm/D_registers_q[7][1]_i_1/O
                         net (fo=8, routed)           0.689    14.729    L_reg/D[1]
    SLICE_X40Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.443    14.848    L_reg/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][1]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)       -0.093    14.979    L_reg/D_registers_q_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -14.729    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.585ns  (logic 3.187ns (33.250%)  route 6.398ns (66.750%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         1.141     6.810    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.934 r  sm/D_registers_d_reg[7]_i_34/O
                         net (fo=1, routed)           0.575     7.509    sm/D_registers_d_reg[7]_i_34_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=1, routed)           0.000     7.633    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     7.850 r  sm/D_registers_d_reg[7]_i_16/O
                         net (fo=2, routed)           0.488     8.338    sm/D_registers_d_reg[7]_i_16_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.299     8.637 r  sm/ram_reg_i_118/O
                         net (fo=26, routed)          0.752     9.389    L_reg/M_sm_ra1[1]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.513 f  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000     9.513    L_reg/ram_reg_i_79_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     9.730 f  L_reg/ram_reg_i_35/O
                         net (fo=10, routed)          0.637    10.367    L_reg/D_states_q_reg[6]_11
    SLICE_X43Y39         LUT2 (Prop_lut2_I0_O)        0.299    10.666 f  L_reg/D_states_q[4]_i_18/O
                         net (fo=3, routed)           0.799    11.465    L_reg/D_states_q[4]_i_18_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    11.589 r  L_reg/D_states_q[4]_i_9/O
                         net (fo=5, routed)           0.467    12.057    sm/D_states_q_reg[1]_i_15_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.181 r  sm/D_states_q[1]_i_26/O
                         net (fo=1, routed)           0.000    12.181    sm/D_states_q[1]_i_26_n_0
    SLICE_X49Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.393 r  sm/D_states_q_reg[1]_i_15/O
                         net (fo=1, routed)           0.591    12.983    sm/D_states_q_reg[1]_i_15_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I0_O)        0.299    13.282 r  sm/D_states_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.282    sm/D_states_q[1]_i_9_n_0
    SLICE_X50Y42         MUXF7 (Prop_muxf7_I0_O)      0.209    13.491 r  sm/D_states_q_reg[1]_i_4/O
                         net (fo=3, routed)           0.608    14.099    sm/D_states_q_reg[1]_i_4_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.297    14.396 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.340    14.736    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X48Y39         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.449    14.854    sm/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)       -0.081    14.997    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -14.736    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 2.418ns (25.127%)  route 7.205ns (74.873%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         1.141     6.810    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.934 r  sm/D_registers_d_reg[7]_i_34/O
                         net (fo=1, routed)           0.575     7.509    sm/D_registers_d_reg[7]_i_34_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=1, routed)           0.000     7.633    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     7.850 r  sm/D_registers_d_reg[7]_i_16/O
                         net (fo=2, routed)           0.488     8.338    sm/D_registers_d_reg[7]_i_16_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.299     8.637 r  sm/ram_reg_i_118/O
                         net (fo=26, routed)          0.617     9.254    L_reg/M_sm_ra1[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124     9.378 r  L_reg/ram_reg_i_77/O
                         net (fo=1, routed)           0.000     9.378    L_reg/ram_reg_i_77_n_0
    SLICE_X43Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     9.595 r  L_reg/ram_reg_i_33/O
                         net (fo=10, routed)          1.227    10.822    L_reg/D_states_q_reg[6]_10
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.299    11.121 r  L_reg/D_states_q[6]_i_18/O
                         net (fo=4, routed)           0.558    11.679    L_reg/ram_reg_i_38_1
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.803 r  L_reg/D_states_q[6]_i_13/O
                         net (fo=2, routed)           0.513    12.316    L_reg/D_states_q[6]_i_13_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.124    12.440 r  L_reg/D_states_q[0]_i_5/O
                         net (fo=1, routed)           0.658    13.098    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.222 r  sm/D_states_q[0]_i_2/O
                         net (fo=3, routed)           0.821    14.043    sm/D_states_q[0]_i_2_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.124    14.167 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.608    14.775    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X51Y40         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.450    14.855    sm/clk_IBUF_BUFG
    SLICE_X51Y40         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X51Y40         FDSE (Setup_fdse_C_D)       -0.047    15.046    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 3.048ns (31.845%)  route 6.523ns (68.155%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         1.141     6.810    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.934 r  sm/D_registers_d_reg[7]_i_34/O
                         net (fo=1, routed)           0.575     7.509    sm/D_registers_d_reg[7]_i_34_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=1, routed)           0.000     7.633    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     7.850 r  sm/D_registers_d_reg[7]_i_16/O
                         net (fo=2, routed)           0.488     8.338    sm/D_registers_d_reg[7]_i_16_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.299     8.637 r  sm/ram_reg_i_118/O
                         net (fo=26, routed)          0.566     9.203    L_reg/M_sm_ra1[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.327 r  L_reg/ram_reg_i_89/O
                         net (fo=1, routed)           0.000     9.327    L_reg/ram_reg_i_89_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     9.572 r  L_reg/ram_reg_i_44/O
                         net (fo=33, routed)          0.959    10.531    L_reg/D_states_q_reg[6]_3
    SLICE_X47Y36         LUT2 (Prop_lut2_I0_O)        0.298    10.829 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.829    alum/ram_reg_i_87_0[0]
    SLICE_X47Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.253 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           0.548    11.801    sm/data0[1]
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.303    12.104 f  sm/ram_reg_i_84/O
                         net (fo=1, routed)           0.542    12.646    sm/ram_reg_i_84_n_0
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.124    12.770 r  sm/ram_reg_i_41/O
                         net (fo=4, routed)           0.589    13.359    sm/ram_reg_i_84_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.483 r  sm/D_registers_q[7][1]_i_2/O
                         net (fo=1, routed)           0.433    13.916    sm/D_registers_q[7][1]_i_2_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.040 r  sm/D_registers_q[7][1]_i_1/O
                         net (fo=8, routed)           0.683    14.723    L_reg/D[1]
    SLICE_X43Y39         FDRE                                         r  L_reg/D_registers_q_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.445    14.850    L_reg/clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  L_reg/D_registers_q_reg[4][1]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.058    15.016    L_reg/D_registers_q_reg[4][1]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 2.738ns (28.717%)  route 6.797ns (71.283%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         1.141     6.810    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.934 r  sm/D_registers_d_reg[7]_i_34/O
                         net (fo=1, routed)           0.575     7.509    sm/D_registers_d_reg[7]_i_34_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=1, routed)           0.000     7.633    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X49Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     7.850 r  sm/D_registers_d_reg[7]_i_16/O
                         net (fo=2, routed)           0.488     8.338    sm/D_registers_d_reg[7]_i_16_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.299     8.637 r  sm/ram_reg_i_118/O
                         net (fo=26, routed)          0.752     9.389    L_reg/M_sm_ra1[1]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.513 r  L_reg/ram_reg_i_79/O
                         net (fo=1, routed)           0.000     9.513    L_reg/ram_reg_i_79_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     9.730 r  L_reg/ram_reg_i_35/O
                         net (fo=10, routed)          0.637    10.367    L_reg/D_states_q_reg[6]_11
    SLICE_X43Y39         LUT2 (Prop_lut2_I0_O)        0.299    10.666 r  L_reg/D_states_q[4]_i_18/O
                         net (fo=3, routed)           0.799    11.465    L_reg/D_states_q[4]_i_18_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.118    11.583 r  L_reg/D_states_q[4]_i_19/O
                         net (fo=6, routed)           0.496    12.080    sm/D_states_q_reg[3]_i_11_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I4_O)        0.326    12.406 r  sm/D_states_q[2]_i_18/O
                         net (fo=1, routed)           0.717    13.122    sm/D_states_q[2]_i_18_n_0
    SLICE_X51Y40         LUT5 (Prop_lut5_I2_O)        0.124    13.246 r  sm/D_states_q[2]_i_10/O
                         net (fo=1, routed)           0.263    13.509    sm/D_states_q[2]_i_10_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.633 r  sm/D_states_q[2]_i_4/O
                         net (fo=3, routed)           0.384    14.018    sm/D_states_q[2]_i_4_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.142 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.544    14.686    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.449    14.854    sm/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X49Y39         FDRE (Setup_fdre_C_D)       -0.081    14.997    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.118%)  route 0.327ns (69.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.327     1.975    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.833     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.523    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.118%)  route 0.327ns (69.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.327     1.975    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.833     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.523    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.118%)  route 0.327ns (69.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.327     1.975    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.833     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.523    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.118%)  route 0.327ns (69.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.327     1.975    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.833     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.523    
    SLICE_X46Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.783%)  route 0.349ns (71.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.349     1.999    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X46Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.783%)  route 0.349ns (71.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.349     1.999    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X46Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.783%)  route 0.349ns (71.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.349     1.999    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X46Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.783%)  route 0.349ns (71.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.349     1.999    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X46Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  display/D_pixel_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_pixel_idx_q_reg[2]/Q
                         net (fo=6, routed)           0.114     1.759    display/p_0_in__0[2]
    SLICE_X47Y35         FDRE                                         r  display/D_bram_addr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.829     2.019    display/clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  display/D_bram_addr_q_reg[2]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X47Y35         FDRE (Hold_fdre_C_D)         0.066     1.585    display/D_bram_addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.565     1.509    gameclk/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  gameclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.059     1.716    sm/D_last_q_2
    SLICE_X54Y42         LUT5 (Prop_lut5_I2_O)        0.098     1.814 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     1.814    sm/D_game_tick_q_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.836     2.026    sm/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.517     1.509    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.120     1.629    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y38   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y38   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y38   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.704ns (18.449%)  route 3.112ns (81.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         2.204     7.812    sm/D_states_q_reg[2]_rep_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I0_O)        0.124     7.936 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.286     8.223    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.347 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     8.968    fifo_reset_cond/AS[0]
    SLICE_X50Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.452    14.857    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X50Y44         FDPE (Recov_fdpe_C_PRE)     -0.361    14.720    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.704ns (18.449%)  route 3.112ns (81.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         2.204     7.812    sm/D_states_q_reg[2]_rep_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I0_O)        0.124     7.936 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.286     8.223    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.347 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     8.968    fifo_reset_cond/AS[0]
    SLICE_X50Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.452    14.857    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X50Y44         FDPE (Recov_fdpe_C_PRE)     -0.361    14.720    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.704ns (18.449%)  route 3.112ns (81.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         2.204     7.812    sm/D_states_q_reg[2]_rep_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I0_O)        0.124     7.936 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.286     8.223    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.347 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     8.968    fifo_reset_cond/AS[0]
    SLICE_X50Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.452    14.857    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X50Y44         FDPE (Recov_fdpe_C_PRE)     -0.361    14.720    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.704ns (18.449%)  route 3.112ns (81.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         2.204     7.812    sm/D_states_q_reg[2]_rep_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I0_O)        0.124     7.936 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.286     8.223    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124     8.347 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     8.968    fifo_reset_cond/AS[0]
    SLICE_X50Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.452    14.857    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X50Y44         FDPE (Recov_fdpe_C_PRE)     -0.361    14.720    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  5.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.793%)  route 0.667ns (78.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=131, routed)         0.464     2.112    sm/D_states_q[6]
    SLICE_X50Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.157 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.360    fifo_reset_cond/AS[0]
    SLICE_X50Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X50Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     1.476    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.793%)  route 0.667ns (78.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=131, routed)         0.464     2.112    sm/D_states_q[6]
    SLICE_X50Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.157 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.360    fifo_reset_cond/AS[0]
    SLICE_X50Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X50Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     1.476    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.793%)  route 0.667ns (78.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=131, routed)         0.464     2.112    sm/D_states_q[6]
    SLICE_X50Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.157 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.360    fifo_reset_cond/AS[0]
    SLICE_X50Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X50Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     1.476    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.793%)  route 0.667ns (78.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=131, routed)         0.464     2.112    sm/D_states_q[6]
    SLICE_X50Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.157 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.360    fifo_reset_cond/AS[0]
    SLICE_X50Y44         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y44         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X50Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     1.476    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.884    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.394ns  (logic 10.453ns (29.532%)  route 24.942ns (70.468%))
  Logic Levels:           29  (CARRY4=4 LUT2=5 LUT3=3 LUT4=7 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          1.491     7.095    L_reg/Q[3]
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.219 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_10__1/O
                         net (fo=4, routed)           0.659     7.878    L_reg/L_4d7e83db_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.002 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.986     8.987    L_reg/L_4d7e83db_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X45Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.111 f  L_reg/L_4d7e83db_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.832     9.944    L_reg/L_4d7e83db_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X45Y44         LUT4 (Prop_lut4_I2_O)        0.124    10.068 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.848    10.915    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.150    11.065 r  L_reg/L_4d7e83db_remainder0__0_carry_i_10__1/O
                         net (fo=6, routed)           0.860    11.925    L_reg/L_4d7e83db_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.326    12.251 r  L_reg/L_4d7e83db_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.251    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.891 r  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0__0_carry/O[3]
                         net (fo=9, routed)           1.205    14.097    L_reg/L_4d7e83db_remainder0_4[3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.332    14.429 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=7, routed)           1.289    15.717    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.326    16.043 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.444    16.487    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124    16.611 f  L_reg/i__carry__0_i_10__3/O
                         net (fo=6, routed)           0.428    17.039    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.163 r  L_reg/timerseg_OBUF[0]_inst_i_9/O
                         net (fo=2, routed)           0.990    18.154    L_reg/timerseg_OBUF[0]_inst_i_9_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.150    18.304 f  L_reg/timerseg_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.452    18.755    L_reg/timerseg_OBUF[0]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.332    19.087 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.829    19.917    L_reg/i__carry_i_12__4_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124    20.041 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.404    20.445    timerseg_driver/decimal_renderer/i__carry_i_13__4[0]
    SLICE_X42Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    20.992 f  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.977    21.969    L_reg/i__carry__0_i_8__1_0[2]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.301    22.270 f  L_reg/i__carry_i_12__2/O
                         net (fo=19, routed)          1.181    23.450    L_reg/i__carry_i_12__2_n_0
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.124    23.574 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.652    24.227    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    24.351 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=9, routed)           0.990    25.340    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.118    25.458 f  L_reg/i__carry_i_21__3/O
                         net (fo=1, routed)           0.661    26.120    L_reg/i__carry_i_21__3_n_0
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    26.446 r  L_reg/i__carry_i_15__3/O
                         net (fo=3, routed)           0.986    27.432    L_reg/i__carry_i_15__3_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.124    27.556 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.106 r  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.419 f  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.881    29.300    timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.306    29.606 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.660    30.267    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124    30.391 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           0.586    30.977    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124    31.101 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=4, routed)           0.812    31.913    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.037 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.142    33.179    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I4_O)        0.124    33.303 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.696    36.999    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    40.543 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.543    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.394ns  (logic 10.710ns (30.260%)  route 24.684ns (69.740%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.811     7.376    L_reg/D_registers_q_reg[2][9]_0[1]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.297     7.673 f  L_reg/L_4d7e83db_remainder0__0_carry_i_22/O
                         net (fo=2, routed)           0.738     8.411    L_reg/L_4d7e83db_remainder0__0_carry_i_22_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.535 f  L_reg/L_4d7e83db_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           1.028     9.563    L_reg/L_4d7e83db_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.152     9.715 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           1.097    10.812    L_reg/L_4d7e83db_remainder0__0_carry__1_i_6_n_0
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.326    11.138 r  L_reg/L_4d7e83db_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.701    11.839    L_reg/L_4d7e83db_remainder0__0_carry_i_18_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.117    11.956 f  L_reg/L_4d7e83db_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.800    12.755    L_reg/L_4d7e83db_remainder0__0_carry_i_10_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.332    13.087 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.520    13.607    aseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    14.186 f  aseg_driver/decimal_renderer/L_4d7e83db_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           1.565    15.751    L_reg/L_4d7e83db_remainder0[10]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.301    16.052 r  L_reg/i__carry_i_24__0/O
                         net (fo=4, routed)           1.115    17.167    L_reg/i__carry_i_24__0_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    17.291 r  L_reg/i__carry_i_31/O
                         net (fo=3, routed)           1.133    18.424    L_reg/i__carry_i_31_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I1_O)        0.124    18.548 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.813    19.361    L_reg/i__carry_i_15__0_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I4_O)        0.124    19.485 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=2, routed)           0.789    20.275    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X41Y32         LUT4 (Prop_lut4_I3_O)        0.152    20.427 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.641    21.068    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.332    21.400 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.400    aseg_driver/decimal_renderer/i__carry__0_i_12_0[2]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.798 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.798    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.037 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.031    23.068    L_reg/i__carry_i_13__0[2]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.302    23.370 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.650    24.021    aseg_driver/decimal_renderer/i__carry__0_i_16_1
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124    24.145 f  aseg_driver/decimal_renderer/i__carry_i_13__0/O
                         net (fo=15, routed)          1.166    25.311    L_reg/i__carry__0_i_4_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.150    25.461 f  L_reg/i__carry__0_i_16/O
                         net (fo=4, routed)           1.192    26.653    L_reg/i__carry__0_i_16_n_0
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.354    27.007 r  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.967    27.974    L_reg/i__carry_i_16_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I3_O)        0.348    28.322 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    28.322    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_0[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.723 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.723    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.962 f  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.814    29.775    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.302    30.077 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.302    30.380    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.124    30.504 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.807    31.310    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.434 f  L_reg/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.154    31.589    L_reg/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.713 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.797    32.510    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.531    34.165    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.153    34.318 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.521    36.839    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.541 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.541    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.268ns  (logic 10.755ns (30.495%)  route 24.513ns (69.505%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.811     7.376    L_reg/D_registers_q_reg[2][9]_0[1]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.297     7.673 f  L_reg/L_4d7e83db_remainder0__0_carry_i_22/O
                         net (fo=2, routed)           0.738     8.411    L_reg/L_4d7e83db_remainder0__0_carry_i_22_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.535 f  L_reg/L_4d7e83db_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           1.028     9.563    L_reg/L_4d7e83db_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.152     9.715 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           1.097    10.812    L_reg/L_4d7e83db_remainder0__0_carry__1_i_6_n_0
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.326    11.138 r  L_reg/L_4d7e83db_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.701    11.839    L_reg/L_4d7e83db_remainder0__0_carry_i_18_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.117    11.956 f  L_reg/L_4d7e83db_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.800    12.755    L_reg/L_4d7e83db_remainder0__0_carry_i_10_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.332    13.087 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.520    13.607    aseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    14.186 f  aseg_driver/decimal_renderer/L_4d7e83db_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           1.565    15.751    L_reg/L_4d7e83db_remainder0[10]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.301    16.052 r  L_reg/i__carry_i_24__0/O
                         net (fo=4, routed)           1.115    17.167    L_reg/i__carry_i_24__0_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    17.291 r  L_reg/i__carry_i_31/O
                         net (fo=3, routed)           1.133    18.424    L_reg/i__carry_i_31_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I1_O)        0.124    18.548 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.813    19.361    L_reg/i__carry_i_15__0_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I4_O)        0.124    19.485 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=2, routed)           0.789    20.275    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X41Y32         LUT4 (Prop_lut4_I3_O)        0.152    20.427 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.641    21.068    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.332    21.400 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.400    aseg_driver/decimal_renderer/i__carry__0_i_12_0[2]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.798 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.798    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.037 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.031    23.068    L_reg/i__carry_i_13__0[2]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.302    23.370 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.650    24.021    aseg_driver/decimal_renderer/i__carry__0_i_16_1
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124    24.145 f  aseg_driver/decimal_renderer/i__carry_i_13__0/O
                         net (fo=15, routed)          1.166    25.311    L_reg/i__carry__0_i_4_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.150    25.461 f  L_reg/i__carry__0_i_16/O
                         net (fo=4, routed)           1.192    26.653    L_reg/i__carry__0_i_16_n_0
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.354    27.007 r  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.967    27.974    L_reg/i__carry_i_16_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I3_O)        0.348    28.322 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    28.322    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_0[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.723 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.723    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.962 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.814    29.775    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.302    30.077 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.302    30.380    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.124    30.504 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.807    31.310    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.434 r  L_reg/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.154    31.589    L_reg/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.713 r  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.797    32.510    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.546    34.180    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.152    34.332 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.336    36.668    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.747    40.415 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.415    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.266ns  (logic 10.456ns (29.649%)  route 24.810ns (70.351%))
  Logic Levels:           29  (CARRY4=4 LUT2=5 LUT3=3 LUT4=6 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          1.491     7.095    L_reg/Q[3]
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.219 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_10__1/O
                         net (fo=4, routed)           0.659     7.878    L_reg/L_4d7e83db_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.002 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.986     8.987    L_reg/L_4d7e83db_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X45Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.111 f  L_reg/L_4d7e83db_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.832     9.944    L_reg/L_4d7e83db_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X45Y44         LUT4 (Prop_lut4_I2_O)        0.124    10.068 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.848    10.915    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.150    11.065 r  L_reg/L_4d7e83db_remainder0__0_carry_i_10__1/O
                         net (fo=6, routed)           0.860    11.925    L_reg/L_4d7e83db_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.326    12.251 r  L_reg/L_4d7e83db_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.251    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.891 r  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0__0_carry/O[3]
                         net (fo=9, routed)           1.205    14.097    L_reg/L_4d7e83db_remainder0_4[3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.332    14.429 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=7, routed)           1.289    15.717    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.326    16.043 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.444    16.487    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124    16.611 f  L_reg/i__carry__0_i_10__3/O
                         net (fo=6, routed)           0.428    17.039    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.163 r  L_reg/timerseg_OBUF[0]_inst_i_9/O
                         net (fo=2, routed)           0.990    18.154    L_reg/timerseg_OBUF[0]_inst_i_9_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.150    18.304 f  L_reg/timerseg_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.452    18.755    L_reg/timerseg_OBUF[0]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.332    19.087 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.829    19.917    L_reg/i__carry_i_12__4_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124    20.041 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.404    20.445    timerseg_driver/decimal_renderer/i__carry_i_13__4[0]
    SLICE_X42Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    20.992 f  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.977    21.969    L_reg/i__carry__0_i_8__1_0[2]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.301    22.270 f  L_reg/i__carry_i_12__2/O
                         net (fo=19, routed)          1.181    23.450    L_reg/i__carry_i_12__2_n_0
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.124    23.574 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.652    24.227    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    24.351 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=9, routed)           0.990    25.340    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.118    25.458 f  L_reg/i__carry_i_21__3/O
                         net (fo=1, routed)           0.661    26.120    L_reg/i__carry_i_21__3_n_0
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    26.446 r  L_reg/i__carry_i_15__3/O
                         net (fo=3, routed)           0.986    27.432    L_reg/i__carry_i_15__3_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.124    27.556 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.106 r  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.419 f  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.881    29.300    timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.306    29.606 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.660    30.267    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124    30.391 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           0.823    31.214    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    31.338 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.649    31.987    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124    32.111 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           0.817    32.928    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I4_O)        0.124    33.052 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.816    36.868    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.415 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.415    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.169ns  (logic 10.488ns (29.823%)  route 24.681ns (70.177%))
  Logic Levels:           29  (CARRY4=4 LUT2=5 LUT3=3 LUT4=7 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          1.491     7.095    L_reg/Q[3]
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.219 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_10__1/O
                         net (fo=4, routed)           0.659     7.878    L_reg/L_4d7e83db_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.002 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.986     8.987    L_reg/L_4d7e83db_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X45Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.111 f  L_reg/L_4d7e83db_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.832     9.944    L_reg/L_4d7e83db_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X45Y44         LUT4 (Prop_lut4_I2_O)        0.124    10.068 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.848    10.915    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.150    11.065 r  L_reg/L_4d7e83db_remainder0__0_carry_i_10__1/O
                         net (fo=6, routed)           0.860    11.925    L_reg/L_4d7e83db_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.326    12.251 r  L_reg/L_4d7e83db_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.251    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.891 r  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0__0_carry/O[3]
                         net (fo=9, routed)           1.205    14.097    L_reg/L_4d7e83db_remainder0_4[3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.332    14.429 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=7, routed)           1.289    15.717    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.326    16.043 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.444    16.487    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124    16.611 f  L_reg/i__carry__0_i_10__3/O
                         net (fo=6, routed)           0.428    17.039    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.163 r  L_reg/timerseg_OBUF[0]_inst_i_9/O
                         net (fo=2, routed)           0.990    18.154    L_reg/timerseg_OBUF[0]_inst_i_9_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.150    18.304 f  L_reg/timerseg_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.452    18.755    L_reg/timerseg_OBUF[0]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.332    19.087 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.829    19.917    L_reg/i__carry_i_12__4_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124    20.041 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.404    20.445    timerseg_driver/decimal_renderer/i__carry_i_13__4[0]
    SLICE_X42Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    20.992 f  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.977    21.969    L_reg/i__carry__0_i_8__1_0[2]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.301    22.270 f  L_reg/i__carry_i_12__2/O
                         net (fo=19, routed)          1.181    23.450    L_reg/i__carry_i_12__2_n_0
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.124    23.574 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.652    24.227    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    24.351 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=9, routed)           0.990    25.340    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.118    25.458 f  L_reg/i__carry_i_21__3/O
                         net (fo=1, routed)           0.661    26.120    L_reg/i__carry_i_21__3_n_0
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    26.446 r  L_reg/i__carry_i_15__3/O
                         net (fo=3, routed)           0.986    27.432    L_reg/i__carry_i_15__3_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.124    27.556 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.106 r  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.419 f  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.881    29.300    timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.306    29.606 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.660    30.267    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124    30.391 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           0.586    30.977    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124    31.101 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=4, routed)           0.812    31.913    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.037 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.150    33.187    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I4_O)        0.124    33.311 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.427    36.738    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    40.317 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.317    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.129ns  (logic 10.435ns (29.704%)  route 24.695ns (70.296%))
  Logic Levels:           29  (CARRY4=4 LUT2=5 LUT3=3 LUT4=6 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          1.491     7.095    L_reg/Q[3]
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.219 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_10__1/O
                         net (fo=4, routed)           0.659     7.878    L_reg/L_4d7e83db_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.002 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.986     8.987    L_reg/L_4d7e83db_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X45Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.111 f  L_reg/L_4d7e83db_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.832     9.944    L_reg/L_4d7e83db_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X45Y44         LUT4 (Prop_lut4_I2_O)        0.124    10.068 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.848    10.915    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.150    11.065 r  L_reg/L_4d7e83db_remainder0__0_carry_i_10__1/O
                         net (fo=6, routed)           0.860    11.925    L_reg/L_4d7e83db_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.326    12.251 r  L_reg/L_4d7e83db_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.251    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.891 r  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0__0_carry/O[3]
                         net (fo=9, routed)           1.205    14.097    L_reg/L_4d7e83db_remainder0_4[3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.332    14.429 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=7, routed)           1.289    15.717    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.326    16.043 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.444    16.487    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124    16.611 f  L_reg/i__carry__0_i_10__3/O
                         net (fo=6, routed)           0.428    17.039    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.163 r  L_reg/timerseg_OBUF[0]_inst_i_9/O
                         net (fo=2, routed)           0.990    18.154    L_reg/timerseg_OBUF[0]_inst_i_9_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.150    18.304 f  L_reg/timerseg_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.452    18.755    L_reg/timerseg_OBUF[0]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.332    19.087 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.829    19.917    L_reg/i__carry_i_12__4_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124    20.041 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.404    20.445    timerseg_driver/decimal_renderer/i__carry_i_13__4[0]
    SLICE_X42Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    20.992 f  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.977    21.969    L_reg/i__carry__0_i_8__1_0[2]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.301    22.270 f  L_reg/i__carry_i_12__2/O
                         net (fo=19, routed)          1.181    23.450    L_reg/i__carry_i_12__2_n_0
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.124    23.574 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.652    24.227    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    24.351 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=9, routed)           0.990    25.340    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.118    25.458 f  L_reg/i__carry_i_21__3/O
                         net (fo=1, routed)           0.661    26.120    L_reg/i__carry_i_21__3_n_0
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    26.446 r  L_reg/i__carry_i_15__3/O
                         net (fo=3, routed)           0.986    27.432    L_reg/i__carry_i_15__3_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.124    27.556 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.106 r  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.419 f  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.881    29.300    timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.306    29.606 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.660    30.267    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124    30.391 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           0.823    31.214    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    31.338 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.649    31.987    L_reg/timerseg_OBUF[1]_inst_i_1_2
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124    32.111 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.009    33.120    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124    33.244 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.508    36.752    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.278 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.278    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.084ns  (logic 10.739ns (30.610%)  route 24.345ns (69.391%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.811     7.376    L_reg/D_registers_q_reg[2][9]_0[1]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.297     7.673 f  L_reg/L_4d7e83db_remainder0__0_carry_i_22/O
                         net (fo=2, routed)           0.738     8.411    L_reg/L_4d7e83db_remainder0__0_carry_i_22_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.535 f  L_reg/L_4d7e83db_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           1.028     9.563    L_reg/L_4d7e83db_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.152     9.715 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           1.097    10.812    L_reg/L_4d7e83db_remainder0__0_carry__1_i_6_n_0
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.326    11.138 r  L_reg/L_4d7e83db_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.701    11.839    L_reg/L_4d7e83db_remainder0__0_carry_i_18_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.117    11.956 f  L_reg/L_4d7e83db_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.800    12.755    L_reg/L_4d7e83db_remainder0__0_carry_i_10_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.332    13.087 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.520    13.607    aseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    14.186 f  aseg_driver/decimal_renderer/L_4d7e83db_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           1.565    15.751    L_reg/L_4d7e83db_remainder0[10]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.301    16.052 r  L_reg/i__carry_i_24__0/O
                         net (fo=4, routed)           1.115    17.167    L_reg/i__carry_i_24__0_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    17.291 r  L_reg/i__carry_i_31/O
                         net (fo=3, routed)           1.133    18.424    L_reg/i__carry_i_31_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I1_O)        0.124    18.548 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.813    19.361    L_reg/i__carry_i_15__0_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I4_O)        0.124    19.485 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=2, routed)           0.789    20.275    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X41Y32         LUT4 (Prop_lut4_I3_O)        0.152    20.427 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.641    21.068    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.332    21.400 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.400    aseg_driver/decimal_renderer/i__carry__0_i_12_0[2]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.798 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.798    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.037 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.031    23.068    L_reg/i__carry_i_13__0[2]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.302    23.370 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.650    24.021    aseg_driver/decimal_renderer/i__carry__0_i_16_1
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124    24.145 f  aseg_driver/decimal_renderer/i__carry_i_13__0/O
                         net (fo=15, routed)          1.166    25.311    L_reg/i__carry__0_i_4_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.150    25.461 f  L_reg/i__carry__0_i_16/O
                         net (fo=4, routed)           1.192    26.653    L_reg/i__carry__0_i_16_n_0
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.354    27.007 r  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.967    27.974    L_reg/i__carry_i_16_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I3_O)        0.348    28.322 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    28.322    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_0[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.723 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.723    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.962 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.814    29.775    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.302    30.077 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.302    30.380    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.124    30.504 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.807    31.310    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.434 r  L_reg/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.154    31.589    L_reg/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.713 r  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.797    32.510    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.556    34.190    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.150    34.340 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.157    36.497    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.733    40.230 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.230    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.033ns  (logic 10.502ns (29.977%)  route 24.531ns (70.023%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.811     7.376    L_reg/D_registers_q_reg[2][9]_0[1]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.297     7.673 f  L_reg/L_4d7e83db_remainder0__0_carry_i_22/O
                         net (fo=2, routed)           0.738     8.411    L_reg/L_4d7e83db_remainder0__0_carry_i_22_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.535 f  L_reg/L_4d7e83db_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           1.028     9.563    L_reg/L_4d7e83db_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.152     9.715 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           1.097    10.812    L_reg/L_4d7e83db_remainder0__0_carry__1_i_6_n_0
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.326    11.138 r  L_reg/L_4d7e83db_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.701    11.839    L_reg/L_4d7e83db_remainder0__0_carry_i_18_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.117    11.956 f  L_reg/L_4d7e83db_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.800    12.755    L_reg/L_4d7e83db_remainder0__0_carry_i_10_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.332    13.087 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.520    13.607    aseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    14.186 f  aseg_driver/decimal_renderer/L_4d7e83db_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           1.565    15.751    L_reg/L_4d7e83db_remainder0[10]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.301    16.052 r  L_reg/i__carry_i_24__0/O
                         net (fo=4, routed)           1.115    17.167    L_reg/i__carry_i_24__0_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    17.291 r  L_reg/i__carry_i_31/O
                         net (fo=3, routed)           1.133    18.424    L_reg/i__carry_i_31_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I1_O)        0.124    18.548 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.813    19.361    L_reg/i__carry_i_15__0_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I4_O)        0.124    19.485 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=2, routed)           0.789    20.275    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X41Y32         LUT4 (Prop_lut4_I3_O)        0.152    20.427 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.641    21.068    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.332    21.400 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.400    aseg_driver/decimal_renderer/i__carry__0_i_12_0[2]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.798 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.798    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.037 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.031    23.068    L_reg/i__carry_i_13__0[2]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.302    23.370 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.650    24.021    aseg_driver/decimal_renderer/i__carry__0_i_16_1
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124    24.145 f  aseg_driver/decimal_renderer/i__carry_i_13__0/O
                         net (fo=15, routed)          1.166    25.311    L_reg/i__carry__0_i_4_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.150    25.461 f  L_reg/i__carry__0_i_16/O
                         net (fo=4, routed)           1.192    26.653    L_reg/i__carry__0_i_16_n_0
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.354    27.007 r  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.967    27.974    L_reg/i__carry_i_16_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I3_O)        0.348    28.322 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    28.322    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_0[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.723 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.723    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.962 f  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.814    29.775    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.302    30.077 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.302    30.380    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.124    30.504 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.807    31.310    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.434 f  L_reg/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.154    31.589    L_reg/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.713 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.797    32.510    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.556    34.190    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X56Y32         LUT4 (Prop_lut4_I3_O)        0.124    34.314 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.344    36.658    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    40.180 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.180    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.833ns  (logic 10.483ns (30.095%)  route 24.350ns (69.905%))
  Logic Levels:           29  (CARRY4=4 LUT2=5 LUT3=3 LUT4=7 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=15, routed)          1.491     7.095    L_reg/Q[3]
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.124     7.219 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_10__1/O
                         net (fo=4, routed)           0.659     7.878    L_reg/L_4d7e83db_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.002 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.986     8.987    L_reg/L_4d7e83db_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X45Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.111 f  L_reg/L_4d7e83db_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.832     9.944    L_reg/L_4d7e83db_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X45Y44         LUT4 (Prop_lut4_I2_O)        0.124    10.068 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.848    10.915    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.150    11.065 r  L_reg/L_4d7e83db_remainder0__0_carry_i_10__1/O
                         net (fo=6, routed)           0.860    11.925    L_reg/L_4d7e83db_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.326    12.251 r  L_reg/L_4d7e83db_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.251    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.891 r  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0__0_carry/O[3]
                         net (fo=9, routed)           1.205    14.097    L_reg/L_4d7e83db_remainder0_4[3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.332    14.429 f  L_reg/i__carry__0_i_17__2/O
                         net (fo=7, routed)           1.289    15.717    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.326    16.043 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.444    16.487    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.124    16.611 f  L_reg/i__carry__0_i_10__3/O
                         net (fo=6, routed)           0.428    17.039    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    17.163 r  L_reg/timerseg_OBUF[0]_inst_i_9/O
                         net (fo=2, routed)           0.990    18.154    L_reg/timerseg_OBUF[0]_inst_i_9_n_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.150    18.304 f  L_reg/timerseg_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.452    18.755    L_reg/timerseg_OBUF[0]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.332    19.087 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.829    19.917    L_reg/i__carry_i_12__4_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124    20.041 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.404    20.445    timerseg_driver/decimal_renderer/i__carry_i_13__4[0]
    SLICE_X42Y44         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    20.992 f  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.977    21.969    L_reg/i__carry__0_i_8__1_0[2]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.301    22.270 f  L_reg/i__carry_i_12__2/O
                         net (fo=19, routed)          1.181    23.450    L_reg/i__carry_i_12__2_n_0
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.124    23.574 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.652    24.227    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.124    24.351 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=9, routed)           0.990    25.340    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.118    25.458 f  L_reg/i__carry_i_21__3/O
                         net (fo=1, routed)           0.661    26.120    L_reg/i__carry_i_21__3_n_0
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    26.446 r  L_reg/i__carry_i_15__3/O
                         net (fo=3, routed)           0.986    27.432    L_reg/i__carry_i_15__3_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.124    27.556 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.106 r  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.106    timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.419 f  timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.881    29.300    timerseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.306    29.606 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.660    30.267    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124    30.391 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           0.586    30.977    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124    31.101 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=4, routed)           0.812    31.913    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.037 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.834    32.872    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124    32.996 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.412    36.407    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.981 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.981    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.811ns  (logic 10.504ns (30.174%)  route 24.307ns (69.826%))
  Logic Levels:           29  (CARRY4=5 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.811     7.376    L_reg/D_registers_q_reg[2][9]_0[1]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.297     7.673 f  L_reg/L_4d7e83db_remainder0__0_carry_i_22/O
                         net (fo=2, routed)           0.738     8.411    L_reg/L_4d7e83db_remainder0__0_carry_i_22_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.535 f  L_reg/L_4d7e83db_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           1.028     9.563    L_reg/L_4d7e83db_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.152     9.715 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           1.097    10.812    L_reg/L_4d7e83db_remainder0__0_carry__1_i_6_n_0
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.326    11.138 r  L_reg/L_4d7e83db_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.701    11.839    L_reg/L_4d7e83db_remainder0__0_carry_i_18_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.117    11.956 f  L_reg/L_4d7e83db_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.800    12.755    L_reg/L_4d7e83db_remainder0__0_carry_i_10_n_0
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.332    13.087 r  L_reg/L_4d7e83db_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.520    13.607    aseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    14.186 f  aseg_driver/decimal_renderer/L_4d7e83db_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           1.565    15.751    L_reg/L_4d7e83db_remainder0[10]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.301    16.052 r  L_reg/i__carry_i_24__0/O
                         net (fo=4, routed)           1.115    17.167    L_reg/i__carry_i_24__0_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.124    17.291 r  L_reg/i__carry_i_31/O
                         net (fo=3, routed)           1.133    18.424    L_reg/i__carry_i_31_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I1_O)        0.124    18.548 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.813    19.361    L_reg/i__carry_i_15__0_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I4_O)        0.124    19.485 r  L_reg/i__carry__0_i_10__4/O
                         net (fo=2, routed)           0.789    20.275    L_reg/i__carry__0_i_10__4_n_0
    SLICE_X41Y32         LUT4 (Prop_lut4_I3_O)        0.152    20.427 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.641    21.068    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.332    21.400 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    21.400    aseg_driver/decimal_renderer/i__carry__0_i_12_0[2]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.798 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.798    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.037 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.031    23.068    L_reg/i__carry_i_13__0[2]
    SLICE_X41Y32         LUT5 (Prop_lut5_I2_O)        0.302    23.370 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.650    24.021    aseg_driver/decimal_renderer/i__carry__0_i_16_1
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124    24.145 f  aseg_driver/decimal_renderer/i__carry_i_13__0/O
                         net (fo=15, routed)          1.166    25.311    L_reg/i__carry__0_i_4_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I4_O)        0.150    25.461 f  L_reg/i__carry__0_i_16/O
                         net (fo=4, routed)           1.192    26.653    L_reg/i__carry__0_i_16_n_0
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.354    27.007 r  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.967    27.974    L_reg/i__carry_i_16_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I3_O)        0.348    28.322 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    28.322    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_0[3]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.723 r  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.723    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.962 f  aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.814    29.775    aseg_driver/decimal_renderer/L_4d7e83db_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.302    30.077 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.302    30.380    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X42Y31         LUT5 (Prop_lut5_I4_O)        0.124    30.504 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.807    31.310    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.434 f  L_reg/aseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.154    31.589    L_reg/aseg_OBUF[10]_inst_i_29_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.713 f  L_reg/aseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.797    32.510    L_reg/aseg_OBUF[10]_inst_i_19_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.531    34.165    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.124    34.289 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.145    36.434    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    39.958 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.958    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.396ns (78.138%)  route 0.391ns (21.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.701 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.391     2.091    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.324 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.324    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.367ns (75.822%)  route 0.436ns (24.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.436     2.113    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.439ns (71.519%)  route 0.573ns (28.481%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=7, routed)           0.145     1.847    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X64Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.892 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.428     2.320    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.550 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.550    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_277766654[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.421ns (68.649%)  route 0.649ns (31.351%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.593     1.537    forLoop_idx_0_277766654[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  forLoop_idx_0_277766654[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_277766654[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.167     1.845    forLoop_idx_0_277766654[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.890 r  forLoop_idx_0_277766654[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=27, routed)          0.481     2.372    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.606 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.606    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_277766654[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.475ns (70.292%)  route 0.624ns (29.708%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.592     1.536    forLoop_idx_0_277766654[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  forLoop_idx_0_277766654[1].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  forLoop_idx_0_277766654[1].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=5, routed)           0.155     1.839    forLoop_idx_0_277766654[1].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X60Y54         LUT6 (Prop_lut6_I3_O)        0.098     1.937 r  forLoop_idx_0_277766654[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=17, routed)          0.468     2.405    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.635 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.635    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.433ns (66.926%)  route 0.708ns (33.074%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.325     1.973    bseg_driver/ctr/S[1]
    SLICE_X58Y34         LUT2 (Prop_lut2_I1_O)        0.045     2.018 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.384     2.402    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.649 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.649    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.383ns (62.321%)  route 0.836ns (37.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.836     2.486    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.728 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.728    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1822230826[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.510ns  (logic 1.615ns (35.811%)  route 2.895ns (64.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.351     3.842    forLoop_idx_0_1822230826[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.966 r  forLoop_idx_0_1822230826[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.544     4.510    forLoop_idx_0_1822230826[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X52Y56         SRLC32E                                      r  forLoop_idx_0_1822230826[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.442     4.846    forLoop_idx_0_1822230826[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y56         SRLC32E                                      r  forLoop_idx_0_1822230826[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.353ns  (logic 1.617ns (37.154%)  route 2.736ns (62.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.396     3.889    forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.013 r  forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.340     4.353    forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y52         SRLC32E                                      r  forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.509     4.913    forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y52         SRLC32E                                      r  forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.288ns  (logic 1.628ns (37.963%)  route 2.660ns (62.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.744     4.288    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.288ns  (logic 1.628ns (37.963%)  route 2.660ns (62.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.744     4.288    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.288ns  (logic 1.628ns (37.963%)  route 2.660ns (62.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.744     4.288    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.288ns  (logic 1.628ns (37.963%)  route 2.660ns (62.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.744     4.288    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.288ns  (logic 1.628ns (37.963%)  route 2.660ns (62.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.744     4.288    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.625ns (38.915%)  route 2.550ns (61.085%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.862     3.362    forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.486 r  forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.689     4.175    forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y60         SRLC32E                                      r  forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.506     4.910    forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y60         SRLC32E                                      r  forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.619ns (39.026%)  route 2.529ns (60.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.041     3.536    forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.660 r  forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.488     4.148    forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y60         SRLC32E                                      r  forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.506     4.910    forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y60         SRLC32E                                      r  forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.955ns  (logic 1.611ns (40.728%)  route 2.344ns (59.272%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.857     3.344    forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.468 r  forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.488     3.955    forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y52         SRLC32E                                      r  forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.509     4.913    forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y52         SRLC32E                                      r  forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_277766654[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.307ns (32.108%)  route 0.649ns (67.892%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.419     0.681    forLoop_idx_0_277766654[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.726 r  forLoop_idx_0_277766654[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.230     0.956    forLoop_idx_0_277766654[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y57         SRLC32E                                      r  forLoop_idx_0_277766654[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.862     2.052    forLoop_idx_0_277766654[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y57         SRLC32E                                      r  forLoop_idx_0_277766654[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.311ns (26.382%)  route 0.868ns (73.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.672     0.938    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.983 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.197     1.179    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y57         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y57         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.300ns (24.866%)  route 0.905ns (75.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.727     0.981    forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.026 r  forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.179     1.205    forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y52         SRLC32E                                      r  forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.863     2.052    forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y52         SRLC32E                                      r  forLoop_idx_0_277766654[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.313ns (24.056%)  route 0.989ns (75.944%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.732     1.000    forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.258     1.303    forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y60         SRLC32E                                      r  forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.860     2.049    forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y60         SRLC32E                                      r  forLoop_idx_0_1822230826[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.307ns (23.403%)  route 1.006ns (76.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.827     1.090    forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.135 r  forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.179     1.313    forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y60         SRLC32E                                      r  forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.860     2.049    forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y60         SRLC32E                                      r  forLoop_idx_0_1822230826[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.306ns (22.691%)  route 1.043ns (77.309%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.930     1.191    forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.236 r  forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.113     1.349    forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y52         SRLC32E                                      r  forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.863     2.052    forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y52         SRLC32E                                      r  forLoop_idx_0_1822230826[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.316ns (21.650%)  route 1.145ns (78.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.378     1.461    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.316ns (21.650%)  route 1.145ns (78.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.378     1.461    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.316ns (21.650%)  route 1.145ns (78.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.378     1.461    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.316ns (21.650%)  route 1.145ns (78.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.378     1.461    reset_cond/M_reset_cond_in
    SLICE_X64Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





