xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Motor.srcs/sources_1/ip/clock_mig"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Motor.srcs/sources_1/ip/clock_mig"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2017.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Motor.srcs/sources_1/ip/clock_mig"
clock_mig_sim_netlist.v,verilog,xil_defaultlib,../../../../Motor.srcs/sources_1/ip/clock_mig/clock_mig_sim_netlist.v,incdir="../../../../Motor.srcs/sources_1/ip/clock_mig"
glbl.v,Verilog,xil_defaultlib,glbl.v
