// Seed: 1637138353
module module_0 (
    input tri1  id_0,
    input tri1  id_1,
    input uwire id_2,
    input tri   id_3,
    input wand  id_4
);
  logic id_6 = (id_1), id_7, id_8, id_9;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input supply0 id_2,
    input tri1 id_3
    , id_20,
    input uwire id_4,
    output tri1 id_5,
    output uwire id_6,
    output tri id_7,
    output wor id_8,
    input supply1 id_9,
    input supply1 id_10,
    output wire id_11,
    input tri1 id_12,
    input tri0 id_13,
    output wand id_14,
    output supply0 id_15,
    output tri0 id_16,
    output supply0 id_17,
    output tri id_18
);
  assign id_5  = id_12 == -1'b0;
  assign id_20 = id_10 == id_20 ? -1'b0 : id_2;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_13,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
