
# FPGA-based Hardware Accelerator of Convolutional Neural Network 

Progress :
- ### 17th April: Revised Python Programming language
- ### 18th April: Revised Verilog HDL basics through NPTEL Lectures
- ### 19th April: Tried solving HDL Bits questions
- ### 20th April: Introduction to Convolutional Neural Networks by Prof. Fei Fei

- ### 6th June: Got introduced to Digilent ZedBoard. Read the Zedboard datasheet.
- ### 7th June: RISC-V Add, immediate instructions
- ### 8th June: RISCV ISA, RISCV Fields: R,I,S. Designed 32-bit ALU in Verilog.
- ### 9th June: Designed ALU Decoder, Main Decoder, Data Memory, Instruction Memory,    32-bit Adder, 2x1,3x1,4x1 Multiplexer
- ### 10th June: Designed fetch_decode register, decode_execute register, execute_memory register, memory_writeback register, write back multiplexer, register file, program counter multiplexer,
- ### 11th June: forwardAmux, forwardBmux,id_ex_ctrl,ex_mem_ctrl,mem_wb_ctrl, datapath, controller,hazard unit
