vcom D:/HLS-Test/SPI_sysc/tristate_pin.vhdl
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:49:05 on May 01,2022
# vcom -reportprogress 300 D:/HLS-Test/SPI_sysc/tristate_pin.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bidir
# -- Compiling architecture maxpld of bidir
# End time: 21:49:05 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom D:/HLS-Test/SPI_sysc/spi_cs_gen.vhdl
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:49:10 on May 01,2022
# vcom -reportprogress 300 D:/HLS-Test/SPI_sysc/spi_cs_gen.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity spi_cs_generator
# -- Compiling architecture rtl of spi_cs_generator
# End time: 21:49:10 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom D:/HLS-Test/SPI_sysc/spi_sclk_gen.vhdl
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:49:17 on May 01,2022
# vcom -reportprogress 300 D:/HLS-Test/SPI_sysc/spi_sclk_gen.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity spi_sclk_generator
# -- Compiling architecture rtl of spi_sclk_generator
# End time: 21:49:17 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom D:/HLS-Test/SPI_sysc/spi_sdio.vhdl
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:55:28 on May 01,2022
# vcom -reportprogress 300 D:/HLS-Test/SPI_sysc/spi_sdio.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spi_sdio
# -- Compiling architecture rtl of spi_sdio
# End time: 21:55:28 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom D:/HLS-Test/SPI_sysc/spi_top.vhdl
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:55:32 on May 01,2022
# vcom -reportprogress 300 D:/HLS-Test/SPI_sysc/spi_top.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity spi_top
# -- Compiling architecture rtl of spi_top
# -- Loading entity spi_sclk_generator
# -- Loading entity spi_cs_generator
# -- Loading package NUMERIC_STD
# -- Loading entity spi_sdio
# -- Loading entity bidir
# End time: 21:55:32 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom D:/HLS-Test/SPI_sysc/uart_rx.vhdl
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:55:34 on May 01,2022
# vcom -reportprogress 300 D:/HLS-Test/SPI_sysc/uart_rx.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_RX
# -- Compiling architecture rtl of UART_RX
# End time: 21:55:34 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom D:/HLS-Test/SPI_sysc/uart_tx.vhdl
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:55:35 on May 01,2022
# vcom -reportprogress 300 D:/HLS-Test/SPI_sysc/uart_tx.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_TX
# -- Compiling architecture RTL of UART_TX
# End time: 21:55:35 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom D:/HLS-Test/SPI_sysc/transmit_top.vhdl
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:55:37 on May 01,2022
# vcom -reportprogress 300 D:/HLS-Test/SPI_sysc/transmit_top.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity transmit_top
# -- Compiling architecture rtl of transmit_top
# -- Loading entity UART_RX
# -- Loading entity UART_TX
# -- Loading entity spi_top
# End time: 21:55:37 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
set PrefMain(saveFile) compile_spi
# compile_spi
do compile_this.do
# Cannot open macro file: compile_this.do
