 
****************************************
Report : qor
Design : s9234
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:01:04 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          9.71
  Critical Path Slack:           0.22
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                495
  Buf/Inv Cell Count:              52
  Buf Cell Count:                   1
  Inv Cell Count:                  51
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       370
  Sequential Cell Count:          125
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      842.233222
  Noncombinational Area:   825.968027
  Buf/Inv Area:             66.839872
  Total Buffer Area:             2.03
  Total Inverter Area:          64.81
  Macro/Black Box Area:      0.000000
  Net Area:                326.382776
  -----------------------------------
  Cell Area:              1668.201249
  Design Area:            1994.584026


  Design Rules
  -----------------------------------
  Total Number of Nets:           560
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                  0.18
  Mapping Optimization:                1.05
  -----------------------------------------
  Overall Compile Time:                9.91
  Overall Compile Wall Clock Time:    10.15

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
