// Seed: 2615251992
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output wand id_4,
    output tri1 id_5,
    input wor id_6,
    output tri id_7,
    input tri id_8,
    output supply1 id_9,
    input supply0 id_10,
    input wire id_11
);
  assign id_5 = 1;
  uwire id_13;
  wire  id_14;
  assign id_13 = 1;
  wire id_15 = !1'b0;
  wire id_16;
endmodule
module module_1 (
    input  wor  id_0,
    output wand id_1,
    input  wand id_2,
    input  tri0 id_3
);
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.type_17 = 0;
endmodule
