Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/Designs/DCSE/FPGA Prototyping/UART/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to D:/Designs/DCSE/FPGA Prototyping/UART/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: uart_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_test"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : uart_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : uart_test.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/mod_m_counter.vhd" in Library work.
Architecture behavioral of Entity mod_m_counter is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/uart_rx.vhd" in Library work.
Architecture behavioral of Entity uart_rx is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/fifo.vhd" in Library work.
Architecture behavioral of Entity fifo is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/uart_tx.vhd" in Library work.
Architecture behavioral of Entity uart_tx is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/uart.vhd" in Library work.
Architecture behavioral of Entity uart is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/debounce.vhd" in Library work.
Architecture imp_fsmd_arch of Entity debounce is up to date.
Compiling vhdl file "D:/Designs/DCSE/FPGA Prototyping/UART/uart_test.vhd" in Library work.
Architecture behavioral of Entity uart_test is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <uart_test> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uart> in library <work> (architecture <Behavioral>) with generics.
	DBIT = 8
	DVSR = 163
	DVSR_BIT = 8
	FIFO_W = 2
	SB_TICK = 16

Analyzing hierarchy for entity <debounce> in library <work> (architecture <imp_fsmd_arch>).

Analyzing hierarchy for entity <mod_m_counter> in library <work> (architecture <Behavioral>) with generics.
	M = 163
	N = 8

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <Behavioral>) with generics.
	DBIT = 8
	SB_TICK = 16

Analyzing hierarchy for entity <fifo> in library <work> (architecture <Behavioral>) with generics.
	B = 8
	W = 2

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <Behavioral>) with generics.
	DBIT = 8
	SB_TICK = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <uart_test> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/Designs/DCSE/FPGA Prototyping/UART/uart_test.vhd" line 58: Unconnected output port 'db_level' of component 'debounce'.
Entity <uart_test> analyzed. Unit <uart_test> generated.

Analyzing generic Entity <uart> in library <work> (Architecture <Behavioral>).
	DBIT = 8
	DVSR = 163
	DVSR_BIT = 8
	FIFO_W = 2
	SB_TICK = 16
WARNING:Xst:753 - "D:/Designs/DCSE/FPGA Prototyping/UART/uart.vhd" line 59: Unconnected output port 'q' of component 'mod_m_counter'.
WARNING:Xst:753 - "D:/Designs/DCSE/FPGA Prototyping/UART/uart.vhd" line 72: Unconnected output port 'full' of component 'fifo'.
Entity <uart> analyzed. Unit <uart> generated.

Analyzing generic Entity <mod_m_counter> in library <work> (Architecture <Behavioral>).
	M = 163
	N = 8
Entity <mod_m_counter> analyzed. Unit <mod_m_counter> generated.

Analyzing generic Entity <uart_rx> in library <work> (Architecture <Behavioral>).
	DBIT = 8
	SB_TICK = 16
Entity <uart_rx> analyzed. Unit <uart_rx> generated.

Analyzing generic Entity <fifo> in library <work> (Architecture <Behavioral>).
	B = 8
	W = 2
Entity <fifo> analyzed. Unit <fifo> generated.

Analyzing generic Entity <uart_tx> in library <work> (Architecture <Behavioral>).
	DBIT = 8
	SB_TICK = 16
Entity <uart_tx> analyzed. Unit <uart_tx> generated.

Analyzing Entity <debounce> in library <work> (Architecture <imp_fsmd_arch>).
Entity <debounce> analyzed. Unit <debounce> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/UART/debounce.vhd".
WARNING:Xst:1780 - Signal <q_zero> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <q_load> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <q_dec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero                                           |
    | Power Up State     |     | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit subtractor for signal <q_next$share0000> created at line 63.
    Found 21-bit register for signal <q_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <debounce> synthesized.


Synthesizing Unit <mod_m_counter>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/UART/mod_m_counter.vhd".
    Found 8-bit adder for signal <r_next$addsub0000> created at line 55.
    Found 8-bit register for signal <r_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod_m_counter> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/UART/uart_rx.vhd".
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 98.
    Found 4-bit register for signal <s_reg>.
    Found 4-bit adder for signal <s_reg$share0000> created at line 74.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <fifo>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/UART/fifo.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <r_data>.
    Found 32-bit register for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit comparator equal for signal <empty_reg$cmp_eq0000> created at line 111.
    Found 1-bit 4-to-1 multiplexer for signal <empty_reg$mux0000> created at line 105.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit comparator equal for signal <full_reg$cmp_eq0000> created at line 119.
    Found 1-bit 4-to-1 multiplexer for signal <full_reg$mux0000> created at line 105.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <r_ptr_reg$mux0000> created at line 105.
    Found 2-bit adder for signal <r_ptr_succ$add0000> created at line 95.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <w_ptr_reg$mux0000> created at line 105.
    Found 2-bit adder for signal <w_ptr_succ$add0000> created at line 94.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <fifo> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/UART/uart_tx.vhd".
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 107.
    Found 4-bit adder for signal <s_next$add0000> created at line 95.
    Found 4-bit register for signal <s_reg>.
    Found 1-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/UART/uart.vhd".
Unit <uart> synthesized.


Synthesizing Unit <uart_test>.
    Related source file is "D:/Designs/DCSE/FPGA Prototyping/UART/uart_test.vhd".
WARNING:Xst:646 - Signal <tx_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <uart_test> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 2-bit adder                                           : 4
 21-bit subtractor                                     : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 8-bit adder                                           : 1
# Registers                                            : 25
 1-bit register                                        : 5
 2-bit register                                        : 4
 21-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 11
# Comparators                                          : 4
 2-bit comparator equal                                : 4
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <uart_unit/uart_tx_unit/state_reg/FSM> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 10
 stop  | 11
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <uart_unit/uart_rx_unit/state_reg/FSM> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 10
 stop  | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <btn_db_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 10
 one   | 11
 wait1 | 01
-------------------
Loading device for application Rf_Device from file '3s700a.nph' in environment C:\Xilinx\10.1\ISE.
WARNING:Xst:1710 - FF/Latch <array_reg_2_0> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_2_2> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_2_4> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_2_6> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_0_0> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_0_2> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_0_4> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_0_6> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_1_0> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_1_2> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_1_4> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_1_6> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_3_0> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_3_2> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_3_4> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_3_6> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 2-bit adder                                           : 4
 21-bit subtractor                                     : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 8-bit adder                                           : 1
# Registers                                            : 142
 Flip-Flops                                            : 142
# Comparators                                          : 4
 2-bit comparator equal                                : 4
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <uart_test> ...

Optimizing unit <debounce> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <uart_rx> ...

Optimizing unit <fifo> ...

Optimizing unit <uart_tx> ...
WARNING:Xst:1710 - FF/Latch <uart_unit/fifo_tx_unit/array_reg_3_6> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_3_4> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_3_2> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_3_0> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_1_6> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_1_4> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_1_2> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_1_0> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_0_6> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_0_4> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_0_2> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_0_0> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_2_6> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_2_4> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_2_2> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_unit/fifo_tx_unit/array_reg_2_0> (without init value) has a constant value of 0 in block <uart_test>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <uart_unit/fifo_tx_unit/array_reg_1_7> in Unit <uart_test> is equivalent to the following 3 FFs/Latches, which will be removed : <uart_unit/fifo_tx_unit/array_reg_1_5> <uart_unit/fifo_tx_unit/array_reg_1_3> <uart_unit/fifo_tx_unit/array_reg_1_1> 
INFO:Xst:2261 - The FF/Latch <uart_unit/fifo_tx_unit/array_reg_2_7> in Unit <uart_test> is equivalent to the following 3 FFs/Latches, which will be removed : <uart_unit/fifo_tx_unit/array_reg_2_5> <uart_unit/fifo_tx_unit/array_reg_2_3> <uart_unit/fifo_tx_unit/array_reg_2_1> 
INFO:Xst:2261 - The FF/Latch <uart_unit/fifo_tx_unit/array_reg_0_7> in Unit <uart_test> is equivalent to the following 3 FFs/Latches, which will be removed : <uart_unit/fifo_tx_unit/array_reg_0_5> <uart_unit/fifo_tx_unit/array_reg_0_3> <uart_unit/fifo_tx_unit/array_reg_0_1> 
INFO:Xst:2261 - The FF/Latch <uart_unit/fifo_tx_unit/array_reg_3_7> in Unit <uart_test> is equivalent to the following 3 FFs/Latches, which will be removed : <uart_unit/fifo_tx_unit/array_reg_3_5> <uart_unit/fifo_tx_unit/array_reg_3_3> <uart_unit/fifo_tx_unit/array_reg_3_1> 
Found area constraint ratio of 100 (+ 5) on block uart_test, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 114
 Flip-Flops                                            : 114

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uart_test.ngr
Top Level Output File Name         : uart_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 302
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 1
#      LUT2                        : 9
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 47
#      LUT3_D                      : 3
#      LUT3_L                      : 4
#      LUT4                        : 130
#      LUT4_D                      : 10
#      LUT4_L                      : 7
#      MUXCY                       : 26
#      MUXF5                       : 18
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 114
#      FDC                         : 67
#      FDCE                        : 44
#      FDP                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                      134  out of   5888     2%  
 Number of Slice Flip Flops:            114  out of  11776     0%  
 Number of 4 input LUTs:                235  out of  11776     1%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    372     2%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 114   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 114   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.144ns (Maximum Frequency: 98.580MHz)
   Minimum input arrival time before clock: 10.352ns
   Maximum output required time after clock: 7.700ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.144ns (frequency: 98.580MHz)
  Total number of paths / destination ports: 7951 / 153
-------------------------------------------------------------------------
Delay:               10.144ns (Levels of Logic = 8)
  Source:            uart_unit/baud_gen_unit/r_reg_3 (FF)
  Destination:       uart_unit/fifo_tx_unit/empty_reg (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uart_unit/baud_gen_unit/r_reg_3 to uart_unit/fifo_tx_unit/empty_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.674  uart_unit/baud_gen_unit/r_reg_3 (uart_unit/baud_gen_unit/r_reg_3)
     LUT4_D:I0->O          8   0.648   0.837  uart_unit/baud_gen_unit/r_next_cmp_eq000022 (uart_unit/baud_gen_unit/r_next_cmp_eq000022)
     LUT2:I1->O           18   0.643   1.071  uart_unit/baud_gen_unit/r_next_cmp_eq000023 (uart_unit/tick)
     LUT4_D:I3->LO         1   0.648   0.132  uart_unit/uart_tx_unit/state_reg_FSM_FFd1-In1 (N172)
     LUT3:I2->O            9   0.648   0.823  uart_unit/uart_tx_unit/tx_done_tick1 (uart_unit/tx_done_tick)
     LUT4:I3->O            3   0.648   0.534  uart_unit/fifo_tx_unit/Mmux_empty_reg_mux00001_SW0 (N36)
     LUT4:I3->O            1   0.648   0.000  btn_db_unit/db_tick1_SW15_F (N115)
     MUXF5:I0->O           1   0.276   0.423  btn_db_unit/db_tick1_SW15 (N89)
     LUT4:I3->O            1   0.648   0.000  uart_unit/fifo_tx_unit/Mmux_empty_reg_mux00001 (uart_unit/fifo_tx_unit/empty_reg_mux0000)
     FDP:D                     0.252          uart_unit/fifo_tx_unit/empty_reg
    ----------------------------------------
    Total                     10.144ns (5.650ns logic, 4.494ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 744 / 39
-------------------------------------------------------------------------
Offset:              10.352ns (Levels of Logic = 7)
  Source:            btn (PAD)
  Destination:       uart_unit/fifo_tx_unit/array_reg_3_7 (FF)
  Destination Clock: clk rising

  Data Path: btn to uart_unit/fifo_tx_unit/array_reg_3_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   0.849   1.404  btn_IBUF (btn_IBUF)
     LUT3_D:I0->O         26   0.648   1.292  btn_db_unit/q_next<0>21 (btn_db_unit/N1)
     LUT4:I2->O            2   0.648   0.527  btn_db_unit/q_next<0>3 (btn_db_unit/q_next<0>)
     LUT4:I1->O            1   0.643   0.423  btn_db_unit/q_next<20>1_SW0 (N53)
     LUT4:I3->O            1   0.648   0.000  btn_db_unit/state_reg_cmp_eq0000_wg_lut<5> (btn_db_unit/state_reg_cmp_eq0000_wg_lut<5>)
     MUXCY:S->O           17   0.836   1.054  btn_db_unit/state_reg_cmp_eq0000_wg_cy<5> (btn_db_unit/state_reg_cmp_eq0000)
     LUT4:I3->O            1   0.648   0.420  uart_unit/fifo_tx_unit/array_reg_3_and00001 (uart_unit/fifo_tx_unit/array_reg_3_and0000)
     FDCE:CE                   0.312          uart_unit/fifo_tx_unit/array_reg_3_7
    ----------------------------------------
    Total                     10.352ns (5.232ns logic, 5.120ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 56 / 8
-------------------------------------------------------------------------
Offset:              7.700ns (Levels of Logic = 3)
  Source:            uart_unit/fifo_rx_unit/r_ptr_reg_0 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: uart_unit/fifo_rx_unit/r_ptr_reg_0 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.591   1.245  uart_unit/fifo_rx_unit/r_ptr_reg_0 (uart_unit/fifo_rx_unit/r_ptr_reg_0)
     LUT3:I0->O            1   0.648   0.000  uart_unit/fifo_rx_unit/Mmux_r_data_3 (uart_unit/fifo_rx_unit/Mmux_r_data_3)
     MUXF5:I1->O           1   0.276   0.420  uart_unit/fifo_rx_unit/Mmux_r_data_2_f5 (led_0_OBUF)
     OBUF:I->O                 4.520          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      7.700ns (6.035ns logic, 1.665ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================


Total REAL time to Xst completion: 45.00 secs
Total CPU time to Xst completion: 45.22 secs
 
--> 

Total memory usage is 201200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    5 (   0 filtered)

