#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct  4 11:35:27 2018
# Process ID: 26275
# Current directory: /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/step2
# Command line: vivado -mode tcl
# Log file: /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/step2/vivado.log
# Journal file: /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/step2/vivado.jou
#-----------------------------------------------------------
source zybo_audio_project_create.tcl 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/step2/ip_repo /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/fir.prj/solution1/impl/ip} [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fir:1.0 fir_0
endgroup
set_property name fir_left [get_bd_cells fir_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fir:1.0 fir_0
endgroup
set_property name fir_right [get_bd_cells fir_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/fir_left/s_axi_fir_io} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins fir_left/s_axi_fir_io]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/fir_right/s_axi_fir_io} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins fir_right/s_axi_fir_io]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property name xlconcat [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat/In1] [get_bd_pins fir_left/interrupt]
connect_bd_net [get_bd_pins fir_right/interrupt] [get_bd_pins xlconcat/In0]
connect_bd_net [get_bd_pins xlconcat/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
make_wrapper -files [get_files /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/step2/audio/audio.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise4/step2/audio/audio.srcs/sources_1/bd/system/hdl/system_wrapper.v
add_files -fileset constrs_1 -norecurse /home/olafur/Documents/Embedded_systems/Assignment_2/HLS_labs/lab4/zybo_audio_constraints.xdc
import_files -fileset constrs_1 /home/olafur/Documents/Embedded_systems/Assignment_2/HLS_labs/lab4/zybo_audio_constraints.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property name xlconcat_0 [get_bd_cells xlconcat]
startgroup
set_property -dict [list CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 3.3V} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run system_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
