# FPGA implementation

Here are all the Xilinx ISE project files.

## Files with hardware code

[top.v](top.v) 					- top level module defenition
 
[cpu.v](cpu.v) 					- CPU module defenition

[ControlUnit.v](ControlUnit.v) 	- CPU control unit module defenition

[ALU.v](ALU.v)					- ALU module defenition

[sign.v](sign.v) 				- increment\decrement module defenition
	
[register.v](register.v)		- register defenition

[mux.v](mux.v)					- multiplexers defenitions

[memory.v](cpu.v) 				- memory module

[seg7clk.v](seg7clk.v)			- clock divider defenition

[x4seg7.v](x4seg7.v)			- 7-segment display driver defenition
