// Seed: 1898694428
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_9, id_10 = 1, id_11, id_12, id_13, id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  id_18 :
  assert property (@(posedge 1) id_11) id_8 = 1;
  assign id_14 = 1'b0;
  wire id_19, id_20, id_21;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0(
      id_2, id_6, id_2, id_2, id_2, id_4, id_5, id_5
  );
endmodule
