#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 22 19:49:53 2023
# Process ID: 17212
# Current directory: D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2
# Command line: vivado.exe -log adda_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adda_test.tcl
# Log file: D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2/adda_test.vds
# Journal file: D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source adda_test.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 318.746 ; gain = 61.578
Command: synth_design -top adda_test -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 499.133 ; gain = 97.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adda_test' [D:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/new/adda_test.v:45]
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2/.Xil/Vivado-17212-DESKTOP-LA8ISAJ/realtime/clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock' (1#1) [D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2/.Xil/Vivado-17212-DESKTOP-LA8ISAJ/realtime/clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rom8x512' [D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2/.Xil/Vivado-17212-DESKTOP-LA8ISAJ/realtime/rom8x512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom8x512' (2#1) [D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2/.Xil/Vivado-17212-DESKTOP-LA8ISAJ/realtime/rom8x512_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/new/adda_test.v:96]
INFO: [Synth 8-6157] synthesizing module 'ila_da' [D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2/.Xil/Vivado-17212-DESKTOP-LA8ISAJ/realtime/ila_da_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_da' (3#1) [D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2/.Xil/Vivado-17212-DESKTOP-LA8ISAJ/realtime/ila_da_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/new/adda_test.v:103]
INFO: [Synth 8-6157] synthesizing module 'ila_ad' [D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2/.Xil/Vivado-17212-DESKTOP-LA8ISAJ/realtime/ila_ad_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_ad' (4#1) [D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2/.Xil/Vivado-17212-DESKTOP-LA8ISAJ/realtime/ila_ad_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_rom'. This will prevent further optimization [D:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/new/adda_test.v:90]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_da_ila'. This will prevent further optimization [D:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/new/adda_test.v:96]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_ad_ila'. This will prevent further optimization [D:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/new/adda_test.v:103]
INFO: [Synth 8-6155] done synthesizing module 'adda_test' (5#1) [D:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/new/adda_test.v:45]
WARNING: [Synth 8-3917] design adda_test has port ad_pd driven by constant 0
WARNING: [Synth 8-3917] design adda_test has port da_pd driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 554.441 ; gain = 152.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 554.441 ; gain = 152.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 554.441 ; gain = 152.469
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/ip/ila_ad/ila_ad/ila_ad_in_context.xdc] for cell 'inst_ad_ila'
Finished Parsing XDC File [d:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/ip/ila_ad/ila_ad/ila_ad_in_context.xdc] for cell 'inst_ad_ila'
Parsing XDC File [d:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/ip/ila_da/ila_da/ila_ad_in_context.xdc] for cell 'inst_da_ila'
Finished Parsing XDC File [d:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/ip/ila_da/ila_da/ila_ad_in_context.xdc] for cell 'inst_da_ila'
Parsing XDC File [d:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/ip/rom8x512/rom8x512/rom8x512_in_context.xdc] for cell 'inst_rom'
Finished Parsing XDC File [d:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/ip/rom8x512/rom8x512/rom8x512_in_context.xdc] for cell 'inst_rom'
Parsing XDC File [d:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/ip/clock/clock/clock_in_context.xdc] for cell 'inst_clock'
Finished Parsing XDC File [d:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/ip/clock/clock/clock_in_context.xdc] for cell 'inst_clock'
Parsing XDC File [D:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/constrs_1/new/top_pin.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/constrs_1/new/top_pin.xdc:2]
Finished Parsing XDC File [D:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/constrs_1/new/top_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/constrs_1/new/top_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adda_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adda_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.156 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 870.156 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 870.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 870.156 ; gain = 468.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 870.156 ; gain = 468.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/ip/clock/clock/clock_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/my_space/Lab13_FPGA_ADDA/adda_test.srcs/sources_1/ip/clock/clock/clock_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for inst_ad_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_da_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 870.156 ; gain = 468.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 870.156 ; gain = 468.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adda_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design adda_test has port ad_pd driven by constant 0
WARNING: [Synth 8-3917] design adda_test has port da_pd driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 870.156 ; gain = 468.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_clock/clk_out1' to pin 'inst_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_clock/clk_out2' to pin 'inst_clock/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_clock/clk_out3' to pin 'inst_clock/bbstub_clk_out3/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 898.750 ; gain = 496.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 908.355 ; gain = 506.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 908.414 ; gain = 506.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 908.414 ; gain = 506.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 908.414 ; gain = 506.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 908.414 ; gain = 506.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 908.414 ; gain = 506.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 908.414 ; gain = 506.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 908.414 ; gain = 506.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clock         |         1|
|2     |rom8x512      |         1|
|3     |ila_da        |         1|
|4     |ila_ad        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clock    |     1|
|2     |ila_ad   |     1|
|3     |ila_da   |     1|
|4     |rom8x512 |     1|
|5     |LUT1     |     2|
|6     |LUT2     |     2|
|7     |LUT3     |     2|
|8     |LUT4     |     2|
|9     |LUT5     |     1|
|10    |LUT6     |     2|
|11    |FDCE     |     9|
|12    |IBUF     |     9|
|13    |OBUF     |    12|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    53|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 908.414 ; gain = 506.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 908.414 ; gain = 190.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 908.414 ; gain = 506.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 922.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 922.883 ; gain = 522.652
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 922.883 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_space/Lab13_FPGA_ADDA/adda_test.runs/synth_2/adda_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adda_test_utilization_synth.rpt -pb adda_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 19:51:35 2023...
