

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Wed Mar 29 20:18:04 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.087 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  4455682561|  4455682561|  44.557 sec|  44.557 sec|  4455682562|  4455682562|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                     |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL  |  4455682560|  4455682560|   8702505|          -|          -|   512|        no|
        | + TILE_DEPTH        |     8695312|     8695312|    543457|          -|          -|    16|        no|
        +---------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 28 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 29 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten746 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_bias_buf_V = alloca i32 1"   --->   Operation 31 'alloca' 'conv_bias_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1 = alloca i32 1"   --->   Operation 32 'alloca' 'conv_bias_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2 = alloca i32 1"   --->   Operation 33 'alloca' 'conv_bias_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3 = alloca i32 1"   --->   Operation 34 'alloca' 'conv_bias_buf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 35 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias"   --->   Operation 36 'read' 'layer_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 37 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 38 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_8_loc = alloca i64 1"   --->   Operation 39 'alloca' 'conv_bias_buf_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_9_loc = alloca i64 1"   --->   Operation 40 'alloca' 'conv_bias_buf_V_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_10_loc = alloca i64 1"   --->   Operation 41 'alloca' 'conv_bias_buf_V_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_11_loc = alloca i64 1"   --->   Operation 42 'alloca' 'conv_bias_buf_V_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [tiled_conv.cpp:13]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 1, void @empty_12, void @empty_0, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 1, void @empty_1, void @empty_0, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_17, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_10, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_15, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_11, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv_in_buf_V = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 57 'alloca' 'conv_in_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv_in_buf_V_1 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 58 'alloca' 'conv_in_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv_in_buf_V_2 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 59 'alloca' 'conv_in_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_in_buf_V_3 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 60 'alloca' 'conv_in_buf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_in_buf_V_4 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 61 'alloca' 'conv_in_buf_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv_in_buf_V_5 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 62 'alloca' 'conv_in_buf_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv_in_buf_V_6 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 63 'alloca' 'conv_in_buf_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv_wt_buf_V = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 64 'alloca' 'conv_wt_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_1 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 65 'alloca' 'conv_wt_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_2 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 66 'alloca' 'conv_wt_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_3 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 67 'alloca' 'conv_wt_buf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_4 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 68 'alloca' 'conv_wt_buf_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_5 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 69 'alloca' 'conv_wt_buf_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_6 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 70 'alloca' 'conv_wt_buf_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_7 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 71 'alloca' 'conv_wt_buf_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_8 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 72 'alloca' 'conv_wt_buf_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_9 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 73 'alloca' 'conv_wt_buf_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_10 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 74 'alloca' 'conv_wt_buf_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_11 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 75 'alloca' 'conv_wt_buf_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_12 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 76 'alloca' 'conv_wt_buf_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_13 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 77 'alloca' 'conv_wt_buf_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_14 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 78 'alloca' 'conv_wt_buf_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_15 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 79 'alloca' 'conv_wt_buf_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_16 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 80 'alloca' 'conv_wt_buf_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_17 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 81 'alloca' 'conv_wt_buf_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_18 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 82 'alloca' 'conv_wt_buf_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_19 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 83 'alloca' 'conv_wt_buf_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_20 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 84 'alloca' 'conv_wt_buf_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_21 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 85 'alloca' 'conv_wt_buf_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_22 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 86 'alloca' 'conv_wt_buf_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_23 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 87 'alloca' 'conv_wt_buf_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_24 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 88 'alloca' 'conv_wt_buf_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_25 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 89 'alloca' 'conv_wt_buf_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_26 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 90 'alloca' 'conv_wt_buf_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_27 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 91 'alloca' 'conv_wt_buf_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_28 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 92 'alloca' 'conv_wt_buf_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_29 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 93 'alloca' 'conv_wt_buf_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_30 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 94 'alloca' 'conv_wt_buf_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_31 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 95 'alloca' 'conv_wt_buf_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_32 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 96 'alloca' 'conv_wt_buf_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_33 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 97 'alloca' 'conv_wt_buf_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_34 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 98 'alloca' 'conv_wt_buf_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_35 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 99 'alloca' 'conv_wt_buf_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_36 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 100 'alloca' 'conv_wt_buf_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_37 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 101 'alloca' 'conv_wt_buf_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_38 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 102 'alloca' 'conv_wt_buf_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_39 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 103 'alloca' 'conv_wt_buf_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_40 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 104 'alloca' 'conv_wt_buf_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_41 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 105 'alloca' 'conv_wt_buf_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_42 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 106 'alloca' 'conv_wt_buf_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_43 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 107 'alloca' 'conv_wt_buf_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_44 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 108 'alloca' 'conv_wt_buf_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_45 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 109 'alloca' 'conv_wt_buf_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_46 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 110 'alloca' 'conv_wt_buf_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_47 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 111 'alloca' 'conv_wt_buf_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_48 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 112 'alloca' 'conv_wt_buf_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv_out_buf_V = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 113 'alloca' 'conv_out_buf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i16 %conv_out_buf_V, i64 0, i64 0"   --->   Operation 114 'getelementptr' 'conv_out_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv_out_buf_V_1 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 115 'alloca' 'conv_out_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%conv_out_buf_V_2 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 116 'alloca' 'conv_out_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%conv_out_buf_V_3 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 117 'alloca' 'conv_out_buf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%conv_out_buf_V_4 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 118 'alloca' 'conv_out_buf_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv_out_buf_V_5 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 119 'alloca' 'conv_out_buf_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%conv_out_buf_V_6 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 120 'alloca' 'conv_out_buf_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 0, i9 %conv_out_buf_V_addr"   --->   Operation 121 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 320> <RAM>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln56 = store i10 0, i10 %indvar_flatten746" [tiled_conv.cpp:56]   --->   Operation 122 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln56 = store i5 0, i5 %ti" [tiled_conv.cpp:56]   --->   Operation 123 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln56 = store i6 0, i6 %tj" [tiled_conv.cpp:56]   --->   Operation 124 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln56 = br void %TILE_DEPTH" [tiled_conv.cpp:56]   --->   Operation 125 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.35>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%indvar_flatten746_load = load i10 %indvar_flatten746" [tiled_conv.cpp:56]   --->   Operation 126 'load' 'indvar_flatten746_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.77ns)   --->   "%icmp_ln56 = icmp_eq  i10 %indvar_flatten746_load, i10 512" [tiled_conv.cpp:56]   --->   Operation 127 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.73ns)   --->   "%add_ln56_2 = add i10 %indvar_flatten746_load, i10 1" [tiled_conv.cpp:56]   --->   Operation 128 'add' 'add_ln56_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc108, void %for.end110" [tiled_conv.cpp:56]   --->   Operation 129 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tj_load = load i6 %tj" [tiled_conv.cpp:59]   --->   Operation 130 'load' 'tj_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%ti_load = load i5 %ti" [tiled_conv.cpp:56]   --->   Operation 131 'load' 'ti_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.78ns)   --->   "%add_ln56 = add i5 %ti_load, i5 1" [tiled_conv.cpp:56]   --->   Operation 132 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (1.42ns)   --->   "%icmp_ln59 = icmp_eq  i6 %tj_load, i6 32" [tiled_conv.cpp:59]   --->   Operation 133 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln56)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.21ns)   --->   "%select_ln39_1 = select i1 %icmp_ln59, i5 %add_ln56, i5 %ti_load" [utils.cpp:39]   --->   Operation 134 'select' 'select_ln39_1' <Predicate = (!icmp_ln56)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i5 %select_ln39_1" [utils.cpp:39]   --->   Operation 135 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (3.36ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_1 = mul i11 %zext_ln39_1, i11 46" [utils.cpp:39]   --->   Operation 136 'mul' 'mul_ln39_1' <Predicate = (!icmp_ln56)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln39 = add i11 %mul_ln39_1, i11 2045" [utils.cpp:39]   --->   Operation 137 'add' 'add_ln39' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [tiled_conv.cpp:105]   --->   Operation 138 'ret' 'ret_ln105' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 139 [1/1] (1.18ns)   --->   "%select_ln39 = select i1 %icmp_ln59, i6 0, i6 %tj_load" [utils.cpp:39]   --->   Operation 139 'select' 'select_ln39' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %select_ln39_1" [utils.cpp:39]   --->   Operation 140 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (3.78ns)   --->   "%mul_ln39 = mul i9 %zext_ln39, i9 23" [utils.cpp:39]   --->   Operation 141 'mul' 'mul_ln39' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln39" [utils.cpp:28]   --->   Operation 142 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln28, i5 0" [utils.cpp:28]   --->   Operation 143 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln28_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln28, i3 0" [utils.cpp:28]   --->   Operation 144 'bitconcatenate' 'shl_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %shl_ln28_1" [utils.cpp:28]   --->   Operation 145 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i10 %shl_ln" [utils.cpp:28]   --->   Operation 146 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.73ns)   --->   "%add_ln46 = add i11 %zext_ln28_1, i11 %zext_ln28" [utils.cpp:46]   --->   Operation 147 'add' 'add_ln46' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (1.88ns)   --->   "%p_mid127 = icmp_ugt  i11 %add_ln39, i11 735" [utils.cpp:39]   --->   Operation 148 'icmp' 'p_mid127' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [2/2] (0.00ns)   --->   "%call_ln39 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %add_ln39, i64 %input_feature_map_read, i1 %p_mid127, i11 %add_ln46, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6" [utils.cpp:39]   --->   Operation 149 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.81>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 151 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [tiled_conv.cpp:36]   --->   Operation 152 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln39 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %add_ln39, i64 %input_feature_map_read, i1 %p_mid127, i11 %add_ln46, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6" [utils.cpp:39]   --->   Operation 153 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln28, i2 0" [utils.cpp:28]   --->   Operation 154 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln28, i4 0" [utils.cpp:28]   --->   Operation 155 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i9 %tmp_11" [tiled_conv.cpp:74]   --->   Operation 156 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i7 %tmp_s" [utils.cpp:130]   --->   Operation 157 'zext' 'zext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.82ns)   --->   "%add_ln130 = add i10 %zext_ln130_2, i10 %zext_ln74" [utils.cpp:130]   --->   Operation 158 'add' 'add_ln130' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln130_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln130, i1 0" [utils.cpp:130]   --->   Operation 159 'bitconcatenate' 'shl_ln130_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln130_3 = zext i11 %shl_ln130_3" [utils.cpp:130]   --->   Operation 160 'zext' 'zext_ln130_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln130_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %mul_ln39, i10 0" [utils.cpp:130]   --->   Operation 161 'bitconcatenate' 'shl_ln130_mid' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln130_1_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %mul_ln39, i8 0" [utils.cpp:130]   --->   Operation 162 'bitconcatenate' 'shl_ln130_1_mid' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i17 %shl_ln130_1_mid" [utils.cpp:125]   --->   Operation 163 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_1 = add i19 %shl_ln130_mid, i19 %zext_ln130_3" [utils.cpp:130]   --->   Operation 164 'add' 'add_ln130_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_9 = add i19 %add_ln130_1, i19 %zext_ln125_1" [utils.cpp:130]   --->   Operation 165 'add' 'add_ln130_9' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [1/1] (1.58ns)   --->   "%br_ln74 = br void %for.inc" [tiled_conv.cpp:74]   --->   Operation 166 'br' 'br_ln74' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tk = phi i5 0, void %for.inc108, i5 %add_ln74, void %for.inc.split" [tiled_conv.cpp:74]   --->   Operation 167 'phi' 'tk' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 0, void %for.inc108, i15 %add_ln74_1, void %for.inc.split" [tiled_conv.cpp:74]   --->   Operation 168 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.94ns)   --->   "%add_ln74_1 = add i15 %phi_mul, i15 1176" [tiled_conv.cpp:74]   --->   Operation 169 'add' 'add_ln74_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.36ns)   --->   "%icmp_ln74 = icmp_eq  i5 %tk, i5 16" [tiled_conv.cpp:74]   --->   Operation 170 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 171 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (1.78ns)   --->   "%add_ln74 = add i5 %tk, i5 1" [tiled_conv.cpp:74]   --->   Operation 172 'add' 'add_ln74' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.inc.split, void %for.inc105" [tiled_conv.cpp:74]   --->   Operation 173 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i15 %phi_mul" [utils.cpp:70]   --->   Operation 174 'zext' 'zext_ln70' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (3.52ns)   --->   "%add_ln70 = add i64 %zext_ln70, i64 %layer_weights_read" [utils.cpp:70]   --->   Operation 175 'add' 'add_ln70' <Predicate = (!icmp_ln74)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln70, i32 1, i32 63" [utils.cpp:73]   --->   Operation 176 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i5 %tk" [utils.cpp:70]   --->   Operation 177 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln70, i3 0" [utils.cpp:70]   --->   Operation 178 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i7 %shl_ln1" [utils.cpp:70]   --->   Operation 179 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (3.52ns)   --->   "%add_ln70_1 = add i64 %zext_ln70_1, i64 %layer_bias_read" [utils.cpp:70]   --->   Operation 180 'add' 'add_ln70_1' <Predicate = (!icmp_ln74)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln70_1, i32 1, i32 63" [utils.cpp:91]   --->   Operation 181 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (1.82ns)   --->   "%add_ln59 = add i6 %select_ln39, i6 1" [tiled_conv.cpp:59]   --->   Operation 182 'add' 'add_ln59' <Predicate = (icmp_ln74)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (1.58ns)   --->   "%store_ln59 = store i10 %add_ln56_2, i10 %indvar_flatten746" [tiled_conv.cpp:59]   --->   Operation 183 'store' 'store_ln59' <Predicate = (icmp_ln74)> <Delay = 1.58>
ST_5 : Operation 184 [1/1] (1.58ns)   --->   "%store_ln59 = store i5 %select_ln39_1, i5 %ti" [tiled_conv.cpp:59]   --->   Operation 184 'store' 'store_ln59' <Predicate = (icmp_ln74)> <Delay = 1.58>
ST_5 : Operation 185 [1/1] (1.58ns)   --->   "%store_ln59 = store i6 %add_ln59, i6 %tj" [tiled_conv.cpp:59]   --->   Operation 185 'store' 'store_ln59' <Predicate = (icmp_ln74)> <Delay = 1.58>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln59 = br void %TILE_DEPTH" [tiled_conv.cpp:59]   --->   Operation 186 'br' 'br_ln59' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i63 %trunc_ln2" [utils.cpp:73]   --->   Operation 187 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln73" [utils.cpp:73]   --->   Operation 188 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [7/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 189 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 190 [6/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 190 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 191 [5/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 191 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 192 [4/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 192 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 193 [3/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 193 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 194 [2/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 194 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 195 [1/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 195 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 196 [2/2] (0.00ns)   --->   "%call_ln73 = call void @tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, i16 %wt, i63 %trunc_ln2, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_wt_buf_V_7, i16 %conv_wt_buf_V_8, i16 %conv_wt_buf_V_9, i16 %conv_wt_buf_V_10, i16 %conv_wt_buf_V_11, i16 %conv_wt_buf_V_12, i16 %conv_wt_buf_V_13, i16 %conv_wt_buf_V_14, i16 %conv_wt_buf_V_15, i16 %conv_wt_buf_V_16, i16 %conv_wt_buf_V_17, i16 %conv_wt_buf_V_18, i16 %conv_wt_buf_V_19, i16 %conv_wt_buf_V_20, i16 %conv_wt_buf_V_21, i16 %conv_wt_buf_V_22, i16 %conv_wt_buf_V_23, i16 %conv_wt_buf_V_24, i16 %conv_wt_buf_V_25, i16 %conv_wt_buf_V_26, i16 %conv_wt_buf_V_27, i16 %conv_wt_buf_V_28, i16 %conv_wt_buf_V_29, i16 %conv_wt_buf_V_30, i16 %conv_wt_buf_V_31, i16 %conv_wt_buf_V_32, i16 %conv_wt_buf_V_33, i16 %conv_wt_buf_V_34, i16 %conv_wt_buf_V_35, i16 %conv_wt_buf_V_36, i16 %conv_wt_buf_V_37, i16 %conv_wt_buf_V_38, i16 %conv_wt_buf_V_39, i16 %conv_wt_buf_V_40, i16 %conv_wt_buf_V_41, i16 %conv_wt_buf_V_42, i16 %conv_wt_buf_V_43, i16 %conv_wt_buf_V_44, i16 %conv_wt_buf_V_45, i16 %conv_wt_buf_V_46, i16 %conv_wt_buf_V_47, i16 %conv_wt_buf_V_48" [utils.cpp:73]   --->   Operation 196 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln73 = call void @tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, i16 %wt, i63 %trunc_ln2, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_wt_buf_V_7, i16 %conv_wt_buf_V_8, i16 %conv_wt_buf_V_9, i16 %conv_wt_buf_V_10, i16 %conv_wt_buf_V_11, i16 %conv_wt_buf_V_12, i16 %conv_wt_buf_V_13, i16 %conv_wt_buf_V_14, i16 %conv_wt_buf_V_15, i16 %conv_wt_buf_V_16, i16 %conv_wt_buf_V_17, i16 %conv_wt_buf_V_18, i16 %conv_wt_buf_V_19, i16 %conv_wt_buf_V_20, i16 %conv_wt_buf_V_21, i16 %conv_wt_buf_V_22, i16 %conv_wt_buf_V_23, i16 %conv_wt_buf_V_24, i16 %conv_wt_buf_V_25, i16 %conv_wt_buf_V_26, i16 %conv_wt_buf_V_27, i16 %conv_wt_buf_V_28, i16 %conv_wt_buf_V_29, i16 %conv_wt_buf_V_30, i16 %conv_wt_buf_V_31, i16 %conv_wt_buf_V_32, i16 %conv_wt_buf_V_33, i16 %conv_wt_buf_V_34, i16 %conv_wt_buf_V_35, i16 %conv_wt_buf_V_36, i16 %conv_wt_buf_V_37, i16 %conv_wt_buf_V_38, i16 %conv_wt_buf_V_39, i16 %conv_wt_buf_V_40, i16 %conv_wt_buf_V_41, i16 %conv_wt_buf_V_42, i16 %conv_wt_buf_V_43, i16 %conv_wt_buf_V_44, i16 %conv_wt_buf_V_45, i16 %conv_wt_buf_V_46, i16 %conv_wt_buf_V_47, i16 %conv_wt_buf_V_48" [utils.cpp:73]   --->   Operation 197 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i63 %trunc_ln3" [utils.cpp:91]   --->   Operation 198 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%wt_addr_1 = getelementptr i16 %wt, i64 %sext_ln91" [utils.cpp:91]   --->   Operation 199 'getelementptr' 'wt_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [7/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 200 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 201 [6/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 201 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 202 [5/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 202 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 203 [4/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 203 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 204 [3/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 204 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 205 [2/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 205 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 206 [1/7] (7.30ns)   --->   "%empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 206 'readreq' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 1.58>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_load = load i16 %conv_bias_buf_V"   --->   Operation 207 'load' 'conv_bias_buf_V_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_load = load i16 %conv_bias_buf_V_1"   --->   Operation 208 'load' 'conv_bias_buf_V_1_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_load = load i16 %conv_bias_buf_V_2"   --->   Operation 209 'load' 'conv_bias_buf_V_2_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_load = load i16 %conv_bias_buf_V_3"   --->   Operation 210 'load' 'conv_bias_buf_V_3_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 211 [2/2] (1.58ns)   --->   "%call_ln91 = call void @tiled_conv_Pipeline_BIAS, i16 %conv_bias_buf_V_3_load, i16 %conv_bias_buf_V_2_load, i16 %conv_bias_buf_V_1_load, i16 %conv_bias_buf_V_load, i16 %wt, i63 %trunc_ln3, i16 %conv_bias_buf_V_11_loc, i16 %conv_bias_buf_V_10_loc, i16 %conv_bias_buf_V_9_loc, i16 %conv_bias_buf_V_8_loc" [utils.cpp:91]   --->   Operation 211 'call' 'call_ln91' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln91 = call void @tiled_conv_Pipeline_BIAS, i16 %conv_bias_buf_V_3_load, i16 %conv_bias_buf_V_2_load, i16 %conv_bias_buf_V_1_load, i16 %conv_bias_buf_V_load, i16 %wt, i63 %trunc_ln3, i16 %conv_bias_buf_V_11_loc, i16 %conv_bias_buf_V_10_loc, i16 %conv_bias_buf_V_9_loc, i16 %conv_bias_buf_V_8_loc" [utils.cpp:91]   --->   Operation 212 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_11_loc_load = load i16 %conv_bias_buf_V_11_loc"   --->   Operation 213 'load' 'conv_bias_buf_V_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_10_loc_load = load i16 %conv_bias_buf_V_10_loc"   --->   Operation 214 'load' 'conv_bias_buf_V_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_9_loc_load = load i16 %conv_bias_buf_V_9_loc"   --->   Operation 215 'load' 'conv_bias_buf_V_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_8_loc_load = load i16 %conv_bias_buf_V_8_loc"   --->   Operation 216 'load' 'conv_bias_buf_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 217 [2/2] (0.00ns)   --->   "%call_ln0 = call void @tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_wt_buf_V_7, i16 %conv_wt_buf_V_8, i16 %conv_wt_buf_V_9, i16 %conv_wt_buf_V_10, i16 %conv_wt_buf_V_11, i16 %conv_wt_buf_V_12, i16 %conv_wt_buf_V_13, i16 %conv_wt_buf_V_14, i16 %conv_wt_buf_V_15, i16 %conv_wt_buf_V_16, i16 %conv_wt_buf_V_17, i16 %conv_wt_buf_V_18, i16 %conv_wt_buf_V_19, i16 %conv_wt_buf_V_20, i16 %conv_wt_buf_V_21, i16 %conv_wt_buf_V_22, i16 %conv_wt_buf_V_23, i16 %conv_wt_buf_V_24, i16 %conv_wt_buf_V_25, i16 %conv_wt_buf_V_26, i16 %conv_wt_buf_V_27, i16 %conv_wt_buf_V_28, i16 %conv_wt_buf_V_29, i16 %conv_wt_buf_V_30, i16 %conv_wt_buf_V_31, i16 %conv_wt_buf_V_32, i16 %conv_wt_buf_V_33, i16 %conv_wt_buf_V_34, i16 %conv_wt_buf_V_35, i16 %conv_wt_buf_V_36, i16 %conv_wt_buf_V_37, i16 %conv_wt_buf_V_38, i16 %conv_wt_buf_V_39, i16 %conv_wt_buf_V_40, i16 %conv_wt_buf_V_41, i16 %conv_wt_buf_V_42, i16 %conv_wt_buf_V_43, i16 %conv_wt_buf_V_44, i16 %conv_wt_buf_V_45, i16 %conv_wt_buf_V_46, i16 %conv_wt_buf_V_47, i16 %conv_wt_buf_V_48, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_bias_buf_V_8_loc_load, i16 %conv_bias_buf_V_9_loc_load, i16 %conv_bias_buf_V_10_loc_load, i16 %conv_bias_buf_V_11_loc_load, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_out_buf_V_4, i16 %conv_out_buf_V_5, i16 %conv_out_buf_V_6"   --->   Operation 217 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %conv_bias_buf_V_11_loc_load, i16 %conv_bias_buf_V_3" [tiled_conv.cpp:74]   --->   Operation 218 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %conv_bias_buf_V_10_loc_load, i16 %conv_bias_buf_V_2" [tiled_conv.cpp:74]   --->   Operation 219 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %conv_bias_buf_V_9_loc_load, i16 %conv_bias_buf_V_1" [tiled_conv.cpp:74]   --->   Operation 220 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %conv_bias_buf_V_8_loc_load, i16 %conv_bias_buf_V" [tiled_conv.cpp:74]   --->   Operation 221 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln0 = call void @tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_wt_buf_V_7, i16 %conv_wt_buf_V_8, i16 %conv_wt_buf_V_9, i16 %conv_wt_buf_V_10, i16 %conv_wt_buf_V_11, i16 %conv_wt_buf_V_12, i16 %conv_wt_buf_V_13, i16 %conv_wt_buf_V_14, i16 %conv_wt_buf_V_15, i16 %conv_wt_buf_V_16, i16 %conv_wt_buf_V_17, i16 %conv_wt_buf_V_18, i16 %conv_wt_buf_V_19, i16 %conv_wt_buf_V_20, i16 %conv_wt_buf_V_21, i16 %conv_wt_buf_V_22, i16 %conv_wt_buf_V_23, i16 %conv_wt_buf_V_24, i16 %conv_wt_buf_V_25, i16 %conv_wt_buf_V_26, i16 %conv_wt_buf_V_27, i16 %conv_wt_buf_V_28, i16 %conv_wt_buf_V_29, i16 %conv_wt_buf_V_30, i16 %conv_wt_buf_V_31, i16 %conv_wt_buf_V_32, i16 %conv_wt_buf_V_33, i16 %conv_wt_buf_V_34, i16 %conv_wt_buf_V_35, i16 %conv_wt_buf_V_36, i16 %conv_wt_buf_V_37, i16 %conv_wt_buf_V_38, i16 %conv_wt_buf_V_39, i16 %conv_wt_buf_V_40, i16 %conv_wt_buf_V_41, i16 %conv_wt_buf_V_42, i16 %conv_wt_buf_V_43, i16 %conv_wt_buf_V_44, i16 %conv_wt_buf_V_45, i16 %conv_wt_buf_V_46, i16 %conv_wt_buf_V_47, i16 %conv_wt_buf_V_48, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_bias_buf_V_8_loc_load, i16 %conv_bias_buf_V_9_loc_load, i16 %conv_bias_buf_V_10_loc_load, i16 %conv_bias_buf_V_11_loc_load, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_out_buf_V_4, i16 %conv_out_buf_V_5, i16 %conv_out_buf_V_6"   --->   Operation 222 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln70_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln70, i2 0" [utils.cpp:70]   --->   Operation 223 'bitconcatenate' 'shl_ln70_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [2/2] (0.00ns)   --->   "%call_ln70 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, i16 %fm, i6 %shl_ln70_1, i64 %output_feature_map_read, i9 %mul_ln39, i11 %shl_ln130_3, i19 %shl_ln130_mid, i17 %shl_ln130_1_mid, i19 %add_ln130_9, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_out_buf_V_4, i16 %conv_out_buf_V_5, i16 %conv_out_buf_V_6, i7 %tmp_s, i9 %tmp_11" [utils.cpp:70]   --->   Operation 224 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [tiled_conv.cpp:36]   --->   Operation 225 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 226 [1/2] (0.00ns)   --->   "%call_ln70 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, i16 %fm, i6 %shl_ln70_1, i64 %output_feature_map_read, i9 %mul_ln39, i11 %shl_ln130_3, i19 %shl_ln130_mid, i17 %shl_ln130_1_mid, i19 %add_ln130_9, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_out_buf_V_4, i16 %conv_out_buf_V_5, i16 %conv_out_buf_V_6, i7 %tmp_s, i9 %tmp_11" [utils.cpp:70]   --->   Operation 226 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc" [tiled_conv.cpp:74]   --->   Operation 227 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('conv_out_buf.V', tiled_conv.cpp:37) [92]  (0 ns)
	'getelementptr' operation ('conv_out_buf_V_addr') [93]  (0 ns)
	'store' operation ('store_ln887') of constant 0 on array 'conv_out_buf.V', tiled_conv.cpp:37 [100]  (3.25 ns)

 <State 2>: 6.35ns
The critical path consists of the following:
	'load' operation ('ti_load', tiled_conv.cpp:56) on local variable 'ti' [112]  (0 ns)
	'add' operation ('add_ln56', tiled_conv.cpp:56) [113]  (1.78 ns)
	'select' operation ('select_ln39_1', utils.cpp:39) [118]  (1.22 ns)
	'mul' operation of DSP[123] ('mul_ln39_1', utils.cpp:39) [122]  (3.36 ns)

 <State 3>: 3.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln39', utils.cpp:39) [120]  (3.78 ns)

 <State 4>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln130', utils.cpp:130) [137]  (1.82 ns)
	'add' operation ('add_ln130_1', utils.cpp:130) [143]  (0 ns)
	'add' operation ('add_ln130_9', utils.cpp:130) [144]  (3.99 ns)

 <State 5>: 3.52ns
The critical path consists of the following:
	'phi' operation ('phi_mul', tiled_conv.cpp:74) with incoming values : ('add_ln74_1', tiled_conv.cpp:74) [148]  (0 ns)
	'add' operation ('add_ln70', utils.cpp:70) [161]  (3.52 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('wt_addr', utils.cpp:73) [164]  (0 ns)
	bus request operation ('empty_58', utils.cpp:73) on port 'wt' (utils.cpp:73) [165]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_58', utils.cpp:73) on port 'wt' (utils.cpp:73) [165]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_58', utils.cpp:73) on port 'wt' (utils.cpp:73) [165]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_58', utils.cpp:73) on port 'wt' (utils.cpp:73) [165]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_58', utils.cpp:73) on port 'wt' (utils.cpp:73) [165]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_58', utils.cpp:73) on port 'wt' (utils.cpp:73) [165]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_58', utils.cpp:73) on port 'wt' (utils.cpp:73) [165]  (7.3 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('wt_addr_1', utils.cpp:91) [173]  (0 ns)
	bus request operation ('empty_59', utils.cpp:91) on port 'wt' (utils.cpp:91) [174]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_59', utils.cpp:91) on port 'wt' (utils.cpp:91) [174]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_59', utils.cpp:91) on port 'wt' (utils.cpp:91) [174]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_59', utils.cpp:91) on port 'wt' (utils.cpp:91) [174]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_59', utils.cpp:91) on port 'wt' (utils.cpp:91) [174]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_59', utils.cpp:91) on port 'wt' (utils.cpp:91) [174]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_59', utils.cpp:91) on port 'wt' (utils.cpp:91) [174]  (7.3 ns)

 <State 22>: 1.59ns
The critical path consists of the following:
	'load' operation ('conv_bias_buf_V_load') on local variable 'conv_bias_buf.V' [155]  (0 ns)
	'call' operation ('call_ln91', utils.cpp:91) to 'tiled_conv_Pipeline_BIAS' [175]  (1.59 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
