// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "03/03/2017 12:15:57"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module slc3 (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	logic [15:0] S ;
input 	logic Clk ;
input 	logic Reset ;
input 	logic Run ;
input 	logic \Continue  ;
output 	logic [11:0] LED ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic CE ;
output 	logic UB ;
output 	logic LB ;
output 	logic OE ;
output 	logic WE ;
output 	logic [19:0] ADDR ;
inout 	reg [15:0] Data ;

// Design Ports Information
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("SLC3_v.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \resetsync|OUT~0_combout ;
wire \resetsync|OUT~q ;
wire \S[15]~input_o ;
wire \S[12]~input_o ;
wire \Data[12]~input_o ;
wire \d0|IRreg|D_out[13]~feeder_combout ;
wire \state_controller|State~32_combout ;
wire \state_controller|State.S_33_2~q ;
wire \state_controller|State~44_combout ;
wire \state_controller|State.S_35~q ;
wire \d0|IRreg|D_out[1]~1_combout ;
wire \S[14]~input_o ;
wire \Data[14]~input_o ;
wire \d0|MDRreg|D_out~32_combout ;
wire \d0|MDRreg|D_out~33_combout ;
wire \hex_driver3|Decoder0~5_combout ;
wire \state_controller|State~51_combout ;
wire \state_controller|State.S_32~q ;
wire \state_controller|State~47_combout ;
wire \state_controller|State.S_06~q ;
wire \state_controller|State~35_combout ;
wire \state_controller|State.S_25_1~q ;
wire \state_controller|State~33_combout ;
wire \state_controller|State.S_25_2~q ;
wire \d0|MDRreg|D_out[6]~4_combout ;
wire \hex_driver3|Decoder0~0_combout ;
wire \state_controller|State~40_combout ;
wire \state_controller|State.S_05~q ;
wire \hex_driver3|Decoder0~1_combout ;
wire \state_controller|State~41_combout ;
wire \state_controller|State.S_09~q ;
wire \d0|BUS_MUX|DataBus[0]~2_combout ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \d0|MDRreg|D_out~22_combout ;
wire \d0|MDRreg|D_out~23_combout ;
wire \S[10]~input_o ;
wire \Data[10]~input_o ;
wire \d0|MDRreg|D_out~24_combout ;
wire \d0|MDRreg|D_out~25_combout ;
wire \S[5]~input_o ;
wire \state_controller|State~38_combout ;
wire \state_controller|State.S_16_3~q ;
wire \d0|MDRreg|D_out~36_combout ;
wire \Data[5]~input_o ;
wire \d0|MDRreg|D_out~13_combout ;
wire \d0|MDRreg|D_out~14_combout ;
wire \S[8]~input_o ;
wire \Data[8]~input_o ;
wire \d0|MDRreg|D_out~19_combout ;
wire \d0|MDRreg|D_out~20_combout ;
wire \d0|BUS_MUX|DataBus[3]~7_combout ;
wire \hex_driver3|Decoder0~6_combout ;
wire \state_controller|State~50_combout ;
wire \state_controller|State.S_12~q ;
wire \S[7]~input_o ;
wire \Data[7]~input_o ;
wire \d0|MDRreg|D_out~17_combout ;
wire \d0|MDRreg|D_out~18_combout ;
wire \state_controller|State~45_combout ;
wire \state_controller|State.S_27~q ;
wire \d0|BUS_MUX|DataBus[3]~4_combout ;
wire \d0|BUS_MUX|DataBus[3]~5_combout ;
wire \d0|BUS_MUX|DataBus[7]~37_combout ;
wire \d0|BUS_MUX|DataBus[7]~35_combout ;
wire \d0|RegisterFile|R0[7]~0_combout ;
wire \d0|IRreg|D_out~11_combout ;
wire \d0|IRreg|D_out[10]~feeder_combout ;
wire \S[11]~input_o ;
wire \Data[11]~input_o ;
wire \d0|MDRreg|D_out~26_combout ;
wire \d0|MDRreg|D_out~27_combout ;
wire \d0|RegisterFile|R5[10]~0_combout ;
wire \d0|RegisterFile|R5[10]~1_combout ;
wire \d0|RegisterFile|R5[10]~2_combout ;
wire \d0|RegisterFile|R6[14]~0_combout ;
wire \d0|RegisterFile|R7[8]~0_combout ;
wire \d0|RegisterFile|R6[11]~feeder_combout ;
wire \d0|RegisterFile|R6[14]~1_combout ;
wire \d0|RegisterFile|R4[15]~0_combout ;
wire \d0|MUXSR1|OUT[1]~1_combout ;
wire \d0|RegisterFile|Mux4~0_combout ;
wire \d0|RegisterFile|Mux4~1_combout ;
wire \d0|RegisterFile|R2[11]~feeder_combout ;
wire \d0|RegisterFile|R2[15]~0_combout ;
wire \d0|RegisterFile|R2[15]~1_combout ;
wire \d0|RegisterFile|R0[11]~feeder_combout ;
wire \d0|RegisterFile|R1[2]~0_combout ;
wire \d0|RegisterFile|Mux4~2_combout ;
wire \d0|RegisterFile|R3[13]~0_combout ;
wire \d0|RegisterFile|Mux4~3_combout ;
wire \d0|RegisterFile|Mux4~4_combout ;
wire \d0|BUS_MUX|DataBus[11]~51_combout ;
wire \S[4]~input_o ;
wire \Data[4]~input_o ;
wire \d0|MDRreg|D_out~11_combout ;
wire \d0|MDRreg|D_out~12_combout ;
wire \d0|RegisterFile|Mux11~2_combout ;
wire \d0|RegisterFile|Mux11~3_combout ;
wire \d0|RegisterFile|R5[4]~feeder_combout ;
wire \d0|RegisterFile|R7[4]~feeder_combout ;
wire \d0|RegisterFile|R6[4]~feeder_combout ;
wire \d0|RegisterFile|Mux11~0_combout ;
wire \d0|RegisterFile|Mux11~1_combout ;
wire \d0|RegisterFile|Mux11~4_combout ;
wire \d0|MUXSR2|OUT[4]~4_combout ;
wire \d0|BUS_MUX|DataBus[4]~22_combout ;
wire \d0|BUS_MUX|DataBus[4]~23_combout ;
wire \S[3]~input_o ;
wire \Data[3]~input_o ;
wire \d0|MDRreg|D_out~9_combout ;
wire \d0|MDRreg|D_out~10_combout ;
wire \d0|RegisterFile|R5[1]~feeder_combout ;
wire \d0|RegisterFile|Mux14~0_combout ;
wire \d0|RegisterFile|Mux14~1_combout ;
wire \d0|RegisterFile|R0[1]~feeder_combout ;
wire \d0|RegisterFile|Mux14~2_combout ;
wire \d0|RegisterFile|Mux14~3_combout ;
wire \d0|RegisterFile|Mux14~4_combout ;
wire \d0|MUXSR2|OUT[1]~1_combout ;
wire \d0|BUS_MUX|DataBus[1]~10_combout ;
wire \d0|BUS_MUX|DataBus[1]~11_combout ;
wire \d0|RegisterFile|Mux15~2_combout ;
wire \d0|RegisterFile|Mux15~3_combout ;
wire \d0|RegisterFile|R5[0]~feeder_combout ;
wire \d0|RegisterFile|R6[0]~feeder_combout ;
wire \d0|RegisterFile|Mux15~0_combout ;
wire \d0|RegisterFile|Mux15~1_combout ;
wire \d0|RegisterFile|Mux15~4_combout ;
wire \d0|BUS_MUX|DataBus[0]~0_combout ;
wire \d0|BUS_MUX|DataBus[0]~1_combout ;
wire \d0|ALU1|Add0~0_combout ;
wire \d0|BUS_MUX|DataBus[0]~3_combout ;
wire \d0|PCplusplus|PC_out[0]~0_combout ;
wire \d0|MUXADDR2|Mux15~0_combout ;
wire \state_controller|WideOr26~combout ;
wire \d0|MUXADDR1|OUT[0]~0_combout ;
wire \d0|add1|ADDER_out[0]~0_combout ;
wire \d0|PCplusplus|Add0~14_combout ;
wire \d0|PCplusplus|Add0~15_combout ;
wire \d0|PCreg|D_out[3]~1_combout ;
wire \d0|BUS_MUX|DataBus[0]~9_combout ;
wire \d0|IRreg|D_out~0_combout ;
wire \d0|RegisterFile|R0[0]~feeder_combout ;
wire \d0|MUXSR2|OUT[0]~0_combout ;
wire \d0|ALU1|Add0~1 ;
wire \d0|ALU1|Add0~2_combout ;
wire \d0|BUS_MUX|DataBus[1]~12_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \d0|MDRreg|D_out~5_combout ;
wire \d0|MDRreg|D_out~6_combout ;
wire \d0|BUS_MUX|DataBus[1]~13_combout ;
wire \d0|IRreg|D_out~2_combout ;
wire \d0|MUXADDR2|Mux14~0_combout ;
wire \d0|MUXADDR1|OUT[1]~1_combout ;
wire \d0|add1|ADDER_out[0]~1 ;
wire \d0|add1|ADDER_out[1]~2_combout ;
wire \d0|PCplusplus|PC_out[0]~1 ;
wire \d0|PCplusplus|PC_out[1]~2_combout ;
wire \d0|PCplusplus|Add0~16_combout ;
wire \d0|PCplusplus|Add0~17_combout ;
wire \d0|PCplusplus|PC_out[1]~3 ;
wire \d0|PCplusplus|PC_out[2]~4_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \d0|MDRreg|D_out~7_combout ;
wire \d0|MDRreg|D_out~8_combout ;
wire \d0|BUS_MUX|DataBus[2]~17_combout ;
wire \d0|RegisterFile|R6[2]~feeder_combout ;
wire \d0|RegisterFile|Mux13~0_combout ;
wire \d0|RegisterFile|R5[2]~feeder_combout ;
wire \d0|RegisterFile|Mux13~1_combout ;
wire \d0|RegisterFile|Mux13~2_combout ;
wire \d0|RegisterFile|Mux13~3_combout ;
wire \d0|RegisterFile|Mux13~4_combout ;
wire \d0|MUXSR2|OUT[2]~2_combout ;
wire \d0|BUS_MUX|DataBus[2]~14_combout ;
wire \d0|ALU1|Add0~3 ;
wire \d0|ALU1|Add0~4_combout ;
wire \d0|BUS_MUX|DataBus[2]~15_combout ;
wire \d0|BUS_MUX|DataBus[2]~16_combout ;
wire \d0|IRreg|D_out~3_combout ;
wire \d0|MUXADDR2|Mux13~0_combout ;
wire \d0|MUXADDR1|OUT[2]~2_combout ;
wire \d0|add1|ADDER_out[1]~3 ;
wire \d0|add1|ADDER_out[2]~4_combout ;
wire \d0|PCplusplus|Add0~18_combout ;
wire \d0|PCplusplus|Add0~19_combout ;
wire \d0|PCplusplus|PC_out[2]~5 ;
wire \d0|PCplusplus|PC_out[3]~6_combout ;
wire \d0|MUXADDR1|OUT[3]~3_combout ;
wire \d0|MUXADDR2|Mux12~0_combout ;
wire \d0|add1|ADDER_out[2]~5 ;
wire \d0|add1|ADDER_out[3]~6_combout ;
wire \d0|PCplusplus|Add0~20_combout ;
wire \d0|PCplusplus|Add0~21_combout ;
wire \d0|BUS_MUX|DataBus[3]~21_combout ;
wire \d0|BUS_MUX|DataBus[3]~19_combout ;
wire \d0|RegisterFile|R0[3]~feeder_combout ;
wire \d0|MUXSR2|OUT[3]~3_combout ;
wire \d0|ALU1|Add0~5 ;
wire \d0|ALU1|Add0~6_combout ;
wire \d0|BUS_MUX|DataBus[3]~18_combout ;
wire \d0|BUS_MUX|DataBus[3]~20_combout ;
wire \d0|IRreg|D_out~4_combout ;
wire \d0|RegisterFile|Mux12~2_combout ;
wire \d0|RegisterFile|Mux12~3_combout ;
wire \d0|RegisterFile|R5[3]~feeder_combout ;
wire \d0|RegisterFile|R6[3]~feeder_combout ;
wire \d0|RegisterFile|Mux12~0_combout ;
wire \d0|RegisterFile|Mux12~1_combout ;
wire \d0|RegisterFile|Mux12~4_combout ;
wire \d0|ALU1|Add0~7 ;
wire \d0|ALU1|Add0~8_combout ;
wire \d0|BUS_MUX|DataBus[4]~24_combout ;
wire \d0|PCplusplus|PC_out[3]~7 ;
wire \d0|PCplusplus|PC_out[4]~8_combout ;
wire \d0|MUXADDR1|OUT[4]~4_combout ;
wire \d0|MUXADDR2|Mux11~0_combout ;
wire \d0|add1|ADDER_out[3]~7 ;
wire \d0|add1|ADDER_out[4]~8_combout ;
wire \d0|PCplusplus|Add0~22_combout ;
wire \d0|PCplusplus|Add0~23_combout ;
wire \d0|BUS_MUX|DataBus[4]~25_combout ;
wire \d0|IRreg|D_out~5_combout ;
wire \d0|MUXSR2|OUT[11]~11_combout ;
wire \d0|BUS_MUX|DataBus[11]~50_combout ;
wire \d0|RegisterFile|Mux5~2_combout ;
wire \d0|RegisterFile|Mux5~3_combout ;
wire \d0|RegisterFile|R5[10]~feeder_combout ;
wire \d0|RegisterFile|R6[10]~feeder_combout ;
wire \d0|RegisterFile|Mux5~0_combout ;
wire \d0|RegisterFile|Mux5~1_combout ;
wire \d0|RegisterFile|Mux5~4_combout ;
wire \d0|RegisterFile|Mux6~2_combout ;
wire \d0|RegisterFile|Mux6~3_combout ;
wire \d0|RegisterFile|R5[9]~feeder_combout ;
wire \d0|RegisterFile|R6[9]~feeder_combout ;
wire \d0|RegisterFile|Mux6~0_combout ;
wire \d0|RegisterFile|Mux6~1_combout ;
wire \d0|RegisterFile|Mux6~4_combout ;
wire \d0|MUXSR2|OUT[9]~9_combout ;
wire \d0|MUXSR2|OUT[8]~8_combout ;
wire \d0|RegisterFile|Mux7~2_combout ;
wire \d0|RegisterFile|Mux7~3_combout ;
wire \d0|RegisterFile|R5[8]~feeder_combout ;
wire \d0|RegisterFile|R6[8]~feeder_combout ;
wire \d0|RegisterFile|Mux7~0_combout ;
wire \d0|RegisterFile|Mux7~1_combout ;
wire \d0|RegisterFile|Mux7~4_combout ;
wire \S[6]~input_o ;
wire \Data[6]~input_o ;
wire \d0|MDRreg|D_out~15_combout ;
wire \d0|MDRreg|D_out~16_combout ;
wire \d0|BUS_MUX|DataBus[6]~31_combout ;
wire \d0|MUXSR2|OUT[6]~6_combout ;
wire \d0|BUS_MUX|DataBus[6]~30_combout ;
wire \d0|MUXSR2|OUT[5]~5_combout ;
wire \d0|ALU1|Add0~9 ;
wire \d0|ALU1|Add0~11 ;
wire \d0|ALU1|Add0~12_combout ;
wire \d0|BUS_MUX|DataBus[6]~32_combout ;
wire \state_controller|WideOr27~combout ;
wire \d0|MUXADDR2|Mux9~0_combout ;
wire \d0|MUXADDR1|OUT[6]~6_combout ;
wire \d0|PCplusplus|PC_out[4]~9 ;
wire \d0|PCplusplus|PC_out[5]~10_combout ;
wire \d0|MUXADDR2|Mux10~0_combout ;
wire \d0|add1|ADDER_out[4]~9 ;
wire \d0|add1|ADDER_out[5]~10_combout ;
wire \d0|PCplusplus|Add0~24_combout ;
wire \d0|PCplusplus|Add0~25_combout ;
wire \d0|MUXADDR1|OUT[5]~5_combout ;
wire \d0|add1|ADDER_out[5]~11 ;
wire \d0|add1|ADDER_out[6]~12_combout ;
wire \d0|PCplusplus|PC_out[5]~11 ;
wire \d0|PCplusplus|PC_out[6]~12_combout ;
wire \d0|PCplusplus|Add0~26_combout ;
wire \d0|PCplusplus|Add0~27_combout ;
wire \d0|BUS_MUX|DataBus[6]~33_combout ;
wire \d0|IRreg|D_out~7_combout ;
wire \d0|RegisterFile|Mux9~2_combout ;
wire \d0|RegisterFile|Mux9~3_combout ;
wire \d0|RegisterFile|R6[6]~feeder_combout ;
wire \d0|RegisterFile|Mux9~0_combout ;
wire \d0|RegisterFile|R5[6]~feeder_combout ;
wire \d0|RegisterFile|Mux9~1_combout ;
wire \d0|RegisterFile|Mux9~4_combout ;
wire \d0|ALU1|Add0~13 ;
wire \d0|ALU1|Add0~15 ;
wire \d0|ALU1|Add0~17 ;
wire \d0|ALU1|Add0~19 ;
wire \d0|ALU1|Add0~21 ;
wire \d0|ALU1|Add0~22_combout ;
wire \d0|BUS_MUX|DataBus[11]~52_combout ;
wire \d0|PCplusplus|PC_out[8]~17 ;
wire \d0|PCplusplus|PC_out[9]~19 ;
wire \d0|PCplusplus|PC_out[10]~20_combout ;
wire \d0|MUXADDR2|Mux6~0_combout ;
wire \d0|MUXADDR2|Mux0~0_combout ;
wire \d0|MUXADDR1|OUT[10]~10_combout ;
wire \d0|MUXADDR1|OUT[9]~9_combout ;
wire \d0|MUXADDR2|Mux6~1_combout ;
wire \d0|MUXADDR1|OUT[8]~8_combout ;
wire \d0|MUXADDR2|Mux7~0_combout ;
wire \d0|MUXADDR2|Mux8~0_combout ;
wire \d0|add1|ADDER_out[6]~13 ;
wire \d0|add1|ADDER_out[7]~15 ;
wire \d0|add1|ADDER_out[8]~17 ;
wire \d0|add1|ADDER_out[9]~19 ;
wire \d0|add1|ADDER_out[10]~20_combout ;
wire \d0|PCplusplus|Add0~40_combout ;
wire \d0|PCplusplus|Add0~33_combout ;
wire \d0|PCplusplus|PC_out[10]~21 ;
wire \d0|PCplusplus|PC_out[11]~22_combout ;
wire \d0|MUXADDR1|OUT[11]~11_combout ;
wire \d0|add1|ADDER_out[10]~21 ;
wire \d0|add1|ADDER_out[11]~22_combout ;
wire \d0|PCplusplus|Add0~41_combout ;
wire \d0|PCplusplus|Add0~34_combout ;
wire \d0|BUS_MUX|DataBus[11]~53_combout ;
wire \d0|IRreg|D_out~12_combout ;
wire \d0|IRreg|D_out[11]~feeder_combout ;
wire \d0|RegisterFile|R0[7]~1_combout ;
wire \d0|RegisterFile|R0[7]~2_combout ;
wire \d0|MUXSR2|OUT[7]~7_combout ;
wire \d0|BUS_MUX|DataBus[7]~34_combout ;
wire \d0|ALU1|Add0~14_combout ;
wire \d0|BUS_MUX|DataBus[7]~36_combout ;
wire \d0|IRreg|D_out~8_combout ;
wire \d0|RegisterFile|R5[7]~feeder_combout ;
wire \d0|RegisterFile|R6[7]~feeder_combout ;
wire \d0|RegisterFile|Mux8~0_combout ;
wire \d0|RegisterFile|Mux8~1_combout ;
wire \d0|RegisterFile|Mux8~2_combout ;
wire \d0|RegisterFile|Mux8~3_combout ;
wire \d0|RegisterFile|Mux8~4_combout ;
wire \d0|MUXADDR1|OUT[7]~7_combout ;
wire \d0|add1|ADDER_out[7]~14_combout ;
wire \d0|PCplusplus|PC_out[6]~13 ;
wire \d0|PCplusplus|PC_out[7]~14_combout ;
wire \d0|PCplusplus|Add0~28_combout ;
wire \d0|PCplusplus|Add0~29_combout ;
wire \d0|PCplusplus|PC_out[7]~15 ;
wire \d0|PCplusplus|PC_out[8]~16_combout ;
wire \d0|add1|ADDER_out[8]~16_combout ;
wire \d0|PCplusplus|Add0~30_combout ;
wire \d0|PCplusplus|Add0~31_combout ;
wire \d0|BUS_MUX|DataBus[8]~41_combout ;
wire \d0|BUS_MUX|DataBus[8]~39_combout ;
wire \d0|ALU1|Add0~16_combout ;
wire \d0|BUS_MUX|DataBus[8]~38_combout ;
wire \d0|BUS_MUX|DataBus[8]~40_combout ;
wire \d0|IRreg|D_out~9_combout ;
wire \d0|MUXSR1|OUT[2]~2_combout ;
wire \d0|RegisterFile|Mux10~2_combout ;
wire \d0|RegisterFile|Mux10~3_combout ;
wire \d0|RegisterFile|R5[5]~feeder_combout ;
wire \d0|RegisterFile|R6[5]~feeder_combout ;
wire \d0|RegisterFile|Mux10~0_combout ;
wire \d0|RegisterFile|Mux10~1_combout ;
wire \d0|RegisterFile|Mux10~4_combout ;
wire \d0|BUS_MUX|DataBus[5]~27_combout ;
wire \d0|BUS_MUX|DataBus[5]~26_combout ;
wire \d0|ALU1|Add0~10_combout ;
wire \d0|BUS_MUX|DataBus[5]~28_combout ;
wire \d0|BUS_MUX|DataBus[5]~29_combout ;
wire \d0|IRreg|D_out~6_combout ;
wire \state_controller|SR2MUX~0_combout ;
wire \d0|MUXSR2|OUT[10]~10_combout ;
wire \d0|BUS_MUX|DataBus[10]~46_combout ;
wire \d0|BUS_MUX|DataBus[10]~47_combout ;
wire \d0|ALU1|Add0~20_combout ;
wire \d0|BUS_MUX|DataBus[10]~48_combout ;
wire \d0|BUS_MUX|DataBus[10]~49_combout ;
wire \d0|nzp|Equal0~1_combout ;
wire \d0|nzp|Equal0~0_combout ;
wire \d0|nzp|Equal0~2_combout ;
wire \d0|nzp|Equal0~3_combout ;
wire \d0|nzp|Equal0~4_combout ;
wire \d0|nzp|NZP_out~1_combout ;
wire \d0|nzp|NZP_out[2]~2_combout ;
wire \d0|nzp|NZP_out~0_combout ;
wire \d0|brben|BEN~1_combout ;
wire \d0|brben|BEN~2_combout ;
wire \hex_driver3|Decoder0~7_combout ;
wire \state_controller|State~52_combout ;
wire \state_controller|State.S_00~q ;
wire \d0|brben|BEN~0_combout ;
wire \d0|brben|BEN~3_combout ;
wire \d0|brben|BEN~q ;
wire \state_controller|State~48_combout ;
wire \state_controller|State.S_22~q ;
wire \d0|PCplusplus|PC_out[9]~18_combout ;
wire \d0|add1|ADDER_out[9]~18_combout ;
wire \d0|PCplusplus|Add0~39_combout ;
wire \d0|PCplusplus|Add0~32_combout ;
wire \d0|BUS_MUX|DataBus[9]~45_combout ;
wire \d0|BUS_MUX|DataBus[9]~42_combout ;
wire \d0|BUS_MUX|DataBus[9]~43_combout ;
wire \d0|ALU1|Add0~18_combout ;
wire \d0|BUS_MUX|DataBus[9]~44_combout ;
wire \d0|IRreg|D_out~10_combout ;
wire \d0|MUXSR1|OUT[0]~0_combout ;
wire \d0|RegisterFile|R5[14]~feeder_combout ;
wire \d0|RegisterFile|R6[14]~feeder_combout ;
wire \d0|RegisterFile|Mux1~0_combout ;
wire \d0|RegisterFile|Mux1~1_combout ;
wire \d0|RegisterFile|R0[14]~feeder_combout ;
wire \d0|RegisterFile|Mux1~2_combout ;
wire \d0|RegisterFile|Mux1~3_combout ;
wire \d0|RegisterFile|Mux1~4_combout ;
wire \d0|BUS_MUX|DataBus[14]~63_combout ;
wire \d0|MUXSR2|OUT[14]~14_combout ;
wire \d0|BUS_MUX|DataBus[14]~62_combout ;
wire \d0|RegisterFile|R0[13]~feeder_combout ;
wire \d0|MUXSR2|OUT[13]~13_combout ;
wire \d0|RegisterFile|R1[13]~feeder_combout ;
wire \d0|RegisterFile|Mux2~2_combout ;
wire \d0|RegisterFile|Mux2~3_combout ;
wire \d0|RegisterFile|R5[13]~feeder_combout ;
wire \d0|RegisterFile|R6[13]~feeder_combout ;
wire \d0|RegisterFile|Mux2~0_combout ;
wire \d0|RegisterFile|Mux2~1_combout ;
wire \d0|RegisterFile|Mux2~4_combout ;
wire \d0|RegisterFile|R5[12]~feeder_combout ;
wire \d0|RegisterFile|R6[12]~feeder_combout ;
wire \d0|RegisterFile|Mux3~0_combout ;
wire \d0|RegisterFile|Mux3~1_combout ;
wire \d0|RegisterFile|R2[12]~feeder_combout ;
wire \d0|RegisterFile|R0[12]~feeder_combout ;
wire \d0|RegisterFile|Mux3~2_combout ;
wire \d0|RegisterFile|Mux3~3_combout ;
wire \d0|RegisterFile|Mux3~4_combout ;
wire \d0|MUXSR2|OUT[12]~12_combout ;
wire \d0|ALU1|Add0~23 ;
wire \d0|ALU1|Add0~25 ;
wire \d0|ALU1|Add0~27 ;
wire \d0|ALU1|Add0~28_combout ;
wire \d0|BUS_MUX|DataBus[14]~64_combout ;
wire \d0|MUXADDR1|OUT[12]~12_combout ;
wire \d0|add1|ADDER_out[11]~23 ;
wire \d0|add1|ADDER_out[12]~24_combout ;
wire \d0|PCplusplus|PC_out[11]~23 ;
wire \d0|PCplusplus|PC_out[12]~24_combout ;
wire \d0|PCplusplus|Add0~42_combout ;
wire \d0|PCplusplus|Add0~35_combout ;
wire \d0|PCplusplus|PC_out[12]~25 ;
wire \d0|PCplusplus|PC_out[13]~26_combout ;
wire \d0|MUXADDR1|OUT[13]~13_combout ;
wire \d0|add1|ADDER_out[12]~25 ;
wire \d0|add1|ADDER_out[13]~26_combout ;
wire \d0|PCplusplus|Add0~43_combout ;
wire \d0|PCplusplus|Add0~36_combout ;
wire \d0|PCplusplus|PC_out[13]~27 ;
wire \d0|PCplusplus|PC_out[14]~28_combout ;
wire \d0|PCplusplus|Add0~44_combout ;
wire \d0|PCplusplus|Add0~37_combout ;
wire \d0|MUXADDR1|OUT[14]~14_combout ;
wire \d0|add1|ADDER_out[13]~27 ;
wire \d0|add1|ADDER_out[14]~28_combout ;
wire \d0|BUS_MUX|DataBus[14]~65_combout ;
wire \d0|IRreg|D_out~15_combout ;
wire \d0|IRreg|D_out[14]~feeder_combout ;
wire \hex_driver3|Decoder0~2_combout ;
wire \state_controller|State~42_combout ;
wire \state_controller|State.S_01~q ;
wire \d0|BUS_MUX|DataBus[3]~6_combout ;
wire \d0|BUS_MUX|DataBus[3]~8_combout ;
wire \S[13]~input_o ;
wire \Data[13]~input_o ;
wire \d0|MDRreg|D_out~30_combout ;
wire \d0|MDRreg|D_out~31_combout ;
wire \d0|BUS_MUX|DataBus[13]~61_combout ;
wire \d0|BUS_MUX|DataBus[13]~59_combout ;
wire \d0|ALU1|Add0~26_combout ;
wire \d0|BUS_MUX|DataBus[13]~58_combout ;
wire \d0|BUS_MUX|DataBus[13]~60_combout ;
wire \d0|IRreg|D_out~14_combout ;
wire \d0|MARreg|D_out[13]~feeder_combout ;
wire \d0|MARreg|D_out[7]~0_combout ;
wire \d0|MARreg|D_out[14]~feeder_combout ;
wire \d0|MARreg|D_out[12]~feeder_combout ;
wire \memory_subsystem|Equal0~3_combout ;
wire \d0|MARreg|D_out[1]~feeder_combout ;
wire \d0|MARreg|D_out[0]~feeder_combout ;
wire \d0|MARreg|D_out[3]~feeder_combout ;
wire \memory_subsystem|Equal0~0_combout ;
wire \d0|MARreg|D_out[10]~feeder_combout ;
wire \d0|MARreg|D_out[9]~feeder_combout ;
wire \d0|MARreg|D_out[8]~feeder_combout ;
wire \d0|MARreg|D_out[11]~feeder_combout ;
wire \memory_subsystem|Equal0~2_combout ;
wire \d0|MARreg|D_out[5]~feeder_combout ;
wire \d0|MARreg|D_out[4]~feeder_combout ;
wire \memory_subsystem|Equal0~1_combout ;
wire \memory_subsystem|Equal0~4_combout ;
wire \d0|MDRreg|D_out~28_combout ;
wire \d0|MDRreg|D_out~29_combout ;
wire \d0|BUS_MUX|DataBus[12]~55_combout ;
wire \d0|ALU1|Add0~24_combout ;
wire \d0|BUS_MUX|DataBus[12]~54_combout ;
wire \d0|BUS_MUX|DataBus[12]~56_combout ;
wire \d0|BUS_MUX|DataBus[12]~57_combout ;
wire \d0|IRreg|D_out~13_combout ;
wire \d0|IRreg|D_out[12]~feeder_combout ;
wire \hex_driver3|Decoder0~4_combout ;
wire \state_controller|State~46_combout ;
wire \state_controller|State.S_07~q ;
wire \state_controller|State~39_combout ;
wire \state_controller|State.S_23~q ;
wire \state_controller|State~36_combout ;
wire \state_controller|State.S_16_1~q ;
wire \state_controller|State~37_combout ;
wire \state_controller|State.S_16_2~q ;
wire \state_controller|WideOr28~0_combout ;
wire \d0|MDRreg|D_out~21_combout ;
wire \Data[15]~input_o ;
wire \d0|MDRreg|D_out~34_combout ;
wire \d0|MDRreg|D_out~35_combout ;
wire \d0|RegisterFile|R5[15]~feeder_combout ;
wire \d0|RegisterFile|R6[15]~feeder_combout ;
wire \d0|RegisterFile|Mux0~0_combout ;
wire \d0|RegisterFile|Mux0~1_combout ;
wire \d0|RegisterFile|R3[15]~feeder_combout ;
wire \d0|RegisterFile|R0[15]~feeder_combout ;
wire \d0|RegisterFile|Mux0~2_combout ;
wire \d0|RegisterFile|Mux0~3_combout ;
wire \d0|RegisterFile|Mux0~4_combout ;
wire \d0|BUS_MUX|DataBus[15]~67_combout ;
wire \d0|MUXSR2|OUT[15]~15_combout ;
wire \d0|ALU1|Add0~29 ;
wire \d0|ALU1|Add0~30_combout ;
wire \d0|BUS_MUX|DataBus[15]~66_combout ;
wire \d0|BUS_MUX|DataBus[15]~68_combout ;
wire \d0|PCplusplus|PC_out[14]~29 ;
wire \d0|PCplusplus|PC_out[15]~30_combout ;
wire \d0|MUXADDR1|OUT[15]~15_combout ;
wire \d0|add1|ADDER_out[14]~29 ;
wire \d0|add1|ADDER_out[15]~30_combout ;
wire \d0|PCplusplus|Add0~45_combout ;
wire \d0|PCplusplus|Add0~38_combout ;
wire \d0|BUS_MUX|DataBus[15]~69_combout ;
wire \d0|IRreg|D_out~16_combout ;
wire \d0|IRreg|D_out[15]~feeder_combout ;
wire \hex_driver3|Decoder0~3_combout ;
wire \state_controller|State~43_combout ;
wire \state_controller|State.S_04~q ;
wire \state_controller|State~49_combout ;
wire \state_controller|State.S_21~q ;
wire \d0|PCreg|D_out[3]~0_combout ;
wire \Continue~input_o ;
wire \contsync|OUT~0_combout ;
wire \contsync|OUT~q ;
wire \hex_driver3|Decoder0~8_combout ;
wire \state_controller|Selector0~0_combout ;
wire \state_controller|State.PauseIR1~q ;
wire \state_controller|State~53_combout ;
wire \state_controller|State.PauseIR2~q ;
wire \Run~input_o ;
wire \runsync|OUT~0_combout ;
wire \runsync|OUT~q ;
wire \state_controller|State~54_combout ;
wire \state_controller|State.Halted~q ;
wire \state_controller|Selector2~1_combout ;
wire \state_controller|Selector2~2_combout ;
wire \state_controller|WideOr0~0_combout ;
wire \state_controller|Selector2~0_combout ;
wire \state_controller|Selector2~3_combout ;
wire \state_controller|State.S_18~q ;
wire \state_controller|State~34_combout ;
wire \state_controller|State.S_33_1~q ;
wire \state_controller|WideOr21~0_combout ;
wire \S[0]~input_o ;
wire \Data[0]~input_o ;
wire \d0|MDRreg|D_out~2_combout ;
wire \d0|MDRreg|D_out~3_combout ;
wire \tr0|Data_write_buffer[0]~feeder_combout ;
wire \wesync|OUT~0_combout ;
wire \wesync|OUT~q ;
wire \tr0|Data_write_buffer[1]~feeder_combout ;
wire \tr0|Data_write_buffer[2]~feeder_combout ;
wire \tr0|Data_write_buffer[3]~feeder_combout ;
wire \tr0|Data_write_buffer[5]~feeder_combout ;
wire \tr0|Data_write_buffer[8]~feeder_combout ;
wire \tr0|Data_write_buffer[9]~feeder_combout ;
wire \tr0|Data_write_buffer[11]~feeder_combout ;
wire \tr0|Data_write_buffer[12]~feeder_combout ;
wire \tr0|Data_write_buffer[15]~feeder_combout ;
wire \hex_driver0|WideOr6~0_combout ;
wire \hex_driver0|WideOr5~0_combout ;
wire \hex_driver0|WideOr4~0_combout ;
wire \hex_driver0|WideOr3~0_combout ;
wire \hex_driver0|WideOr2~0_combout ;
wire \hex_driver0|WideOr1~0_combout ;
wire \hex_driver0|WideOr0~0_combout ;
wire \hex_driver1|WideOr6~0_combout ;
wire \hex_driver1|WideOr5~0_combout ;
wire \hex_driver1|WideOr4~0_combout ;
wire \hex_driver1|WideOr3~0_combout ;
wire \hex_driver1|WideOr2~0_combout ;
wire \hex_driver1|WideOr1~0_combout ;
wire \hex_driver1|WideOr0~0_combout ;
wire \hex_driver2|WideOr6~0_combout ;
wire \hex_driver2|WideOr5~0_combout ;
wire \hex_driver2|WideOr4~0_combout ;
wire \hex_driver2|WideOr3~0_combout ;
wire \hex_driver2|WideOr2~0_combout ;
wire \hex_driver2|WideOr1~0_combout ;
wire \hex_driver2|WideOr0~0_combout ;
wire \hex_driver3|WideOr6~0_combout ;
wire \hex_driver3|WideOr5~0_combout ;
wire \hex_driver3|WideOr4~0_combout ;
wire \hex_driver3|WideOr3~0_combout ;
wire \hex_driver3|WideOr2~0_combout ;
wire \hex_driver3|WideOr1~0_combout ;
wire \hex_driver3|WideOr0~0_combout ;
wire [15:0] \d0|RegisterFile|SR2_out ;
wire [2:0] \d0|nzp|NZP_out ;
wire [15:0] \d0|IRreg|D_out ;
wire [15:0] \d0|MARreg|D_out ;
wire [1:0] \state_controller|ALUK ;
wire [15:0] \d0|RegisterFile|SR1_out ;
wire [15:0] \d0|MDRreg|D_out ;
wire [15:0] \d0|PCreg|D_out ;
wire [15:0] \d0|BUS_MUX|DataBus ;
wire [15:0] \tr0|Data_read_buffer ;
wire [15:0] \d0|RegisterFile|R5 ;
wire [15:0] \tr0|Data_write_buffer ;
wire [15:0] \d0|RegisterFile|R6 ;
wire [15:0] \d0|RegisterFile|R4 ;
wire [15:0] \d0|RegisterFile|R7 ;
wire [15:0] \d0|RegisterFile|R2 ;
wire [15:0] \d0|RegisterFile|R1 ;
wire [15:0] \d0|RegisterFile|R0 ;
wire [15:0] \d0|RegisterFile|R3 ;


// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\tr0|Data_write_buffer [0]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\tr0|Data_write_buffer [1]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\tr0|Data_write_buffer [2]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\tr0|Data_write_buffer [3]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\tr0|Data_write_buffer [4]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\tr0|Data_write_buffer [5]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\tr0|Data_write_buffer [6]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\tr0|Data_write_buffer [7]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\tr0|Data_write_buffer [8]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\tr0|Data_write_buffer [9]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\tr0|Data_write_buffer [10]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\tr0|Data_write_buffer [11]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\tr0|Data_write_buffer [12]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\tr0|Data_write_buffer [13]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\tr0|Data_write_buffer [14]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\tr0|Data_write_buffer [15]),
	.oe(!\wesync|OUT~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(!\state_controller|WideOr21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(\state_controller|WideOr28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\d0|MARreg|D_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\d0|MARreg|D_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\d0|MARreg|D_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\d0|MARreg|D_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\d0|MARreg|D_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\d0|MARreg|D_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\d0|MARreg|D_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\d0|MARreg|D_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\d0|MARreg|D_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\d0|MARreg|D_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\d0|MARreg|D_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\d0|MARreg|D_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\d0|MARreg|D_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\d0|MARreg|D_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\d0|MARreg|D_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\d0|MARreg|D_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \resetsync|OUT~0 (
// Equation(s):
// \resetsync|OUT~0_combout  = !\Reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\resetsync|OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \resetsync|OUT~0 .lut_mask = 16'h0F0F;
defparam \resetsync|OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N5
dffeas \resetsync|OUT (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\resetsync|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resetsync|OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \resetsync|OUT .is_wysiwyg = "true";
defparam \resetsync|OUT .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y4_N17
dffeas \tr0|Data_read_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[12] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N14
cycloneive_lcell_comb \d0|IRreg|D_out[13]~feeder (
// Equation(s):
// \d0|IRreg|D_out[13]~feeder_combout  = \d0|IRreg|D_out~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|IRreg|D_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out[13]~feeder .lut_mask = 16'hF0F0;
defparam \d0|IRreg|D_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \state_controller|State~32 (
// Equation(s):
// \state_controller|State~32_combout  = (\state_controller|State.S_33_1~q  & !\resetsync|OUT~q )

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~32_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~32 .lut_mask = 16'h00AA;
defparam \state_controller|State~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N27
dffeas \state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \state_controller|State~44 (
// Equation(s):
// \state_controller|State~44_combout  = (\state_controller|State.S_33_2~q  & !\resetsync|OUT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~44_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~44 .lut_mask = 16'h00F0;
defparam \state_controller|State~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N27
dffeas \state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_35 .is_wysiwyg = "true";
defparam \state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cycloneive_lcell_comb \d0|IRreg|D_out[1]~1 (
// Equation(s):
// \d0|IRreg|D_out[1]~1_combout  = (\state_controller|State.S_35~q ) # (\resetsync|OUT~q )

	.dataa(\state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(\resetsync|OUT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|IRreg|D_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out[1]~1 .lut_mask = 16'hFAFA;
defparam \d0|IRreg|D_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N15
dffeas \d0|IRreg|D_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[13] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y4_N23
dffeas \tr0|Data_read_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[14] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N22
cycloneive_lcell_comb \d0|MDRreg|D_out~32 (
// Equation(s):
// \d0|MDRreg|D_out~32_combout  = (\d0|MDRreg|D_out~21_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[14]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [14])))))

	.dataa(\d0|MDRreg|D_out~21_combout ),
	.datab(\S[14]~input_o ),
	.datac(\tr0|Data_read_buffer [14]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~32 .lut_mask = 16'h88A0;
defparam \d0|MDRreg|D_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N4
cycloneive_lcell_comb \d0|MDRreg|D_out~33 (
// Equation(s):
// \d0|MDRreg|D_out~33_combout  = (\d0|MDRreg|D_out~32_combout ) # ((!\state_controller|WideOr21~0_combout  & (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [14])))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|MDRreg|D_out~32_combout ),
	.datad(\d0|BUS_MUX|DataBus [14]),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~33 .lut_mask = 16'hF1F0;
defparam \d0|MDRreg|D_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N18
cycloneive_lcell_comb \hex_driver3|Decoder0~5 (
// Equation(s):
// \hex_driver3|Decoder0~5_combout  = (!\d0|IRreg|D_out [15] & (!\d0|IRreg|D_out [12] & (\d0|IRreg|D_out [13] & \d0|IRreg|D_out [14])))

	.dataa(\d0|IRreg|D_out [15]),
	.datab(\d0|IRreg|D_out [12]),
	.datac(\d0|IRreg|D_out [13]),
	.datad(\d0|IRreg|D_out [14]),
	.cin(gnd),
	.combout(\hex_driver3|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|Decoder0~5 .lut_mask = 16'h1000;
defparam \hex_driver3|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \state_controller|State~51 (
// Equation(s):
// \state_controller|State~51_combout  = (!\resetsync|OUT~q  & \state_controller|State.S_35~q )

	.dataa(\resetsync|OUT~q ),
	.datab(gnd),
	.datac(\state_controller|State.S_35~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~51 .lut_mask = 16'h5050;
defparam \state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N11
dffeas \state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_32 .is_wysiwyg = "true";
defparam \state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N8
cycloneive_lcell_comb \state_controller|State~47 (
// Equation(s):
// \state_controller|State~47_combout  = (!\resetsync|OUT~q  & (\hex_driver3|Decoder0~5_combout  & \state_controller|State.S_32~q ))

	.dataa(gnd),
	.datab(\resetsync|OUT~q ),
	.datac(\hex_driver3|Decoder0~5_combout ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~47_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~47 .lut_mask = 16'h3000;
defparam \state_controller|State~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N9
dffeas \state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_06 .is_wysiwyg = "true";
defparam \state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \state_controller|State~35 (
// Equation(s):
// \state_controller|State~35_combout  = (\state_controller|State.S_06~q  & !\resetsync|OUT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_06~q ),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~35_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~35 .lut_mask = 16'h00F0;
defparam \state_controller|State~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas \state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \state_controller|State~33 (
// Equation(s):
// \state_controller|State~33_combout  = (\state_controller|State.S_25_1~q  & !\resetsync|OUT~q )

	.dataa(gnd),
	.datab(\state_controller|State.S_25_1~q ),
	.datac(gnd),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~33_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~33 .lut_mask = 16'h00CC;
defparam \state_controller|State~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \d0|MDRreg|D_out[6]~4 (
// Equation(s):
// \d0|MDRreg|D_out[6]~4_combout  = (\state_controller|State.S_33_2~q ) # ((\state_controller|State.S_25_2~q ) # ((\state_controller|State.S_23~q ) # (\resetsync|OUT~q )))

	.dataa(\state_controller|State.S_33_2~q ),
	.datab(\state_controller|State.S_25_2~q ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out[6]~4 .lut_mask = 16'hFFFE;
defparam \d0|MDRreg|D_out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N5
dffeas \d0|MDRreg|D_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[14] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N6
cycloneive_lcell_comb \hex_driver3|Decoder0~0 (
// Equation(s):
// \hex_driver3|Decoder0~0_combout  = (!\d0|IRreg|D_out [15] & (\d0|IRreg|D_out [12] & (!\d0|IRreg|D_out [13] & \d0|IRreg|D_out [14])))

	.dataa(\d0|IRreg|D_out [15]),
	.datab(\d0|IRreg|D_out [12]),
	.datac(\d0|IRreg|D_out [13]),
	.datad(\d0|IRreg|D_out [14]),
	.cin(gnd),
	.combout(\hex_driver3|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|Decoder0~0 .lut_mask = 16'h0400;
defparam \hex_driver3|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N10
cycloneive_lcell_comb \state_controller|State~40 (
// Equation(s):
// \state_controller|State~40_combout  = (\state_controller|State.S_32~q  & (\hex_driver3|Decoder0~0_combout  & !\resetsync|OUT~q ))

	.dataa(\state_controller|State.S_32~q ),
	.datab(gnd),
	.datac(\hex_driver3|Decoder0~0_combout ),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~40_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~40 .lut_mask = 16'h00A0;
defparam \state_controller|State~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N11
dffeas \state_controller|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_05 .is_wysiwyg = "true";
defparam \state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N20
cycloneive_lcell_comb \hex_driver3|Decoder0~1 (
// Equation(s):
// \hex_driver3|Decoder0~1_combout  = (!\d0|IRreg|D_out [13] & (!\d0|IRreg|D_out [14] & (\d0|IRreg|D_out [12] & \d0|IRreg|D_out [15])))

	.dataa(\d0|IRreg|D_out [13]),
	.datab(\d0|IRreg|D_out [14]),
	.datac(\d0|IRreg|D_out [12]),
	.datad(\d0|IRreg|D_out [15]),
	.cin(gnd),
	.combout(\hex_driver3|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|Decoder0~1 .lut_mask = 16'h1000;
defparam \hex_driver3|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N20
cycloneive_lcell_comb \state_controller|State~41 (
// Equation(s):
// \state_controller|State~41_combout  = (!\resetsync|OUT~q  & (\hex_driver3|Decoder0~1_combout  & \state_controller|State.S_32~q ))

	.dataa(\resetsync|OUT~q ),
	.datab(\hex_driver3|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~41_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~41 .lut_mask = 16'h4400;
defparam \state_controller|State~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N21
dffeas \state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_09 .is_wysiwyg = "true";
defparam \state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[0]~2 (
// Equation(s):
// \d0|BUS_MUX|DataBus[0]~2_combout  = (!\state_controller|State.S_05~q  & (!\state_controller|State.S_09~q  & !\state_controller|State.S_23~q ))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\state_controller|State.S_09~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[0]~2 .lut_mask = 16'h0011;
defparam \d0|BUS_MUX|DataBus[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y6_N1
dffeas \tr0|Data_read_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[9] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N0
cycloneive_lcell_comb \d0|MDRreg|D_out~22 (
// Equation(s):
// \d0|MDRreg|D_out~22_combout  = (\d0|MDRreg|D_out~21_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[9]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [9])))))

	.dataa(\S[9]~input_o ),
	.datab(\d0|MDRreg|D_out~21_combout ),
	.datac(\tr0|Data_read_buffer [9]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~22 .lut_mask = 16'h88C0;
defparam \d0|MDRreg|D_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \d0|MDRreg|D_out~23 (
// Equation(s):
// \d0|MDRreg|D_out~23_combout  = (\d0|MDRreg|D_out~22_combout ) # ((!\resetsync|OUT~q  & (!\state_controller|WideOr21~0_combout  & \d0|BUS_MUX|DataBus [9])))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\d0|MDRreg|D_out~22_combout ),
	.datad(\d0|BUS_MUX|DataBus [9]),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~23 .lut_mask = 16'hF1F0;
defparam \d0|MDRreg|D_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \d0|MDRreg|D_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[9] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y4_N19
dffeas \tr0|Data_read_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[10] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N18
cycloneive_lcell_comb \d0|MDRreg|D_out~24 (
// Equation(s):
// \d0|MDRreg|D_out~24_combout  = (\d0|MDRreg|D_out~21_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[10]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [10])))))

	.dataa(\d0|MDRreg|D_out~21_combout ),
	.datab(\S[10]~input_o ),
	.datac(\tr0|Data_read_buffer [10]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~24 .lut_mask = 16'h88A0;
defparam \d0|MDRreg|D_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N8
cycloneive_lcell_comb \d0|MDRreg|D_out~25 (
// Equation(s):
// \d0|MDRreg|D_out~25_combout  = (\d0|MDRreg|D_out~24_combout ) # ((!\state_controller|WideOr21~0_combout  & (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [10])))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|BUS_MUX|DataBus [10]),
	.datad(\d0|MDRreg|D_out~24_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~25 .lut_mask = 16'hFF10;
defparam \d0|MDRreg|D_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N9
dffeas \d0|MDRreg|D_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[10] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \state_controller|State~38 (
// Equation(s):
// \state_controller|State~38_combout  = (\state_controller|State.S_16_2~q  & !\resetsync|OUT~q )

	.dataa(gnd),
	.datab(\state_controller|State.S_16_2~q ),
	.datac(gnd),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~38_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~38 .lut_mask = 16'h00CC;
defparam \state_controller|State~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N29
dffeas \state_controller|State.S_16_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_16_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_16_3 .is_wysiwyg = "true";
defparam \state_controller|State.S_16_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \d0|MDRreg|D_out~36 (
// Equation(s):
// \d0|MDRreg|D_out~36_combout  = (!\state_controller|State.S_16_1~q  & (!\state_controller|State.S_16_2~q  & (\state_controller|WideOr21~0_combout  & !\state_controller|State.S_16_3~q )))

	.dataa(\state_controller|State.S_16_1~q ),
	.datab(\state_controller|State.S_16_2~q ),
	.datac(\state_controller|WideOr21~0_combout ),
	.datad(\state_controller|State.S_16_3~q ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~36 .lut_mask = 16'h0010;
defparam \d0|MDRreg|D_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y6_N21
dffeas \tr0|Data_read_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[5] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_lcell_comb \d0|MDRreg|D_out~13 (
// Equation(s):
// \d0|MDRreg|D_out~13_combout  = (\d0|MDRreg|D_out~36_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[5]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [5])))))

	.dataa(\S[5]~input_o ),
	.datab(\d0|MDRreg|D_out~36_combout ),
	.datac(\tr0|Data_read_buffer [5]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~13 .lut_mask = 16'h88C0;
defparam \d0|MDRreg|D_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \d0|MDRreg|D_out~14 (
// Equation(s):
// \d0|MDRreg|D_out~14_combout  = (!\resetsync|OUT~q  & ((\d0|MDRreg|D_out~13_combout ) # ((!\state_controller|WideOr21~0_combout  & \d0|BUS_MUX|DataBus [5]))))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\d0|BUS_MUX|DataBus [5]),
	.datad(\d0|MDRreg|D_out~13_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~14 .lut_mask = 16'h5510;
defparam \d0|MDRreg|D_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N27
dffeas \d0|MDRreg|D_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[5] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y4_N15
dffeas \tr0|Data_read_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[8] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N14
cycloneive_lcell_comb \d0|MDRreg|D_out~19 (
// Equation(s):
// \d0|MDRreg|D_out~19_combout  = (\d0|MDRreg|D_out~36_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[8]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [8])))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\S[8]~input_o ),
	.datac(\tr0|Data_read_buffer [8]),
	.datad(\d0|MDRreg|D_out~36_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~19 .lut_mask = 16'hD800;
defparam \d0|MDRreg|D_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N14
cycloneive_lcell_comb \d0|MDRreg|D_out~20 (
// Equation(s):
// \d0|MDRreg|D_out~20_combout  = (!\resetsync|OUT~q  & ((\d0|MDRreg|D_out~19_combout ) # ((!\state_controller|WideOr21~0_combout  & \d0|BUS_MUX|DataBus [8]))))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|MDRreg|D_out~19_combout ),
	.datad(\d0|BUS_MUX|DataBus [8]),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~20 .lut_mask = 16'h3130;
defparam \d0|MDRreg|D_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N15
dffeas \d0|MDRreg|D_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[8] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[3]~7 (
// Equation(s):
// \d0|BUS_MUX|DataBus[3]~7_combout  = (\state_controller|State.S_18~q ) # ((\state_controller|State.S_04~q ) # ((\state_controller|State.S_07~q ) # (\state_controller|State.S_06~q )))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|State.S_04~q ),
	.datac(\state_controller|State.S_07~q ),
	.datad(\state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[3]~7 .lut_mask = 16'hFFFE;
defparam \d0|BUS_MUX|DataBus[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N8
cycloneive_lcell_comb \hex_driver3|Decoder0~6 (
// Equation(s):
// \hex_driver3|Decoder0~6_combout  = (\d0|IRreg|D_out [15] & (!\d0|IRreg|D_out [12] & (!\d0|IRreg|D_out [13] & \d0|IRreg|D_out [14])))

	.dataa(\d0|IRreg|D_out [15]),
	.datab(\d0|IRreg|D_out [12]),
	.datac(\d0|IRreg|D_out [13]),
	.datad(\d0|IRreg|D_out [14]),
	.cin(gnd),
	.combout(\hex_driver3|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|Decoder0~6 .lut_mask = 16'h0200;
defparam \hex_driver3|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N18
cycloneive_lcell_comb \state_controller|State~50 (
// Equation(s):
// \state_controller|State~50_combout  = (\hex_driver3|Decoder0~6_combout  & (!\resetsync|OUT~q  & \state_controller|State.S_32~q ))

	.dataa(\hex_driver3|Decoder0~6_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~50 .lut_mask = 16'h2200;
defparam \state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N19
dffeas \state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_12 .is_wysiwyg = "true";
defparam \state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \tr0|Data_read_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[7] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \d0|MDRreg|D_out~17 (
// Equation(s):
// \d0|MDRreg|D_out~17_combout  = (\d0|MDRreg|D_out~36_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[7]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [7])))))

	.dataa(\S[7]~input_o ),
	.datab(\d0|MDRreg|D_out~36_combout ),
	.datac(\tr0|Data_read_buffer [7]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~17 .lut_mask = 16'h88C0;
defparam \d0|MDRreg|D_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \d0|MDRreg|D_out~18 (
// Equation(s):
// \d0|MDRreg|D_out~18_combout  = (!\resetsync|OUT~q  & ((\d0|MDRreg|D_out~17_combout ) # ((!\state_controller|WideOr21~0_combout  & \d0|BUS_MUX|DataBus [7]))))

	.dataa(\d0|MDRreg|D_out~17_combout ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\d0|BUS_MUX|DataBus [7]),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~18 .lut_mask = 16'h00BA;
defparam \d0|MDRreg|D_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N15
dffeas \d0|MDRreg|D_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[7] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \state_controller|State~45 (
// Equation(s):
// \state_controller|State~45_combout  = (\state_controller|State.S_25_2~q  & !\resetsync|OUT~q )

	.dataa(gnd),
	.datab(\state_controller|State.S_25_2~q ),
	.datac(gnd),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~45_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~45 .lut_mask = 16'h00CC;
defparam \state_controller|State~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_27 .is_wysiwyg = "true";
defparam \state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[3]~4 (
// Equation(s):
// \d0|BUS_MUX|DataBus[3]~4_combout  = (!\state_controller|State.S_07~q  & (!\state_controller|State.S_06~q  & ((\state_controller|State.S_35~q ) # (\state_controller|State.S_27~q ))))

	.dataa(\state_controller|State.S_35~q ),
	.datab(\state_controller|State.S_27~q ),
	.datac(\state_controller|State.S_07~q ),
	.datad(\state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[3]~4 .lut_mask = 16'h000E;
defparam \d0|BUS_MUX|DataBus[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[3]~5 (
// Equation(s):
// \d0|BUS_MUX|DataBus[3]~5_combout  = (\state_controller|State.S_18~q ) # ((\state_controller|State.S_04~q ) # (\d0|BUS_MUX|DataBus[3]~4_combout ))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|State.S_04~q ),
	.datac(gnd),
	.datad(\d0|BUS_MUX|DataBus[3]~4_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[3]~5 .lut_mask = 16'hFFEE;
defparam \d0|BUS_MUX|DataBus[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N4
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[7]~37 (
// Equation(s):
// \d0|BUS_MUX|DataBus[7]~37_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [7])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[7]~14_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout  & 
// (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datab(\d0|PCreg|D_out [7]),
	.datac(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.datad(\d0|add1|ADDER_out[7]~14_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[7]~37 .lut_mask = 16'hDAD0;
defparam \d0|BUS_MUX|DataBus[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N8
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[7]~35 (
// Equation(s):
// \d0|BUS_MUX|DataBus[7]~35_combout  = (!\state_controller|State.S_05~q  & (!\d0|RegisterFile|SR1_out [7] & (!\state_controller|State.S_23~q  & \state_controller|State.S_09~q )))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\d0|RegisterFile|SR1_out [7]),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[7]~35 .lut_mask = 16'h0100;
defparam \d0|BUS_MUX|DataBus[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N14
cycloneive_lcell_comb \d0|RegisterFile|R0[7]~0 (
// Equation(s):
// \d0|RegisterFile|R0[7]~0_combout  = (!\d0|IRreg|D_out [9] & (!\state_controller|State.S_04~q  & ((\state_controller|State.S_27~q ) # (!\d0|BUS_MUX|DataBus[3]~6_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~6_combout ),
	.datab(\state_controller|State.S_27~q ),
	.datac(\d0|IRreg|D_out [9]),
	.datad(\state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R0[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R0[7]~0 .lut_mask = 16'h000D;
defparam \d0|RegisterFile|R0[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N26
cycloneive_lcell_comb \d0|IRreg|D_out~11 (
// Equation(s):
// \d0|IRreg|D_out~11_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|BUS_MUX|DataBus [10]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~11 .lut_mask = 16'h0F00;
defparam \d0|IRreg|D_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N26
cycloneive_lcell_comb \d0|IRreg|D_out[10]~feeder (
// Equation(s):
// \d0|IRreg|D_out[10]~feeder_combout  = \d0|IRreg|D_out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~11_combout ),
	.cin(gnd),
	.combout(\d0|IRreg|D_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out[10]~feeder .lut_mask = 16'hFF00;
defparam \d0|IRreg|D_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N27
dffeas \d0|IRreg|D_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[10] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y5_N31
dffeas \tr0|Data_read_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[11] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N30
cycloneive_lcell_comb \d0|MDRreg|D_out~26 (
// Equation(s):
// \d0|MDRreg|D_out~26_combout  = (\d0|MDRreg|D_out~21_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [11])))))

	.dataa(\d0|MDRreg|D_out~21_combout ),
	.datab(\S[11]~input_o ),
	.datac(\tr0|Data_read_buffer [11]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~26 .lut_mask = 16'h88A0;
defparam \d0|MDRreg|D_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
cycloneive_lcell_comb \d0|MDRreg|D_out~27 (
// Equation(s):
// \d0|MDRreg|D_out~27_combout  = (\d0|MDRreg|D_out~26_combout ) # ((!\state_controller|WideOr21~0_combout  & (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [11])))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|MDRreg|D_out~26_combout ),
	.datad(\d0|BUS_MUX|DataBus [11]),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~27 .lut_mask = 16'hF1F0;
defparam \d0|MDRreg|D_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N25
dffeas \d0|MDRreg|D_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[11] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N12
cycloneive_lcell_comb \d0|RegisterFile|R5[10]~0 (
// Equation(s):
// \d0|RegisterFile|R5[10]~0_combout  = (\state_controller|State.S_04~q ) # ((\d0|IRreg|D_out [9] & ((\state_controller|State.S_27~q ) # (!\d0|BUS_MUX|DataBus[3]~6_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~6_combout ),
	.datab(\state_controller|State.S_27~q ),
	.datac(\d0|IRreg|D_out [9]),
	.datad(\state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[10]~0 .lut_mask = 16'hFFD0;
defparam \d0|RegisterFile|R5[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N28
cycloneive_lcell_comb \d0|RegisterFile|R5[10]~1 (
// Equation(s):
// \d0|RegisterFile|R5[10]~1_combout  = (!\state_controller|State.S_04~q  & (!\d0|IRreg|D_out [10] & \d0|IRreg|D_out [11]))

	.dataa(\state_controller|State.S_04~q ),
	.datab(\d0|IRreg|D_out [10]),
	.datac(gnd),
	.datad(\d0|IRreg|D_out [11]),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[10]~1 .lut_mask = 16'h1100;
defparam \d0|RegisterFile|R5[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N16
cycloneive_lcell_comb \d0|RegisterFile|R5[10]~2 (
// Equation(s):
// \d0|RegisterFile|R5[10]~2_combout  = (\resetsync|OUT~q ) # ((\d0|RegisterFile|R5[10]~0_combout  & \d0|RegisterFile|R5[10]~1_combout ))

	.dataa(\d0|RegisterFile|R5[10]~0_combout ),
	.datab(\d0|RegisterFile|R5[10]~1_combout ),
	.datac(gnd),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[10]~2 .lut_mask = 16'hFF88;
defparam \d0|RegisterFile|R5[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N17
dffeas \d0|RegisterFile|R5[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[11] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N10
cycloneive_lcell_comb \d0|RegisterFile|R6[14]~0 (
// Equation(s):
// \d0|RegisterFile|R6[14]~0_combout  = (\state_controller|State.S_04~q ) # ((\d0|IRreg|D_out [10] & \d0|IRreg|D_out [11]))

	.dataa(\state_controller|State.S_04~q ),
	.datab(\d0|IRreg|D_out [10]),
	.datac(gnd),
	.datad(\d0|IRreg|D_out [11]),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[14]~0 .lut_mask = 16'hEEAA;
defparam \d0|RegisterFile|R6[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N8
cycloneive_lcell_comb \d0|RegisterFile|R7[8]~0 (
// Equation(s):
// \d0|RegisterFile|R7[8]~0_combout  = (\resetsync|OUT~q ) # ((\d0|RegisterFile|R6[14]~0_combout  & \d0|RegisterFile|R5[10]~0_combout ))

	.dataa(\d0|RegisterFile|R6[14]~0_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|RegisterFile|R5[10]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R7[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R7[8]~0 .lut_mask = 16'hECEC;
defparam \d0|RegisterFile|R7[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N31
dffeas \d0|RegisterFile|R7[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[11] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N12
cycloneive_lcell_comb \d0|RegisterFile|R6[11]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[11]~feeder_combout  = \d0|IRreg|D_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[11]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R6[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N12
cycloneive_lcell_comb \d0|RegisterFile|R6[14]~1 (
// Equation(s):
// \d0|RegisterFile|R6[14]~1_combout  = (\resetsync|OUT~q ) # ((\d0|RegisterFile|R6[14]~0_combout  & \d0|RegisterFile|R0[7]~0_combout ))

	.dataa(\d0|RegisterFile|R6[14]~0_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|RegisterFile|R0[7]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[14]~1 .lut_mask = 16'hECEC;
defparam \d0|RegisterFile|R6[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N13
dffeas \d0|RegisterFile|R6[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[11] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N26
cycloneive_lcell_comb \d0|RegisterFile|R4[15]~0 (
// Equation(s):
// \d0|RegisterFile|R4[15]~0_combout  = (\resetsync|OUT~q ) # ((\d0|RegisterFile|R0[7]~0_combout  & \d0|RegisterFile|R5[10]~1_combout ))

	.dataa(gnd),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|RegisterFile|R0[7]~0_combout ),
	.datad(\d0|RegisterFile|R5[10]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R4[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R4[15]~0 .lut_mask = 16'hFCCC;
defparam \d0|RegisterFile|R4[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N23
dffeas \d0|RegisterFile|R4[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[11] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N7
dffeas \d0|IRreg|D_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[7] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N20
cycloneive_lcell_comb \d0|MUXSR1|OUT[1]~1 (
// Equation(s):
// \d0|MUXSR1|OUT[1]~1_combout  = (\state_controller|State.S_23~q  & (\d0|IRreg|D_out [10])) # (!\state_controller|State.S_23~q  & ((\d0|IRreg|D_out [7])))

	.dataa(gnd),
	.datab(\state_controller|State.S_23~q ),
	.datac(\d0|IRreg|D_out [10]),
	.datad(\d0|IRreg|D_out [7]),
	.cin(gnd),
	.combout(\d0|MUXSR1|OUT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR1|OUT[1]~1 .lut_mask = 16'hF3C0;
defparam \d0|MUXSR1|OUT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N22
cycloneive_lcell_comb \d0|RegisterFile|Mux4~0 (
// Equation(s):
// \d0|RegisterFile|Mux4~0_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & (((\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|MUXSR1|OUT[1]~1_combout  & (\d0|RegisterFile|R6 [11])) # (!\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R4 
// [11])))))

	.dataa(\d0|RegisterFile|R6 [11]),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R4 [11]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux4~0 .lut_mask = 16'hEE30;
defparam \d0|RegisterFile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N30
cycloneive_lcell_comb \d0|RegisterFile|Mux4~1 (
// Equation(s):
// \d0|RegisterFile|Mux4~1_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|Mux4~0_combout  & ((\d0|RegisterFile|R7 [11]))) # (!\d0|RegisterFile|Mux4~0_combout  & (\d0|RegisterFile|R5 [11])))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (((\d0|RegisterFile|Mux4~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|R5 [11]),
	.datac(\d0|RegisterFile|R7 [11]),
	.datad(\d0|RegisterFile|Mux4~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux4~1 .lut_mask = 16'hF588;
defparam \d0|RegisterFile|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N20
cycloneive_lcell_comb \d0|RegisterFile|R2[11]~feeder (
// Equation(s):
// \d0|RegisterFile|R2[11]~feeder_combout  = \d0|IRreg|D_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R2[11]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N0
cycloneive_lcell_comb \d0|RegisterFile|R2[15]~0 (
// Equation(s):
// \d0|RegisterFile|R2[15]~0_combout  = (!\d0|IRreg|D_out [11] & (\d0|IRreg|D_out [10] & !\state_controller|State.S_04~q ))

	.dataa(\d0|IRreg|D_out [11]),
	.datab(\d0|IRreg|D_out [10]),
	.datac(gnd),
	.datad(\state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R2[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R2[15]~0 .lut_mask = 16'h0044;
defparam \d0|RegisterFile|R2[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N10
cycloneive_lcell_comb \d0|RegisterFile|R2[15]~1 (
// Equation(s):
// \d0|RegisterFile|R2[15]~1_combout  = (\resetsync|OUT~q ) # ((\d0|RegisterFile|R0[7]~0_combout  & \d0|RegisterFile|R2[15]~0_combout ))

	.dataa(\resetsync|OUT~q ),
	.datab(gnd),
	.datac(\d0|RegisterFile|R0[7]~0_combout ),
	.datad(\d0|RegisterFile|R2[15]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R2[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R2[15]~1 .lut_mask = 16'hFAAA;
defparam \d0|RegisterFile|R2[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N21
dffeas \d0|RegisterFile|R2[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[11] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N28
cycloneive_lcell_comb \d0|RegisterFile|R0[11]~feeder (
// Equation(s):
// \d0|RegisterFile|R0[11]~feeder_combout  = \d0|IRreg|D_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R0[11]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N29
dffeas \d0|RegisterFile|R0[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[11] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N4
cycloneive_lcell_comb \d0|RegisterFile|R1[2]~0 (
// Equation(s):
// \d0|RegisterFile|R1[2]~0_combout  = (\resetsync|OUT~q ) # ((\d0|RegisterFile|R5[10]~0_combout  & \d0|RegisterFile|R0[7]~1_combout ))

	.dataa(gnd),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|RegisterFile|R5[10]~0_combout ),
	.datad(\d0|RegisterFile|R0[7]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R1[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R1[2]~0 .lut_mask = 16'hFCCC;
defparam \d0|RegisterFile|R1[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N23
dffeas \d0|RegisterFile|R1[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[11] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N22
cycloneive_lcell_comb \d0|RegisterFile|Mux4~2 (
// Equation(s):
// \d0|RegisterFile|Mux4~2_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & (((\d0|RegisterFile|R1 [11]) # (\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|MUXSR1|OUT[0]~0_combout  & (\d0|RegisterFile|R0 [11] & ((!\d0|MUXSR1|OUT[1]~1_combout ))))

	.dataa(\d0|RegisterFile|R0 [11]),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R1 [11]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux4~2 .lut_mask = 16'hCCE2;
defparam \d0|RegisterFile|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N20
cycloneive_lcell_comb \d0|RegisterFile|R3[13]~0 (
// Equation(s):
// \d0|RegisterFile|R3[13]~0_combout  = (\resetsync|OUT~q ) # ((\d0|RegisterFile|R2[15]~0_combout  & \d0|RegisterFile|R5[10]~0_combout ))

	.dataa(\resetsync|OUT~q ),
	.datab(\d0|RegisterFile|R2[15]~0_combout ),
	.datac(gnd),
	.datad(\d0|RegisterFile|R5[10]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R3[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R3[13]~0 .lut_mask = 16'hEEAA;
defparam \d0|RegisterFile|R3[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N21
dffeas \d0|RegisterFile|R3[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[11] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N0
cycloneive_lcell_comb \d0|RegisterFile|Mux4~3 (
// Equation(s):
// \d0|RegisterFile|Mux4~3_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|Mux4~2_combout  & ((\d0|RegisterFile|R3 [11]))) # (!\d0|RegisterFile|Mux4~2_combout  & (\d0|RegisterFile|R2 [11])))) # (!\d0|MUXSR1|OUT[1]~1_combout  & 
// (((\d0|RegisterFile|Mux4~2_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R2 [11]),
	.datac(\d0|RegisterFile|Mux4~2_combout ),
	.datad(\d0|RegisterFile|R3 [11]),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux4~3 .lut_mask = 16'hF858;
defparam \d0|RegisterFile|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
cycloneive_lcell_comb \d0|RegisterFile|Mux4~4 (
// Equation(s):
// \d0|RegisterFile|Mux4~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux4~1_combout )) # (!\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux4~3_combout )))

	.dataa(\d0|RegisterFile|Mux4~1_combout ),
	.datab(gnd),
	.datac(\d0|MUXSR1|OUT[2]~2_combout ),
	.datad(\d0|RegisterFile|Mux4~3_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux4~4 .lut_mask = 16'hAFA0;
defparam \d0|RegisterFile|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N5
dffeas \d0|RegisterFile|SR1_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[11] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N26
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[11]~51 (
// Equation(s):
// \d0|BUS_MUX|DataBus[11]~51_combout  = (!\state_controller|State.S_05~q  & (!\d0|RegisterFile|SR1_out [11] & (!\state_controller|State.S_23~q  & \state_controller|State.S_09~q )))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\d0|RegisterFile|SR1_out [11]),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[11]~51_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[11]~51 .lut_mask = 16'h0100;
defparam \d0|BUS_MUX|DataBus[11]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N22
cycloneive_lcell_comb \state_controller|ALUK[1] (
// Equation(s):
// \state_controller|ALUK [1] = (\state_controller|State.S_23~q ) # (\state_controller|State.S_09~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\state_controller|ALUK [1]),
	.cout());
// synopsys translate_off
defparam \state_controller|ALUK[1] .lut_mask = 16'hFFF0;
defparam \state_controller|ALUK[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N27
dffeas \d0|RegisterFile|SR2_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[11] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y4_N21
dffeas \tr0|Data_read_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[4] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N20
cycloneive_lcell_comb \d0|MDRreg|D_out~11 (
// Equation(s):
// \d0|MDRreg|D_out~11_combout  = (\d0|MDRreg|D_out~36_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[4]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [4])))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\S[4]~input_o ),
	.datac(\tr0|Data_read_buffer [4]),
	.datad(\d0|MDRreg|D_out~36_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~11 .lut_mask = 16'hD800;
defparam \d0|MDRreg|D_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N26
cycloneive_lcell_comb \d0|MDRreg|D_out~12 (
// Equation(s):
// \d0|MDRreg|D_out~12_combout  = (!\resetsync|OUT~q  & ((\d0|MDRreg|D_out~11_combout ) # ((!\state_controller|WideOr21~0_combout  & \d0|BUS_MUX|DataBus [4]))))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\d0|MDRreg|D_out~11_combout ),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|BUS_MUX|DataBus [4]),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~12 .lut_mask = 16'h0D0C;
defparam \d0|MDRreg|D_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N27
dffeas \d0|MDRreg|D_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[4] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N7
dffeas \d0|RegisterFile|R3[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[4] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \d0|RegisterFile|R2[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[4] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N29
dffeas \d0|RegisterFile|R1[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[4] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N31
dffeas \d0|RegisterFile|R0[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[4] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N28
cycloneive_lcell_comb \d0|RegisterFile|Mux11~2 (
// Equation(s):
// \d0|RegisterFile|Mux11~2_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & (\d0|MUXSR1|OUT[0]~0_combout )) # (!\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|MUXSR1|OUT[0]~0_combout  & (\d0|RegisterFile|R1 [4])) # (!\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|R0 
// [4])))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R1 [4]),
	.datad(\d0|RegisterFile|R0 [4]),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux11~2 .lut_mask = 16'hD9C8;
defparam \d0|RegisterFile|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N24
cycloneive_lcell_comb \d0|RegisterFile|Mux11~3 (
// Equation(s):
// \d0|RegisterFile|Mux11~3_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|Mux11~2_combout  & (\d0|RegisterFile|R3 [4])) # (!\d0|RegisterFile|Mux11~2_combout  & ((\d0|RegisterFile|R2 [4]))))) # (!\d0|MUXSR1|OUT[1]~1_combout  & 
// (((\d0|RegisterFile|Mux11~2_combout ))))

	.dataa(\d0|RegisterFile|R3 [4]),
	.datab(\d0|MUXSR1|OUT[1]~1_combout ),
	.datac(\d0|RegisterFile|R2 [4]),
	.datad(\d0|RegisterFile|Mux11~2_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux11~3 .lut_mask = 16'hBBC0;
defparam \d0|RegisterFile|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N18
cycloneive_lcell_comb \d0|RegisterFile|R5[4]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[4]~feeder_combout  = \d0|IRreg|D_out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[4]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R5[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N19
dffeas \d0|RegisterFile|R5[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[4] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
cycloneive_lcell_comb \d0|RegisterFile|R7[4]~feeder (
// Equation(s):
// \d0|RegisterFile|R7[4]~feeder_combout  = \d0|IRreg|D_out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R7[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R7[4]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R7[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N13
dffeas \d0|RegisterFile|R7[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R7[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[4] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N24
cycloneive_lcell_comb \d0|RegisterFile|R6[4]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[4]~feeder_combout  = \d0|IRreg|D_out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[4]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R6[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N25
dffeas \d0|RegisterFile|R6[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[4] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N23
dffeas \d0|RegisterFile|R4[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[4] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N22
cycloneive_lcell_comb \d0|RegisterFile|Mux11~0 (
// Equation(s):
// \d0|RegisterFile|Mux11~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [4]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [4] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [4]),
	.datac(\d0|RegisterFile|R4 [4]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux11~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \d0|RegisterFile|Mux11~1 (
// Equation(s):
// \d0|RegisterFile|Mux11~1_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|Mux11~0_combout  & ((\d0|RegisterFile|R7 [4]))) # (!\d0|RegisterFile|Mux11~0_combout  & (\d0|RegisterFile|R5 [4])))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (((\d0|RegisterFile|Mux11~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|R5 [4]),
	.datac(\d0|RegisterFile|R7 [4]),
	.datad(\d0|RegisterFile|Mux11~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux11~1 .lut_mask = 16'hF588;
defparam \d0|RegisterFile|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \d0|RegisterFile|Mux11~4 (
// Equation(s):
// \d0|RegisterFile|Mux11~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux11~1_combout ))) # (!\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux11~3_combout ))

	.dataa(gnd),
	.datab(\d0|MUXSR1|OUT[2]~2_combout ),
	.datac(\d0|RegisterFile|Mux11~3_combout ),
	.datad(\d0|RegisterFile|Mux11~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux11~4 .lut_mask = 16'hFC30;
defparam \d0|RegisterFile|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N9
dffeas \d0|RegisterFile|SR1_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[4] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N17
dffeas \d0|RegisterFile|SR2_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[4] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
cycloneive_lcell_comb \d0|MUXSR2|OUT[4]~4 (
// Equation(s):
// \d0|MUXSR2|OUT[4]~4_combout  = (\state_controller|SR2MUX~0_combout  & ((\d0|IRreg|D_out [4]))) # (!\state_controller|SR2MUX~0_combout  & (\d0|RegisterFile|SR2_out [4]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [4]),
	.datad(\d0|IRreg|D_out [4]),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[4]~4 .lut_mask = 16'hFC30;
defparam \d0|MUXSR2|OUT[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N18
cycloneive_lcell_comb \state_controller|ALUK[0] (
// Equation(s):
// \state_controller|ALUK [0] = (\state_controller|State.S_23~q ) # (\state_controller|State.S_05~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\state_controller|ALUK [0]),
	.cout());
// synopsys translate_off
defparam \state_controller|ALUK[0] .lut_mask = 16'hFFF0;
defparam \state_controller|ALUK[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N6
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[4]~22 (
// Equation(s):
// \d0|BUS_MUX|DataBus[4]~22_combout  = (\d0|RegisterFile|SR1_out [4] & (\state_controller|ALUK [0] & ((\d0|MUXSR2|OUT[4]~4_combout ) # (\state_controller|ALUK [1]))))

	.dataa(\d0|RegisterFile|SR1_out [4]),
	.datab(\d0|MUXSR2|OUT[4]~4_combout ),
	.datac(\state_controller|ALUK [1]),
	.datad(\state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[4]~22 .lut_mask = 16'hA800;
defparam \d0|BUS_MUX|DataBus[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[4]~23 (
// Equation(s):
// \d0|BUS_MUX|DataBus[4]~23_combout  = (!\state_controller|State.S_05~q  & (!\d0|RegisterFile|SR1_out [4] & (\state_controller|State.S_09~q  & !\state_controller|State.S_23~q )))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\d0|RegisterFile|SR1_out [4]),
	.datac(\state_controller|State.S_09~q ),
	.datad(\state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[4]~23 .lut_mask = 16'h0010;
defparam \d0|BUS_MUX|DataBus[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \tr0|Data_read_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[3] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_lcell_comb \d0|MDRreg|D_out~9 (
// Equation(s):
// \d0|MDRreg|D_out~9_combout  = (\d0|MDRreg|D_out~36_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[3]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [3])))))

	.dataa(\S[3]~input_o ),
	.datab(\d0|MDRreg|D_out~36_combout ),
	.datac(\tr0|Data_read_buffer [3]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~9 .lut_mask = 16'h88C0;
defparam \d0|MDRreg|D_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \d0|MDRreg|D_out~10 (
// Equation(s):
// \d0|MDRreg|D_out~10_combout  = (!\resetsync|OUT~q  & ((\d0|MDRreg|D_out~9_combout ) # ((!\state_controller|WideOr21~0_combout  & \d0|BUS_MUX|DataBus [3]))))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\d0|MDRreg|D_out~9_combout ),
	.datad(\d0|BUS_MUX|DataBus [3]),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~10 .lut_mask = 16'h5150;
defparam \d0|MDRreg|D_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \d0|MDRreg|D_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[3] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N26
cycloneive_lcell_comb \d0|RegisterFile|R5[1]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[1]~feeder_combout  = \d0|IRreg|D_out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~2_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[1]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N27
dffeas \d0|RegisterFile|R5[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[1] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N31
dffeas \d0|RegisterFile|R7[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[1] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N5
dffeas \d0|RegisterFile|R6[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[1] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N11
dffeas \d0|RegisterFile|R4[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[1] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N10
cycloneive_lcell_comb \d0|RegisterFile|Mux14~0 (
// Equation(s):
// \d0|RegisterFile|Mux14~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [1]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [1] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [1]),
	.datac(\d0|RegisterFile|R4 [1]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux14~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneive_lcell_comb \d0|RegisterFile|Mux14~1 (
// Equation(s):
// \d0|RegisterFile|Mux14~1_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|Mux14~0_combout  & ((\d0|RegisterFile|R7 [1]))) # (!\d0|RegisterFile|Mux14~0_combout  & (\d0|RegisterFile|R5 [1])))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (((\d0|RegisterFile|Mux14~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|R5 [1]),
	.datac(\d0|RegisterFile|R7 [1]),
	.datad(\d0|RegisterFile|Mux14~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux14~1 .lut_mask = 16'hF588;
defparam \d0|RegisterFile|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N13
dffeas \d0|RegisterFile|R3[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[1] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \d0|RegisterFile|R2[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[1] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N12
cycloneive_lcell_comb \d0|RegisterFile|R0[1]~feeder (
// Equation(s):
// \d0|RegisterFile|R0[1]~feeder_combout  = \d0|IRreg|D_out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R0[1]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N13
dffeas \d0|RegisterFile|R0[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[1] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N1
dffeas \d0|RegisterFile|R1[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[1] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N0
cycloneive_lcell_comb \d0|RegisterFile|Mux14~2 (
// Equation(s):
// \d0|RegisterFile|Mux14~2_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & (((\d0|RegisterFile|R1 [1]) # (\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|MUXSR1|OUT[0]~0_combout  & (\d0|RegisterFile|R0 [1] & ((!\d0|MUXSR1|OUT[1]~1_combout ))))

	.dataa(\d0|RegisterFile|R0 [1]),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R1 [1]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux14~2 .lut_mask = 16'hCCE2;
defparam \d0|RegisterFile|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \d0|RegisterFile|Mux14~3 (
// Equation(s):
// \d0|RegisterFile|Mux14~3_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|Mux14~2_combout  & (\d0|RegisterFile|R3 [1])) # (!\d0|RegisterFile|Mux14~2_combout  & ((\d0|RegisterFile|R2 [1]))))) # (!\d0|MUXSR1|OUT[1]~1_combout  & 
// (((\d0|RegisterFile|Mux14~2_combout ))))

	.dataa(\d0|RegisterFile|R3 [1]),
	.datab(\d0|MUXSR1|OUT[1]~1_combout ),
	.datac(\d0|RegisterFile|R2 [1]),
	.datad(\d0|RegisterFile|Mux14~2_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux14~3 .lut_mask = 16'hBBC0;
defparam \d0|RegisterFile|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneive_lcell_comb \d0|RegisterFile|Mux14~4 (
// Equation(s):
// \d0|RegisterFile|Mux14~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux14~1_combout )) # (!\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux14~3_combout )))

	.dataa(\d0|MUXSR1|OUT[2]~2_combout ),
	.datab(gnd),
	.datac(\d0|RegisterFile|Mux14~1_combout ),
	.datad(\d0|RegisterFile|Mux14~3_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux14~4 .lut_mask = 16'hF5A0;
defparam \d0|RegisterFile|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N7
dffeas \d0|RegisterFile|SR1_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[1] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N25
dffeas \d0|RegisterFile|SR2_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[1] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
cycloneive_lcell_comb \d0|MUXSR2|OUT[1]~1 (
// Equation(s):
// \d0|MUXSR2|OUT[1]~1_combout  = (\state_controller|SR2MUX~0_combout  & (\d0|IRreg|D_out [1])) # (!\state_controller|SR2MUX~0_combout  & ((\d0|RegisterFile|SR2_out [1])))

	.dataa(gnd),
	.datab(\d0|IRreg|D_out [1]),
	.datac(\d0|RegisterFile|SR2_out [1]),
	.datad(\state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[1]~1 .lut_mask = 16'hCCF0;
defparam \d0|MUXSR2|OUT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[1]~10 (
// Equation(s):
// \d0|BUS_MUX|DataBus[1]~10_combout  = (\d0|RegisterFile|SR1_out [1] & (\state_controller|ALUK [0] & ((\d0|MUXSR2|OUT[1]~1_combout ) # (\state_controller|ALUK [1]))))

	.dataa(\d0|RegisterFile|SR1_out [1]),
	.datab(\d0|MUXSR2|OUT[1]~1_combout ),
	.datac(\state_controller|ALUK [1]),
	.datad(\state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[1]~10 .lut_mask = 16'hA800;
defparam \d0|BUS_MUX|DataBus[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[1]~11 (
// Equation(s):
// \d0|BUS_MUX|DataBus[1]~11_combout  = (!\d0|RegisterFile|SR1_out [1] & (!\state_controller|State.S_05~q  & (\state_controller|State.S_09~q  & !\state_controller|State.S_23~q )))

	.dataa(\d0|RegisterFile|SR1_out [1]),
	.datab(\state_controller|State.S_05~q ),
	.datac(\state_controller|State.S_09~q ),
	.datad(\state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[1]~11 .lut_mask = 16'h0010;
defparam \d0|BUS_MUX|DataBus[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N31
dffeas \d0|RegisterFile|R1[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[0] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N30
cycloneive_lcell_comb \d0|RegisterFile|Mux15~2 (
// Equation(s):
// \d0|RegisterFile|Mux15~2_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & (((\d0|RegisterFile|R1 [0]) # (\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|MUXSR1|OUT[0]~0_combout  & (\d0|RegisterFile|R0 [0] & ((!\d0|MUXSR1|OUT[1]~1_combout ))))

	.dataa(\d0|RegisterFile|R0 [0]),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R1 [0]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux15~2 .lut_mask = 16'hCCE2;
defparam \d0|RegisterFile|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \d0|RegisterFile|R3[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[0] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N19
dffeas \d0|RegisterFile|R2[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[0] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \d0|RegisterFile|Mux15~3 (
// Equation(s):
// \d0|RegisterFile|Mux15~3_combout  = (\d0|RegisterFile|Mux15~2_combout  & ((\d0|RegisterFile|R3 [0]) # ((!\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|RegisterFile|Mux15~2_combout  & (((\d0|RegisterFile|R2 [0] & \d0|MUXSR1|OUT[1]~1_combout ))))

	.dataa(\d0|RegisterFile|Mux15~2_combout ),
	.datab(\d0|RegisterFile|R3 [0]),
	.datac(\d0|RegisterFile|R2 [0]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux15~3 .lut_mask = 16'hD8AA;
defparam \d0|RegisterFile|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N0
cycloneive_lcell_comb \d0|RegisterFile|R5[0]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[0]~feeder_combout  = \d0|IRreg|D_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[0]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R5[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N1
dffeas \d0|RegisterFile|R5[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[0] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N13
dffeas \d0|RegisterFile|R7[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[0] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N8
cycloneive_lcell_comb \d0|RegisterFile|R6[0]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[0]~feeder_combout  = \d0|IRreg|D_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[0]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R6[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N9
dffeas \d0|RegisterFile|R6[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[0] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N11
dffeas \d0|RegisterFile|R4[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[0] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N10
cycloneive_lcell_comb \d0|RegisterFile|Mux15~0 (
// Equation(s):
// \d0|RegisterFile|Mux15~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [0]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [0] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [0]),
	.datac(\d0|RegisterFile|R4 [0]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux15~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneive_lcell_comb \d0|RegisterFile|Mux15~1 (
// Equation(s):
// \d0|RegisterFile|Mux15~1_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|Mux15~0_combout  & ((\d0|RegisterFile|R7 [0]))) # (!\d0|RegisterFile|Mux15~0_combout  & (\d0|RegisterFile|R5 [0])))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (((\d0|RegisterFile|Mux15~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|R5 [0]),
	.datac(\d0|RegisterFile|R7 [0]),
	.datad(\d0|RegisterFile|Mux15~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux15~1 .lut_mask = 16'hF588;
defparam \d0|RegisterFile|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N24
cycloneive_lcell_comb \d0|RegisterFile|Mux15~4 (
// Equation(s):
// \d0|RegisterFile|Mux15~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux15~1_combout ))) # (!\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux15~3_combout ))

	.dataa(gnd),
	.datab(\d0|MUXSR1|OUT[2]~2_combout ),
	.datac(\d0|RegisterFile|Mux15~3_combout ),
	.datad(\d0|RegisterFile|Mux15~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux15~4 .lut_mask = 16'hFC30;
defparam \d0|RegisterFile|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N25
dffeas \d0|RegisterFile|SR1_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[0] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N16
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[0]~0 (
// Equation(s):
// \d0|BUS_MUX|DataBus[0]~0_combout  = (\d0|RegisterFile|SR1_out [0] & (\state_controller|ALUK [0] & ((\state_controller|ALUK [1]) # (\d0|MUXSR2|OUT[0]~0_combout ))))

	.dataa(\state_controller|ALUK [1]),
	.datab(\d0|RegisterFile|SR1_out [0]),
	.datac(\d0|MUXSR2|OUT[0]~0_combout ),
	.datad(\state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[0]~0 .lut_mask = 16'hC800;
defparam \d0|BUS_MUX|DataBus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[0]~1 (
// Equation(s):
// \d0|BUS_MUX|DataBus[0]~1_combout  = (!\state_controller|State.S_23~q  & (!\d0|RegisterFile|SR1_out [0] & (!\state_controller|State.S_05~q  & \state_controller|State.S_09~q )))

	.dataa(\state_controller|State.S_23~q ),
	.datab(\d0|RegisterFile|SR1_out [0]),
	.datac(\state_controller|State.S_05~q ),
	.datad(\state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[0]~1 .lut_mask = 16'h0100;
defparam \d0|BUS_MUX|DataBus[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N0
cycloneive_lcell_comb \d0|ALU1|Add0~0 (
// Equation(s):
// \d0|ALU1|Add0~0_combout  = (\d0|MUXSR2|OUT[0]~0_combout  & (\d0|RegisterFile|SR1_out [0] $ (VCC))) # (!\d0|MUXSR2|OUT[0]~0_combout  & (\d0|RegisterFile|SR1_out [0] & VCC))
// \d0|ALU1|Add0~1  = CARRY((\d0|MUXSR2|OUT[0]~0_combout  & \d0|RegisterFile|SR1_out [0]))

	.dataa(\d0|MUXSR2|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|SR1_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|ALU1|Add0~0_combout ),
	.cout(\d0|ALU1|Add0~1 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~0 .lut_mask = 16'h6688;
defparam \d0|ALU1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[0]~3 (
// Equation(s):
// \d0|BUS_MUX|DataBus[0]~3_combout  = (\d0|BUS_MUX|DataBus[0]~0_combout ) # ((\d0|BUS_MUX|DataBus[0]~1_combout ) # ((\d0|ALU1|Add0~0_combout  & \d0|BUS_MUX|DataBus[0]~2_combout )))

	.dataa(\d0|BUS_MUX|DataBus[0]~0_combout ),
	.datab(\d0|BUS_MUX|DataBus[0]~1_combout ),
	.datac(\d0|ALU1|Add0~0_combout ),
	.datad(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[0]~3 .lut_mask = 16'hFEEE;
defparam \d0|BUS_MUX|DataBus[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N0
cycloneive_lcell_comb \d0|PCplusplus|PC_out[0]~0 (
// Equation(s):
// \d0|PCplusplus|PC_out[0]~0_combout  = \d0|PCreg|D_out [0] $ (VCC)
// \d0|PCplusplus|PC_out[0]~1  = CARRY(\d0|PCreg|D_out [0])

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|PCplusplus|PC_out[0]~0_combout ),
	.cout(\d0|PCplusplus|PC_out[0]~1 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[0]~0 .lut_mask = 16'h33CC;
defparam \d0|PCplusplus|PC_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N29
dffeas \d0|IRreg|D_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[0] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N28
cycloneive_lcell_comb \d0|MUXADDR2|Mux15~0 (
// Equation(s):
// \d0|MUXADDR2|Mux15~0_combout  = (\d0|IRreg|D_out [0] & (((\state_controller|State.S_06~q ) # (\state_controller|State.S_07~q )) # (!\d0|PCreg|D_out[3]~0_combout )))

	.dataa(\d0|PCreg|D_out[3]~0_combout ),
	.datab(\state_controller|State.S_06~q ),
	.datac(\d0|IRreg|D_out [0]),
	.datad(\state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\d0|MUXADDR2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR2|Mux15~0 .lut_mask = 16'hF0D0;
defparam \d0|MUXADDR2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N30
cycloneive_lcell_comb \state_controller|WideOr26 (
// Equation(s):
// \state_controller|WideOr26~combout  = (\state_controller|State.S_07~q ) # ((\state_controller|State.S_06~q ) # (\state_controller|State.S_12~q ))

	.dataa(\state_controller|State.S_07~q ),
	.datab(\state_controller|State.S_06~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr26~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr26 .lut_mask = 16'hFFEE;
defparam \state_controller|WideOr26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N12
cycloneive_lcell_comb \d0|MUXADDR1|OUT[0]~0 (
// Equation(s):
// \d0|MUXADDR1|OUT[0]~0_combout  = (\state_controller|WideOr26~combout  & (\d0|RegisterFile|SR1_out [0])) # (!\state_controller|WideOr26~combout  & ((\d0|PCreg|D_out [0])))

	.dataa(gnd),
	.datab(\d0|RegisterFile|SR1_out [0]),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|PCreg|D_out [0]),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[0]~0 .lut_mask = 16'hCFC0;
defparam \d0|MUXADDR1|OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N0
cycloneive_lcell_comb \d0|add1|ADDER_out[0]~0 (
// Equation(s):
// \d0|add1|ADDER_out[0]~0_combout  = (\d0|MUXADDR2|Mux15~0_combout  & (\d0|MUXADDR1|OUT[0]~0_combout  $ (VCC))) # (!\d0|MUXADDR2|Mux15~0_combout  & (\d0|MUXADDR1|OUT[0]~0_combout  & VCC))
// \d0|add1|ADDER_out[0]~1  = CARRY((\d0|MUXADDR2|Mux15~0_combout  & \d0|MUXADDR1|OUT[0]~0_combout ))

	.dataa(\d0|MUXADDR2|Mux15~0_combout ),
	.datab(\d0|MUXADDR1|OUT[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|add1|ADDER_out[0]~0_combout ),
	.cout(\d0|add1|ADDER_out[0]~1 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[0]~0 .lut_mask = 16'h6688;
defparam \d0|add1|ADDER_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
cycloneive_lcell_comb \d0|PCplusplus|Add0~14 (
// Equation(s):
// \d0|PCplusplus|Add0~14_combout  = (!\state_controller|State.S_12~q  & ((\d0|PCreg|D_out[3]~0_combout  & (\d0|PCplusplus|PC_out[0]~0_combout )) # (!\d0|PCreg|D_out[3]~0_combout  & ((\d0|add1|ADDER_out[0]~0_combout )))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\d0|PCreg|D_out[3]~0_combout ),
	.datac(\d0|PCplusplus|PC_out[0]~0_combout ),
	.datad(\d0|add1|ADDER_out[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~14 .lut_mask = 16'h5140;
defparam \d0|PCplusplus|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneive_lcell_comb \d0|PCplusplus|Add0~15 (
// Equation(s):
// \d0|PCplusplus|Add0~15_combout  = (!\resetsync|OUT~q  & ((\d0|PCplusplus|Add0~14_combout ) # ((\state_controller|State.S_12~q  & \d0|BUS_MUX|DataBus [0]))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|PCplusplus|Add0~14_combout ),
	.datad(\d0|BUS_MUX|DataBus [0]),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~15 .lut_mask = 16'h3230;
defparam \d0|PCplusplus|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \d0|PCreg|D_out[3]~1 (
// Equation(s):
// \d0|PCreg|D_out[3]~1_combout  = (\resetsync|OUT~q ) # ((\state_controller|State.S_12~q ) # ((\state_controller|State.S_18~q ) # (!\d0|PCreg|D_out[3]~0_combout )))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\state_controller|State.S_18~q ),
	.datad(\d0|PCreg|D_out[3]~0_combout ),
	.cin(gnd),
	.combout(\d0|PCreg|D_out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCreg|D_out[3]~1 .lut_mask = 16'hFEFF;
defparam \d0|PCreg|D_out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N9
dffeas \d0|PCreg|D_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[0] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[0]~9 (
// Equation(s):
// \d0|BUS_MUX|DataBus[0]~9_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [0])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[0]~0_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout  & 
// (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datab(\d0|PCreg|D_out [0]),
	.datac(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.datad(\d0|add1|ADDER_out[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[0]~9 .lut_mask = 16'hDAD0;
defparam \d0|BUS_MUX|DataBus[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[0] (
// Equation(s):
// \d0|BUS_MUX|DataBus [0] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[0]~9_combout  & (\d0|MDRreg|D_out [0])) # (!\d0|BUS_MUX|DataBus[0]~9_combout  & ((\d0|BUS_MUX|DataBus[0]~3_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[0]~9_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datab(\d0|MDRreg|D_out [0]),
	.datac(\d0|BUS_MUX|DataBus[0]~3_combout ),
	.datad(\d0|BUS_MUX|DataBus[0]~9_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [0]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[0] .lut_mask = 16'hDDA0;
defparam \d0|BUS_MUX|DataBus[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \d0|IRreg|D_out~0 (
// Equation(s):
// \d0|IRreg|D_out~0_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [0])

	.dataa(\resetsync|OUT~q ),
	.datab(gnd),
	.datac(\d0|BUS_MUX|DataBus [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~0 .lut_mask = 16'h5050;
defparam \d0|IRreg|D_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N18
cycloneive_lcell_comb \d0|RegisterFile|R0[0]~feeder (
// Equation(s):
// \d0|RegisterFile|R0[0]~feeder_combout  = \d0|IRreg|D_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R0[0]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N19
dffeas \d0|RegisterFile|R0[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[0] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N1
dffeas \d0|RegisterFile|SR2_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[0] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N0
cycloneive_lcell_comb \d0|MUXSR2|OUT[0]~0 (
// Equation(s):
// \d0|MUXSR2|OUT[0]~0_combout  = (\state_controller|SR2MUX~0_combout  & ((\d0|IRreg|D_out [0]))) # (!\state_controller|SR2MUX~0_combout  & (\d0|RegisterFile|SR2_out [0]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [0]),
	.datad(\d0|IRreg|D_out [0]),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[0]~0 .lut_mask = 16'hFC30;
defparam \d0|MUXSR2|OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
cycloneive_lcell_comb \d0|ALU1|Add0~2 (
// Equation(s):
// \d0|ALU1|Add0~2_combout  = (\d0|MUXSR2|OUT[1]~1_combout  & ((\d0|RegisterFile|SR1_out [1] & (\d0|ALU1|Add0~1  & VCC)) # (!\d0|RegisterFile|SR1_out [1] & (!\d0|ALU1|Add0~1 )))) # (!\d0|MUXSR2|OUT[1]~1_combout  & ((\d0|RegisterFile|SR1_out [1] & 
// (!\d0|ALU1|Add0~1 )) # (!\d0|RegisterFile|SR1_out [1] & ((\d0|ALU1|Add0~1 ) # (GND)))))
// \d0|ALU1|Add0~3  = CARRY((\d0|MUXSR2|OUT[1]~1_combout  & (!\d0|RegisterFile|SR1_out [1] & !\d0|ALU1|Add0~1 )) # (!\d0|MUXSR2|OUT[1]~1_combout  & ((!\d0|ALU1|Add0~1 ) # (!\d0|RegisterFile|SR1_out [1]))))

	.dataa(\d0|MUXSR2|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|SR1_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~1 ),
	.combout(\d0|ALU1|Add0~2_combout ),
	.cout(\d0|ALU1|Add0~3 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~2 .lut_mask = 16'h9617;
defparam \d0|ALU1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[1]~12 (
// Equation(s):
// \d0|BUS_MUX|DataBus[1]~12_combout  = (\d0|BUS_MUX|DataBus[1]~10_combout ) # ((\d0|BUS_MUX|DataBus[1]~11_combout ) # ((\d0|ALU1|Add0~2_combout  & \d0|BUS_MUX|DataBus[0]~2_combout )))

	.dataa(\d0|BUS_MUX|DataBus[1]~10_combout ),
	.datab(\d0|BUS_MUX|DataBus[1]~11_combout ),
	.datac(\d0|ALU1|Add0~2_combout ),
	.datad(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[1]~12 .lut_mask = 16'hFEEE;
defparam \d0|BUS_MUX|DataBus[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y4_N31
dffeas \tr0|Data_read_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[1] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N30
cycloneive_lcell_comb \d0|MDRreg|D_out~5 (
// Equation(s):
// \d0|MDRreg|D_out~5_combout  = (\d0|MDRreg|D_out~36_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [1])))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\S[1]~input_o ),
	.datac(\tr0|Data_read_buffer [1]),
	.datad(\d0|MDRreg|D_out~36_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~5 .lut_mask = 16'hD800;
defparam \d0|MDRreg|D_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N28
cycloneive_lcell_comb \d0|MDRreg|D_out~6 (
// Equation(s):
// \d0|MDRreg|D_out~6_combout  = (!\resetsync|OUT~q  & ((\d0|MDRreg|D_out~5_combout ) # ((!\state_controller|WideOr21~0_combout  & \d0|BUS_MUX|DataBus [1]))))

	.dataa(\d0|MDRreg|D_out~5_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(\state_controller|WideOr21~0_combout ),
	.datad(\d0|BUS_MUX|DataBus [1]),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~6 .lut_mask = 16'h2322;
defparam \d0|MDRreg|D_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N29
dffeas \d0|MDRreg|D_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[1] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[1]~13 (
// Equation(s):
// \d0|BUS_MUX|DataBus[1]~13_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [1])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[1]~2_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout  & 
// (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datab(\d0|PCreg|D_out [1]),
	.datac(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.datad(\d0|add1|ADDER_out[1]~2_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[1]~13 .lut_mask = 16'hDAD0;
defparam \d0|BUS_MUX|DataBus[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[1] (
// Equation(s):
// \d0|BUS_MUX|DataBus [1] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[1]~13_combout  & ((\d0|MDRreg|D_out [1]))) # (!\d0|BUS_MUX|DataBus[1]~13_combout  & (\d0|BUS_MUX|DataBus[1]~12_combout )))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[1]~13_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[1]~12_combout ),
	.datab(\d0|MDRreg|D_out [1]),
	.datac(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datad(\d0|BUS_MUX|DataBus[1]~13_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [1]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[1] .lut_mask = 16'hCFA0;
defparam \d0|BUS_MUX|DataBus[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneive_lcell_comb \d0|IRreg|D_out~2 (
// Equation(s):
// \d0|IRreg|D_out~2_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|BUS_MUX|DataBus [1]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~2 .lut_mask = 16'h0F00;
defparam \d0|IRreg|D_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N3
dffeas \d0|IRreg|D_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[1] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N2
cycloneive_lcell_comb \d0|MUXADDR2|Mux14~0 (
// Equation(s):
// \d0|MUXADDR2|Mux14~0_combout  = (\d0|IRreg|D_out [1] & (((\state_controller|State.S_06~q ) # (\state_controller|State.S_07~q )) # (!\d0|PCreg|D_out[3]~0_combout )))

	.dataa(\d0|PCreg|D_out[3]~0_combout ),
	.datab(\state_controller|State.S_06~q ),
	.datac(\d0|IRreg|D_out [1]),
	.datad(\state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\d0|MUXADDR2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR2|Mux14~0 .lut_mask = 16'hF0D0;
defparam \d0|MUXADDR2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneive_lcell_comb \d0|MUXADDR1|OUT[1]~1 (
// Equation(s):
// \d0|MUXADDR1|OUT[1]~1_combout  = (\state_controller|WideOr26~combout  & ((\d0|RegisterFile|SR1_out [1]))) # (!\state_controller|WideOr26~combout  & (\d0|PCreg|D_out [1]))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [1]),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|RegisterFile|SR1_out [1]),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[1]~1 .lut_mask = 16'hFC0C;
defparam \d0|MUXADDR1|OUT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N2
cycloneive_lcell_comb \d0|add1|ADDER_out[1]~2 (
// Equation(s):
// \d0|add1|ADDER_out[1]~2_combout  = (\d0|MUXADDR2|Mux14~0_combout  & ((\d0|MUXADDR1|OUT[1]~1_combout  & (\d0|add1|ADDER_out[0]~1  & VCC)) # (!\d0|MUXADDR1|OUT[1]~1_combout  & (!\d0|add1|ADDER_out[0]~1 )))) # (!\d0|MUXADDR2|Mux14~0_combout  & 
// ((\d0|MUXADDR1|OUT[1]~1_combout  & (!\d0|add1|ADDER_out[0]~1 )) # (!\d0|MUXADDR1|OUT[1]~1_combout  & ((\d0|add1|ADDER_out[0]~1 ) # (GND)))))
// \d0|add1|ADDER_out[1]~3  = CARRY((\d0|MUXADDR2|Mux14~0_combout  & (!\d0|MUXADDR1|OUT[1]~1_combout  & !\d0|add1|ADDER_out[0]~1 )) # (!\d0|MUXADDR2|Mux14~0_combout  & ((!\d0|add1|ADDER_out[0]~1 ) # (!\d0|MUXADDR1|OUT[1]~1_combout ))))

	.dataa(\d0|MUXADDR2|Mux14~0_combout ),
	.datab(\d0|MUXADDR1|OUT[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[0]~1 ),
	.combout(\d0|add1|ADDER_out[1]~2_combout ),
	.cout(\d0|add1|ADDER_out[1]~3 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[1]~2 .lut_mask = 16'h9617;
defparam \d0|add1|ADDER_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N2
cycloneive_lcell_comb \d0|PCplusplus|PC_out[1]~2 (
// Equation(s):
// \d0|PCplusplus|PC_out[1]~2_combout  = (\d0|PCreg|D_out [1] & (!\d0|PCplusplus|PC_out[0]~1 )) # (!\d0|PCreg|D_out [1] & ((\d0|PCplusplus|PC_out[0]~1 ) # (GND)))
// \d0|PCplusplus|PC_out[1]~3  = CARRY((!\d0|PCplusplus|PC_out[0]~1 ) # (!\d0|PCreg|D_out [1]))

	.dataa(\d0|PCreg|D_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[0]~1 ),
	.combout(\d0|PCplusplus|PC_out[1]~2_combout ),
	.cout(\d0|PCplusplus|PC_out[1]~3 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[1]~2 .lut_mask = 16'h5A5F;
defparam \d0|PCplusplus|PC_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N14
cycloneive_lcell_comb \d0|PCplusplus|Add0~16 (
// Equation(s):
// \d0|PCplusplus|Add0~16_combout  = (!\state_controller|State.S_12~q  & ((\d0|PCreg|D_out[3]~0_combout  & ((\d0|PCplusplus|PC_out[1]~2_combout ))) # (!\d0|PCreg|D_out[3]~0_combout  & (\d0|add1|ADDER_out[1]~2_combout ))))

	.dataa(\d0|add1|ADDER_out[1]~2_combout ),
	.datab(\d0|PCreg|D_out[3]~0_combout ),
	.datac(\d0|PCplusplus|PC_out[1]~2_combout ),
	.datad(\state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~16 .lut_mask = 16'h00E2;
defparam \d0|PCplusplus|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneive_lcell_comb \d0|PCplusplus|Add0~17 (
// Equation(s):
// \d0|PCplusplus|Add0~17_combout  = (!\resetsync|OUT~q  & ((\d0|PCplusplus|Add0~16_combout ) # ((\state_controller|State.S_12~q  & \d0|BUS_MUX|DataBus [1]))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|PCplusplus|Add0~16_combout ),
	.datad(\d0|BUS_MUX|DataBus [1]),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~17 .lut_mask = 16'h3230;
defparam \d0|PCplusplus|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N1
dffeas \d0|PCreg|D_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[1] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N4
cycloneive_lcell_comb \d0|PCplusplus|PC_out[2]~4 (
// Equation(s):
// \d0|PCplusplus|PC_out[2]~4_combout  = (\d0|PCreg|D_out [2] & (\d0|PCplusplus|PC_out[1]~3  $ (GND))) # (!\d0|PCreg|D_out [2] & (!\d0|PCplusplus|PC_out[1]~3  & VCC))
// \d0|PCplusplus|PC_out[2]~5  = CARRY((\d0|PCreg|D_out [2] & !\d0|PCplusplus|PC_out[1]~3 ))

	.dataa(\d0|PCreg|D_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[1]~3 ),
	.combout(\d0|PCplusplus|PC_out[2]~4_combout ),
	.cout(\d0|PCplusplus|PC_out[2]~5 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[2]~4 .lut_mask = 16'hA50A;
defparam \d0|PCplusplus|PC_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y6_N9
dffeas \tr0|Data_read_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[2] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_lcell_comb \d0|MDRreg|D_out~7 (
// Equation(s):
// \d0|MDRreg|D_out~7_combout  = (\d0|MDRreg|D_out~36_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[2]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [2])))))

	.dataa(\S[2]~input_o ),
	.datab(\d0|MDRreg|D_out~36_combout ),
	.datac(\tr0|Data_read_buffer [2]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~7 .lut_mask = 16'h88C0;
defparam \d0|MDRreg|D_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
cycloneive_lcell_comb \d0|MDRreg|D_out~8 (
// Equation(s):
// \d0|MDRreg|D_out~8_combout  = (!\resetsync|OUT~q  & ((\d0|MDRreg|D_out~7_combout ) # ((!\state_controller|WideOr21~0_combout  & \d0|BUS_MUX|DataBus [2]))))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\d0|MDRreg|D_out~7_combout ),
	.datad(\d0|BUS_MUX|DataBus [2]),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~8 .lut_mask = 16'h5150;
defparam \d0|MDRreg|D_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N3
dffeas \d0|MDRreg|D_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[2] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[2]~17 (
// Equation(s):
// \d0|BUS_MUX|DataBus[2]~17_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [2])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[2]~4_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout  & 
// (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|PCreg|D_out [2]),
	.datab(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datac(\d0|add1|ADDER_out[2]~4_combout ),
	.datad(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[2]~17 .lut_mask = 16'hBBC0;
defparam \d0|BUS_MUX|DataBus[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N12
cycloneive_lcell_comb \d0|RegisterFile|R6[2]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[2]~feeder_combout  = \d0|IRreg|D_out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~3_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[2]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R6[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N13
dffeas \d0|RegisterFile|R6[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[2] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N15
dffeas \d0|RegisterFile|R4[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[2] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N14
cycloneive_lcell_comb \d0|RegisterFile|Mux13~0 (
// Equation(s):
// \d0|RegisterFile|Mux13~0_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & (((\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|MUXSR1|OUT[1]~1_combout  & (\d0|RegisterFile|R6 [2])) # (!\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R4 
// [2])))))

	.dataa(\d0|RegisterFile|R6 [2]),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R4 [2]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux13~0 .lut_mask = 16'hEE30;
defparam \d0|RegisterFile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N8
cycloneive_lcell_comb \d0|RegisterFile|R5[2]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[2]~feeder_combout  = \d0|IRreg|D_out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~3_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[2]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R5[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N9
dffeas \d0|RegisterFile|R5[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[2] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N23
dffeas \d0|RegisterFile|R7[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[2] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N22
cycloneive_lcell_comb \d0|RegisterFile|Mux13~1 (
// Equation(s):
// \d0|RegisterFile|Mux13~1_combout  = (\d0|RegisterFile|Mux13~0_combout  & (((\d0|RegisterFile|R7 [2]) # (!\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|RegisterFile|Mux13~0_combout  & (\d0|RegisterFile|R5 [2] & ((\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|RegisterFile|Mux13~0_combout ),
	.datab(\d0|RegisterFile|R5 [2]),
	.datac(\d0|RegisterFile|R7 [2]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux13~1 .lut_mask = 16'hE4AA;
defparam \d0|RegisterFile|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N25
dffeas \d0|RegisterFile|R3[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[2] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N3
dffeas \d0|RegisterFile|R2[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[2] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \d0|RegisterFile|R0[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[2] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N31
dffeas \d0|RegisterFile|R1[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[2] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N30
cycloneive_lcell_comb \d0|RegisterFile|Mux13~2 (
// Equation(s):
// \d0|RegisterFile|Mux13~2_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|R1 [2]))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (\d0|RegisterFile|R0 [2]))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R0 [2]),
	.datac(\d0|RegisterFile|R1 [2]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux13~2 .lut_mask = 16'hFA44;
defparam \d0|RegisterFile|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N2
cycloneive_lcell_comb \d0|RegisterFile|Mux13~3 (
// Equation(s):
// \d0|RegisterFile|Mux13~3_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|Mux13~2_combout  & (\d0|RegisterFile|R3 [2])) # (!\d0|RegisterFile|Mux13~2_combout  & ((\d0|RegisterFile|R2 [2]))))) # (!\d0|MUXSR1|OUT[1]~1_combout  & 
// (((\d0|RegisterFile|Mux13~2_combout ))))

	.dataa(\d0|RegisterFile|R3 [2]),
	.datab(\d0|MUXSR1|OUT[1]~1_combout ),
	.datac(\d0|RegisterFile|R2 [2]),
	.datad(\d0|RegisterFile|Mux13~2_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux13~3 .lut_mask = 16'hBBC0;
defparam \d0|RegisterFile|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \d0|RegisterFile|Mux13~4 (
// Equation(s):
// \d0|RegisterFile|Mux13~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux13~1_combout )) # (!\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux13~3_combout )))

	.dataa(\d0|RegisterFile|Mux13~1_combout ),
	.datab(\d0|MUXSR1|OUT[2]~2_combout ),
	.datac(gnd),
	.datad(\d0|RegisterFile|Mux13~3_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux13~4 .lut_mask = 16'hBB88;
defparam \d0|RegisterFile|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \d0|RegisterFile|SR1_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[2] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N25
dffeas \d0|RegisterFile|SR2_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[2] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
cycloneive_lcell_comb \d0|MUXSR2|OUT[2]~2 (
// Equation(s):
// \d0|MUXSR2|OUT[2]~2_combout  = (\state_controller|SR2MUX~0_combout  & ((\d0|IRreg|D_out [2]))) # (!\state_controller|SR2MUX~0_combout  & (\d0|RegisterFile|SR2_out [2]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [2]),
	.datad(\d0|IRreg|D_out [2]),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[2]~2 .lut_mask = 16'hFC30;
defparam \d0|MUXSR2|OUT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[2]~14 (
// Equation(s):
// \d0|BUS_MUX|DataBus[2]~14_combout  = (\state_controller|ALUK [0] & (\d0|RegisterFile|SR1_out [2] & ((\state_controller|ALUK [1]) # (\d0|MUXSR2|OUT[2]~2_combout ))))

	.dataa(\state_controller|ALUK [0]),
	.datab(\state_controller|ALUK [1]),
	.datac(\d0|RegisterFile|SR1_out [2]),
	.datad(\d0|MUXSR2|OUT[2]~2_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[2]~14 .lut_mask = 16'hA080;
defparam \d0|BUS_MUX|DataBus[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N4
cycloneive_lcell_comb \d0|ALU1|Add0~4 (
// Equation(s):
// \d0|ALU1|Add0~4_combout  = ((\d0|MUXSR2|OUT[2]~2_combout  $ (\d0|RegisterFile|SR1_out [2] $ (!\d0|ALU1|Add0~3 )))) # (GND)
// \d0|ALU1|Add0~5  = CARRY((\d0|MUXSR2|OUT[2]~2_combout  & ((\d0|RegisterFile|SR1_out [2]) # (!\d0|ALU1|Add0~3 ))) # (!\d0|MUXSR2|OUT[2]~2_combout  & (\d0|RegisterFile|SR1_out [2] & !\d0|ALU1|Add0~3 )))

	.dataa(\d0|MUXSR2|OUT[2]~2_combout ),
	.datab(\d0|RegisterFile|SR1_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~3 ),
	.combout(\d0|ALU1|Add0~4_combout ),
	.cout(\d0|ALU1|Add0~5 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~4 .lut_mask = 16'h698E;
defparam \d0|ALU1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N16
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[2]~15 (
// Equation(s):
// \d0|BUS_MUX|DataBus[2]~15_combout  = (!\state_controller|State.S_05~q  & (!\d0|RegisterFile|SR1_out [2] & (\state_controller|State.S_09~q  & !\state_controller|State.S_23~q )))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\d0|RegisterFile|SR1_out [2]),
	.datac(\state_controller|State.S_09~q ),
	.datad(\state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[2]~15 .lut_mask = 16'h0010;
defparam \d0|BUS_MUX|DataBus[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N6
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[2]~16 (
// Equation(s):
// \d0|BUS_MUX|DataBus[2]~16_combout  = (\d0|BUS_MUX|DataBus[2]~14_combout ) # ((\d0|BUS_MUX|DataBus[2]~15_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~4_combout )))

	.dataa(\d0|BUS_MUX|DataBus[2]~14_combout ),
	.datab(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datac(\d0|ALU1|Add0~4_combout ),
	.datad(\d0|BUS_MUX|DataBus[2]~15_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[2]~16 .lut_mask = 16'hFFEA;
defparam \d0|BUS_MUX|DataBus[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[2] (
// Equation(s):
// \d0|BUS_MUX|DataBus [2] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[2]~17_combout  & (\d0|MDRreg|D_out [2])) # (!\d0|BUS_MUX|DataBus[2]~17_combout  & ((\d0|BUS_MUX|DataBus[2]~16_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[2]~17_combout ))))

	.dataa(\d0|MDRreg|D_out [2]),
	.datab(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datac(\d0|BUS_MUX|DataBus[2]~17_combout ),
	.datad(\d0|BUS_MUX|DataBus[2]~16_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [2]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[2] .lut_mask = 16'hBCB0;
defparam \d0|BUS_MUX|DataBus[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N24
cycloneive_lcell_comb \d0|IRreg|D_out~3 (
// Equation(s):
// \d0|IRreg|D_out~3_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [2])

	.dataa(\resetsync|OUT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|BUS_MUX|DataBus [2]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~3 .lut_mask = 16'h5500;
defparam \d0|IRreg|D_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N17
dffeas \d0|IRreg|D_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[2] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N16
cycloneive_lcell_comb \d0|MUXADDR2|Mux13~0 (
// Equation(s):
// \d0|MUXADDR2|Mux13~0_combout  = (\d0|IRreg|D_out [2] & (((\state_controller|State.S_06~q ) # (\state_controller|State.S_07~q )) # (!\d0|PCreg|D_out[3]~0_combout )))

	.dataa(\d0|PCreg|D_out[3]~0_combout ),
	.datab(\state_controller|State.S_06~q ),
	.datac(\d0|IRreg|D_out [2]),
	.datad(\state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\d0|MUXADDR2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR2|Mux13~0 .lut_mask = 16'hF0D0;
defparam \d0|MUXADDR2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \d0|MUXADDR1|OUT[2]~2 (
// Equation(s):
// \d0|MUXADDR1|OUT[2]~2_combout  = (\state_controller|WideOr26~combout  & (\d0|RegisterFile|SR1_out [2])) # (!\state_controller|WideOr26~combout  & ((\d0|PCreg|D_out [2])))

	.dataa(\d0|RegisterFile|SR1_out [2]),
	.datab(\d0|PCreg|D_out [2]),
	.datac(gnd),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[2]~2 .lut_mask = 16'hAACC;
defparam \d0|MUXADDR1|OUT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N4
cycloneive_lcell_comb \d0|add1|ADDER_out[2]~4 (
// Equation(s):
// \d0|add1|ADDER_out[2]~4_combout  = ((\d0|MUXADDR2|Mux13~0_combout  $ (\d0|MUXADDR1|OUT[2]~2_combout  $ (!\d0|add1|ADDER_out[1]~3 )))) # (GND)
// \d0|add1|ADDER_out[2]~5  = CARRY((\d0|MUXADDR2|Mux13~0_combout  & ((\d0|MUXADDR1|OUT[2]~2_combout ) # (!\d0|add1|ADDER_out[1]~3 ))) # (!\d0|MUXADDR2|Mux13~0_combout  & (\d0|MUXADDR1|OUT[2]~2_combout  & !\d0|add1|ADDER_out[1]~3 )))

	.dataa(\d0|MUXADDR2|Mux13~0_combout ),
	.datab(\d0|MUXADDR1|OUT[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[1]~3 ),
	.combout(\d0|add1|ADDER_out[2]~4_combout ),
	.cout(\d0|add1|ADDER_out[2]~5 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[2]~4 .lut_mask = 16'h698E;
defparam \d0|add1|ADDER_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N26
cycloneive_lcell_comb \d0|PCplusplus|Add0~18 (
// Equation(s):
// \d0|PCplusplus|Add0~18_combout  = (!\state_controller|State.S_12~q  & ((\d0|PCreg|D_out[3]~0_combout  & (\d0|PCplusplus|PC_out[2]~4_combout )) # (!\d0|PCreg|D_out[3]~0_combout  & ((\d0|add1|ADDER_out[2]~4_combout )))))

	.dataa(\d0|PCreg|D_out[3]~0_combout ),
	.datab(\d0|PCplusplus|PC_out[2]~4_combout ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\d0|add1|ADDER_out[2]~4_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~18 .lut_mask = 16'h0D08;
defparam \d0|PCplusplus|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \d0|PCplusplus|Add0~19 (
// Equation(s):
// \d0|PCplusplus|Add0~19_combout  = (!\resetsync|OUT~q  & ((\d0|PCplusplus|Add0~18_combout ) # ((\d0|BUS_MUX|DataBus [2] & \state_controller|State.S_12~q ))))

	.dataa(\d0|PCplusplus|Add0~18_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|BUS_MUX|DataBus [2]),
	.datad(\state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~19 .lut_mask = 16'h3222;
defparam \d0|PCplusplus|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \d0|PCreg|D_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[2] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N6
cycloneive_lcell_comb \d0|PCplusplus|PC_out[3]~6 (
// Equation(s):
// \d0|PCplusplus|PC_out[3]~6_combout  = (\d0|PCreg|D_out [3] & (!\d0|PCplusplus|PC_out[2]~5 )) # (!\d0|PCreg|D_out [3] & ((\d0|PCplusplus|PC_out[2]~5 ) # (GND)))
// \d0|PCplusplus|PC_out[3]~7  = CARRY((!\d0|PCplusplus|PC_out[2]~5 ) # (!\d0|PCreg|D_out [3]))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[2]~5 ),
	.combout(\d0|PCplusplus|PC_out[3]~6_combout ),
	.cout(\d0|PCplusplus|PC_out[3]~7 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[3]~6 .lut_mask = 16'h3C3F;
defparam \d0|PCplusplus|PC_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \d0|MUXADDR1|OUT[3]~3 (
// Equation(s):
// \d0|MUXADDR1|OUT[3]~3_combout  = (\state_controller|WideOr26~combout  & ((\d0|RegisterFile|SR1_out [3]))) # (!\state_controller|WideOr26~combout  & (\d0|PCreg|D_out [3]))

	.dataa(\d0|PCreg|D_out [3]),
	.datab(\d0|RegisterFile|SR1_out [3]),
	.datac(\state_controller|WideOr26~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[3]~3 .lut_mask = 16'hCACA;
defparam \d0|MUXADDR1|OUT[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N15
dffeas \d0|IRreg|D_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[3] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N14
cycloneive_lcell_comb \d0|MUXADDR2|Mux12~0 (
// Equation(s):
// \d0|MUXADDR2|Mux12~0_combout  = (\d0|IRreg|D_out [3] & (((\state_controller|State.S_06~q ) # (\state_controller|State.S_07~q )) # (!\d0|PCreg|D_out[3]~0_combout )))

	.dataa(\d0|PCreg|D_out[3]~0_combout ),
	.datab(\state_controller|State.S_06~q ),
	.datac(\d0|IRreg|D_out [3]),
	.datad(\state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\d0|MUXADDR2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR2|Mux12~0 .lut_mask = 16'hF0D0;
defparam \d0|MUXADDR2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N6
cycloneive_lcell_comb \d0|add1|ADDER_out[3]~6 (
// Equation(s):
// \d0|add1|ADDER_out[3]~6_combout  = (\d0|MUXADDR1|OUT[3]~3_combout  & ((\d0|MUXADDR2|Mux12~0_combout  & (\d0|add1|ADDER_out[2]~5  & VCC)) # (!\d0|MUXADDR2|Mux12~0_combout  & (!\d0|add1|ADDER_out[2]~5 )))) # (!\d0|MUXADDR1|OUT[3]~3_combout  & 
// ((\d0|MUXADDR2|Mux12~0_combout  & (!\d0|add1|ADDER_out[2]~5 )) # (!\d0|MUXADDR2|Mux12~0_combout  & ((\d0|add1|ADDER_out[2]~5 ) # (GND)))))
// \d0|add1|ADDER_out[3]~7  = CARRY((\d0|MUXADDR1|OUT[3]~3_combout  & (!\d0|MUXADDR2|Mux12~0_combout  & !\d0|add1|ADDER_out[2]~5 )) # (!\d0|MUXADDR1|OUT[3]~3_combout  & ((!\d0|add1|ADDER_out[2]~5 ) # (!\d0|MUXADDR2|Mux12~0_combout ))))

	.dataa(\d0|MUXADDR1|OUT[3]~3_combout ),
	.datab(\d0|MUXADDR2|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[2]~5 ),
	.combout(\d0|add1|ADDER_out[3]~6_combout ),
	.cout(\d0|add1|ADDER_out[3]~7 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[3]~6 .lut_mask = 16'h9617;
defparam \d0|add1|ADDER_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \d0|PCplusplus|Add0~20 (
// Equation(s):
// \d0|PCplusplus|Add0~20_combout  = (!\state_controller|State.S_12~q  & ((\d0|PCreg|D_out[3]~0_combout  & (\d0|PCplusplus|PC_out[3]~6_combout )) # (!\d0|PCreg|D_out[3]~0_combout  & ((\d0|add1|ADDER_out[3]~6_combout )))))

	.dataa(\d0|PCplusplus|PC_out[3]~6_combout ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\d0|add1|ADDER_out[3]~6_combout ),
	.datad(\d0|PCreg|D_out[3]~0_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~20 .lut_mask = 16'h2230;
defparam \d0|PCplusplus|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \d0|PCplusplus|Add0~21 (
// Equation(s):
// \d0|PCplusplus|Add0~21_combout  = (!\resetsync|OUT~q  & ((\d0|PCplusplus|Add0~20_combout ) # ((\state_controller|State.S_12~q  & \d0|BUS_MUX|DataBus [3]))))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\d0|BUS_MUX|DataBus [3]),
	.datad(\d0|PCplusplus|Add0~20_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~21 .lut_mask = 16'h5540;
defparam \d0|PCplusplus|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \d0|PCreg|D_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[3] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[3]~21 (
// Equation(s):
// \d0|BUS_MUX|DataBus[3]~21_combout  = (\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|PCreg|D_out [3]) # ((!\d0|BUS_MUX|DataBus[3]~7_combout )))) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & (((\d0|BUS_MUX|DataBus[3]~7_combout  & \d0|add1|ADDER_out[3]~6_combout ))))

	.dataa(\d0|PCreg|D_out [3]),
	.datab(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.datac(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datad(\d0|add1|ADDER_out[3]~6_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[3]~21 .lut_mask = 16'hBC8C;
defparam \d0|BUS_MUX|DataBus[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N28
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[3]~19 (
// Equation(s):
// \d0|BUS_MUX|DataBus[3]~19_combout  = (!\state_controller|State.S_05~q  & (!\d0|RegisterFile|SR1_out [3] & (!\state_controller|State.S_23~q  & \state_controller|State.S_09~q )))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\d0|RegisterFile|SR1_out [3]),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[3]~19 .lut_mask = 16'h0100;
defparam \d0|BUS_MUX|DataBus[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N22
cycloneive_lcell_comb \d0|RegisterFile|R0[3]~feeder (
// Equation(s):
// \d0|RegisterFile|R0[3]~feeder_combout  = \d0|IRreg|D_out~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~4_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R0[3]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N23
dffeas \d0|RegisterFile|R0[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[3] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N23
dffeas \d0|RegisterFile|SR2_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[3] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
cycloneive_lcell_comb \d0|MUXSR2|OUT[3]~3 (
// Equation(s):
// \d0|MUXSR2|OUT[3]~3_combout  = (\state_controller|SR2MUX~0_combout  & (\d0|IRreg|D_out [3])) # (!\state_controller|SR2MUX~0_combout  & ((\d0|RegisterFile|SR2_out [3])))

	.dataa(\d0|IRreg|D_out [3]),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[3]~3 .lut_mask = 16'hB8B8;
defparam \d0|MUXSR2|OUT[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N6
cycloneive_lcell_comb \d0|ALU1|Add0~6 (
// Equation(s):
// \d0|ALU1|Add0~6_combout  = (\d0|RegisterFile|SR1_out [3] & ((\d0|MUXSR2|OUT[3]~3_combout  & (\d0|ALU1|Add0~5  & VCC)) # (!\d0|MUXSR2|OUT[3]~3_combout  & (!\d0|ALU1|Add0~5 )))) # (!\d0|RegisterFile|SR1_out [3] & ((\d0|MUXSR2|OUT[3]~3_combout  & 
// (!\d0|ALU1|Add0~5 )) # (!\d0|MUXSR2|OUT[3]~3_combout  & ((\d0|ALU1|Add0~5 ) # (GND)))))
// \d0|ALU1|Add0~7  = CARRY((\d0|RegisterFile|SR1_out [3] & (!\d0|MUXSR2|OUT[3]~3_combout  & !\d0|ALU1|Add0~5 )) # (!\d0|RegisterFile|SR1_out [3] & ((!\d0|ALU1|Add0~5 ) # (!\d0|MUXSR2|OUT[3]~3_combout ))))

	.dataa(\d0|RegisterFile|SR1_out [3]),
	.datab(\d0|MUXSR2|OUT[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~5 ),
	.combout(\d0|ALU1|Add0~6_combout ),
	.cout(\d0|ALU1|Add0~7 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~6 .lut_mask = 16'h9617;
defparam \d0|ALU1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[3]~18 (
// Equation(s):
// \d0|BUS_MUX|DataBus[3]~18_combout  = (\d0|RegisterFile|SR1_out [3] & (\state_controller|ALUK [0] & ((\state_controller|ALUK [1]) # (\d0|MUXSR2|OUT[3]~3_combout ))))

	.dataa(\d0|RegisterFile|SR1_out [3]),
	.datab(\state_controller|ALUK [1]),
	.datac(\d0|MUXSR2|OUT[3]~3_combout ),
	.datad(\state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[3]~18 .lut_mask = 16'hA800;
defparam \d0|BUS_MUX|DataBus[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N2
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[3]~20 (
// Equation(s):
// \d0|BUS_MUX|DataBus[3]~20_combout  = (\d0|BUS_MUX|DataBus[3]~19_combout ) # ((\d0|BUS_MUX|DataBus[3]~18_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~6_combout )))

	.dataa(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datab(\d0|BUS_MUX|DataBus[3]~19_combout ),
	.datac(\d0|ALU1|Add0~6_combout ),
	.datad(\d0|BUS_MUX|DataBus[3]~18_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[3]~20 .lut_mask = 16'hFFEC;
defparam \d0|BUS_MUX|DataBus[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[3] (
// Equation(s):
// \d0|BUS_MUX|DataBus [3] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[3]~21_combout  & (\d0|MDRreg|D_out [3])) # (!\d0|BUS_MUX|DataBus[3]~21_combout  & ((\d0|BUS_MUX|DataBus[3]~20_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[3]~21_combout ))))

	.dataa(\d0|MDRreg|D_out [3]),
	.datab(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datac(\d0|BUS_MUX|DataBus[3]~21_combout ),
	.datad(\d0|BUS_MUX|DataBus[3]~20_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [3]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[3] .lut_mask = 16'hBCB0;
defparam \d0|BUS_MUX|DataBus[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \d0|IRreg|D_out~4 (
// Equation(s):
// \d0|IRreg|D_out~4_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|BUS_MUX|DataBus [3]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~4 .lut_mask = 16'h0F00;
defparam \d0|IRreg|D_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N27
dffeas \d0|RegisterFile|R3[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[3] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N3
dffeas \d0|RegisterFile|R2[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[3] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N19
dffeas \d0|RegisterFile|R1[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[3] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneive_lcell_comb \d0|RegisterFile|Mux12~2 (
// Equation(s):
// \d0|RegisterFile|Mux12~2_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & (((\d0|RegisterFile|R1 [3]) # (\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|MUXSR1|OUT[0]~0_combout  & (\d0|RegisterFile|R0 [3] & ((!\d0|MUXSR1|OUT[1]~1_combout ))))

	.dataa(\d0|MUXSR1|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|R0 [3]),
	.datac(\d0|RegisterFile|R1 [3]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux12~2 .lut_mask = 16'hAAE4;
defparam \d0|RegisterFile|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \d0|RegisterFile|Mux12~3 (
// Equation(s):
// \d0|RegisterFile|Mux12~3_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|Mux12~2_combout  & (\d0|RegisterFile|R3 [3])) # (!\d0|RegisterFile|Mux12~2_combout  & ((\d0|RegisterFile|R2 [3]))))) # (!\d0|MUXSR1|OUT[1]~1_combout  & 
// (((\d0|RegisterFile|Mux12~2_combout ))))

	.dataa(\d0|RegisterFile|R3 [3]),
	.datab(\d0|MUXSR1|OUT[1]~1_combout ),
	.datac(\d0|RegisterFile|R2 [3]),
	.datad(\d0|RegisterFile|Mux12~2_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux12~3 .lut_mask = 16'hBBC0;
defparam \d0|RegisterFile|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N20
cycloneive_lcell_comb \d0|RegisterFile|R5[3]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[3]~feeder_combout  = \d0|IRreg|D_out~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[3]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R5[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N21
dffeas \d0|RegisterFile|R5[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[3] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N1
dffeas \d0|RegisterFile|R7[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[3] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N16
cycloneive_lcell_comb \d0|RegisterFile|R6[3]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[3]~feeder_combout  = \d0|IRreg|D_out~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[3]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R6[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N17
dffeas \d0|RegisterFile|R6[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[3] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N3
dffeas \d0|RegisterFile|R4[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[3] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N2
cycloneive_lcell_comb \d0|RegisterFile|Mux12~0 (
// Equation(s):
// \d0|RegisterFile|Mux12~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [3]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [3] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [3]),
	.datac(\d0|RegisterFile|R4 [3]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux12~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
cycloneive_lcell_comb \d0|RegisterFile|Mux12~1 (
// Equation(s):
// \d0|RegisterFile|Mux12~1_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|Mux12~0_combout  & ((\d0|RegisterFile|R7 [3]))) # (!\d0|RegisterFile|Mux12~0_combout  & (\d0|RegisterFile|R5 [3])))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (((\d0|RegisterFile|Mux12~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|R5 [3]),
	.datac(\d0|RegisterFile|R7 [3]),
	.datad(\d0|RegisterFile|Mux12~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux12~1 .lut_mask = 16'hF588;
defparam \d0|RegisterFile|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \d0|RegisterFile|Mux12~4 (
// Equation(s):
// \d0|RegisterFile|Mux12~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux12~1_combout ))) # (!\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux12~3_combout ))

	.dataa(gnd),
	.datab(\d0|MUXSR1|OUT[2]~2_combout ),
	.datac(\d0|RegisterFile|Mux12~3_combout ),
	.datad(\d0|RegisterFile|Mux12~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux12~4 .lut_mask = 16'hFC30;
defparam \d0|RegisterFile|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \d0|RegisterFile|SR1_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[3] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
cycloneive_lcell_comb \d0|ALU1|Add0~8 (
// Equation(s):
// \d0|ALU1|Add0~8_combout  = ((\d0|MUXSR2|OUT[4]~4_combout  $ (\d0|RegisterFile|SR1_out [4] $ (!\d0|ALU1|Add0~7 )))) # (GND)
// \d0|ALU1|Add0~9  = CARRY((\d0|MUXSR2|OUT[4]~4_combout  & ((\d0|RegisterFile|SR1_out [4]) # (!\d0|ALU1|Add0~7 ))) # (!\d0|MUXSR2|OUT[4]~4_combout  & (\d0|RegisterFile|SR1_out [4] & !\d0|ALU1|Add0~7 )))

	.dataa(\d0|MUXSR2|OUT[4]~4_combout ),
	.datab(\d0|RegisterFile|SR1_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~7 ),
	.combout(\d0|ALU1|Add0~8_combout ),
	.cout(\d0|ALU1|Add0~9 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~8 .lut_mask = 16'h698E;
defparam \d0|ALU1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N28
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[4]~24 (
// Equation(s):
// \d0|BUS_MUX|DataBus[4]~24_combout  = (\d0|BUS_MUX|DataBus[4]~22_combout ) # ((\d0|BUS_MUX|DataBus[4]~23_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~8_combout )))

	.dataa(\d0|BUS_MUX|DataBus[4]~22_combout ),
	.datab(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datac(\d0|BUS_MUX|DataBus[4]~23_combout ),
	.datad(\d0|ALU1|Add0~8_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[4]~24 .lut_mask = 16'hFEFA;
defparam \d0|BUS_MUX|DataBus[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N8
cycloneive_lcell_comb \d0|PCplusplus|PC_out[4]~8 (
// Equation(s):
// \d0|PCplusplus|PC_out[4]~8_combout  = (\d0|PCreg|D_out [4] & (\d0|PCplusplus|PC_out[3]~7  $ (GND))) # (!\d0|PCreg|D_out [4] & (!\d0|PCplusplus|PC_out[3]~7  & VCC))
// \d0|PCplusplus|PC_out[4]~9  = CARRY((\d0|PCreg|D_out [4] & !\d0|PCplusplus|PC_out[3]~7 ))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[3]~7 ),
	.combout(\d0|PCplusplus|PC_out[4]~8_combout ),
	.cout(\d0|PCplusplus|PC_out[4]~9 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[4]~8 .lut_mask = 16'hC30C;
defparam \d0|PCplusplus|PC_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \d0|MUXADDR1|OUT[4]~4 (
// Equation(s):
// \d0|MUXADDR1|OUT[4]~4_combout  = (\state_controller|WideOr26~combout  & ((\d0|RegisterFile|SR1_out [4]))) # (!\state_controller|WideOr26~combout  & (\d0|PCreg|D_out [4]))

	.dataa(\d0|PCreg|D_out [4]),
	.datab(\d0|RegisterFile|SR1_out [4]),
	.datac(gnd),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[4]~4 .lut_mask = 16'hCCAA;
defparam \d0|MUXADDR1|OUT[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N4
cycloneive_lcell_comb \d0|MUXADDR2|Mux11~0 (
// Equation(s):
// \d0|MUXADDR2|Mux11~0_combout  = (\d0|IRreg|D_out [4] & (((\state_controller|State.S_06~q ) # (\state_controller|State.S_07~q )) # (!\d0|PCreg|D_out[3]~0_combout )))

	.dataa(\d0|PCreg|D_out[3]~0_combout ),
	.datab(\state_controller|State.S_06~q ),
	.datac(\d0|IRreg|D_out [4]),
	.datad(\state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\d0|MUXADDR2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR2|Mux11~0 .lut_mask = 16'hF0D0;
defparam \d0|MUXADDR2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N8
cycloneive_lcell_comb \d0|add1|ADDER_out[4]~8 (
// Equation(s):
// \d0|add1|ADDER_out[4]~8_combout  = ((\d0|MUXADDR1|OUT[4]~4_combout  $ (\d0|MUXADDR2|Mux11~0_combout  $ (!\d0|add1|ADDER_out[3]~7 )))) # (GND)
// \d0|add1|ADDER_out[4]~9  = CARRY((\d0|MUXADDR1|OUT[4]~4_combout  & ((\d0|MUXADDR2|Mux11~0_combout ) # (!\d0|add1|ADDER_out[3]~7 ))) # (!\d0|MUXADDR1|OUT[4]~4_combout  & (\d0|MUXADDR2|Mux11~0_combout  & !\d0|add1|ADDER_out[3]~7 )))

	.dataa(\d0|MUXADDR1|OUT[4]~4_combout ),
	.datab(\d0|MUXADDR2|Mux11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[3]~7 ),
	.combout(\d0|add1|ADDER_out[4]~8_combout ),
	.cout(\d0|add1|ADDER_out[4]~9 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[4]~8 .lut_mask = 16'h698E;
defparam \d0|add1|ADDER_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \d0|PCplusplus|Add0~22 (
// Equation(s):
// \d0|PCplusplus|Add0~22_combout  = (!\state_controller|State.S_12~q  & ((\d0|PCreg|D_out[3]~0_combout  & (\d0|PCplusplus|PC_out[4]~8_combout )) # (!\d0|PCreg|D_out[3]~0_combout  & ((\d0|add1|ADDER_out[4]~8_combout )))))

	.dataa(\d0|PCplusplus|PC_out[4]~8_combout ),
	.datab(\d0|add1|ADDER_out[4]~8_combout ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\d0|PCreg|D_out[3]~0_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~22 .lut_mask = 16'h0A0C;
defparam \d0|PCplusplus|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \d0|PCplusplus|Add0~23 (
// Equation(s):
// \d0|PCplusplus|Add0~23_combout  = (!\resetsync|OUT~q  & ((\d0|PCplusplus|Add0~22_combout ) # ((\state_controller|State.S_12~q  & \d0|BUS_MUX|DataBus [4]))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|BUS_MUX|DataBus [4]),
	.datad(\d0|PCplusplus|Add0~22_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~23 .lut_mask = 16'h3320;
defparam \d0|PCplusplus|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N13
dffeas \d0|PCreg|D_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[4] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N28
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[4]~25 (
// Equation(s):
// \d0|BUS_MUX|DataBus[4]~25_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [4])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[4]~8_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout  & 
// (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datab(\d0|PCreg|D_out [4]),
	.datac(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.datad(\d0|add1|ADDER_out[4]~8_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[4]~25 .lut_mask = 16'hDAD0;
defparam \d0|BUS_MUX|DataBus[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N14
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[4] (
// Equation(s):
// \d0|BUS_MUX|DataBus [4] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[4]~25_combout  & (\d0|MDRreg|D_out [4])) # (!\d0|BUS_MUX|DataBus[4]~25_combout  & ((\d0|BUS_MUX|DataBus[4]~24_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[4]~25_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datab(\d0|MDRreg|D_out [4]),
	.datac(\d0|BUS_MUX|DataBus[4]~24_combout ),
	.datad(\d0|BUS_MUX|DataBus[4]~25_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [4]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[4] .lut_mask = 16'hDDA0;
defparam \d0|BUS_MUX|DataBus[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N6
cycloneive_lcell_comb \d0|IRreg|D_out~5 (
// Equation(s):
// \d0|IRreg|D_out~5_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [4])

	.dataa(\resetsync|OUT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|BUS_MUX|DataBus [4]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~5 .lut_mask = 16'h5500;
defparam \d0|IRreg|D_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N5
dffeas \d0|IRreg|D_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[4] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N26
cycloneive_lcell_comb \d0|MUXSR2|OUT[11]~11 (
// Equation(s):
// \d0|MUXSR2|OUT[11]~11_combout  = (\state_controller|SR2MUX~0_combout  & ((\d0|IRreg|D_out [4]))) # (!\state_controller|SR2MUX~0_combout  & (\d0|RegisterFile|SR2_out [11]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [11]),
	.datad(\d0|IRreg|D_out [4]),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[11]~11 .lut_mask = 16'hFC30;
defparam \d0|MUXSR2|OUT[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N28
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[11]~50 (
// Equation(s):
// \d0|BUS_MUX|DataBus[11]~50_combout  = (\d0|RegisterFile|SR1_out [11] & (\state_controller|ALUK [0] & ((\state_controller|ALUK [1]) # (\d0|MUXSR2|OUT[11]~11_combout ))))

	.dataa(\state_controller|ALUK [1]),
	.datab(\d0|RegisterFile|SR1_out [11]),
	.datac(\d0|MUXSR2|OUT[11]~11_combout ),
	.datad(\state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[11]~50_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[11]~50 .lut_mask = 16'hC800;
defparam \d0|BUS_MUX|DataBus[11]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N27
dffeas \d0|RegisterFile|R3[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[10] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N19
dffeas \d0|RegisterFile|R1[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[10] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N1
dffeas \d0|RegisterFile|R0[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[10] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N18
cycloneive_lcell_comb \d0|RegisterFile|Mux5~2 (
// Equation(s):
// \d0|RegisterFile|Mux5~2_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & (\d0|MUXSR1|OUT[0]~0_combout )) # (!\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|MUXSR1|OUT[0]~0_combout  & (\d0|RegisterFile|R1 [10])) # (!\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|R0 
// [10])))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R1 [10]),
	.datad(\d0|RegisterFile|R0 [10]),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux5~2 .lut_mask = 16'hD9C8;
defparam \d0|RegisterFile|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N3
dffeas \d0|RegisterFile|R2[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[10] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N2
cycloneive_lcell_comb \d0|RegisterFile|Mux5~3 (
// Equation(s):
// \d0|RegisterFile|Mux5~3_combout  = (\d0|RegisterFile|Mux5~2_combout  & ((\d0|RegisterFile|R3 [10]) # ((!\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|RegisterFile|Mux5~2_combout  & (((\d0|RegisterFile|R2 [10] & \d0|MUXSR1|OUT[1]~1_combout ))))

	.dataa(\d0|RegisterFile|R3 [10]),
	.datab(\d0|RegisterFile|Mux5~2_combout ),
	.datac(\d0|RegisterFile|R2 [10]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux5~3 .lut_mask = 16'hB8CC;
defparam \d0|RegisterFile|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N4
cycloneive_lcell_comb \d0|RegisterFile|R5[10]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[10]~feeder_combout  = \d0|IRreg|D_out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[10]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R5[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N5
dffeas \d0|RegisterFile|R5[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[10] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N13
dffeas \d0|RegisterFile|R7[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[10] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N20
cycloneive_lcell_comb \d0|RegisterFile|R6[10]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[10]~feeder_combout  = \d0|IRreg|D_out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[10]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R6[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N21
dffeas \d0|RegisterFile|R6[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[10] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N31
dffeas \d0|RegisterFile|R4[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[10] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N30
cycloneive_lcell_comb \d0|RegisterFile|Mux5~0 (
// Equation(s):
// \d0|RegisterFile|Mux5~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [10]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [10] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [10]),
	.datac(\d0|RegisterFile|R4 [10]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux5~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N12
cycloneive_lcell_comb \d0|RegisterFile|Mux5~1 (
// Equation(s):
// \d0|RegisterFile|Mux5~1_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|Mux5~0_combout  & ((\d0|RegisterFile|R7 [10]))) # (!\d0|RegisterFile|Mux5~0_combout  & (\d0|RegisterFile|R5 [10])))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (((\d0|RegisterFile|Mux5~0_combout ))))

	.dataa(\d0|RegisterFile|R5 [10]),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R7 [10]),
	.datad(\d0|RegisterFile|Mux5~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux5~1 .lut_mask = 16'hF388;
defparam \d0|RegisterFile|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N22
cycloneive_lcell_comb \d0|RegisterFile|Mux5~4 (
// Equation(s):
// \d0|RegisterFile|Mux5~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux5~1_combout ))) # (!\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux5~3_combout ))

	.dataa(gnd),
	.datab(\d0|MUXSR1|OUT[2]~2_combout ),
	.datac(\d0|RegisterFile|Mux5~3_combout ),
	.datad(\d0|RegisterFile|Mux5~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux5~4 .lut_mask = 16'hFC30;
defparam \d0|RegisterFile|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N23
dffeas \d0|RegisterFile|SR1_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[10] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N21
dffeas \d0|RegisterFile|R0[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[9] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N11
dffeas \d0|RegisterFile|R1[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[9] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N10
cycloneive_lcell_comb \d0|RegisterFile|Mux6~2 (
// Equation(s):
// \d0|RegisterFile|Mux6~2_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & (((\d0|RegisterFile|R1 [9]) # (\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|MUXSR1|OUT[0]~0_combout  & (\d0|RegisterFile|R0 [9] & ((!\d0|MUXSR1|OUT[1]~1_combout ))))

	.dataa(\d0|RegisterFile|R0 [9]),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R1 [9]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux6~2 .lut_mask = 16'hCCE2;
defparam \d0|RegisterFile|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \d0|RegisterFile|R2[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[9] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N17
dffeas \d0|RegisterFile|R3[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[9] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \d0|RegisterFile|Mux6~3 (
// Equation(s):
// \d0|RegisterFile|Mux6~3_combout  = (\d0|RegisterFile|Mux6~2_combout  & (((\d0|RegisterFile|R3 [9])) # (!\d0|MUXSR1|OUT[1]~1_combout ))) # (!\d0|RegisterFile|Mux6~2_combout  & (\d0|MUXSR1|OUT[1]~1_combout  & (\d0|RegisterFile|R2 [9])))

	.dataa(\d0|RegisterFile|Mux6~2_combout ),
	.datab(\d0|MUXSR1|OUT[1]~1_combout ),
	.datac(\d0|RegisterFile|R2 [9]),
	.datad(\d0|RegisterFile|R3 [9]),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux6~3 .lut_mask = 16'hEA62;
defparam \d0|RegisterFile|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N30
cycloneive_lcell_comb \d0|RegisterFile|R5[9]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[9]~feeder_combout  = \d0|IRreg|D_out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~10_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[9]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R5[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \d0|RegisterFile|R5[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[9] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N8
cycloneive_lcell_comb \d0|RegisterFile|R6[9]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[9]~feeder_combout  = \d0|IRreg|D_out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[9]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R6[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N9
dffeas \d0|RegisterFile|R6[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[9] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N31
dffeas \d0|RegisterFile|R4[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[9] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N30
cycloneive_lcell_comb \d0|RegisterFile|Mux6~0 (
// Equation(s):
// \d0|RegisterFile|Mux6~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [9]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [9] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [9]),
	.datac(\d0|RegisterFile|R4 [9]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux6~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N15
dffeas \d0|RegisterFile|R7[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[9] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneive_lcell_comb \d0|RegisterFile|Mux6~1 (
// Equation(s):
// \d0|RegisterFile|Mux6~1_combout  = (\d0|RegisterFile|Mux6~0_combout  & (((\d0|RegisterFile|R7 [9]) # (!\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|RegisterFile|Mux6~0_combout  & (\d0|RegisterFile|R5 [9] & ((\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|RegisterFile|R5 [9]),
	.datab(\d0|RegisterFile|Mux6~0_combout ),
	.datac(\d0|RegisterFile|R7 [9]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux6~1 .lut_mask = 16'hE2CC;
defparam \d0|RegisterFile|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
cycloneive_lcell_comb \d0|RegisterFile|Mux6~4 (
// Equation(s):
// \d0|RegisterFile|Mux6~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux6~1_combout ))) # (!\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux6~3_combout ))

	.dataa(gnd),
	.datab(\d0|RegisterFile|Mux6~3_combout ),
	.datac(\d0|MUXSR1|OUT[2]~2_combout ),
	.datad(\d0|RegisterFile|Mux6~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux6~4 .lut_mask = 16'hFC0C;
defparam \d0|RegisterFile|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N21
dffeas \d0|RegisterFile|SR1_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[9] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N31
dffeas \d0|RegisterFile|SR2_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[9] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
cycloneive_lcell_comb \d0|MUXSR2|OUT[9]~9 (
// Equation(s):
// \d0|MUXSR2|OUT[9]~9_combout  = (\state_controller|SR2MUX~0_combout  & ((\d0|IRreg|D_out [4]))) # (!\state_controller|SR2MUX~0_combout  & (\d0|RegisterFile|SR2_out [9]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [9]),
	.datad(\d0|IRreg|D_out [4]),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[9]~9 .lut_mask = 16'hFC30;
defparam \d0|MUXSR2|OUT[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N13
dffeas \d0|RegisterFile|R0[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[8] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N9
dffeas \d0|RegisterFile|SR2_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[8] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N8
cycloneive_lcell_comb \d0|MUXSR2|OUT[8]~8 (
// Equation(s):
// \d0|MUXSR2|OUT[8]~8_combout  = (\state_controller|SR2MUX~0_combout  & ((\d0|IRreg|D_out [4]))) # (!\state_controller|SR2MUX~0_combout  & (\d0|RegisterFile|SR2_out [8]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [8]),
	.datad(\d0|IRreg|D_out [4]),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[8]~8 .lut_mask = 16'hFC30;
defparam \d0|MUXSR2|OUT[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N17
dffeas \d0|RegisterFile|R3[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[8] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N5
dffeas \d0|RegisterFile|R1[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[8] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N4
cycloneive_lcell_comb \d0|RegisterFile|Mux7~2 (
// Equation(s):
// \d0|RegisterFile|Mux7~2_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|R1 [8]))) # (!\d0|MUXSR1|OUT[0]~0_combout  & (\d0|RegisterFile|R0 
// [8]))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R0 [8]),
	.datac(\d0|RegisterFile|R1 [8]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux7~2 .lut_mask = 16'hFA44;
defparam \d0|RegisterFile|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N13
dffeas \d0|RegisterFile|R2[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[8] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N12
cycloneive_lcell_comb \d0|RegisterFile|Mux7~3 (
// Equation(s):
// \d0|RegisterFile|Mux7~3_combout  = (\d0|RegisterFile|Mux7~2_combout  & ((\d0|RegisterFile|R3 [8]) # ((!\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|RegisterFile|Mux7~2_combout  & (((\d0|RegisterFile|R2 [8] & \d0|MUXSR1|OUT[1]~1_combout ))))

	.dataa(\d0|RegisterFile|R3 [8]),
	.datab(\d0|RegisterFile|Mux7~2_combout ),
	.datac(\d0|RegisterFile|R2 [8]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux7~3 .lut_mask = 16'hB8CC;
defparam \d0|RegisterFile|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N6
cycloneive_lcell_comb \d0|RegisterFile|R5[8]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[8]~feeder_combout  = \d0|IRreg|D_out~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[8]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R5[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N7
dffeas \d0|RegisterFile|R5[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[8] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \d0|RegisterFile|R7[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[8] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N4
cycloneive_lcell_comb \d0|RegisterFile|R6[8]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[8]~feeder_combout  = \d0|IRreg|D_out~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~9_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[8]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R6[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N5
dffeas \d0|RegisterFile|R6[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[8] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N27
dffeas \d0|RegisterFile|R4[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[8] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N26
cycloneive_lcell_comb \d0|RegisterFile|Mux7~0 (
// Equation(s):
// \d0|RegisterFile|Mux7~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [8]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [8] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [8]),
	.datac(\d0|RegisterFile|R4 [8]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux7~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N4
cycloneive_lcell_comb \d0|RegisterFile|Mux7~1 (
// Equation(s):
// \d0|RegisterFile|Mux7~1_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|Mux7~0_combout  & ((\d0|RegisterFile|R7 [8]))) # (!\d0|RegisterFile|Mux7~0_combout  & (\d0|RegisterFile|R5 [8])))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (((\d0|RegisterFile|Mux7~0_combout ))))

	.dataa(\d0|RegisterFile|R5 [8]),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R7 [8]),
	.datad(\d0|RegisterFile|Mux7~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux7~1 .lut_mask = 16'hF388;
defparam \d0|RegisterFile|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N0
cycloneive_lcell_comb \d0|RegisterFile|Mux7~4 (
// Equation(s):
// \d0|RegisterFile|Mux7~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux7~1_combout ))) # (!\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux7~3_combout ))

	.dataa(\d0|RegisterFile|Mux7~3_combout ),
	.datab(gnd),
	.datac(\d0|MUXSR1|OUT[2]~2_combout ),
	.datad(\d0|RegisterFile|Mux7~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux7~4 .lut_mask = 16'hFA0A;
defparam \d0|RegisterFile|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N1
dffeas \d0|RegisterFile|SR1_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[8] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \tr0|Data_read_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[6] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \d0|MDRreg|D_out~15 (
// Equation(s):
// \d0|MDRreg|D_out~15_combout  = (\d0|MDRreg|D_out~36_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[6]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [6])))))

	.dataa(\S[6]~input_o ),
	.datab(\d0|MDRreg|D_out~36_combout ),
	.datac(\tr0|Data_read_buffer [6]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~15 .lut_mask = 16'h88C0;
defparam \d0|MDRreg|D_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_lcell_comb \d0|MDRreg|D_out~16 (
// Equation(s):
// \d0|MDRreg|D_out~16_combout  = (!\resetsync|OUT~q  & ((\d0|MDRreg|D_out~15_combout ) # ((!\state_controller|WideOr21~0_combout  & \d0|BUS_MUX|DataBus [6]))))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\d0|MDRreg|D_out~15_combout ),
	.datad(\d0|BUS_MUX|DataBus [6]),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~16 .lut_mask = 16'h5150;
defparam \d0|MDRreg|D_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N5
dffeas \d0|MDRreg|D_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[6] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[6]~31 (
// Equation(s):
// \d0|BUS_MUX|DataBus[6]~31_combout  = (!\state_controller|State.S_05~q  & (\state_controller|State.S_09~q  & (!\d0|RegisterFile|SR1_out [6] & !\state_controller|State.S_23~q )))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\state_controller|State.S_09~q ),
	.datac(\d0|RegisterFile|SR1_out [6]),
	.datad(\state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[6]~31 .lut_mask = 16'h0004;
defparam \d0|BUS_MUX|DataBus[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y6_N29
dffeas \d0|RegisterFile|R0[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[6] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N21
dffeas \d0|RegisterFile|SR2_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[6] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N20
cycloneive_lcell_comb \d0|MUXSR2|OUT[6]~6 (
// Equation(s):
// \d0|MUXSR2|OUT[6]~6_combout  = (\state_controller|SR2MUX~0_combout  & ((\d0|IRreg|D_out [4]))) # (!\state_controller|SR2MUX~0_combout  & (\d0|RegisterFile|SR2_out [6]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [6]),
	.datad(\d0|IRreg|D_out [4]),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[6]~6 .lut_mask = 16'hFC30;
defparam \d0|MUXSR2|OUT[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N20
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[6]~30 (
// Equation(s):
// \d0|BUS_MUX|DataBus[6]~30_combout  = (\d0|RegisterFile|SR1_out [6] & (\state_controller|ALUK [0] & ((\state_controller|ALUK [1]) # (\d0|MUXSR2|OUT[6]~6_combout ))))

	.dataa(\d0|RegisterFile|SR1_out [6]),
	.datab(\state_controller|ALUK [1]),
	.datac(\d0|MUXSR2|OUT[6]~6_combout ),
	.datad(\state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[6]~30 .lut_mask = 16'hA800;
defparam \d0|BUS_MUX|DataBus[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N19
dffeas \d0|RegisterFile|R0[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[5] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N3
dffeas \d0|RegisterFile|SR2_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[5] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N2
cycloneive_lcell_comb \d0|MUXSR2|OUT[5]~5 (
// Equation(s):
// \d0|MUXSR2|OUT[5]~5_combout  = (\state_controller|SR2MUX~0_combout  & ((\d0|IRreg|D_out [4]))) # (!\state_controller|SR2MUX~0_combout  & (\d0|RegisterFile|SR2_out [5]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [5]),
	.datad(\d0|IRreg|D_out [4]),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[5]~5 .lut_mask = 16'hFC30;
defparam \d0|MUXSR2|OUT[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N10
cycloneive_lcell_comb \d0|ALU1|Add0~10 (
// Equation(s):
// \d0|ALU1|Add0~10_combout  = (\d0|MUXSR2|OUT[5]~5_combout  & ((\d0|RegisterFile|SR1_out [5] & (\d0|ALU1|Add0~9  & VCC)) # (!\d0|RegisterFile|SR1_out [5] & (!\d0|ALU1|Add0~9 )))) # (!\d0|MUXSR2|OUT[5]~5_combout  & ((\d0|RegisterFile|SR1_out [5] & 
// (!\d0|ALU1|Add0~9 )) # (!\d0|RegisterFile|SR1_out [5] & ((\d0|ALU1|Add0~9 ) # (GND)))))
// \d0|ALU1|Add0~11  = CARRY((\d0|MUXSR2|OUT[5]~5_combout  & (!\d0|RegisterFile|SR1_out [5] & !\d0|ALU1|Add0~9 )) # (!\d0|MUXSR2|OUT[5]~5_combout  & ((!\d0|ALU1|Add0~9 ) # (!\d0|RegisterFile|SR1_out [5]))))

	.dataa(\d0|MUXSR2|OUT[5]~5_combout ),
	.datab(\d0|RegisterFile|SR1_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~9 ),
	.combout(\d0|ALU1|Add0~10_combout ),
	.cout(\d0|ALU1|Add0~11 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~10 .lut_mask = 16'h9617;
defparam \d0|ALU1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N12
cycloneive_lcell_comb \d0|ALU1|Add0~12 (
// Equation(s):
// \d0|ALU1|Add0~12_combout  = ((\d0|RegisterFile|SR1_out [6] $ (\d0|MUXSR2|OUT[6]~6_combout  $ (!\d0|ALU1|Add0~11 )))) # (GND)
// \d0|ALU1|Add0~13  = CARRY((\d0|RegisterFile|SR1_out [6] & ((\d0|MUXSR2|OUT[6]~6_combout ) # (!\d0|ALU1|Add0~11 ))) # (!\d0|RegisterFile|SR1_out [6] & (\d0|MUXSR2|OUT[6]~6_combout  & !\d0|ALU1|Add0~11 )))

	.dataa(\d0|RegisterFile|SR1_out [6]),
	.datab(\d0|MUXSR2|OUT[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~11 ),
	.combout(\d0|ALU1|Add0~12_combout ),
	.cout(\d0|ALU1|Add0~13 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~12 .lut_mask = 16'h698E;
defparam \d0|ALU1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N8
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[6]~32 (
// Equation(s):
// \d0|BUS_MUX|DataBus[6]~32_combout  = (\d0|BUS_MUX|DataBus[6]~31_combout ) # ((\d0|BUS_MUX|DataBus[6]~30_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~12_combout )))

	.dataa(\d0|BUS_MUX|DataBus[6]~31_combout ),
	.datab(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datac(\d0|BUS_MUX|DataBus[6]~30_combout ),
	.datad(\d0|ALU1|Add0~12_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[6]~32 .lut_mask = 16'hFEFA;
defparam \d0|BUS_MUX|DataBus[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N9
dffeas \d0|IRreg|D_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[6] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N20
cycloneive_lcell_comb \state_controller|WideOr27 (
// Equation(s):
// \state_controller|WideOr27~combout  = (\state_controller|State.S_21~q ) # ((\state_controller|State.S_06~q ) # (\state_controller|State.S_07~q ))

	.dataa(gnd),
	.datab(\state_controller|State.S_21~q ),
	.datac(\state_controller|State.S_06~q ),
	.datad(\state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr27~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr27 .lut_mask = 16'hFFFC;
defparam \state_controller|WideOr27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N8
cycloneive_lcell_comb \d0|MUXADDR2|Mux9~0 (
// Equation(s):
// \d0|MUXADDR2|Mux9~0_combout  = (\d0|PCreg|D_out[3]~0_combout  & (\d0|IRreg|D_out [5] & ((\state_controller|WideOr27~combout )))) # (!\d0|PCreg|D_out[3]~0_combout  & (((\d0|IRreg|D_out [6]))))

	.dataa(\d0|PCreg|D_out[3]~0_combout ),
	.datab(\d0|IRreg|D_out [5]),
	.datac(\d0|IRreg|D_out [6]),
	.datad(\state_controller|WideOr27~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR2|Mux9~0 .lut_mask = 16'hD850;
defparam \d0|MUXADDR2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \d0|MUXADDR1|OUT[6]~6 (
// Equation(s):
// \d0|MUXADDR1|OUT[6]~6_combout  = (\state_controller|WideOr26~combout  & (\d0|RegisterFile|SR1_out [6])) # (!\state_controller|WideOr26~combout  & ((\d0|PCreg|D_out [6])))

	.dataa(\d0|RegisterFile|SR1_out [6]),
	.datab(gnd),
	.datac(\d0|PCreg|D_out [6]),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[6]~6 .lut_mask = 16'hAAF0;
defparam \d0|MUXADDR1|OUT[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N10
cycloneive_lcell_comb \d0|PCplusplus|PC_out[5]~10 (
// Equation(s):
// \d0|PCplusplus|PC_out[5]~10_combout  = (\d0|PCreg|D_out [5] & (!\d0|PCplusplus|PC_out[4]~9 )) # (!\d0|PCreg|D_out [5] & ((\d0|PCplusplus|PC_out[4]~9 ) # (GND)))
// \d0|PCplusplus|PC_out[5]~11  = CARRY((!\d0|PCplusplus|PC_out[4]~9 ) # (!\d0|PCreg|D_out [5]))

	.dataa(\d0|PCreg|D_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[4]~9 ),
	.combout(\d0|PCplusplus|PC_out[5]~10_combout ),
	.cout(\d0|PCplusplus|PC_out[5]~11 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[5]~10 .lut_mask = 16'h5A5F;
defparam \d0|PCplusplus|PC_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N22
cycloneive_lcell_comb \d0|MUXADDR2|Mux10~0 (
// Equation(s):
// \d0|MUXADDR2|Mux10~0_combout  = (\d0|IRreg|D_out [5] & ((\state_controller|State.S_06~q ) # ((\state_controller|State.S_07~q ) # (!\d0|PCreg|D_out[3]~0_combout ))))

	.dataa(\d0|IRreg|D_out [5]),
	.datab(\state_controller|State.S_06~q ),
	.datac(\d0|PCreg|D_out[3]~0_combout ),
	.datad(\state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\d0|MUXADDR2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR2|Mux10~0 .lut_mask = 16'hAA8A;
defparam \d0|MUXADDR2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N10
cycloneive_lcell_comb \d0|add1|ADDER_out[5]~10 (
// Equation(s):
// \d0|add1|ADDER_out[5]~10_combout  = (\d0|MUXADDR1|OUT[5]~5_combout  & ((\d0|MUXADDR2|Mux10~0_combout  & (\d0|add1|ADDER_out[4]~9  & VCC)) # (!\d0|MUXADDR2|Mux10~0_combout  & (!\d0|add1|ADDER_out[4]~9 )))) # (!\d0|MUXADDR1|OUT[5]~5_combout  & 
// ((\d0|MUXADDR2|Mux10~0_combout  & (!\d0|add1|ADDER_out[4]~9 )) # (!\d0|MUXADDR2|Mux10~0_combout  & ((\d0|add1|ADDER_out[4]~9 ) # (GND)))))
// \d0|add1|ADDER_out[5]~11  = CARRY((\d0|MUXADDR1|OUT[5]~5_combout  & (!\d0|MUXADDR2|Mux10~0_combout  & !\d0|add1|ADDER_out[4]~9 )) # (!\d0|MUXADDR1|OUT[5]~5_combout  & ((!\d0|add1|ADDER_out[4]~9 ) # (!\d0|MUXADDR2|Mux10~0_combout ))))

	.dataa(\d0|MUXADDR1|OUT[5]~5_combout ),
	.datab(\d0|MUXADDR2|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[4]~9 ),
	.combout(\d0|add1|ADDER_out[5]~10_combout ),
	.cout(\d0|add1|ADDER_out[5]~11 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[5]~10 .lut_mask = 16'h9617;
defparam \d0|add1|ADDER_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \d0|PCplusplus|Add0~24 (
// Equation(s):
// \d0|PCplusplus|Add0~24_combout  = (!\state_controller|State.S_12~q  & ((\d0|PCreg|D_out[3]~0_combout  & (\d0|PCplusplus|PC_out[5]~10_combout )) # (!\d0|PCreg|D_out[3]~0_combout  & ((\d0|add1|ADDER_out[5]~10_combout )))))

	.dataa(\d0|PCplusplus|PC_out[5]~10_combout ),
	.datab(\d0|add1|ADDER_out[5]~10_combout ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\d0|PCreg|D_out[3]~0_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~24 .lut_mask = 16'h0A0C;
defparam \d0|PCplusplus|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \d0|PCplusplus|Add0~25 (
// Equation(s):
// \d0|PCplusplus|Add0~25_combout  = (!\resetsync|OUT~q  & ((\d0|PCplusplus|Add0~24_combout ) # ((\d0|BUS_MUX|DataBus [5] & \state_controller|State.S_12~q ))))

	.dataa(\d0|BUS_MUX|DataBus [5]),
	.datab(\resetsync|OUT~q ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\d0|PCplusplus|Add0~24_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~25 .lut_mask = 16'h3320;
defparam \d0|PCplusplus|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N15
dffeas \d0|PCreg|D_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[5] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \d0|MUXADDR1|OUT[5]~5 (
// Equation(s):
// \d0|MUXADDR1|OUT[5]~5_combout  = (\state_controller|WideOr26~combout  & ((\d0|RegisterFile|SR1_out [5]))) # (!\state_controller|WideOr26~combout  & (\d0|PCreg|D_out [5]))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [5]),
	.datac(\d0|RegisterFile|SR1_out [5]),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[5]~5 .lut_mask = 16'hF0CC;
defparam \d0|MUXADDR1|OUT[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N12
cycloneive_lcell_comb \d0|add1|ADDER_out[6]~12 (
// Equation(s):
// \d0|add1|ADDER_out[6]~12_combout  = ((\d0|MUXADDR2|Mux9~0_combout  $ (\d0|MUXADDR1|OUT[6]~6_combout  $ (!\d0|add1|ADDER_out[5]~11 )))) # (GND)
// \d0|add1|ADDER_out[6]~13  = CARRY((\d0|MUXADDR2|Mux9~0_combout  & ((\d0|MUXADDR1|OUT[6]~6_combout ) # (!\d0|add1|ADDER_out[5]~11 ))) # (!\d0|MUXADDR2|Mux9~0_combout  & (\d0|MUXADDR1|OUT[6]~6_combout  & !\d0|add1|ADDER_out[5]~11 )))

	.dataa(\d0|MUXADDR2|Mux9~0_combout ),
	.datab(\d0|MUXADDR1|OUT[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[5]~11 ),
	.combout(\d0|add1|ADDER_out[6]~12_combout ),
	.cout(\d0|add1|ADDER_out[6]~13 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[6]~12 .lut_mask = 16'h698E;
defparam \d0|add1|ADDER_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N12
cycloneive_lcell_comb \d0|PCplusplus|PC_out[6]~12 (
// Equation(s):
// \d0|PCplusplus|PC_out[6]~12_combout  = (\d0|PCreg|D_out [6] & (\d0|PCplusplus|PC_out[5]~11  $ (GND))) # (!\d0|PCreg|D_out [6] & (!\d0|PCplusplus|PC_out[5]~11  & VCC))
// \d0|PCplusplus|PC_out[6]~13  = CARRY((\d0|PCreg|D_out [6] & !\d0|PCplusplus|PC_out[5]~11 ))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[5]~11 ),
	.combout(\d0|PCplusplus|PC_out[6]~12_combout ),
	.cout(\d0|PCplusplus|PC_out[6]~13 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[6]~12 .lut_mask = 16'hC30C;
defparam \d0|PCplusplus|PC_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \d0|PCplusplus|Add0~26 (
// Equation(s):
// \d0|PCplusplus|Add0~26_combout  = (!\state_controller|State.S_12~q  & ((\d0|PCreg|D_out[3]~0_combout  & ((\d0|PCplusplus|PC_out[6]~12_combout ))) # (!\d0|PCreg|D_out[3]~0_combout  & (\d0|add1|ADDER_out[6]~12_combout ))))

	.dataa(\d0|PCreg|D_out[3]~0_combout ),
	.datab(\d0|add1|ADDER_out[6]~12_combout ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\d0|PCplusplus|PC_out[6]~12_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~26 .lut_mask = 16'h0E04;
defparam \d0|PCplusplus|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \d0|PCplusplus|Add0~27 (
// Equation(s):
// \d0|PCplusplus|Add0~27_combout  = (!\resetsync|OUT~q  & ((\d0|PCplusplus|Add0~26_combout ) # ((\state_controller|State.S_12~q  & \d0|BUS_MUX|DataBus [6]))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|BUS_MUX|DataBus [6]),
	.datad(\d0|PCplusplus|Add0~26_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~27 .lut_mask = 16'h3320;
defparam \d0|PCplusplus|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N15
dffeas \d0|PCreg|D_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[6] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N0
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[6]~33 (
// Equation(s):
// \d0|BUS_MUX|DataBus[6]~33_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [6])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[6]~12_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout  & 
// (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|PCreg|D_out [6]),
	.datab(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datac(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.datad(\d0|add1|ADDER_out[6]~12_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[6]~33 .lut_mask = 16'hBCB0;
defparam \d0|BUS_MUX|DataBus[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N22
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[6] (
// Equation(s):
// \d0|BUS_MUX|DataBus [6] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[6]~33_combout  & (\d0|MDRreg|D_out [6])) # (!\d0|BUS_MUX|DataBus[6]~33_combout  & ((\d0|BUS_MUX|DataBus[6]~32_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[6]~33_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datab(\d0|MDRreg|D_out [6]),
	.datac(\d0|BUS_MUX|DataBus[6]~32_combout ),
	.datad(\d0|BUS_MUX|DataBus[6]~33_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [6]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[6] .lut_mask = 16'hDDA0;
defparam \d0|BUS_MUX|DataBus[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N8
cycloneive_lcell_comb \d0|IRreg|D_out~7 (
// Equation(s):
// \d0|IRreg|D_out~7_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [6])

	.dataa(\resetsync|OUT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|BUS_MUX|DataBus [6]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~7 .lut_mask = 16'h5500;
defparam \d0|IRreg|D_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N9
dffeas \d0|RegisterFile|R3[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[6] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N15
dffeas \d0|RegisterFile|R2[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[6] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N23
dffeas \d0|RegisterFile|R1[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[6] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N22
cycloneive_lcell_comb \d0|RegisterFile|Mux9~2 (
// Equation(s):
// \d0|RegisterFile|Mux9~2_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & (\d0|MUXSR1|OUT[0]~0_combout )) # (!\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|MUXSR1|OUT[0]~0_combout  & (\d0|RegisterFile|R1 [6])) # (!\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|R0 
// [6])))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R1 [6]),
	.datad(\d0|RegisterFile|R0 [6]),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux9~2 .lut_mask = 16'hD9C8;
defparam \d0|RegisterFile|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N14
cycloneive_lcell_comb \d0|RegisterFile|Mux9~3 (
// Equation(s):
// \d0|RegisterFile|Mux9~3_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|Mux9~2_combout  & (\d0|RegisterFile|R3 [6])) # (!\d0|RegisterFile|Mux9~2_combout  & ((\d0|RegisterFile|R2 [6]))))) # (!\d0|MUXSR1|OUT[1]~1_combout  & 
// (((\d0|RegisterFile|Mux9~2_combout ))))

	.dataa(\d0|RegisterFile|R3 [6]),
	.datab(\d0|MUXSR1|OUT[1]~1_combout ),
	.datac(\d0|RegisterFile|R2 [6]),
	.datad(\d0|RegisterFile|Mux9~2_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux9~3 .lut_mask = 16'hBBC0;
defparam \d0|RegisterFile|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N28
cycloneive_lcell_comb \d0|RegisterFile|R6[6]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[6]~feeder_combout  = \d0|IRreg|D_out~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[6]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R6[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N29
dffeas \d0|RegisterFile|R6[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[6] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N3
dffeas \d0|RegisterFile|R4[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[6] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N2
cycloneive_lcell_comb \d0|RegisterFile|Mux9~0 (
// Equation(s):
// \d0|RegisterFile|Mux9~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [6]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [6] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [6]),
	.datac(\d0|RegisterFile|R4 [6]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux9~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N15
dffeas \d0|RegisterFile|R7[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[6] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cycloneive_lcell_comb \d0|RegisterFile|R5[6]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[6]~feeder_combout  = \d0|IRreg|D_out~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~7_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[6]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R5[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N25
dffeas \d0|RegisterFile|R5[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[6] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N14
cycloneive_lcell_comb \d0|RegisterFile|Mux9~1 (
// Equation(s):
// \d0|RegisterFile|Mux9~1_combout  = (\d0|RegisterFile|Mux9~0_combout  & (((\d0|RegisterFile|R7 [6])) # (!\d0|MUXSR1|OUT[0]~0_combout ))) # (!\d0|RegisterFile|Mux9~0_combout  & (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|R5 [6]))))

	.dataa(\d0|RegisterFile|Mux9~0_combout ),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R7 [6]),
	.datad(\d0|RegisterFile|R5 [6]),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux9~1 .lut_mask = 16'hE6A2;
defparam \d0|RegisterFile|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \d0|RegisterFile|Mux9~4 (
// Equation(s):
// \d0|RegisterFile|Mux9~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux9~1_combout ))) # (!\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux9~3_combout ))

	.dataa(gnd),
	.datab(\d0|MUXSR1|OUT[2]~2_combout ),
	.datac(\d0|RegisterFile|Mux9~3_combout ),
	.datad(\d0|RegisterFile|Mux9~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux9~4 .lut_mask = 16'hFC30;
defparam \d0|RegisterFile|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \d0|RegisterFile|SR1_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[6] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
cycloneive_lcell_comb \d0|ALU1|Add0~14 (
// Equation(s):
// \d0|ALU1|Add0~14_combout  = (\d0|MUXSR2|OUT[7]~7_combout  & ((\d0|RegisterFile|SR1_out [7] & (\d0|ALU1|Add0~13  & VCC)) # (!\d0|RegisterFile|SR1_out [7] & (!\d0|ALU1|Add0~13 )))) # (!\d0|MUXSR2|OUT[7]~7_combout  & ((\d0|RegisterFile|SR1_out [7] & 
// (!\d0|ALU1|Add0~13 )) # (!\d0|RegisterFile|SR1_out [7] & ((\d0|ALU1|Add0~13 ) # (GND)))))
// \d0|ALU1|Add0~15  = CARRY((\d0|MUXSR2|OUT[7]~7_combout  & (!\d0|RegisterFile|SR1_out [7] & !\d0|ALU1|Add0~13 )) # (!\d0|MUXSR2|OUT[7]~7_combout  & ((!\d0|ALU1|Add0~13 ) # (!\d0|RegisterFile|SR1_out [7]))))

	.dataa(\d0|MUXSR2|OUT[7]~7_combout ),
	.datab(\d0|RegisterFile|SR1_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~13 ),
	.combout(\d0|ALU1|Add0~14_combout ),
	.cout(\d0|ALU1|Add0~15 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~14 .lut_mask = 16'h9617;
defparam \d0|ALU1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
cycloneive_lcell_comb \d0|ALU1|Add0~16 (
// Equation(s):
// \d0|ALU1|Add0~16_combout  = ((\d0|MUXSR2|OUT[8]~8_combout  $ (\d0|RegisterFile|SR1_out [8] $ (!\d0|ALU1|Add0~15 )))) # (GND)
// \d0|ALU1|Add0~17  = CARRY((\d0|MUXSR2|OUT[8]~8_combout  & ((\d0|RegisterFile|SR1_out [8]) # (!\d0|ALU1|Add0~15 ))) # (!\d0|MUXSR2|OUT[8]~8_combout  & (\d0|RegisterFile|SR1_out [8] & !\d0|ALU1|Add0~15 )))

	.dataa(\d0|MUXSR2|OUT[8]~8_combout ),
	.datab(\d0|RegisterFile|SR1_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~15 ),
	.combout(\d0|ALU1|Add0~16_combout ),
	.cout(\d0|ALU1|Add0~17 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~16 .lut_mask = 16'h698E;
defparam \d0|ALU1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
cycloneive_lcell_comb \d0|ALU1|Add0~18 (
// Equation(s):
// \d0|ALU1|Add0~18_combout  = (\d0|RegisterFile|SR1_out [9] & ((\d0|MUXSR2|OUT[9]~9_combout  & (\d0|ALU1|Add0~17  & VCC)) # (!\d0|MUXSR2|OUT[9]~9_combout  & (!\d0|ALU1|Add0~17 )))) # (!\d0|RegisterFile|SR1_out [9] & ((\d0|MUXSR2|OUT[9]~9_combout  & 
// (!\d0|ALU1|Add0~17 )) # (!\d0|MUXSR2|OUT[9]~9_combout  & ((\d0|ALU1|Add0~17 ) # (GND)))))
// \d0|ALU1|Add0~19  = CARRY((\d0|RegisterFile|SR1_out [9] & (!\d0|MUXSR2|OUT[9]~9_combout  & !\d0|ALU1|Add0~17 )) # (!\d0|RegisterFile|SR1_out [9] & ((!\d0|ALU1|Add0~17 ) # (!\d0|MUXSR2|OUT[9]~9_combout ))))

	.dataa(\d0|RegisterFile|SR1_out [9]),
	.datab(\d0|MUXSR2|OUT[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~17 ),
	.combout(\d0|ALU1|Add0~18_combout ),
	.cout(\d0|ALU1|Add0~19 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~18 .lut_mask = 16'h9617;
defparam \d0|ALU1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
cycloneive_lcell_comb \d0|ALU1|Add0~20 (
// Equation(s):
// \d0|ALU1|Add0~20_combout  = ((\d0|MUXSR2|OUT[10]~10_combout  $ (\d0|RegisterFile|SR1_out [10] $ (!\d0|ALU1|Add0~19 )))) # (GND)
// \d0|ALU1|Add0~21  = CARRY((\d0|MUXSR2|OUT[10]~10_combout  & ((\d0|RegisterFile|SR1_out [10]) # (!\d0|ALU1|Add0~19 ))) # (!\d0|MUXSR2|OUT[10]~10_combout  & (\d0|RegisterFile|SR1_out [10] & !\d0|ALU1|Add0~19 )))

	.dataa(\d0|MUXSR2|OUT[10]~10_combout ),
	.datab(\d0|RegisterFile|SR1_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~19 ),
	.combout(\d0|ALU1|Add0~20_combout ),
	.cout(\d0|ALU1|Add0~21 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~20 .lut_mask = 16'h698E;
defparam \d0|ALU1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N22
cycloneive_lcell_comb \d0|ALU1|Add0~22 (
// Equation(s):
// \d0|ALU1|Add0~22_combout  = (\d0|RegisterFile|SR1_out [11] & ((\d0|MUXSR2|OUT[11]~11_combout  & (\d0|ALU1|Add0~21  & VCC)) # (!\d0|MUXSR2|OUT[11]~11_combout  & (!\d0|ALU1|Add0~21 )))) # (!\d0|RegisterFile|SR1_out [11] & ((\d0|MUXSR2|OUT[11]~11_combout  & 
// (!\d0|ALU1|Add0~21 )) # (!\d0|MUXSR2|OUT[11]~11_combout  & ((\d0|ALU1|Add0~21 ) # (GND)))))
// \d0|ALU1|Add0~23  = CARRY((\d0|RegisterFile|SR1_out [11] & (!\d0|MUXSR2|OUT[11]~11_combout  & !\d0|ALU1|Add0~21 )) # (!\d0|RegisterFile|SR1_out [11] & ((!\d0|ALU1|Add0~21 ) # (!\d0|MUXSR2|OUT[11]~11_combout ))))

	.dataa(\d0|RegisterFile|SR1_out [11]),
	.datab(\d0|MUXSR2|OUT[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~21 ),
	.combout(\d0|ALU1|Add0~22_combout ),
	.cout(\d0|ALU1|Add0~23 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~22 .lut_mask = 16'h9617;
defparam \d0|ALU1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N8
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[11]~52 (
// Equation(s):
// \d0|BUS_MUX|DataBus[11]~52_combout  = (\d0|BUS_MUX|DataBus[11]~51_combout ) # ((\d0|BUS_MUX|DataBus[11]~50_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~22_combout )))

	.dataa(\d0|BUS_MUX|DataBus[11]~51_combout ),
	.datab(\d0|BUS_MUX|DataBus[11]~50_combout ),
	.datac(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datad(\d0|ALU1|Add0~22_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[11]~52 .lut_mask = 16'hFEEE;
defparam \d0|BUS_MUX|DataBus[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N16
cycloneive_lcell_comb \d0|PCplusplus|PC_out[8]~16 (
// Equation(s):
// \d0|PCplusplus|PC_out[8]~16_combout  = (\d0|PCreg|D_out [8] & (\d0|PCplusplus|PC_out[7]~15  $ (GND))) # (!\d0|PCreg|D_out [8] & (!\d0|PCplusplus|PC_out[7]~15  & VCC))
// \d0|PCplusplus|PC_out[8]~17  = CARRY((\d0|PCreg|D_out [8] & !\d0|PCplusplus|PC_out[7]~15 ))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[7]~15 ),
	.combout(\d0|PCplusplus|PC_out[8]~16_combout ),
	.cout(\d0|PCplusplus|PC_out[8]~17 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[8]~16 .lut_mask = 16'hC30C;
defparam \d0|PCplusplus|PC_out[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N18
cycloneive_lcell_comb \d0|PCplusplus|PC_out[9]~18 (
// Equation(s):
// \d0|PCplusplus|PC_out[9]~18_combout  = (\d0|PCreg|D_out [9] & (!\d0|PCplusplus|PC_out[8]~17 )) # (!\d0|PCreg|D_out [9] & ((\d0|PCplusplus|PC_out[8]~17 ) # (GND)))
// \d0|PCplusplus|PC_out[9]~19  = CARRY((!\d0|PCplusplus|PC_out[8]~17 ) # (!\d0|PCreg|D_out [9]))

	.dataa(\d0|PCreg|D_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[8]~17 ),
	.combout(\d0|PCplusplus|PC_out[9]~18_combout ),
	.cout(\d0|PCplusplus|PC_out[9]~19 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[9]~18 .lut_mask = 16'h5A5F;
defparam \d0|PCplusplus|PC_out[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N20
cycloneive_lcell_comb \d0|PCplusplus|PC_out[10]~20 (
// Equation(s):
// \d0|PCplusplus|PC_out[10]~20_combout  = (\d0|PCreg|D_out [10] & (\d0|PCplusplus|PC_out[9]~19  $ (GND))) # (!\d0|PCreg|D_out [10] & (!\d0|PCplusplus|PC_out[9]~19  & VCC))
// \d0|PCplusplus|PC_out[10]~21  = CARRY((\d0|PCreg|D_out [10] & !\d0|PCplusplus|PC_out[9]~19 ))

	.dataa(\d0|PCreg|D_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[9]~19 ),
	.combout(\d0|PCplusplus|PC_out[10]~20_combout ),
	.cout(\d0|PCplusplus|PC_out[10]~21 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[10]~20 .lut_mask = 16'hA50A;
defparam \d0|PCplusplus|PC_out[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
cycloneive_lcell_comb \d0|MUXADDR2|Mux6~0 (
// Equation(s):
// \d0|MUXADDR2|Mux6~0_combout  = (\d0|PCreg|D_out[3]~0_combout  & (((!\state_controller|WideOr27~combout ) # (!\d0|IRreg|D_out [5])))) # (!\d0|PCreg|D_out[3]~0_combout  & (((\state_controller|WideOr27~combout )) # (!\d0|IRreg|D_out [8])))

	.dataa(\d0|IRreg|D_out [8]),
	.datab(\d0|IRreg|D_out [5]),
	.datac(\d0|PCreg|D_out[3]~0_combout ),
	.datad(\state_controller|WideOr27~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR2|Mux6~0 .lut_mask = 16'h3FF5;
defparam \d0|MUXADDR2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
cycloneive_lcell_comb \d0|MUXADDR2|Mux0~0 (
// Equation(s):
// \d0|MUXADDR2|Mux0~0_combout  = ((\d0|IRreg|D_out [10] & (\state_controller|WideOr27~combout  & !\d0|PCreg|D_out[3]~0_combout ))) # (!\d0|MUXADDR2|Mux6~0_combout )

	.dataa(\d0|IRreg|D_out [10]),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\d0|PCreg|D_out[3]~0_combout ),
	.datad(\d0|MUXADDR2|Mux6~0_combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR2|Mux0~0 .lut_mask = 16'h08FF;
defparam \d0|MUXADDR2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N12
cycloneive_lcell_comb \d0|MUXADDR1|OUT[10]~10 (
// Equation(s):
// \d0|MUXADDR1|OUT[10]~10_combout  = (\state_controller|WideOr26~combout  & ((\d0|RegisterFile|SR1_out [10]))) # (!\state_controller|WideOr26~combout  & (\d0|PCreg|D_out [10]))

	.dataa(\d0|PCreg|D_out [10]),
	.datab(\d0|RegisterFile|SR1_out [10]),
	.datac(gnd),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[10]~10 .lut_mask = 16'hCCAA;
defparam \d0|MUXADDR1|OUT[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N30
cycloneive_lcell_comb \d0|MUXADDR1|OUT[9]~9 (
// Equation(s):
// \d0|MUXADDR1|OUT[9]~9_combout  = (\state_controller|WideOr26~combout  & ((\d0|RegisterFile|SR1_out [9]))) # (!\state_controller|WideOr26~combout  & (\d0|PCreg|D_out [9]))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [9]),
	.datac(\d0|RegisterFile|SR1_out [9]),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[9]~9 .lut_mask = 16'hF0CC;
defparam \d0|MUXADDR1|OUT[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneive_lcell_comb \d0|MUXADDR2|Mux6~1 (
// Equation(s):
// \d0|MUXADDR2|Mux6~1_combout  = ((!\d0|PCreg|D_out[3]~0_combout  & (\state_controller|WideOr27~combout  & \d0|IRreg|D_out [9]))) # (!\d0|MUXADDR2|Mux6~0_combout )

	.dataa(\d0|PCreg|D_out[3]~0_combout ),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\d0|IRreg|D_out [9]),
	.datad(\d0|MUXADDR2|Mux6~0_combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR2|Mux6~1 .lut_mask = 16'h40FF;
defparam \d0|MUXADDR2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N6
cycloneive_lcell_comb \d0|MUXADDR1|OUT[8]~8 (
// Equation(s):
// \d0|MUXADDR1|OUT[8]~8_combout  = (\state_controller|WideOr26~combout  & ((\d0|RegisterFile|SR1_out [8]))) # (!\state_controller|WideOr26~combout  & (\d0|PCreg|D_out [8]))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [8]),
	.datac(\d0|RegisterFile|SR1_out [8]),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[8]~8 .lut_mask = 16'hF0CC;
defparam \d0|MUXADDR1|OUT[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N18
cycloneive_lcell_comb \d0|MUXADDR2|Mux7~0 (
// Equation(s):
// \d0|MUXADDR2|Mux7~0_combout  = (\d0|PCreg|D_out[3]~0_combout  & (((\d0|IRreg|D_out [5] & \state_controller|WideOr27~combout )))) # (!\d0|PCreg|D_out[3]~0_combout  & (\d0|IRreg|D_out [8]))

	.dataa(\d0|IRreg|D_out [8]),
	.datab(\d0|IRreg|D_out [5]),
	.datac(\d0|PCreg|D_out[3]~0_combout ),
	.datad(\state_controller|WideOr27~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR2|Mux7~0 .lut_mask = 16'hCA0A;
defparam \d0|MUXADDR2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N6
cycloneive_lcell_comb \d0|MUXADDR2|Mux8~0 (
// Equation(s):
// \d0|MUXADDR2|Mux8~0_combout  = (\d0|PCreg|D_out[3]~0_combout  & (\state_controller|WideOr27~combout  & ((\d0|IRreg|D_out [5])))) # (!\d0|PCreg|D_out[3]~0_combout  & (((\d0|IRreg|D_out [7]))))

	.dataa(\d0|PCreg|D_out[3]~0_combout ),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\d0|IRreg|D_out [7]),
	.datad(\d0|IRreg|D_out [5]),
	.cin(gnd),
	.combout(\d0|MUXADDR2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR2|Mux8~0 .lut_mask = 16'hD850;
defparam \d0|MUXADDR2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N14
cycloneive_lcell_comb \d0|add1|ADDER_out[7]~14 (
// Equation(s):
// \d0|add1|ADDER_out[7]~14_combout  = (\d0|MUXADDR1|OUT[7]~7_combout  & ((\d0|MUXADDR2|Mux8~0_combout  & (\d0|add1|ADDER_out[6]~13  & VCC)) # (!\d0|MUXADDR2|Mux8~0_combout  & (!\d0|add1|ADDER_out[6]~13 )))) # (!\d0|MUXADDR1|OUT[7]~7_combout  & 
// ((\d0|MUXADDR2|Mux8~0_combout  & (!\d0|add1|ADDER_out[6]~13 )) # (!\d0|MUXADDR2|Mux8~0_combout  & ((\d0|add1|ADDER_out[6]~13 ) # (GND)))))
// \d0|add1|ADDER_out[7]~15  = CARRY((\d0|MUXADDR1|OUT[7]~7_combout  & (!\d0|MUXADDR2|Mux8~0_combout  & !\d0|add1|ADDER_out[6]~13 )) # (!\d0|MUXADDR1|OUT[7]~7_combout  & ((!\d0|add1|ADDER_out[6]~13 ) # (!\d0|MUXADDR2|Mux8~0_combout ))))

	.dataa(\d0|MUXADDR1|OUT[7]~7_combout ),
	.datab(\d0|MUXADDR2|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[6]~13 ),
	.combout(\d0|add1|ADDER_out[7]~14_combout ),
	.cout(\d0|add1|ADDER_out[7]~15 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[7]~14 .lut_mask = 16'h9617;
defparam \d0|add1|ADDER_out[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N16
cycloneive_lcell_comb \d0|add1|ADDER_out[8]~16 (
// Equation(s):
// \d0|add1|ADDER_out[8]~16_combout  = ((\d0|MUXADDR1|OUT[8]~8_combout  $ (\d0|MUXADDR2|Mux7~0_combout  $ (!\d0|add1|ADDER_out[7]~15 )))) # (GND)
// \d0|add1|ADDER_out[8]~17  = CARRY((\d0|MUXADDR1|OUT[8]~8_combout  & ((\d0|MUXADDR2|Mux7~0_combout ) # (!\d0|add1|ADDER_out[7]~15 ))) # (!\d0|MUXADDR1|OUT[8]~8_combout  & (\d0|MUXADDR2|Mux7~0_combout  & !\d0|add1|ADDER_out[7]~15 )))

	.dataa(\d0|MUXADDR1|OUT[8]~8_combout ),
	.datab(\d0|MUXADDR2|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[7]~15 ),
	.combout(\d0|add1|ADDER_out[8]~16_combout ),
	.cout(\d0|add1|ADDER_out[8]~17 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[8]~16 .lut_mask = 16'h698E;
defparam \d0|add1|ADDER_out[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N18
cycloneive_lcell_comb \d0|add1|ADDER_out[9]~18 (
// Equation(s):
// \d0|add1|ADDER_out[9]~18_combout  = (\d0|MUXADDR1|OUT[9]~9_combout  & ((\d0|MUXADDR2|Mux6~1_combout  & (\d0|add1|ADDER_out[8]~17  & VCC)) # (!\d0|MUXADDR2|Mux6~1_combout  & (!\d0|add1|ADDER_out[8]~17 )))) # (!\d0|MUXADDR1|OUT[9]~9_combout  & 
// ((\d0|MUXADDR2|Mux6~1_combout  & (!\d0|add1|ADDER_out[8]~17 )) # (!\d0|MUXADDR2|Mux6~1_combout  & ((\d0|add1|ADDER_out[8]~17 ) # (GND)))))
// \d0|add1|ADDER_out[9]~19  = CARRY((\d0|MUXADDR1|OUT[9]~9_combout  & (!\d0|MUXADDR2|Mux6~1_combout  & !\d0|add1|ADDER_out[8]~17 )) # (!\d0|MUXADDR1|OUT[9]~9_combout  & ((!\d0|add1|ADDER_out[8]~17 ) # (!\d0|MUXADDR2|Mux6~1_combout ))))

	.dataa(\d0|MUXADDR1|OUT[9]~9_combout ),
	.datab(\d0|MUXADDR2|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[8]~17 ),
	.combout(\d0|add1|ADDER_out[9]~18_combout ),
	.cout(\d0|add1|ADDER_out[9]~19 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[9]~18 .lut_mask = 16'h9617;
defparam \d0|add1|ADDER_out[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N20
cycloneive_lcell_comb \d0|add1|ADDER_out[10]~20 (
// Equation(s):
// \d0|add1|ADDER_out[10]~20_combout  = ((\d0|MUXADDR2|Mux0~0_combout  $ (\d0|MUXADDR1|OUT[10]~10_combout  $ (!\d0|add1|ADDER_out[9]~19 )))) # (GND)
// \d0|add1|ADDER_out[10]~21  = CARRY((\d0|MUXADDR2|Mux0~0_combout  & ((\d0|MUXADDR1|OUT[10]~10_combout ) # (!\d0|add1|ADDER_out[9]~19 ))) # (!\d0|MUXADDR2|Mux0~0_combout  & (\d0|MUXADDR1|OUT[10]~10_combout  & !\d0|add1|ADDER_out[9]~19 )))

	.dataa(\d0|MUXADDR2|Mux0~0_combout ),
	.datab(\d0|MUXADDR1|OUT[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[9]~19 ),
	.combout(\d0|add1|ADDER_out[10]~20_combout ),
	.cout(\d0|add1|ADDER_out[10]~21 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[10]~20 .lut_mask = 16'h698E;
defparam \d0|add1|ADDER_out[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N10
cycloneive_lcell_comb \d0|PCplusplus|Add0~40 (
// Equation(s):
// \d0|PCplusplus|Add0~40_combout  = (\state_controller|State.S_21~q  & (((\d0|add1|ADDER_out[10]~20_combout )))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & ((\d0|add1|ADDER_out[10]~20_combout ))) # 
// (!\state_controller|State.S_22~q  & (\d0|PCplusplus|PC_out[10]~20_combout ))))

	.dataa(\d0|PCplusplus|PC_out[10]~20_combout ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\d0|add1|ADDER_out[10]~20_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~40 .lut_mask = 16'hF0E2;
defparam \d0|PCplusplus|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N8
cycloneive_lcell_comb \d0|PCplusplus|Add0~33 (
// Equation(s):
// \d0|PCplusplus|Add0~33_combout  = (!\resetsync|OUT~q  & ((\state_controller|State.S_12~q  & ((\d0|BUS_MUX|DataBus [10]))) # (!\state_controller|State.S_12~q  & (\d0|PCplusplus|Add0~40_combout ))))

	.dataa(\d0|PCplusplus|Add0~40_combout ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|BUS_MUX|DataBus [10]),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~33 .lut_mask = 16'h0E02;
defparam \d0|PCplusplus|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N9
dffeas \d0|PCreg|D_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[10] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N22
cycloneive_lcell_comb \d0|PCplusplus|PC_out[11]~22 (
// Equation(s):
// \d0|PCplusplus|PC_out[11]~22_combout  = (\d0|PCreg|D_out [11] & (!\d0|PCplusplus|PC_out[10]~21 )) # (!\d0|PCreg|D_out [11] & ((\d0|PCplusplus|PC_out[10]~21 ) # (GND)))
// \d0|PCplusplus|PC_out[11]~23  = CARRY((!\d0|PCplusplus|PC_out[10]~21 ) # (!\d0|PCreg|D_out [11]))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[10]~21 ),
	.combout(\d0|PCplusplus|PC_out[11]~22_combout ),
	.cout(\d0|PCplusplus|PC_out[11]~23 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[11]~22 .lut_mask = 16'h3C3F;
defparam \d0|PCplusplus|PC_out[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
cycloneive_lcell_comb \d0|MUXADDR1|OUT[11]~11 (
// Equation(s):
// \d0|MUXADDR1|OUT[11]~11_combout  = (\state_controller|WideOr26~combout  & (\d0|RegisterFile|SR1_out [11])) # (!\state_controller|WideOr26~combout  & ((\d0|PCreg|D_out [11])))

	.dataa(gnd),
	.datab(\d0|RegisterFile|SR1_out [11]),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|PCreg|D_out [11]),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[11]~11 .lut_mask = 16'hCFC0;
defparam \d0|MUXADDR1|OUT[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N22
cycloneive_lcell_comb \d0|add1|ADDER_out[11]~22 (
// Equation(s):
// \d0|add1|ADDER_out[11]~22_combout  = (\d0|MUXADDR2|Mux0~0_combout  & ((\d0|MUXADDR1|OUT[11]~11_combout  & (\d0|add1|ADDER_out[10]~21  & VCC)) # (!\d0|MUXADDR1|OUT[11]~11_combout  & (!\d0|add1|ADDER_out[10]~21 )))) # (!\d0|MUXADDR2|Mux0~0_combout  & 
// ((\d0|MUXADDR1|OUT[11]~11_combout  & (!\d0|add1|ADDER_out[10]~21 )) # (!\d0|MUXADDR1|OUT[11]~11_combout  & ((\d0|add1|ADDER_out[10]~21 ) # (GND)))))
// \d0|add1|ADDER_out[11]~23  = CARRY((\d0|MUXADDR2|Mux0~0_combout  & (!\d0|MUXADDR1|OUT[11]~11_combout  & !\d0|add1|ADDER_out[10]~21 )) # (!\d0|MUXADDR2|Mux0~0_combout  & ((!\d0|add1|ADDER_out[10]~21 ) # (!\d0|MUXADDR1|OUT[11]~11_combout ))))

	.dataa(\d0|MUXADDR2|Mux0~0_combout ),
	.datab(\d0|MUXADDR1|OUT[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[10]~21 ),
	.combout(\d0|add1|ADDER_out[11]~22_combout ),
	.cout(\d0|add1|ADDER_out[11]~23 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[11]~22 .lut_mask = 16'h9617;
defparam \d0|add1|ADDER_out[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N4
cycloneive_lcell_comb \d0|PCplusplus|Add0~41 (
// Equation(s):
// \d0|PCplusplus|Add0~41_combout  = (\state_controller|State.S_21~q  & (((\d0|add1|ADDER_out[11]~22_combout )))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & ((\d0|add1|ADDER_out[11]~22_combout ))) # 
// (!\state_controller|State.S_22~q  & (\d0|PCplusplus|PC_out[11]~22_combout ))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\d0|PCplusplus|PC_out[11]~22_combout ),
	.datac(\state_controller|State.S_22~q ),
	.datad(\d0|add1|ADDER_out[11]~22_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~41 .lut_mask = 16'hFE04;
defparam \d0|PCplusplus|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N18
cycloneive_lcell_comb \d0|PCplusplus|Add0~34 (
// Equation(s):
// \d0|PCplusplus|Add0~34_combout  = (!\resetsync|OUT~q  & ((\state_controller|State.S_12~q  & ((\d0|BUS_MUX|DataBus [11]))) # (!\state_controller|State.S_12~q  & (\d0|PCplusplus|Add0~41_combout ))))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\d0|PCplusplus|Add0~41_combout ),
	.datad(\d0|BUS_MUX|DataBus [11]),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~34 .lut_mask = 16'h5410;
defparam \d0|PCplusplus|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N19
dffeas \d0|PCreg|D_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[11] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N12
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[11]~53 (
// Equation(s):
// \d0|BUS_MUX|DataBus[11]~53_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [11])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[11]~22_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout 
//  & (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datab(\d0|PCreg|D_out [11]),
	.datac(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.datad(\d0|add1|ADDER_out[11]~22_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[11]~53_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[11]~53 .lut_mask = 16'hDAD0;
defparam \d0|BUS_MUX|DataBus[11]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N2
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[11] (
// Equation(s):
// \d0|BUS_MUX|DataBus [11] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[11]~53_combout  & (\d0|MDRreg|D_out [11])) # (!\d0|BUS_MUX|DataBus[11]~53_combout  & ((\d0|BUS_MUX|DataBus[11]~52_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[11]~53_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datab(\d0|MDRreg|D_out [11]),
	.datac(\d0|BUS_MUX|DataBus[11]~52_combout ),
	.datad(\d0|BUS_MUX|DataBus[11]~53_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [11]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[11] .lut_mask = 16'hDDA0;
defparam \d0|BUS_MUX|DataBus[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N20
cycloneive_lcell_comb \d0|IRreg|D_out~12 (
// Equation(s):
// \d0|IRreg|D_out~12_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [11])

	.dataa(\resetsync|OUT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|BUS_MUX|DataBus [11]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~12 .lut_mask = 16'h5500;
defparam \d0|IRreg|D_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
cycloneive_lcell_comb \d0|IRreg|D_out[11]~feeder (
// Equation(s):
// \d0|IRreg|D_out[11]~feeder_combout  = \d0|IRreg|D_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~12_combout ),
	.cin(gnd),
	.combout(\d0|IRreg|D_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out[11]~feeder .lut_mask = 16'hFF00;
defparam \d0|IRreg|D_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N25
dffeas \d0|IRreg|D_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[11] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N2
cycloneive_lcell_comb \d0|RegisterFile|R0[7]~1 (
// Equation(s):
// \d0|RegisterFile|R0[7]~1_combout  = (!\d0|IRreg|D_out [10] & (!\state_controller|State.S_04~q  & !\d0|IRreg|D_out [11]))

	.dataa(gnd),
	.datab(\d0|IRreg|D_out [10]),
	.datac(\state_controller|State.S_04~q ),
	.datad(\d0|IRreg|D_out [11]),
	.cin(gnd),
	.combout(\d0|RegisterFile|R0[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R0[7]~1 .lut_mask = 16'h0003;
defparam \d0|RegisterFile|R0[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N18
cycloneive_lcell_comb \d0|RegisterFile|R0[7]~2 (
// Equation(s):
// \d0|RegisterFile|R0[7]~2_combout  = (\resetsync|OUT~q ) # ((\d0|RegisterFile|R0[7]~0_combout  & \d0|RegisterFile|R0[7]~1_combout ))

	.dataa(gnd),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|RegisterFile|R0[7]~0_combout ),
	.datad(\d0|RegisterFile|R0[7]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R0[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R0[7]~2 .lut_mask = 16'hFCCC;
defparam \d0|RegisterFile|R0[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N7
dffeas \d0|RegisterFile|R0[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[7] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N15
dffeas \d0|RegisterFile|SR2_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[7] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N14
cycloneive_lcell_comb \d0|MUXSR2|OUT[7]~7 (
// Equation(s):
// \d0|MUXSR2|OUT[7]~7_combout  = (\state_controller|SR2MUX~0_combout  & ((\d0|IRreg|D_out [4]))) # (!\state_controller|SR2MUX~0_combout  & (\d0|RegisterFile|SR2_out [7]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [7]),
	.datad(\d0|IRreg|D_out [4]),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[7]~7 .lut_mask = 16'hFC30;
defparam \d0|MUXSR2|OUT[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N12
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[7]~34 (
// Equation(s):
// \d0|BUS_MUX|DataBus[7]~34_combout  = (\d0|RegisterFile|SR1_out [7] & (\state_controller|ALUK [0] & ((\d0|MUXSR2|OUT[7]~7_combout ) # (\state_controller|ALUK [1]))))

	.dataa(\d0|MUXSR2|OUT[7]~7_combout ),
	.datab(\d0|RegisterFile|SR1_out [7]),
	.datac(\state_controller|ALUK [1]),
	.datad(\state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[7]~34 .lut_mask = 16'hC800;
defparam \d0|BUS_MUX|DataBus[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N18
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[7]~36 (
// Equation(s):
// \d0|BUS_MUX|DataBus[7]~36_combout  = (\d0|BUS_MUX|DataBus[7]~35_combout ) # ((\d0|BUS_MUX|DataBus[7]~34_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~14_combout )))

	.dataa(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datab(\d0|BUS_MUX|DataBus[7]~35_combout ),
	.datac(\d0|BUS_MUX|DataBus[7]~34_combout ),
	.datad(\d0|ALU1|Add0~14_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[7]~36 .lut_mask = 16'hFEFC;
defparam \d0|BUS_MUX|DataBus[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N30
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[7] (
// Equation(s):
// \d0|BUS_MUX|DataBus [7] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[7]~37_combout  & (\d0|MDRreg|D_out [7])) # (!\d0|BUS_MUX|DataBus[7]~37_combout  & ((\d0|BUS_MUX|DataBus[7]~36_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[7]~37_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datab(\d0|MDRreg|D_out [7]),
	.datac(\d0|BUS_MUX|DataBus[7]~37_combout ),
	.datad(\d0|BUS_MUX|DataBus[7]~36_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [7]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[7] .lut_mask = 16'hDAD0;
defparam \d0|BUS_MUX|DataBus[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \d0|IRreg|D_out~8 (
// Equation(s):
// \d0|IRreg|D_out~8_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|BUS_MUX|DataBus [7]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~8 .lut_mask = 16'h0F00;
defparam \d0|IRreg|D_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N28
cycloneive_lcell_comb \d0|RegisterFile|R5[7]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[7]~feeder_combout  = \d0|IRreg|D_out~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~8_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[7]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R5[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \d0|RegisterFile|R5[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[7] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N21
dffeas \d0|RegisterFile|R7[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[7] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N0
cycloneive_lcell_comb \d0|RegisterFile|R6[7]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[7]~feeder_combout  = \d0|IRreg|D_out~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[7]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R6[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N1
dffeas \d0|RegisterFile|R6[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[7] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N19
dffeas \d0|RegisterFile|R4[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[7] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N18
cycloneive_lcell_comb \d0|RegisterFile|Mux8~0 (
// Equation(s):
// \d0|RegisterFile|Mux8~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [7]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [7] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [7]),
	.datac(\d0|RegisterFile|R4 [7]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux8~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneive_lcell_comb \d0|RegisterFile|Mux8~1 (
// Equation(s):
// \d0|RegisterFile|Mux8~1_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|Mux8~0_combout  & ((\d0|RegisterFile|R7 [7]))) # (!\d0|RegisterFile|Mux8~0_combout  & (\d0|RegisterFile|R5 [7])))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (((\d0|RegisterFile|Mux8~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|R5 [7]),
	.datac(\d0|RegisterFile|R7 [7]),
	.datad(\d0|RegisterFile|Mux8~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux8~1 .lut_mask = 16'hF588;
defparam \d0|RegisterFile|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N7
dffeas \d0|RegisterFile|R3[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[7] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \d0|RegisterFile|R2[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[7] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N25
dffeas \d0|RegisterFile|R1[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[7] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N24
cycloneive_lcell_comb \d0|RegisterFile|Mux8~2 (
// Equation(s):
// \d0|RegisterFile|Mux8~2_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & (((\d0|RegisterFile|R1 [7]) # (\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|MUXSR1|OUT[0]~0_combout  & (\d0|RegisterFile|R0 [7] & ((!\d0|MUXSR1|OUT[1]~1_combout ))))

	.dataa(\d0|MUXSR1|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|R0 [7]),
	.datac(\d0|RegisterFile|R1 [7]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux8~2 .lut_mask = 16'hAAE4;
defparam \d0|RegisterFile|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \d0|RegisterFile|Mux8~3 (
// Equation(s):
// \d0|RegisterFile|Mux8~3_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|Mux8~2_combout  & (\d0|RegisterFile|R3 [7])) # (!\d0|RegisterFile|Mux8~2_combout  & ((\d0|RegisterFile|R2 [7]))))) # (!\d0|MUXSR1|OUT[1]~1_combout  & 
// (((\d0|RegisterFile|Mux8~2_combout ))))

	.dataa(\d0|RegisterFile|R3 [7]),
	.datab(\d0|MUXSR1|OUT[1]~1_combout ),
	.datac(\d0|RegisterFile|R2 [7]),
	.datad(\d0|RegisterFile|Mux8~2_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux8~3 .lut_mask = 16'hBBC0;
defparam \d0|RegisterFile|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \d0|RegisterFile|Mux8~4 (
// Equation(s):
// \d0|RegisterFile|Mux8~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux8~1_combout )) # (!\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux8~3_combout )))

	.dataa(gnd),
	.datab(\d0|MUXSR1|OUT[2]~2_combout ),
	.datac(\d0|RegisterFile|Mux8~1_combout ),
	.datad(\d0|RegisterFile|Mux8~3_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux8~4 .lut_mask = 16'hF3C0;
defparam \d0|RegisterFile|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N27
dffeas \d0|RegisterFile|SR1_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[7] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \d0|MUXADDR1|OUT[7]~7 (
// Equation(s):
// \d0|MUXADDR1|OUT[7]~7_combout  = (\state_controller|WideOr26~combout  & ((\d0|RegisterFile|SR1_out [7]))) # (!\state_controller|WideOr26~combout  & (\d0|PCreg|D_out [7]))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [7]),
	.datac(\d0|RegisterFile|SR1_out [7]),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[7]~7 .lut_mask = 16'hF0CC;
defparam \d0|MUXADDR1|OUT[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N14
cycloneive_lcell_comb \d0|PCplusplus|PC_out[7]~14 (
// Equation(s):
// \d0|PCplusplus|PC_out[7]~14_combout  = (\d0|PCreg|D_out [7] & (!\d0|PCplusplus|PC_out[6]~13 )) # (!\d0|PCreg|D_out [7] & ((\d0|PCplusplus|PC_out[6]~13 ) # (GND)))
// \d0|PCplusplus|PC_out[7]~15  = CARRY((!\d0|PCplusplus|PC_out[6]~13 ) # (!\d0|PCreg|D_out [7]))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[6]~13 ),
	.combout(\d0|PCplusplus|PC_out[7]~14_combout ),
	.cout(\d0|PCplusplus|PC_out[7]~15 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[7]~14 .lut_mask = 16'h3C3F;
defparam \d0|PCplusplus|PC_out[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \d0|PCplusplus|Add0~28 (
// Equation(s):
// \d0|PCplusplus|Add0~28_combout  = (!\state_controller|State.S_12~q  & ((\d0|PCreg|D_out[3]~0_combout  & ((\d0|PCplusplus|PC_out[7]~14_combout ))) # (!\d0|PCreg|D_out[3]~0_combout  & (\d0|add1|ADDER_out[7]~14_combout ))))

	.dataa(\d0|PCreg|D_out[3]~0_combout ),
	.datab(\d0|add1|ADDER_out[7]~14_combout ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\d0|PCplusplus|PC_out[7]~14_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~28 .lut_mask = 16'h0E04;
defparam \d0|PCplusplus|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \d0|PCplusplus|Add0~29 (
// Equation(s):
// \d0|PCplusplus|Add0~29_combout  = (!\resetsync|OUT~q  & ((\d0|PCplusplus|Add0~28_combout ) # ((\state_controller|State.S_12~q  & \d0|BUS_MUX|DataBus [7]))))

	.dataa(\d0|PCplusplus|Add0~28_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\d0|BUS_MUX|DataBus [7]),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~29 .lut_mask = 16'h3222;
defparam \d0|PCplusplus|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N5
dffeas \d0|PCreg|D_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[7] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N24
cycloneive_lcell_comb \d0|PCplusplus|Add0~30 (
// Equation(s):
// \d0|PCplusplus|Add0~30_combout  = (!\state_controller|State.S_12~q  & ((\d0|PCreg|D_out[3]~0_combout  & (\d0|PCplusplus|PC_out[8]~16_combout )) # (!\d0|PCreg|D_out[3]~0_combout  & ((\d0|add1|ADDER_out[8]~16_combout )))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\d0|PCplusplus|PC_out[8]~16_combout ),
	.datac(\d0|add1|ADDER_out[8]~16_combout ),
	.datad(\d0|PCreg|D_out[3]~0_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~30 .lut_mask = 16'h4450;
defparam \d0|PCplusplus|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N16
cycloneive_lcell_comb \d0|PCplusplus|Add0~31 (
// Equation(s):
// \d0|PCplusplus|Add0~31_combout  = (!\resetsync|OUT~q  & ((\d0|PCplusplus|Add0~30_combout ) # ((\state_controller|State.S_12~q  & \d0|BUS_MUX|DataBus [8]))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\d0|BUS_MUX|DataBus [8]),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|PCplusplus|Add0~30_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~31 .lut_mask = 16'h0F08;
defparam \d0|PCplusplus|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N17
dffeas \d0|PCreg|D_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[8] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N8
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[8]~41 (
// Equation(s):
// \d0|BUS_MUX|DataBus[8]~41_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [8])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[8]~16_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout  & 
// (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datab(\d0|PCreg|D_out [8]),
	.datac(\d0|add1|ADDER_out[8]~16_combout ),
	.datad(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[8]~41 .lut_mask = 16'hDDA0;
defparam \d0|BUS_MUX|DataBus[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N16
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[8]~39 (
// Equation(s):
// \d0|BUS_MUX|DataBus[8]~39_combout  = (!\state_controller|State.S_05~q  & (!\state_controller|State.S_23~q  & (\state_controller|State.S_09~q  & !\d0|RegisterFile|SR1_out [8])))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\state_controller|State.S_23~q ),
	.datac(\state_controller|State.S_09~q ),
	.datad(\d0|RegisterFile|SR1_out [8]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[8]~39 .lut_mask = 16'h0010;
defparam \d0|BUS_MUX|DataBus[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N2
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[8]~38 (
// Equation(s):
// \d0|BUS_MUX|DataBus[8]~38_combout  = (\state_controller|ALUK [0] & (\d0|RegisterFile|SR1_out [8] & ((\state_controller|ALUK [1]) # (\d0|MUXSR2|OUT[8]~8_combout ))))

	.dataa(\state_controller|ALUK [0]),
	.datab(\d0|RegisterFile|SR1_out [8]),
	.datac(\state_controller|ALUK [1]),
	.datad(\d0|MUXSR2|OUT[8]~8_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[8]~38_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[8]~38 .lut_mask = 16'h8880;
defparam \d0|BUS_MUX|DataBus[8]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N28
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[8]~40 (
// Equation(s):
// \d0|BUS_MUX|DataBus[8]~40_combout  = (\d0|BUS_MUX|DataBus[8]~39_combout ) # ((\d0|BUS_MUX|DataBus[8]~38_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~16_combout )))

	.dataa(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datab(\d0|BUS_MUX|DataBus[8]~39_combout ),
	.datac(\d0|ALU1|Add0~16_combout ),
	.datad(\d0|BUS_MUX|DataBus[8]~38_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[8]~40 .lut_mask = 16'hFFEC;
defparam \d0|BUS_MUX|DataBus[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N2
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[8] (
// Equation(s):
// \d0|BUS_MUX|DataBus [8] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[8]~41_combout  & (\d0|MDRreg|D_out [8])) # (!\d0|BUS_MUX|DataBus[8]~41_combout  & ((\d0|BUS_MUX|DataBus[8]~40_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[8]~41_combout ))))

	.dataa(\d0|MDRreg|D_out [8]),
	.datab(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datac(\d0|BUS_MUX|DataBus[8]~41_combout ),
	.datad(\d0|BUS_MUX|DataBus[8]~40_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [8]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[8] .lut_mask = 16'hBCB0;
defparam \d0|BUS_MUX|DataBus[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N16
cycloneive_lcell_comb \d0|IRreg|D_out~9 (
// Equation(s):
// \d0|IRreg|D_out~9_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [8])

	.dataa(\resetsync|OUT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|BUS_MUX|DataBus [8]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~9 .lut_mask = 16'h5500;
defparam \d0|IRreg|D_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N7
dffeas \d0|IRreg|D_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[8] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
cycloneive_lcell_comb \d0|MUXSR1|OUT[2]~2 (
// Equation(s):
// \d0|MUXSR1|OUT[2]~2_combout  = (\state_controller|State.S_23~q  & ((\d0|IRreg|D_out [11]))) # (!\state_controller|State.S_23~q  & (\d0|IRreg|D_out [8]))

	.dataa(gnd),
	.datab(\state_controller|State.S_23~q ),
	.datac(\d0|IRreg|D_out [8]),
	.datad(\d0|IRreg|D_out [11]),
	.cin(gnd),
	.combout(\d0|MUXSR1|OUT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR1|OUT[2]~2 .lut_mask = 16'hFC30;
defparam \d0|MUXSR1|OUT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N9
dffeas \d0|RegisterFile|R3[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[5] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N21
dffeas \d0|RegisterFile|R2[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[5] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N3
dffeas \d0|RegisterFile|R1[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[5] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N2
cycloneive_lcell_comb \d0|RegisterFile|Mux10~2 (
// Equation(s):
// \d0|RegisterFile|Mux10~2_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & (((\d0|RegisterFile|R1 [5]) # (\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|MUXSR1|OUT[0]~0_combout  & (\d0|RegisterFile|R0 [5] & ((!\d0|MUXSR1|OUT[1]~1_combout ))))

	.dataa(\d0|RegisterFile|R0 [5]),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R1 [5]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux10~2 .lut_mask = 16'hCCE2;
defparam \d0|RegisterFile|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \d0|RegisterFile|Mux10~3 (
// Equation(s):
// \d0|RegisterFile|Mux10~3_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|Mux10~2_combout  & (\d0|RegisterFile|R3 [5])) # (!\d0|RegisterFile|Mux10~2_combout  & ((\d0|RegisterFile|R2 [5]))))) # (!\d0|MUXSR1|OUT[1]~1_combout  & 
// (((\d0|RegisterFile|Mux10~2_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R3 [5]),
	.datac(\d0|RegisterFile|R2 [5]),
	.datad(\d0|RegisterFile|Mux10~2_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux10~3 .lut_mask = 16'hDDA0;
defparam \d0|RegisterFile|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
cycloneive_lcell_comb \d0|RegisterFile|R5[5]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[5]~feeder_combout  = \d0|IRreg|D_out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~6_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[5]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R5[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \d0|RegisterFile|R5[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[5] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N23
dffeas \d0|RegisterFile|R7[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[5] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N24
cycloneive_lcell_comb \d0|RegisterFile|R6[5]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[5]~feeder_combout  = \d0|IRreg|D_out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[5]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R6[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N25
dffeas \d0|RegisterFile|R6[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[5] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N7
dffeas \d0|RegisterFile|R4[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[5] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N6
cycloneive_lcell_comb \d0|RegisterFile|Mux10~0 (
// Equation(s):
// \d0|RegisterFile|Mux10~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [5]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [5] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [5]),
	.datac(\d0|RegisterFile|R4 [5]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux10~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneive_lcell_comb \d0|RegisterFile|Mux10~1 (
// Equation(s):
// \d0|RegisterFile|Mux10~1_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|Mux10~0_combout  & ((\d0|RegisterFile|R7 [5]))) # (!\d0|RegisterFile|Mux10~0_combout  & (\d0|RegisterFile|R5 [5])))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (((\d0|RegisterFile|Mux10~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|R5 [5]),
	.datac(\d0|RegisterFile|R7 [5]),
	.datad(\d0|RegisterFile|Mux10~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux10~1 .lut_mask = 16'hF588;
defparam \d0|RegisterFile|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \d0|RegisterFile|Mux10~4 (
// Equation(s):
// \d0|RegisterFile|Mux10~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux10~1_combout ))) # (!\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux10~3_combout ))

	.dataa(gnd),
	.datab(\d0|MUXSR1|OUT[2]~2_combout ),
	.datac(\d0|RegisterFile|Mux10~3_combout ),
	.datad(\d0|RegisterFile|Mux10~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux10~4 .lut_mask = 16'hFC30;
defparam \d0|RegisterFile|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N29
dffeas \d0|RegisterFile|SR1_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[5] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N12
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[5]~27 (
// Equation(s):
// \d0|BUS_MUX|DataBus[5]~27_combout  = (!\state_controller|State.S_05~q  & (\state_controller|State.S_09~q  & (!\d0|RegisterFile|SR1_out [5] & !\state_controller|State.S_23~q )))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\state_controller|State.S_09~q ),
	.datac(\d0|RegisterFile|SR1_out [5]),
	.datad(\state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[5]~27 .lut_mask = 16'h0004;
defparam \d0|BUS_MUX|DataBus[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N14
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[5]~26 (
// Equation(s):
// \d0|BUS_MUX|DataBus[5]~26_combout  = (\d0|RegisterFile|SR1_out [5] & (\state_controller|ALUK [0] & ((\d0|MUXSR2|OUT[5]~5_combout ) # (\state_controller|ALUK [1]))))

	.dataa(\d0|MUXSR2|OUT[5]~5_combout ),
	.datab(\state_controller|ALUK [1]),
	.datac(\d0|RegisterFile|SR1_out [5]),
	.datad(\state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[5]~26 .lut_mask = 16'hE000;
defparam \d0|BUS_MUX|DataBus[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N30
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[5]~28 (
// Equation(s):
// \d0|BUS_MUX|DataBus[5]~28_combout  = (\d0|BUS_MUX|DataBus[5]~27_combout ) # ((\d0|BUS_MUX|DataBus[5]~26_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~10_combout )))

	.dataa(\d0|BUS_MUX|DataBus[5]~27_combout ),
	.datab(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datac(\d0|BUS_MUX|DataBus[5]~26_combout ),
	.datad(\d0|ALU1|Add0~10_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[5]~28 .lut_mask = 16'hFEFA;
defparam \d0|BUS_MUX|DataBus[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N24
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[5]~29 (
// Equation(s):
// \d0|BUS_MUX|DataBus[5]~29_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [5])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[5]~10_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout  & 
// (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|PCreg|D_out [5]),
	.datab(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datac(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.datad(\d0|add1|ADDER_out[5]~10_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[5]~29 .lut_mask = 16'hBCB0;
defparam \d0|BUS_MUX|DataBus[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N10
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[5] (
// Equation(s):
// \d0|BUS_MUX|DataBus [5] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[5]~29_combout  & (\d0|MDRreg|D_out [5])) # (!\d0|BUS_MUX|DataBus[5]~29_combout  & ((\d0|BUS_MUX|DataBus[5]~28_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[5]~29_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datab(\d0|MDRreg|D_out [5]),
	.datac(\d0|BUS_MUX|DataBus[5]~28_combout ),
	.datad(\d0|BUS_MUX|DataBus[5]~29_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [5]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[5] .lut_mask = 16'hDDA0;
defparam \d0|BUS_MUX|DataBus[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \d0|IRreg|D_out~6 (
// Equation(s):
// \d0|IRreg|D_out~6_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|BUS_MUX|DataBus [5]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~6 .lut_mask = 16'h0F00;
defparam \d0|IRreg|D_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N5
dffeas \d0|IRreg|D_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[5] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N4
cycloneive_lcell_comb \state_controller|SR2MUX~0 (
// Equation(s):
// \state_controller|SR2MUX~0_combout  = (\d0|IRreg|D_out [5] & ((\state_controller|State.S_05~q ) # (\state_controller|State.S_01~q )))

	.dataa(\state_controller|State.S_05~q ),
	.datab(gnd),
	.datac(\d0|IRreg|D_out [5]),
	.datad(\state_controller|State.S_01~q ),
	.cin(gnd),
	.combout(\state_controller|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|SR2MUX~0 .lut_mask = 16'hF0A0;
defparam \state_controller|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N13
dffeas \d0|RegisterFile|SR2_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[10] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N12
cycloneive_lcell_comb \d0|MUXSR2|OUT[10]~10 (
// Equation(s):
// \d0|MUXSR2|OUT[10]~10_combout  = (\state_controller|SR2MUX~0_combout  & ((\d0|IRreg|D_out [4]))) # (!\state_controller|SR2MUX~0_combout  & (\d0|RegisterFile|SR2_out [10]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [10]),
	.datad(\d0|IRreg|D_out [4]),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[10]~10 .lut_mask = 16'hFC30;
defparam \d0|MUXSR2|OUT[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N20
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[10]~46 (
// Equation(s):
// \d0|BUS_MUX|DataBus[10]~46_combout  = (\state_controller|ALUK [0] & (\d0|RegisterFile|SR1_out [10] & ((\d0|MUXSR2|OUT[10]~10_combout ) # (\state_controller|ALUK [1]))))

	.dataa(\d0|MUXSR2|OUT[10]~10_combout ),
	.datab(\state_controller|ALUK [1]),
	.datac(\state_controller|ALUK [0]),
	.datad(\d0|RegisterFile|SR1_out [10]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[10]~46_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[10]~46 .lut_mask = 16'hE000;
defparam \d0|BUS_MUX|DataBus[10]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N8
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[10]~47 (
// Equation(s):
// \d0|BUS_MUX|DataBus[10]~47_combout  = (!\d0|RegisterFile|SR1_out [10] & (\state_controller|State.S_09~q  & (!\state_controller|State.S_23~q  & !\state_controller|State.S_05~q )))

	.dataa(\d0|RegisterFile|SR1_out [10]),
	.datab(\state_controller|State.S_09~q ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[10]~47_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[10]~47 .lut_mask = 16'h0004;
defparam \d0|BUS_MUX|DataBus[10]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N30
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[10]~48 (
// Equation(s):
// \d0|BUS_MUX|DataBus[10]~48_combout  = (\d0|BUS_MUX|DataBus[10]~46_combout ) # ((\d0|BUS_MUX|DataBus[10]~47_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~20_combout )))

	.dataa(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datab(\d0|BUS_MUX|DataBus[10]~46_combout ),
	.datac(\d0|BUS_MUX|DataBus[10]~47_combout ),
	.datad(\d0|ALU1|Add0~20_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[10]~48_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[10]~48 .lut_mask = 16'hFEFC;
defparam \d0|BUS_MUX|DataBus[10]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N18
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[10]~49 (
// Equation(s):
// \d0|BUS_MUX|DataBus[10]~49_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [10])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[10]~20_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout 
//  & (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|PCreg|D_out [10]),
	.datab(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datac(\d0|add1|ADDER_out[10]~20_combout ),
	.datad(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[10]~49_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[10]~49 .lut_mask = 16'hBBC0;
defparam \d0|BUS_MUX|DataBus[10]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N24
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[10] (
// Equation(s):
// \d0|BUS_MUX|DataBus [10] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[10]~49_combout  & (\d0|MDRreg|D_out [10])) # (!\d0|BUS_MUX|DataBus[10]~49_combout  & ((\d0|BUS_MUX|DataBus[10]~48_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[10]~49_combout ))))

	.dataa(\d0|MDRreg|D_out [10]),
	.datab(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datac(\d0|BUS_MUX|DataBus[10]~48_combout ),
	.datad(\d0|BUS_MUX|DataBus[10]~49_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [10]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[10] .lut_mask = 16'hBBC0;
defparam \d0|BUS_MUX|DataBus[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N8
cycloneive_lcell_comb \d0|nzp|Equal0~1 (
// Equation(s):
// \d0|nzp|Equal0~1_combout  = (!\d0|BUS_MUX|DataBus [0] & (!\d0|BUS_MUX|DataBus [4] & (!\d0|BUS_MUX|DataBus [6] & !\d0|BUS_MUX|DataBus [5])))

	.dataa(\d0|BUS_MUX|DataBus [0]),
	.datab(\d0|BUS_MUX|DataBus [4]),
	.datac(\d0|BUS_MUX|DataBus [6]),
	.datad(\d0|BUS_MUX|DataBus [5]),
	.cin(gnd),
	.combout(\d0|nzp|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|nzp|Equal0~1 .lut_mask = 16'h0001;
defparam \d0|nzp|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N18
cycloneive_lcell_comb \d0|nzp|Equal0~0 (
// Equation(s):
// \d0|nzp|Equal0~0_combout  = (!\d0|BUS_MUX|DataBus [7] & (!\d0|BUS_MUX|DataBus [3] & (!\d0|BUS_MUX|DataBus [2] & !\d0|BUS_MUX|DataBus [1])))

	.dataa(\d0|BUS_MUX|DataBus [7]),
	.datab(\d0|BUS_MUX|DataBus [3]),
	.datac(\d0|BUS_MUX|DataBus [2]),
	.datad(\d0|BUS_MUX|DataBus [1]),
	.cin(gnd),
	.combout(\d0|nzp|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|nzp|Equal0~0 .lut_mask = 16'h0001;
defparam \d0|nzp|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N2
cycloneive_lcell_comb \d0|nzp|Equal0~2 (
// Equation(s):
// \d0|nzp|Equal0~2_combout  = (!\d0|BUS_MUX|DataBus [8] & (!\d0|BUS_MUX|DataBus [9] & (\d0|nzp|Equal0~1_combout  & \d0|nzp|Equal0~0_combout )))

	.dataa(\d0|BUS_MUX|DataBus [8]),
	.datab(\d0|BUS_MUX|DataBus [9]),
	.datac(\d0|nzp|Equal0~1_combout ),
	.datad(\d0|nzp|Equal0~0_combout ),
	.cin(gnd),
	.combout(\d0|nzp|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|nzp|Equal0~2 .lut_mask = 16'h1000;
defparam \d0|nzp|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N20
cycloneive_lcell_comb \d0|nzp|Equal0~3 (
// Equation(s):
// \d0|nzp|Equal0~3_combout  = (!\d0|BUS_MUX|DataBus [10] & (!\d0|BUS_MUX|DataBus [11] & (!\d0|BUS_MUX|DataBus [12] & \d0|nzp|Equal0~2_combout )))

	.dataa(\d0|BUS_MUX|DataBus [10]),
	.datab(\d0|BUS_MUX|DataBus [11]),
	.datac(\d0|BUS_MUX|DataBus [12]),
	.datad(\d0|nzp|Equal0~2_combout ),
	.cin(gnd),
	.combout(\d0|nzp|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|nzp|Equal0~3 .lut_mask = 16'h0100;
defparam \d0|nzp|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N6
cycloneive_lcell_comb \d0|nzp|Equal0~4 (
// Equation(s):
// \d0|nzp|Equal0~4_combout  = (!\d0|BUS_MUX|DataBus [15] & (!\d0|BUS_MUX|DataBus [14] & (!\d0|BUS_MUX|DataBus [13] & \d0|nzp|Equal0~3_combout )))

	.dataa(\d0|BUS_MUX|DataBus [15]),
	.datab(\d0|BUS_MUX|DataBus [14]),
	.datac(\d0|BUS_MUX|DataBus [13]),
	.datad(\d0|nzp|Equal0~3_combout ),
	.cin(gnd),
	.combout(\d0|nzp|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|nzp|Equal0~4 .lut_mask = 16'h0100;
defparam \d0|nzp|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N16
cycloneive_lcell_comb \d0|nzp|NZP_out~1 (
// Equation(s):
// \d0|nzp|NZP_out~1_combout  = (!\d0|BUS_MUX|DataBus [15] & (!\resetsync|OUT~q  & !\d0|nzp|Equal0~4_combout ))

	.dataa(\d0|BUS_MUX|DataBus [15]),
	.datab(gnd),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|nzp|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|nzp|NZP_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|nzp|NZP_out~1 .lut_mask = 16'h0005;
defparam \d0|nzp|NZP_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \d0|nzp|NZP_out[2]~2 (
// Equation(s):
// \d0|nzp|NZP_out[2]~2_combout  = (\state_controller|State.S_27~q ) # ((\resetsync|OUT~q ) # (!\d0|BUS_MUX|DataBus[3]~6_combout ))

	.dataa(\state_controller|State.S_27~q ),
	.datab(gnd),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|BUS_MUX|DataBus[3]~6_combout ),
	.cin(gnd),
	.combout(\d0|nzp|NZP_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|nzp|NZP_out[2]~2 .lut_mask = 16'hFAFF;
defparam \d0|nzp|NZP_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N17
dffeas \d0|nzp|NZP_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|nzp|NZP_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|nzp|NZP_out[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|nzp|NZP_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|nzp|NZP_out[0] .is_wysiwyg = "true";
defparam \d0|nzp|NZP_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N12
cycloneive_lcell_comb \d0|nzp|NZP_out~0 (
// Equation(s):
// \d0|nzp|NZP_out~0_combout  = (\d0|BUS_MUX|DataBus[3]~6_combout  & ((\state_controller|State.S_27~q  & ((\d0|nzp|Equal0~4_combout ))) # (!\state_controller|State.S_27~q  & (\d0|nzp|NZP_out [1])))) # (!\d0|BUS_MUX|DataBus[3]~6_combout  & 
// (((\d0|nzp|Equal0~4_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~6_combout ),
	.datab(\state_controller|State.S_27~q ),
	.datac(\d0|nzp|NZP_out [1]),
	.datad(\d0|nzp|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|nzp|NZP_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|nzp|NZP_out~0 .lut_mask = 16'hFD20;
defparam \d0|nzp|NZP_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \d0|nzp|NZP_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|nzp|NZP_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resetsync|OUT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|nzp|NZP_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|nzp|NZP_out[1] .is_wysiwyg = "true";
defparam \d0|nzp|NZP_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N26
cycloneive_lcell_comb \d0|brben|BEN~1 (
// Equation(s):
// \d0|brben|BEN~1_combout  = (\d0|nzp|NZP_out [0] & ((\d0|IRreg|D_out [9]) # ((\d0|IRreg|D_out [10] & \d0|nzp|NZP_out [1])))) # (!\d0|nzp|NZP_out [0] & (\d0|IRreg|D_out [10] & ((\d0|nzp|NZP_out [1]))))

	.dataa(\d0|nzp|NZP_out [0]),
	.datab(\d0|IRreg|D_out [10]),
	.datac(\d0|IRreg|D_out [9]),
	.datad(\d0|nzp|NZP_out [1]),
	.cin(gnd),
	.combout(\d0|brben|BEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|brben|BEN~1 .lut_mask = 16'hECA0;
defparam \d0|brben|BEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N1
dffeas \d0|nzp|NZP_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|nzp|NZP_out[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|nzp|NZP_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|nzp|NZP_out[2] .is_wysiwyg = "true";
defparam \d0|nzp|NZP_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N4
cycloneive_lcell_comb \d0|brben|BEN~2 (
// Equation(s):
// \d0|brben|BEN~2_combout  = (\d0|brben|BEN~1_combout ) # ((\d0|IRreg|D_out [11] & \d0|nzp|NZP_out [2]))

	.dataa(\d0|brben|BEN~1_combout ),
	.datab(\d0|IRreg|D_out [11]),
	.datac(gnd),
	.datad(\d0|nzp|NZP_out [2]),
	.cin(gnd),
	.combout(\d0|brben|BEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|brben|BEN~2 .lut_mask = 16'hEEAA;
defparam \d0|brben|BEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N4
cycloneive_lcell_comb \hex_driver3|Decoder0~7 (
// Equation(s):
// \hex_driver3|Decoder0~7_combout  = (!\d0|IRreg|D_out [13] & (!\d0|IRreg|D_out [14] & (!\d0|IRreg|D_out [12] & !\d0|IRreg|D_out [15])))

	.dataa(\d0|IRreg|D_out [13]),
	.datab(\d0|IRreg|D_out [14]),
	.datac(\d0|IRreg|D_out [12]),
	.datad(\d0|IRreg|D_out [15]),
	.cin(gnd),
	.combout(\hex_driver3|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|Decoder0~7 .lut_mask = 16'h0001;
defparam \hex_driver3|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneive_lcell_comb \state_controller|State~52 (
// Equation(s):
// \state_controller|State~52_combout  = (\hex_driver3|Decoder0~7_combout  & (!\resetsync|OUT~q  & \state_controller|State.S_32~q ))

	.dataa(\hex_driver3|Decoder0~7_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~52 .lut_mask = 16'h2200;
defparam \state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N31
dffeas \state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_00 .is_wysiwyg = "true";
defparam \state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \d0|brben|BEN~0 (
// Equation(s):
// \d0|brben|BEN~0_combout  = (!\state_controller|State.S_00~q  & (!\resetsync|OUT~q  & (!\state_controller|State.S_32~q  & \d0|brben|BEN~q )))

	.dataa(\state_controller|State.S_00~q ),
	.datab(\resetsync|OUT~q ),
	.datac(\state_controller|State.S_32~q ),
	.datad(\d0|brben|BEN~q ),
	.cin(gnd),
	.combout(\d0|brben|BEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|brben|BEN~0 .lut_mask = 16'h0100;
defparam \d0|brben|BEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \d0|brben|BEN~3 (
// Equation(s):
// \d0|brben|BEN~3_combout  = (\d0|brben|BEN~0_combout ) # ((\d0|brben|BEN~2_combout  & ((\state_controller|State.S_32~q ) # (\state_controller|State.S_00~q ))))

	.dataa(\state_controller|State.S_32~q ),
	.datab(\d0|brben|BEN~2_combout ),
	.datac(\state_controller|State.S_00~q ),
	.datad(\d0|brben|BEN~0_combout ),
	.cin(gnd),
	.combout(\d0|brben|BEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|brben|BEN~3 .lut_mask = 16'hFFC8;
defparam \d0|brben|BEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N13
dffeas \d0|brben|BEN (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|brben|BEN~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|brben|BEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|brben|BEN .is_wysiwyg = "true";
defparam \d0|brben|BEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneive_lcell_comb \state_controller|State~48 (
// Equation(s):
// \state_controller|State~48_combout  = (\d0|brben|BEN~q  & (!\resetsync|OUT~q  & \state_controller|State.S_00~q ))

	.dataa(\d0|brben|BEN~q ),
	.datab(\resetsync|OUT~q ),
	.datac(\state_controller|State.S_00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~48_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~48 .lut_mask = 16'h2020;
defparam \state_controller|State~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N31
dffeas \state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_22 .is_wysiwyg = "true";
defparam \state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N26
cycloneive_lcell_comb \d0|PCplusplus|Add0~39 (
// Equation(s):
// \d0|PCplusplus|Add0~39_combout  = (\state_controller|State.S_21~q  & (((\d0|add1|ADDER_out[9]~18_combout )))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & ((\d0|add1|ADDER_out[9]~18_combout ))) # 
// (!\state_controller|State.S_22~q  & (\d0|PCplusplus|PC_out[9]~18_combout ))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\state_controller|State.S_22~q ),
	.datac(\d0|PCplusplus|PC_out[9]~18_combout ),
	.datad(\d0|add1|ADDER_out[9]~18_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~39 .lut_mask = 16'hFE10;
defparam \d0|PCplusplus|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N20
cycloneive_lcell_comb \d0|PCplusplus|Add0~32 (
// Equation(s):
// \d0|PCplusplus|Add0~32_combout  = (!\resetsync|OUT~q  & ((\state_controller|State.S_12~q  & ((\d0|BUS_MUX|DataBus [9]))) # (!\state_controller|State.S_12~q  & (\d0|PCplusplus|Add0~39_combout ))))

	.dataa(\d0|PCplusplus|Add0~39_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|BUS_MUX|DataBus [9]),
	.datad(\state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~32 .lut_mask = 16'h3022;
defparam \d0|PCplusplus|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N21
dffeas \d0|PCreg|D_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[9] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N4
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[9]~45 (
// Equation(s):
// \d0|BUS_MUX|DataBus[9]~45_combout  = (\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|PCreg|D_out [9]) # ((!\d0|BUS_MUX|DataBus[3]~7_combout )))) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & (((\d0|BUS_MUX|DataBus[3]~7_combout  & \d0|add1|ADDER_out[9]~18_combout 
// ))))

	.dataa(\d0|PCreg|D_out [9]),
	.datab(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.datac(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datad(\d0|add1|ADDER_out[9]~18_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[9]~45 .lut_mask = 16'hBC8C;
defparam \d0|BUS_MUX|DataBus[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N0
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[9]~42 (
// Equation(s):
// \d0|BUS_MUX|DataBus[9]~42_combout  = (\d0|RegisterFile|SR1_out [9] & (\state_controller|ALUK [0] & ((\state_controller|ALUK [1]) # (\d0|MUXSR2|OUT[9]~9_combout ))))

	.dataa(\d0|RegisterFile|SR1_out [9]),
	.datab(\state_controller|ALUK [0]),
	.datac(\state_controller|ALUK [1]),
	.datad(\d0|MUXSR2|OUT[9]~9_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[9]~42 .lut_mask = 16'h8880;
defparam \d0|BUS_MUX|DataBus[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N2
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[9]~43 (
// Equation(s):
// \d0|BUS_MUX|DataBus[9]~43_combout  = (!\state_controller|State.S_05~q  & (!\d0|RegisterFile|SR1_out [9] & (\state_controller|State.S_09~q  & !\state_controller|State.S_23~q )))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\d0|RegisterFile|SR1_out [9]),
	.datac(\state_controller|State.S_09~q ),
	.datad(\state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[9]~43 .lut_mask = 16'h0010;
defparam \d0|BUS_MUX|DataBus[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N10
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[9]~44 (
// Equation(s):
// \d0|BUS_MUX|DataBus[9]~44_combout  = (\d0|BUS_MUX|DataBus[9]~42_combout ) # ((\d0|BUS_MUX|DataBus[9]~43_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~18_combout )))

	.dataa(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datab(\d0|BUS_MUX|DataBus[9]~42_combout ),
	.datac(\d0|BUS_MUX|DataBus[9]~43_combout ),
	.datad(\d0|ALU1|Add0~18_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[9]~44 .lut_mask = 16'hFEFC;
defparam \d0|BUS_MUX|DataBus[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N22
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[9] (
// Equation(s):
// \d0|BUS_MUX|DataBus [9] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[9]~45_combout  & (\d0|MDRreg|D_out [9])) # (!\d0|BUS_MUX|DataBus[9]~45_combout  & ((\d0|BUS_MUX|DataBus[9]~44_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[9]~45_combout ))))

	.dataa(\d0|MDRreg|D_out [9]),
	.datab(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datac(\d0|BUS_MUX|DataBus[9]~45_combout ),
	.datad(\d0|BUS_MUX|DataBus[9]~44_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [9]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[9] .lut_mask = 16'hBCB0;
defparam \d0|BUS_MUX|DataBus[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \d0|IRreg|D_out~10 (
// Equation(s):
// \d0|IRreg|D_out~10_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|BUS_MUX|DataBus [9]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~10 .lut_mask = 16'h0F00;
defparam \d0|IRreg|D_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N25
dffeas \d0|IRreg|D_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[9] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N26
cycloneive_lcell_comb \d0|MUXSR1|OUT[0]~0 (
// Equation(s):
// \d0|MUXSR1|OUT[0]~0_combout  = (\state_controller|State.S_23~q  & (\d0|IRreg|D_out [9])) # (!\state_controller|State.S_23~q  & ((\d0|IRreg|D_out [6])))

	.dataa(\d0|IRreg|D_out [9]),
	.datab(\state_controller|State.S_23~q ),
	.datac(gnd),
	.datad(\d0|IRreg|D_out [6]),
	.cin(gnd),
	.combout(\d0|MUXSR1|OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR1|OUT[0]~0 .lut_mask = 16'hBB88;
defparam \d0|MUXSR1|OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N24
cycloneive_lcell_comb \d0|RegisterFile|R5[14]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[14]~feeder_combout  = \d0|IRreg|D_out~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~15_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[14]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R5[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N25
dffeas \d0|RegisterFile|R5[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[14] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N15
dffeas \d0|RegisterFile|R7[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[14] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N16
cycloneive_lcell_comb \d0|RegisterFile|R6[14]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[14]~feeder_combout  = \d0|IRreg|D_out~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~15_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[14]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R6[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N17
dffeas \d0|RegisterFile|R6[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[14] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N19
dffeas \d0|RegisterFile|R4[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[14] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N18
cycloneive_lcell_comb \d0|RegisterFile|Mux1~0 (
// Equation(s):
// \d0|RegisterFile|Mux1~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [14]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [14] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [14]),
	.datac(\d0|RegisterFile|R4 [14]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux1~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N14
cycloneive_lcell_comb \d0|RegisterFile|Mux1~1 (
// Equation(s):
// \d0|RegisterFile|Mux1~1_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|Mux1~0_combout  & ((\d0|RegisterFile|R7 [14]))) # (!\d0|RegisterFile|Mux1~0_combout  & (\d0|RegisterFile|R5 [14])))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (((\d0|RegisterFile|Mux1~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|R5 [14]),
	.datac(\d0|RegisterFile|R7 [14]),
	.datad(\d0|RegisterFile|Mux1~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux1~1 .lut_mask = 16'hF588;
defparam \d0|RegisterFile|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N11
dffeas \d0|RegisterFile|R3[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[14] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N17
dffeas \d0|RegisterFile|R2[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[14] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N11
dffeas \d0|RegisterFile|R1[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[14] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N26
cycloneive_lcell_comb \d0|RegisterFile|R0[14]~feeder (
// Equation(s):
// \d0|RegisterFile|R0[14]~feeder_combout  = \d0|IRreg|D_out~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~15_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R0[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R0[14]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R0[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N27
dffeas \d0|RegisterFile|R0[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R0[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[14] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N10
cycloneive_lcell_comb \d0|RegisterFile|Mux1~2 (
// Equation(s):
// \d0|RegisterFile|Mux1~2_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & (\d0|MUXSR1|OUT[0]~0_combout )) # (!\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|MUXSR1|OUT[0]~0_combout  & (\d0|RegisterFile|R1 [14])) # (!\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|R0 
// [14])))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R1 [14]),
	.datad(\d0|RegisterFile|R0 [14]),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux1~2 .lut_mask = 16'hD9C8;
defparam \d0|RegisterFile|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N16
cycloneive_lcell_comb \d0|RegisterFile|Mux1~3 (
// Equation(s):
// \d0|RegisterFile|Mux1~3_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|Mux1~2_combout  & (\d0|RegisterFile|R3 [14])) # (!\d0|RegisterFile|Mux1~2_combout  & ((\d0|RegisterFile|R2 [14]))))) # (!\d0|MUXSR1|OUT[1]~1_combout  & 
// (((\d0|RegisterFile|Mux1~2_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R3 [14]),
	.datac(\d0|RegisterFile|R2 [14]),
	.datad(\d0|RegisterFile|Mux1~2_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux1~3 .lut_mask = 16'hDDA0;
defparam \d0|RegisterFile|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N28
cycloneive_lcell_comb \d0|RegisterFile|Mux1~4 (
// Equation(s):
// \d0|RegisterFile|Mux1~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux1~1_combout )) # (!\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux1~3_combout )))

	.dataa(\d0|RegisterFile|Mux1~1_combout ),
	.datab(gnd),
	.datac(\d0|MUXSR1|OUT[2]~2_combout ),
	.datad(\d0|RegisterFile|Mux1~3_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux1~4 .lut_mask = 16'hAFA0;
defparam \d0|RegisterFile|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N29
dffeas \d0|RegisterFile|SR1_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[14] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N16
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[14]~63 (
// Equation(s):
// \d0|BUS_MUX|DataBus[14]~63_combout  = (!\state_controller|State.S_23~q  & (\state_controller|State.S_09~q  & (!\d0|RegisterFile|SR1_out [14] & !\state_controller|State.S_05~q )))

	.dataa(\state_controller|State.S_23~q ),
	.datab(\state_controller|State.S_09~q ),
	.datac(\d0|RegisterFile|SR1_out [14]),
	.datad(\state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[14]~63_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[14]~63 .lut_mask = 16'h0004;
defparam \d0|BUS_MUX|DataBus[14]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \d0|RegisterFile|SR2_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[14] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N4
cycloneive_lcell_comb \d0|MUXSR2|OUT[14]~14 (
// Equation(s):
// \d0|MUXSR2|OUT[14]~14_combout  = (\state_controller|SR2MUX~0_combout  & (\d0|IRreg|D_out [4])) # (!\state_controller|SR2MUX~0_combout  & ((\d0|RegisterFile|SR2_out [14])))

	.dataa(gnd),
	.datab(\d0|IRreg|D_out [4]),
	.datac(\d0|RegisterFile|SR2_out [14]),
	.datad(\state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[14]~14 .lut_mask = 16'hCCF0;
defparam \d0|MUXSR2|OUT[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N8
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[14]~62 (
// Equation(s):
// \d0|BUS_MUX|DataBus[14]~62_combout  = (\d0|RegisterFile|SR1_out [14] & (\state_controller|ALUK [0] & ((\d0|MUXSR2|OUT[14]~14_combout ) # (\state_controller|ALUK [1]))))

	.dataa(\d0|MUXSR2|OUT[14]~14_combout ),
	.datab(\d0|RegisterFile|SR1_out [14]),
	.datac(\state_controller|ALUK [1]),
	.datad(\state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[14]~62_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[14]~62 .lut_mask = 16'hC800;
defparam \d0|BUS_MUX|DataBus[14]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N16
cycloneive_lcell_comb \d0|RegisterFile|R0[13]~feeder (
// Equation(s):
// \d0|RegisterFile|R0[13]~feeder_combout  = \d0|IRreg|D_out~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~14_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R0[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R0[13]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R0[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N17
dffeas \d0|RegisterFile|R0[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R0[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[13] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N19
dffeas \d0|RegisterFile|SR2_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[13] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N18
cycloneive_lcell_comb \d0|MUXSR2|OUT[13]~13 (
// Equation(s):
// \d0|MUXSR2|OUT[13]~13_combout  = (\state_controller|SR2MUX~0_combout  & ((\d0|IRreg|D_out [4]))) # (!\state_controller|SR2MUX~0_combout  & (\d0|RegisterFile|SR2_out [13]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [13]),
	.datad(\d0|IRreg|D_out [4]),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[13]~13 .lut_mask = 16'hFC30;
defparam \d0|MUXSR2|OUT[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N23
dffeas \d0|RegisterFile|R3[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[13] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N7
dffeas \d0|RegisterFile|R2[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[13] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N12
cycloneive_lcell_comb \d0|RegisterFile|R1[13]~feeder (
// Equation(s):
// \d0|RegisterFile|R1[13]~feeder_combout  = \d0|IRreg|D_out~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R1[13]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N13
dffeas \d0|RegisterFile|R1[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[13] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N2
cycloneive_lcell_comb \d0|RegisterFile|Mux2~2 (
// Equation(s):
// \d0|RegisterFile|Mux2~2_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|R1 [13]) # ((\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|MUXSR1|OUT[0]~0_combout  & (((\d0|RegisterFile|R0 [13] & !\d0|MUXSR1|OUT[1]~1_combout ))))

	.dataa(\d0|RegisterFile|R1 [13]),
	.datab(\d0|RegisterFile|R0 [13]),
	.datac(\d0|MUXSR1|OUT[0]~0_combout ),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux2~2 .lut_mask = 16'hF0AC;
defparam \d0|RegisterFile|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N6
cycloneive_lcell_comb \d0|RegisterFile|Mux2~3 (
// Equation(s):
// \d0|RegisterFile|Mux2~3_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|Mux2~2_combout  & (\d0|RegisterFile|R3 [13])) # (!\d0|RegisterFile|Mux2~2_combout  & ((\d0|RegisterFile|R2 [13]))))) # (!\d0|MUXSR1|OUT[1]~1_combout  & 
// (((\d0|RegisterFile|Mux2~2_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R3 [13]),
	.datac(\d0|RegisterFile|R2 [13]),
	.datad(\d0|RegisterFile|Mux2~2_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux2~3 .lut_mask = 16'hDDA0;
defparam \d0|RegisterFile|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N0
cycloneive_lcell_comb \d0|RegisterFile|R5[13]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[13]~feeder_combout  = \d0|IRreg|D_out~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~14_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[13]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R5[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N1
dffeas \d0|RegisterFile|R5[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[13] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N7
dffeas \d0|RegisterFile|R7[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[13] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N0
cycloneive_lcell_comb \d0|RegisterFile|R6[13]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[13]~feeder_combout  = \d0|IRreg|D_out~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~14_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[13]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R6[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N1
dffeas \d0|RegisterFile|R6[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[13] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N15
dffeas \d0|RegisterFile|R4[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[13] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N14
cycloneive_lcell_comb \d0|RegisterFile|Mux2~0 (
// Equation(s):
// \d0|RegisterFile|Mux2~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [13]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [13] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [13]),
	.datac(\d0|RegisterFile|R4 [13]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux2~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N6
cycloneive_lcell_comb \d0|RegisterFile|Mux2~1 (
// Equation(s):
// \d0|RegisterFile|Mux2~1_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|Mux2~0_combout  & ((\d0|RegisterFile|R7 [13]))) # (!\d0|RegisterFile|Mux2~0_combout  & (\d0|RegisterFile|R5 [13])))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (((\d0|RegisterFile|Mux2~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|R5 [13]),
	.datac(\d0|RegisterFile|R7 [13]),
	.datad(\d0|RegisterFile|Mux2~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux2~1 .lut_mask = 16'hF588;
defparam \d0|RegisterFile|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N12
cycloneive_lcell_comb \d0|RegisterFile|Mux2~4 (
// Equation(s):
// \d0|RegisterFile|Mux2~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux2~1_combout ))) # (!\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux2~3_combout ))

	.dataa(\d0|MUXSR1|OUT[2]~2_combout ),
	.datab(gnd),
	.datac(\d0|RegisterFile|Mux2~3_combout ),
	.datad(\d0|RegisterFile|Mux2~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux2~4 .lut_mask = 16'hFA50;
defparam \d0|RegisterFile|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N13
dffeas \d0|RegisterFile|SR1_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[13] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N6
cycloneive_lcell_comb \d0|RegisterFile|R5[12]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[12]~feeder_combout  = \d0|IRreg|D_out~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~13_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[12]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R5[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N7
dffeas \d0|RegisterFile|R5[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[12] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N28
cycloneive_lcell_comb \d0|RegisterFile|R6[12]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[12]~feeder_combout  = \d0|IRreg|D_out~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[12]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R6[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N29
dffeas \d0|RegisterFile|R6[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[12] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N7
dffeas \d0|RegisterFile|R4[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[12] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N6
cycloneive_lcell_comb \d0|RegisterFile|Mux3~0 (
// Equation(s):
// \d0|RegisterFile|Mux3~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [12]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [12] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [12]),
	.datac(\d0|RegisterFile|R4 [12]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux3~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \d0|RegisterFile|R7[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[12] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N28
cycloneive_lcell_comb \d0|RegisterFile|Mux3~1 (
// Equation(s):
// \d0|RegisterFile|Mux3~1_combout  = (\d0|RegisterFile|Mux3~0_combout  & (((\d0|RegisterFile|R7 [12]) # (!\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|RegisterFile|Mux3~0_combout  & (\d0|RegisterFile|R5 [12] & ((\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|RegisterFile|R5 [12]),
	.datab(\d0|RegisterFile|Mux3~0_combout ),
	.datac(\d0|RegisterFile|R7 [12]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux3~1 .lut_mask = 16'hE2CC;
defparam \d0|RegisterFile|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N14
cycloneive_lcell_comb \d0|RegisterFile|R2[12]~feeder (
// Equation(s):
// \d0|RegisterFile|R2[12]~feeder_combout  = \d0|IRreg|D_out~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R2[12]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N15
dffeas \d0|RegisterFile|R2[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[12] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N13
dffeas \d0|RegisterFile|R3[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[12] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N30
cycloneive_lcell_comb \d0|RegisterFile|R0[12]~feeder (
// Equation(s):
// \d0|RegisterFile|R0[12]~feeder_combout  = \d0|IRreg|D_out~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R0[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R0[12]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R0[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N31
dffeas \d0|RegisterFile|R0[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R0[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[12] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N25
dffeas \d0|RegisterFile|R1[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[12] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N24
cycloneive_lcell_comb \d0|RegisterFile|Mux3~2 (
// Equation(s):
// \d0|RegisterFile|Mux3~2_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|R1 [12]))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (\d0|RegisterFile|R0 [12]))))

	.dataa(\d0|RegisterFile|R0 [12]),
	.datab(\d0|MUXSR1|OUT[1]~1_combout ),
	.datac(\d0|RegisterFile|R1 [12]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux3~2 .lut_mask = 16'hFC22;
defparam \d0|RegisterFile|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N18
cycloneive_lcell_comb \d0|RegisterFile|Mux3~3 (
// Equation(s):
// \d0|RegisterFile|Mux3~3_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|Mux3~2_combout  & ((\d0|RegisterFile|R3 [12]))) # (!\d0|RegisterFile|Mux3~2_combout  & (\d0|RegisterFile|R2 [12])))) # (!\d0|MUXSR1|OUT[1]~1_combout  & 
// (((\d0|RegisterFile|Mux3~2_combout ))))

	.dataa(\d0|RegisterFile|R2 [12]),
	.datab(\d0|MUXSR1|OUT[1]~1_combout ),
	.datac(\d0|RegisterFile|R3 [12]),
	.datad(\d0|RegisterFile|Mux3~2_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux3~3 .lut_mask = 16'hF388;
defparam \d0|RegisterFile|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N6
cycloneive_lcell_comb \d0|RegisterFile|Mux3~4 (
// Equation(s):
// \d0|RegisterFile|Mux3~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux3~1_combout )) # (!\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux3~3_combout )))

	.dataa(gnd),
	.datab(\d0|MUXSR1|OUT[2]~2_combout ),
	.datac(\d0|RegisterFile|Mux3~1_combout ),
	.datad(\d0|RegisterFile|Mux3~3_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux3~4 .lut_mask = 16'hF3C0;
defparam \d0|RegisterFile|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N7
dffeas \d0|RegisterFile|SR1_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[12] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N29
dffeas \d0|RegisterFile|SR2_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[12] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
cycloneive_lcell_comb \d0|MUXSR2|OUT[12]~12 (
// Equation(s):
// \d0|MUXSR2|OUT[12]~12_combout  = (\state_controller|SR2MUX~0_combout  & ((\d0|IRreg|D_out [4]))) # (!\state_controller|SR2MUX~0_combout  & (\d0|RegisterFile|SR2_out [12]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|RegisterFile|SR2_out [12]),
	.datad(\d0|IRreg|D_out [4]),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[12]~12 .lut_mask = 16'hFC30;
defparam \d0|MUXSR2|OUT[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
cycloneive_lcell_comb \d0|ALU1|Add0~24 (
// Equation(s):
// \d0|ALU1|Add0~24_combout  = ((\d0|RegisterFile|SR1_out [12] $ (\d0|MUXSR2|OUT[12]~12_combout  $ (!\d0|ALU1|Add0~23 )))) # (GND)
// \d0|ALU1|Add0~25  = CARRY((\d0|RegisterFile|SR1_out [12] & ((\d0|MUXSR2|OUT[12]~12_combout ) # (!\d0|ALU1|Add0~23 ))) # (!\d0|RegisterFile|SR1_out [12] & (\d0|MUXSR2|OUT[12]~12_combout  & !\d0|ALU1|Add0~23 )))

	.dataa(\d0|RegisterFile|SR1_out [12]),
	.datab(\d0|MUXSR2|OUT[12]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~23 ),
	.combout(\d0|ALU1|Add0~24_combout ),
	.cout(\d0|ALU1|Add0~25 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~24 .lut_mask = 16'h698E;
defparam \d0|ALU1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N26
cycloneive_lcell_comb \d0|ALU1|Add0~26 (
// Equation(s):
// \d0|ALU1|Add0~26_combout  = (\d0|MUXSR2|OUT[13]~13_combout  & ((\d0|RegisterFile|SR1_out [13] & (\d0|ALU1|Add0~25  & VCC)) # (!\d0|RegisterFile|SR1_out [13] & (!\d0|ALU1|Add0~25 )))) # (!\d0|MUXSR2|OUT[13]~13_combout  & ((\d0|RegisterFile|SR1_out [13] & 
// (!\d0|ALU1|Add0~25 )) # (!\d0|RegisterFile|SR1_out [13] & ((\d0|ALU1|Add0~25 ) # (GND)))))
// \d0|ALU1|Add0~27  = CARRY((\d0|MUXSR2|OUT[13]~13_combout  & (!\d0|RegisterFile|SR1_out [13] & !\d0|ALU1|Add0~25 )) # (!\d0|MUXSR2|OUT[13]~13_combout  & ((!\d0|ALU1|Add0~25 ) # (!\d0|RegisterFile|SR1_out [13]))))

	.dataa(\d0|MUXSR2|OUT[13]~13_combout ),
	.datab(\d0|RegisterFile|SR1_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~25 ),
	.combout(\d0|ALU1|Add0~26_combout ),
	.cout(\d0|ALU1|Add0~27 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~26 .lut_mask = 16'h9617;
defparam \d0|ALU1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneive_lcell_comb \d0|ALU1|Add0~28 (
// Equation(s):
// \d0|ALU1|Add0~28_combout  = ((\d0|MUXSR2|OUT[14]~14_combout  $ (\d0|RegisterFile|SR1_out [14] $ (!\d0|ALU1|Add0~27 )))) # (GND)
// \d0|ALU1|Add0~29  = CARRY((\d0|MUXSR2|OUT[14]~14_combout  & ((\d0|RegisterFile|SR1_out [14]) # (!\d0|ALU1|Add0~27 ))) # (!\d0|MUXSR2|OUT[14]~14_combout  & (\d0|RegisterFile|SR1_out [14] & !\d0|ALU1|Add0~27 )))

	.dataa(\d0|MUXSR2|OUT[14]~14_combout ),
	.datab(\d0|RegisterFile|SR1_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU1|Add0~27 ),
	.combout(\d0|ALU1|Add0~28_combout ),
	.cout(\d0|ALU1|Add0~29 ));
// synopsys translate_off
defparam \d0|ALU1|Add0~28 .lut_mask = 16'h698E;
defparam \d0|ALU1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N30
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[14]~64 (
// Equation(s):
// \d0|BUS_MUX|DataBus[14]~64_combout  = (\d0|BUS_MUX|DataBus[14]~63_combout ) # ((\d0|BUS_MUX|DataBus[14]~62_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~28_combout )))

	.dataa(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datab(\d0|BUS_MUX|DataBus[14]~63_combout ),
	.datac(\d0|BUS_MUX|DataBus[14]~62_combout ),
	.datad(\d0|ALU1|Add0~28_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[14]~64_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[14]~64 .lut_mask = 16'hFEFC;
defparam \d0|BUS_MUX|DataBus[14]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N2
cycloneive_lcell_comb \d0|MUXADDR1|OUT[12]~12 (
// Equation(s):
// \d0|MUXADDR1|OUT[12]~12_combout  = (\state_controller|WideOr26~combout  & (\d0|RegisterFile|SR1_out [12])) # (!\state_controller|WideOr26~combout  & ((\d0|PCreg|D_out [12])))

	.dataa(\d0|RegisterFile|SR1_out [12]),
	.datab(gnd),
	.datac(\d0|PCreg|D_out [12]),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[12]~12 .lut_mask = 16'hAAF0;
defparam \d0|MUXADDR1|OUT[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N24
cycloneive_lcell_comb \d0|add1|ADDER_out[12]~24 (
// Equation(s):
// \d0|add1|ADDER_out[12]~24_combout  = ((\d0|MUXADDR2|Mux0~0_combout  $ (\d0|MUXADDR1|OUT[12]~12_combout  $ (!\d0|add1|ADDER_out[11]~23 )))) # (GND)
// \d0|add1|ADDER_out[12]~25  = CARRY((\d0|MUXADDR2|Mux0~0_combout  & ((\d0|MUXADDR1|OUT[12]~12_combout ) # (!\d0|add1|ADDER_out[11]~23 ))) # (!\d0|MUXADDR2|Mux0~0_combout  & (\d0|MUXADDR1|OUT[12]~12_combout  & !\d0|add1|ADDER_out[11]~23 )))

	.dataa(\d0|MUXADDR2|Mux0~0_combout ),
	.datab(\d0|MUXADDR1|OUT[12]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[11]~23 ),
	.combout(\d0|add1|ADDER_out[12]~24_combout ),
	.cout(\d0|add1|ADDER_out[12]~25 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[12]~24 .lut_mask = 16'h698E;
defparam \d0|add1|ADDER_out[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N24
cycloneive_lcell_comb \d0|PCplusplus|PC_out[12]~24 (
// Equation(s):
// \d0|PCplusplus|PC_out[12]~24_combout  = (\d0|PCreg|D_out [12] & (\d0|PCplusplus|PC_out[11]~23  $ (GND))) # (!\d0|PCreg|D_out [12] & (!\d0|PCplusplus|PC_out[11]~23  & VCC))
// \d0|PCplusplus|PC_out[12]~25  = CARRY((\d0|PCreg|D_out [12] & !\d0|PCplusplus|PC_out[11]~23 ))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[11]~23 ),
	.combout(\d0|PCplusplus|PC_out[12]~24_combout ),
	.cout(\d0|PCplusplus|PC_out[12]~25 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[12]~24 .lut_mask = 16'hC30C;
defparam \d0|PCplusplus|PC_out[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N0
cycloneive_lcell_comb \d0|PCplusplus|Add0~42 (
// Equation(s):
// \d0|PCplusplus|Add0~42_combout  = (\state_controller|State.S_21~q  & (\d0|add1|ADDER_out[12]~24_combout )) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\d0|add1|ADDER_out[12]~24_combout )) # (!\state_controller|State.S_22~q  
// & ((\d0|PCplusplus|PC_out[12]~24_combout )))))

	.dataa(\d0|add1|ADDER_out[12]~24_combout ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\state_controller|State.S_22~q ),
	.datad(\d0|PCplusplus|PC_out[12]~24_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~42 .lut_mask = 16'hABA8;
defparam \d0|PCplusplus|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N4
cycloneive_lcell_comb \d0|PCplusplus|Add0~35 (
// Equation(s):
// \d0|PCplusplus|Add0~35_combout  = (!\resetsync|OUT~q  & ((\state_controller|State.S_12~q  & (\d0|BUS_MUX|DataBus [12])) # (!\state_controller|State.S_12~q  & ((\d0|PCplusplus|Add0~42_combout )))))

	.dataa(\d0|BUS_MUX|DataBus [12]),
	.datab(\state_controller|State.S_12~q ),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|PCplusplus|Add0~42_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~35 .lut_mask = 16'h0B08;
defparam \d0|PCplusplus|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N5
dffeas \d0|PCreg|D_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[12] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N26
cycloneive_lcell_comb \d0|PCplusplus|PC_out[13]~26 (
// Equation(s):
// \d0|PCplusplus|PC_out[13]~26_combout  = (\d0|PCreg|D_out [13] & (!\d0|PCplusplus|PC_out[12]~25 )) # (!\d0|PCreg|D_out [13] & ((\d0|PCplusplus|PC_out[12]~25 ) # (GND)))
// \d0|PCplusplus|PC_out[13]~27  = CARRY((!\d0|PCplusplus|PC_out[12]~25 ) # (!\d0|PCreg|D_out [13]))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[12]~25 ),
	.combout(\d0|PCplusplus|PC_out[13]~26_combout ),
	.cout(\d0|PCplusplus|PC_out[13]~27 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[13]~26 .lut_mask = 16'h3C3F;
defparam \d0|PCplusplus|PC_out[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N14
cycloneive_lcell_comb \d0|MUXADDR1|OUT[13]~13 (
// Equation(s):
// \d0|MUXADDR1|OUT[13]~13_combout  = (\state_controller|WideOr26~combout  & (\d0|RegisterFile|SR1_out [13])) # (!\state_controller|WideOr26~combout  & ((\d0|PCreg|D_out [13])))

	.dataa(\d0|RegisterFile|SR1_out [13]),
	.datab(gnd),
	.datac(\d0|PCreg|D_out [13]),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[13]~13 .lut_mask = 16'hAAF0;
defparam \d0|MUXADDR1|OUT[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N26
cycloneive_lcell_comb \d0|add1|ADDER_out[13]~26 (
// Equation(s):
// \d0|add1|ADDER_out[13]~26_combout  = (\d0|MUXADDR2|Mux0~0_combout  & ((\d0|MUXADDR1|OUT[13]~13_combout  & (\d0|add1|ADDER_out[12]~25  & VCC)) # (!\d0|MUXADDR1|OUT[13]~13_combout  & (!\d0|add1|ADDER_out[12]~25 )))) # (!\d0|MUXADDR2|Mux0~0_combout  & 
// ((\d0|MUXADDR1|OUT[13]~13_combout  & (!\d0|add1|ADDER_out[12]~25 )) # (!\d0|MUXADDR1|OUT[13]~13_combout  & ((\d0|add1|ADDER_out[12]~25 ) # (GND)))))
// \d0|add1|ADDER_out[13]~27  = CARRY((\d0|MUXADDR2|Mux0~0_combout  & (!\d0|MUXADDR1|OUT[13]~13_combout  & !\d0|add1|ADDER_out[12]~25 )) # (!\d0|MUXADDR2|Mux0~0_combout  & ((!\d0|add1|ADDER_out[12]~25 ) # (!\d0|MUXADDR1|OUT[13]~13_combout ))))

	.dataa(\d0|MUXADDR2|Mux0~0_combout ),
	.datab(\d0|MUXADDR1|OUT[13]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[12]~25 ),
	.combout(\d0|add1|ADDER_out[13]~26_combout ),
	.cout(\d0|add1|ADDER_out[13]~27 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[13]~26 .lut_mask = 16'h9617;
defparam \d0|add1|ADDER_out[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N14
cycloneive_lcell_comb \d0|PCplusplus|Add0~43 (
// Equation(s):
// \d0|PCplusplus|Add0~43_combout  = (\state_controller|State.S_21~q  & (((\d0|add1|ADDER_out[13]~26_combout )))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & ((\d0|add1|ADDER_out[13]~26_combout ))) # 
// (!\state_controller|State.S_22~q  & (\d0|PCplusplus|PC_out[13]~26_combout ))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\d0|PCplusplus|PC_out[13]~26_combout ),
	.datac(\state_controller|State.S_22~q ),
	.datad(\d0|add1|ADDER_out[13]~26_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~43 .lut_mask = 16'hFE04;
defparam \d0|PCplusplus|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N24
cycloneive_lcell_comb \d0|PCplusplus|Add0~36 (
// Equation(s):
// \d0|PCplusplus|Add0~36_combout  = (!\resetsync|OUT~q  & ((\state_controller|State.S_12~q  & ((\d0|BUS_MUX|DataBus [13]))) # (!\state_controller|State.S_12~q  & (\d0|PCplusplus|Add0~43_combout ))))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\d0|PCplusplus|Add0~43_combout ),
	.datad(\d0|BUS_MUX|DataBus [13]),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~36 .lut_mask = 16'h5410;
defparam \d0|PCplusplus|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N25
dffeas \d0|PCreg|D_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[13] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N28
cycloneive_lcell_comb \d0|PCplusplus|PC_out[14]~28 (
// Equation(s):
// \d0|PCplusplus|PC_out[14]~28_combout  = (\d0|PCreg|D_out [14] & (\d0|PCplusplus|PC_out[13]~27  $ (GND))) # (!\d0|PCreg|D_out [14] & (!\d0|PCplusplus|PC_out[13]~27  & VCC))
// \d0|PCplusplus|PC_out[14]~29  = CARRY((\d0|PCreg|D_out [14] & !\d0|PCplusplus|PC_out[13]~27 ))

	.dataa(\d0|PCreg|D_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PCplusplus|PC_out[13]~27 ),
	.combout(\d0|PCplusplus|PC_out[14]~28_combout ),
	.cout(\d0|PCplusplus|PC_out[14]~29 ));
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[14]~28 .lut_mask = 16'hA50A;
defparam \d0|PCplusplus|PC_out[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N4
cycloneive_lcell_comb \d0|PCplusplus|Add0~44 (
// Equation(s):
// \d0|PCplusplus|Add0~44_combout  = (\state_controller|State.S_21~q  & (((\d0|add1|ADDER_out[14]~28_combout )))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & ((\d0|add1|ADDER_out[14]~28_combout ))) # 
// (!\state_controller|State.S_22~q  & (\d0|PCplusplus|PC_out[14]~28_combout ))))

	.dataa(\d0|PCplusplus|PC_out[14]~28_combout ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\d0|add1|ADDER_out[14]~28_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~44 .lut_mask = 16'hF0E2;
defparam \d0|PCplusplus|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N0
cycloneive_lcell_comb \d0|PCplusplus|Add0~37 (
// Equation(s):
// \d0|PCplusplus|Add0~37_combout  = (!\resetsync|OUT~q  & ((\state_controller|State.S_12~q  & ((\d0|BUS_MUX|DataBus [14]))) # (!\state_controller|State.S_12~q  & (\d0|PCplusplus|Add0~44_combout ))))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\d0|PCplusplus|Add0~44_combout ),
	.datad(\d0|BUS_MUX|DataBus [14]),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~37 .lut_mask = 16'h5410;
defparam \d0|PCplusplus|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N1
dffeas \d0|PCreg|D_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[14] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N18
cycloneive_lcell_comb \d0|MUXADDR1|OUT[14]~14 (
// Equation(s):
// \d0|MUXADDR1|OUT[14]~14_combout  = (\state_controller|WideOr26~combout  & ((\d0|RegisterFile|SR1_out [14]))) # (!\state_controller|WideOr26~combout  & (\d0|PCreg|D_out [14]))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [14]),
	.datac(\d0|RegisterFile|SR1_out [14]),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[14]~14 .lut_mask = 16'hF0CC;
defparam \d0|MUXADDR1|OUT[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N28
cycloneive_lcell_comb \d0|add1|ADDER_out[14]~28 (
// Equation(s):
// \d0|add1|ADDER_out[14]~28_combout  = ((\d0|MUXADDR2|Mux0~0_combout  $ (\d0|MUXADDR1|OUT[14]~14_combout  $ (!\d0|add1|ADDER_out[13]~27 )))) # (GND)
// \d0|add1|ADDER_out[14]~29  = CARRY((\d0|MUXADDR2|Mux0~0_combout  & ((\d0|MUXADDR1|OUT[14]~14_combout ) # (!\d0|add1|ADDER_out[13]~27 ))) # (!\d0|MUXADDR2|Mux0~0_combout  & (\d0|MUXADDR1|OUT[14]~14_combout  & !\d0|add1|ADDER_out[13]~27 )))

	.dataa(\d0|MUXADDR2|Mux0~0_combout ),
	.datab(\d0|MUXADDR1|OUT[14]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|add1|ADDER_out[13]~27 ),
	.combout(\d0|add1|ADDER_out[14]~28_combout ),
	.cout(\d0|add1|ADDER_out[14]~29 ));
// synopsys translate_off
defparam \d0|add1|ADDER_out[14]~28 .lut_mask = 16'h698E;
defparam \d0|add1|ADDER_out[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N2
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[14]~65 (
// Equation(s):
// \d0|BUS_MUX|DataBus[14]~65_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|PCreg|D_out [14]))) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|add1|ADDER_out[14]~28_combout )))) # (!\d0|BUS_MUX|DataBus[3]~7_combout 
//  & (\d0|BUS_MUX|DataBus[3]~5_combout ))

	.dataa(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datab(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.datac(\d0|add1|ADDER_out[14]~28_combout ),
	.datad(\d0|PCreg|D_out [14]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[14]~65_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[14]~65 .lut_mask = 16'hEC64;
defparam \d0|BUS_MUX|DataBus[14]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N12
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[14] (
// Equation(s):
// \d0|BUS_MUX|DataBus [14] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[14]~65_combout  & (\d0|MDRreg|D_out [14])) # (!\d0|BUS_MUX|DataBus[14]~65_combout  & ((\d0|BUS_MUX|DataBus[14]~64_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[14]~65_combout ))))

	.dataa(\d0|MDRreg|D_out [14]),
	.datab(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datac(\d0|BUS_MUX|DataBus[14]~64_combout ),
	.datad(\d0|BUS_MUX|DataBus[14]~65_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [14]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[14] .lut_mask = 16'hBBC0;
defparam \d0|BUS_MUX|DataBus[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N10
cycloneive_lcell_comb \d0|IRreg|D_out~15 (
// Equation(s):
// \d0|IRreg|D_out~15_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [14])

	.dataa(\resetsync|OUT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|BUS_MUX|DataBus [14]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~15 .lut_mask = 16'h5500;
defparam \d0|IRreg|D_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N20
cycloneive_lcell_comb \d0|IRreg|D_out[14]~feeder (
// Equation(s):
// \d0|IRreg|D_out[14]~feeder_combout  = \d0|IRreg|D_out~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~15_combout ),
	.cin(gnd),
	.combout(\d0|IRreg|D_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out[14]~feeder .lut_mask = 16'hFF00;
defparam \d0|IRreg|D_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N21
dffeas \d0|IRreg|D_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[14] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N0
cycloneive_lcell_comb \hex_driver3|Decoder0~2 (
// Equation(s):
// \hex_driver3|Decoder0~2_combout  = (!\d0|IRreg|D_out [15] & (\d0|IRreg|D_out [12] & (!\d0|IRreg|D_out [13] & !\d0|IRreg|D_out [14])))

	.dataa(\d0|IRreg|D_out [15]),
	.datab(\d0|IRreg|D_out [12]),
	.datac(\d0|IRreg|D_out [13]),
	.datad(\d0|IRreg|D_out [14]),
	.cin(gnd),
	.combout(\hex_driver3|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|Decoder0~2 .lut_mask = 16'h0004;
defparam \hex_driver3|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
cycloneive_lcell_comb \state_controller|State~42 (
// Equation(s):
// \state_controller|State~42_combout  = (\hex_driver3|Decoder0~2_combout  & (!\resetsync|OUT~q  & \state_controller|State.S_32~q ))

	.dataa(\hex_driver3|Decoder0~2_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~42_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~42 .lut_mask = 16'h2200;
defparam \state_controller|State~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N7
dffeas \state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_01 .is_wysiwyg = "true";
defparam \state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N26
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[3]~6 (
// Equation(s):
// \d0|BUS_MUX|DataBus[3]~6_combout  = (!\state_controller|State.S_01~q  & (!\state_controller|State.S_09~q  & !\state_controller|State.S_05~q ))

	.dataa(\state_controller|State.S_01~q ),
	.datab(\state_controller|State.S_09~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[3]~6 .lut_mask = 16'h0011;
defparam \d0|BUS_MUX|DataBus[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N26
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[3]~8 (
// Equation(s):
// \d0|BUS_MUX|DataBus[3]~8_combout  = (!\d0|BUS_MUX|DataBus[3]~7_combout  & (((\state_controller|State.S_23~q ) # (\d0|BUS_MUX|DataBus[3]~5_combout )) # (!\d0|BUS_MUX|DataBus[3]~6_combout )))

	.dataa(\d0|BUS_MUX|DataBus[3]~6_combout ),
	.datab(\state_controller|State.S_23~q ),
	.datac(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.datad(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[3]~8 .lut_mask = 16'h00FD;
defparam \d0|BUS_MUX|DataBus[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y5_N13
dffeas \tr0|Data_read_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[13] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
cycloneive_lcell_comb \d0|MDRreg|D_out~30 (
// Equation(s):
// \d0|MDRreg|D_out~30_combout  = (\d0|MDRreg|D_out~21_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[13]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [13])))))

	.dataa(\d0|MDRreg|D_out~21_combout ),
	.datab(\S[13]~input_o ),
	.datac(\tr0|Data_read_buffer [13]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~30 .lut_mask = 16'h88A0;
defparam \d0|MDRreg|D_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
cycloneive_lcell_comb \d0|MDRreg|D_out~31 (
// Equation(s):
// \d0|MDRreg|D_out~31_combout  = (\d0|MDRreg|D_out~30_combout ) # ((!\resetsync|OUT~q  & (\d0|BUS_MUX|DataBus [13] & !\state_controller|WideOr21~0_combout )))

	.dataa(\d0|MDRreg|D_out~30_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(\d0|BUS_MUX|DataBus [13]),
	.datad(\state_controller|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~31 .lut_mask = 16'hAABA;
defparam \d0|MDRreg|D_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N15
dffeas \d0|MDRreg|D_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[13] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N30
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[13]~61 (
// Equation(s):
// \d0|BUS_MUX|DataBus[13]~61_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [13])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[13]~26_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout 
//  & (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|PCreg|D_out [13]),
	.datab(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datac(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.datad(\d0|add1|ADDER_out[13]~26_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[13]~61_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[13]~61 .lut_mask = 16'hBCB0;
defparam \d0|BUS_MUX|DataBus[13]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N16
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[13]~59 (
// Equation(s):
// \d0|BUS_MUX|DataBus[13]~59_combout  = (!\state_controller|State.S_05~q  & (!\d0|RegisterFile|SR1_out [13] & (!\state_controller|State.S_23~q  & \state_controller|State.S_09~q )))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\d0|RegisterFile|SR1_out [13]),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[13]~59_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[13]~59 .lut_mask = 16'h0100;
defparam \d0|BUS_MUX|DataBus[13]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N6
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[13]~58 (
// Equation(s):
// \d0|BUS_MUX|DataBus[13]~58_combout  = (\d0|RegisterFile|SR1_out [13] & (\state_controller|ALUK [0] & ((\state_controller|ALUK [1]) # (\d0|MUXSR2|OUT[13]~13_combout ))))

	.dataa(\state_controller|ALUK [1]),
	.datab(\d0|RegisterFile|SR1_out [13]),
	.datac(\d0|MUXSR2|OUT[13]~13_combout ),
	.datad(\state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[13]~58_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[13]~58 .lut_mask = 16'hC800;
defparam \d0|BUS_MUX|DataBus[13]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N10
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[13]~60 (
// Equation(s):
// \d0|BUS_MUX|DataBus[13]~60_combout  = (\d0|BUS_MUX|DataBus[13]~59_combout ) # ((\d0|BUS_MUX|DataBus[13]~58_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~26_combout )))

	.dataa(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datab(\d0|BUS_MUX|DataBus[13]~59_combout ),
	.datac(\d0|ALU1|Add0~26_combout ),
	.datad(\d0|BUS_MUX|DataBus[13]~58_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[13]~60_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[13]~60 .lut_mask = 16'hFFEC;
defparam \d0|BUS_MUX|DataBus[13]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N0
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[13] (
// Equation(s):
// \d0|BUS_MUX|DataBus [13] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[13]~61_combout  & (\d0|MDRreg|D_out [13])) # (!\d0|BUS_MUX|DataBus[13]~61_combout  & ((\d0|BUS_MUX|DataBus[13]~60_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[13]~61_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datab(\d0|MDRreg|D_out [13]),
	.datac(\d0|BUS_MUX|DataBus[13]~61_combout ),
	.datad(\d0|BUS_MUX|DataBus[13]~60_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [13]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[13] .lut_mask = 16'hDAD0;
defparam \d0|BUS_MUX|DataBus[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N22
cycloneive_lcell_comb \d0|IRreg|D_out~14 (
// Equation(s):
// \d0|IRreg|D_out~14_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [13])

	.dataa(\resetsync|OUT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|BUS_MUX|DataBus [13]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~14 .lut_mask = 16'h5500;
defparam \d0|IRreg|D_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N12
cycloneive_lcell_comb \d0|MARreg|D_out[13]~feeder (
// Equation(s):
// \d0|MARreg|D_out[13]~feeder_combout  = \d0|IRreg|D_out~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~14_combout ),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[13]~feeder .lut_mask = 16'hFF00;
defparam \d0|MARreg|D_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \d0|MARreg|D_out[7]~0 (
// Equation(s):
// \d0|MARreg|D_out[7]~0_combout  = (\state_controller|State.S_18~q ) # ((\state_controller|State.S_06~q ) # ((\state_controller|State.S_07~q ) # (\resetsync|OUT~q )))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|State.S_06~q ),
	.datac(\state_controller|State.S_07~q ),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[7]~0 .lut_mask = 16'hFFFE;
defparam \d0|MARreg|D_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N13
dffeas \d0|MARreg|D_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MARreg|D_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[13] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N18
cycloneive_lcell_comb \d0|MARreg|D_out[14]~feeder (
// Equation(s):
// \d0|MARreg|D_out[14]~feeder_combout  = \d0|IRreg|D_out~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[14]~feeder .lut_mask = 16'hF0F0;
defparam \d0|MARreg|D_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N19
dffeas \d0|MARreg|D_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MARreg|D_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[14] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N13
dffeas \d0|MARreg|D_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[15] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N16
cycloneive_lcell_comb \d0|MARreg|D_out[12]~feeder (
// Equation(s):
// \d0|MARreg|D_out[12]~feeder_combout  = \d0|IRreg|D_out~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~13_combout ),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[12]~feeder .lut_mask = 16'hFF00;
defparam \d0|MARreg|D_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N17
dffeas \d0|MARreg|D_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MARreg|D_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[12] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N12
cycloneive_lcell_comb \memory_subsystem|Equal0~3 (
// Equation(s):
// \memory_subsystem|Equal0~3_combout  = (\d0|MARreg|D_out [13] & (\d0|MARreg|D_out [14] & (\d0|MARreg|D_out [15] & \d0|MARreg|D_out [12])))

	.dataa(\d0|MARreg|D_out [13]),
	.datab(\d0|MARreg|D_out [14]),
	.datac(\d0|MARreg|D_out [15]),
	.datad(\d0|MARreg|D_out [12]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N22
cycloneive_lcell_comb \d0|MARreg|D_out[1]~feeder (
// Equation(s):
// \d0|MARreg|D_out[1]~feeder_combout  = \d0|IRreg|D_out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[1]~feeder .lut_mask = 16'hF0F0;
defparam \d0|MARreg|D_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N23
dffeas \d0|MARreg|D_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MARreg|D_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[1] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N24
cycloneive_lcell_comb \d0|MARreg|D_out[0]~feeder (
// Equation(s):
// \d0|MARreg|D_out[0]~feeder_combout  = \d0|IRreg|D_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \d0|MARreg|D_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N25
dffeas \d0|MARreg|D_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MARreg|D_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[0] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N9
dffeas \d0|MARreg|D_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[2] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N10
cycloneive_lcell_comb \d0|MARreg|D_out[3]~feeder (
// Equation(s):
// \d0|MARreg|D_out[3]~feeder_combout  = \d0|IRreg|D_out~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~4_combout ),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[3]~feeder .lut_mask = 16'hFF00;
defparam \d0|MARreg|D_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \d0|MARreg|D_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MARreg|D_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[3] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N8
cycloneive_lcell_comb \memory_subsystem|Equal0~0 (
// Equation(s):
// \memory_subsystem|Equal0~0_combout  = (\d0|MARreg|D_out [1] & (\d0|MARreg|D_out [0] & (\d0|MARreg|D_out [2] & \d0|MARreg|D_out [3])))

	.dataa(\d0|MARreg|D_out [1]),
	.datab(\d0|MARreg|D_out [0]),
	.datac(\d0|MARreg|D_out [2]),
	.datad(\d0|MARreg|D_out [3]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N30
cycloneive_lcell_comb \d0|MARreg|D_out[10]~feeder (
// Equation(s):
// \d0|MARreg|D_out[10]~feeder_combout  = \d0|IRreg|D_out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~11_combout ),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[10]~feeder .lut_mask = 16'hFF00;
defparam \d0|MARreg|D_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N31
dffeas \d0|MARreg|D_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MARreg|D_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[10] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N20
cycloneive_lcell_comb \d0|MARreg|D_out[9]~feeder (
// Equation(s):
// \d0|MARreg|D_out[9]~feeder_combout  = \d0|IRreg|D_out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~10_combout ),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[9]~feeder .lut_mask = 16'hFF00;
defparam \d0|MARreg|D_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N21
dffeas \d0|MARreg|D_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MARreg|D_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[9] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N14
cycloneive_lcell_comb \d0|MARreg|D_out[8]~feeder (
// Equation(s):
// \d0|MARreg|D_out[8]~feeder_combout  = \d0|IRreg|D_out~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~9_combout ),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[8]~feeder .lut_mask = 16'hFF00;
defparam \d0|MARreg|D_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N15
dffeas \d0|MARreg|D_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MARreg|D_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[8] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N18
cycloneive_lcell_comb \d0|MARreg|D_out[11]~feeder (
// Equation(s):
// \d0|MARreg|D_out[11]~feeder_combout  = \d0|IRreg|D_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~12_combout ),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[11]~feeder .lut_mask = 16'hFF00;
defparam \d0|MARreg|D_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N19
dffeas \d0|MARreg|D_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MARreg|D_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[11] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N4
cycloneive_lcell_comb \memory_subsystem|Equal0~2 (
// Equation(s):
// \memory_subsystem|Equal0~2_combout  = (\d0|MARreg|D_out [10] & (\d0|MARreg|D_out [9] & (\d0|MARreg|D_out [8] & \d0|MARreg|D_out [11])))

	.dataa(\d0|MARreg|D_out [10]),
	.datab(\d0|MARreg|D_out [9]),
	.datac(\d0|MARreg|D_out [8]),
	.datad(\d0|MARreg|D_out [11]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N26
cycloneive_lcell_comb \d0|MARreg|D_out[5]~feeder (
// Equation(s):
// \d0|MARreg|D_out[5]~feeder_combout  = \d0|IRreg|D_out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~6_combout ),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[5]~feeder .lut_mask = 16'hFF00;
defparam \d0|MARreg|D_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N27
dffeas \d0|MARreg|D_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MARreg|D_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[5] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N11
dffeas \d0|MARreg|D_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[6] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N1
dffeas \d0|MARreg|D_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[7] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N28
cycloneive_lcell_comb \d0|MARreg|D_out[4]~feeder (
// Equation(s):
// \d0|MARreg|D_out[4]~feeder_combout  = \d0|IRreg|D_out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~5_combout ),
	.cin(gnd),
	.combout(\d0|MARreg|D_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MARreg|D_out[4]~feeder .lut_mask = 16'hFF00;
defparam \d0|MARreg|D_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N29
dffeas \d0|MARreg|D_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MARreg|D_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MARreg|D_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MARreg|D_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MARreg|D_out[4] .is_wysiwyg = "true";
defparam \d0|MARreg|D_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N0
cycloneive_lcell_comb \memory_subsystem|Equal0~1 (
// Equation(s):
// \memory_subsystem|Equal0~1_combout  = (\d0|MARreg|D_out [5] & (\d0|MARreg|D_out [6] & (\d0|MARreg|D_out [7] & \d0|MARreg|D_out [4])))

	.dataa(\d0|MARreg|D_out [5]),
	.datab(\d0|MARreg|D_out [6]),
	.datac(\d0|MARreg|D_out [7]),
	.datad(\d0|MARreg|D_out [4]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N2
cycloneive_lcell_comb \memory_subsystem|Equal0~4 (
// Equation(s):
// \memory_subsystem|Equal0~4_combout  = (\memory_subsystem|Equal0~3_combout  & (\memory_subsystem|Equal0~0_combout  & (\memory_subsystem|Equal0~2_combout  & \memory_subsystem|Equal0~1_combout )))

	.dataa(\memory_subsystem|Equal0~3_combout ),
	.datab(\memory_subsystem|Equal0~0_combout ),
	.datac(\memory_subsystem|Equal0~2_combout ),
	.datad(\memory_subsystem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N16
cycloneive_lcell_comb \d0|MDRreg|D_out~28 (
// Equation(s):
// \d0|MDRreg|D_out~28_combout  = (\d0|MDRreg|D_out~21_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[12]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [12])))))

	.dataa(\d0|MDRreg|D_out~21_combout ),
	.datab(\S[12]~input_o ),
	.datac(\tr0|Data_read_buffer [12]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~28 .lut_mask = 16'h88A0;
defparam \d0|MDRreg|D_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N6
cycloneive_lcell_comb \d0|MDRreg|D_out~29 (
// Equation(s):
// \d0|MDRreg|D_out~29_combout  = (\d0|MDRreg|D_out~28_combout ) # ((!\state_controller|WideOr21~0_combout  & (\d0|BUS_MUX|DataBus [12] & !\resetsync|OUT~q )))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\d0|MDRreg|D_out~28_combout ),
	.datac(\d0|BUS_MUX|DataBus [12]),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~29 .lut_mask = 16'hCCDC;
defparam \d0|MDRreg|D_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N7
dffeas \d0|MDRreg|D_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[12] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N18
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[12]~55 (
// Equation(s):
// \d0|BUS_MUX|DataBus[12]~55_combout  = (!\d0|RegisterFile|SR1_out [12] & (\state_controller|State.S_09~q  & (!\state_controller|State.S_23~q  & !\state_controller|State.S_05~q )))

	.dataa(\d0|RegisterFile|SR1_out [12]),
	.datab(\state_controller|State.S_09~q ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[12]~55_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[12]~55 .lut_mask = 16'h0004;
defparam \d0|BUS_MUX|DataBus[12]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N28
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[12]~54 (
// Equation(s):
// \d0|BUS_MUX|DataBus[12]~54_combout  = (\d0|RegisterFile|SR1_out [12] & (\state_controller|ALUK [0] & ((\state_controller|ALUK [1]) # (\d0|MUXSR2|OUT[12]~12_combout ))))

	.dataa(\d0|RegisterFile|SR1_out [12]),
	.datab(\state_controller|ALUK [1]),
	.datac(\state_controller|ALUK [0]),
	.datad(\d0|MUXSR2|OUT[12]~12_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[12]~54_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[12]~54 .lut_mask = 16'hA080;
defparam \d0|BUS_MUX|DataBus[12]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N22
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[12]~56 (
// Equation(s):
// \d0|BUS_MUX|DataBus[12]~56_combout  = (\d0|BUS_MUX|DataBus[12]~55_combout ) # ((\d0|BUS_MUX|DataBus[12]~54_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~24_combout )))

	.dataa(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datab(\d0|BUS_MUX|DataBus[12]~55_combout ),
	.datac(\d0|ALU1|Add0~24_combout ),
	.datad(\d0|BUS_MUX|DataBus[12]~54_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[12]~56 .lut_mask = 16'hFFEC;
defparam \d0|BUS_MUX|DataBus[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N16
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[12]~57 (
// Equation(s):
// \d0|BUS_MUX|DataBus[12]~57_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [12])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[12]~24_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout 
//  & (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|PCreg|D_out [12]),
	.datab(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datac(\d0|add1|ADDER_out[12]~24_combout ),
	.datad(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[12]~57_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[12]~57 .lut_mask = 16'hBBC0;
defparam \d0|BUS_MUX|DataBus[12]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N6
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[12] (
// Equation(s):
// \d0|BUS_MUX|DataBus [12] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[12]~57_combout  & (\d0|MDRreg|D_out [12])) # (!\d0|BUS_MUX|DataBus[12]~57_combout  & ((\d0|BUS_MUX|DataBus[12]~56_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[12]~57_combout ))))

	.dataa(\d0|MDRreg|D_out [12]),
	.datab(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datac(\d0|BUS_MUX|DataBus[12]~56_combout ),
	.datad(\d0|BUS_MUX|DataBus[12]~57_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [12]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[12] .lut_mask = 16'hBBC0;
defparam \d0|BUS_MUX|DataBus[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N12
cycloneive_lcell_comb \d0|IRreg|D_out~13 (
// Equation(s):
// \d0|IRreg|D_out~13_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetsync|OUT~q ),
	.datad(\d0|BUS_MUX|DataBus [12]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~13 .lut_mask = 16'h0F00;
defparam \d0|IRreg|D_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N16
cycloneive_lcell_comb \d0|IRreg|D_out[12]~feeder (
// Equation(s):
// \d0|IRreg|D_out[12]~feeder_combout  = \d0|IRreg|D_out~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|IRreg|D_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out[12]~feeder .lut_mask = 16'hF0F0;
defparam \d0|IRreg|D_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N17
dffeas \d0|IRreg|D_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[12] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N24
cycloneive_lcell_comb \hex_driver3|Decoder0~4 (
// Equation(s):
// \hex_driver3|Decoder0~4_combout  = (!\d0|IRreg|D_out [15] & (\d0|IRreg|D_out [12] & (\d0|IRreg|D_out [13] & \d0|IRreg|D_out [14])))

	.dataa(\d0|IRreg|D_out [15]),
	.datab(\d0|IRreg|D_out [12]),
	.datac(\d0|IRreg|D_out [13]),
	.datad(\d0|IRreg|D_out [14]),
	.cin(gnd),
	.combout(\hex_driver3|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|Decoder0~4 .lut_mask = 16'h4000;
defparam \hex_driver3|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N10
cycloneive_lcell_comb \state_controller|State~46 (
// Equation(s):
// \state_controller|State~46_combout  = (!\resetsync|OUT~q  & (\hex_driver3|Decoder0~4_combout  & \state_controller|State.S_32~q ))

	.dataa(gnd),
	.datab(\resetsync|OUT~q ),
	.datac(\hex_driver3|Decoder0~4_combout ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~46_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~46 .lut_mask = 16'h3000;
defparam \state_controller|State~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N11
dffeas \state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_07 .is_wysiwyg = "true";
defparam \state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \state_controller|State~39 (
// Equation(s):
// \state_controller|State~39_combout  = (\state_controller|State.S_07~q  & !\resetsync|OUT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_07~q ),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~39_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~39 .lut_mask = 16'h00F0;
defparam \state_controller|State~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N9
dffeas \state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_23 .is_wysiwyg = "true";
defparam \state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \state_controller|State~36 (
// Equation(s):
// \state_controller|State~36_combout  = (\state_controller|State.S_23~q  & !\resetsync|OUT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_23~q ),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~36_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~36 .lut_mask = 16'h00F0;
defparam \state_controller|State~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N15
dffeas \state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \state_controller|State~37 (
// Equation(s):
// \state_controller|State~37_combout  = (\state_controller|State.S_16_1~q  & !\resetsync|OUT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_16_1~q ),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~37_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~37 .lut_mask = 16'h00F0;
defparam \state_controller|State~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \state_controller|WideOr28~0 (
// Equation(s):
// \state_controller|WideOr28~0_combout  = (!\state_controller|State.S_16_2~q  & (!\state_controller|State.S_16_1~q  & !\state_controller|State.S_16_3~q ))

	.dataa(gnd),
	.datab(\state_controller|State.S_16_2~q ),
	.datac(\state_controller|State.S_16_1~q ),
	.datad(\state_controller|State.S_16_3~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr28~0 .lut_mask = 16'h0003;
defparam \state_controller|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N12
cycloneive_lcell_comb \d0|MDRreg|D_out~21 (
// Equation(s):
// \d0|MDRreg|D_out~21_combout  = (\state_controller|WideOr21~0_combout  & (!\resetsync|OUT~q  & \state_controller|WideOr28~0_combout ))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(gnd),
	.datad(\state_controller|WideOr28~0_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~21 .lut_mask = 16'h2200;
defparam \d0|MDRreg|D_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y6_N31
dffeas \tr0|Data_read_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[15] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
cycloneive_lcell_comb \d0|MDRreg|D_out~34 (
// Equation(s):
// \d0|MDRreg|D_out~34_combout  = (\d0|MDRreg|D_out~21_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[15]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [15])))))

	.dataa(\S[15]~input_o ),
	.datab(\d0|MDRreg|D_out~21_combout ),
	.datac(\tr0|Data_read_buffer [15]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~34 .lut_mask = 16'h88C0;
defparam \d0|MDRreg|D_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N16
cycloneive_lcell_comb \d0|MDRreg|D_out~35 (
// Equation(s):
// \d0|MDRreg|D_out~35_combout  = (\d0|MDRreg|D_out~34_combout ) # ((!\resetsync|OUT~q  & (!\state_controller|WideOr21~0_combout  & \d0|BUS_MUX|DataBus [15])))

	.dataa(\d0|MDRreg|D_out~34_combout ),
	.datab(\resetsync|OUT~q ),
	.datac(\state_controller|WideOr21~0_combout ),
	.datad(\d0|BUS_MUX|DataBus [15]),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~35 .lut_mask = 16'hABAA;
defparam \d0|MDRreg|D_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N17
dffeas \d0|MDRreg|D_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[15] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N20
cycloneive_lcell_comb \d0|RegisterFile|R5[15]~feeder (
// Equation(s):
// \d0|RegisterFile|R5[15]~feeder_combout  = \d0|IRreg|D_out~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~16_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R5[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R5[15]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R5[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N21
dffeas \d0|RegisterFile|R5[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R5[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R5[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R5[15] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R5[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N23
dffeas \d0|RegisterFile|R7[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R7[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R7[15] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R7[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N20
cycloneive_lcell_comb \d0|RegisterFile|R6[15]~feeder (
// Equation(s):
// \d0|RegisterFile|R6[15]~feeder_combout  = \d0|IRreg|D_out~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R6[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R6[15]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R6[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y5_N21
dffeas \d0|RegisterFile|R6[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R6[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R6[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R6[15] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R6[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N27
dffeas \d0|RegisterFile|R4[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R4[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R4[15] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N26
cycloneive_lcell_comb \d0|RegisterFile|Mux0~0 (
// Equation(s):
// \d0|RegisterFile|Mux0~0_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|R6 [15]) # ((\d0|MUXSR1|OUT[0]~0_combout )))) # (!\d0|MUXSR1|OUT[1]~1_combout  & (((\d0|RegisterFile|R4 [15] & !\d0|MUXSR1|OUT[0]~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[1]~1_combout ),
	.datab(\d0|RegisterFile|R6 [15]),
	.datac(\d0|RegisterFile|R4 [15]),
	.datad(\d0|MUXSR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux0~0 .lut_mask = 16'hAAD8;
defparam \d0|RegisterFile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N22
cycloneive_lcell_comb \d0|RegisterFile|Mux0~1 (
// Equation(s):
// \d0|RegisterFile|Mux0~1_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|Mux0~0_combout  & ((\d0|RegisterFile|R7 [15]))) # (!\d0|RegisterFile|Mux0~0_combout  & (\d0|RegisterFile|R5 [15])))) # (!\d0|MUXSR1|OUT[0]~0_combout  & 
// (((\d0|RegisterFile|Mux0~0_combout ))))

	.dataa(\d0|MUXSR1|OUT[0]~0_combout ),
	.datab(\d0|RegisterFile|R5 [15]),
	.datac(\d0|RegisterFile|R7 [15]),
	.datad(\d0|RegisterFile|Mux0~0_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux0~1 .lut_mask = 16'hF588;
defparam \d0|RegisterFile|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \d0|RegisterFile|R3[15]~feeder (
// Equation(s):
// \d0|RegisterFile|R3[15]~feeder_combout  = \d0|IRreg|D_out~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|RegisterFile|R3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R3[15]~feeder .lut_mask = 16'hF0F0;
defparam \d0|RegisterFile|R3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N1
dffeas \d0|RegisterFile|R3[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R3[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R3[15] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \d0|RegisterFile|R2[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R2[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R2[15] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N27
dffeas \d0|RegisterFile|R1[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IRreg|D_out~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|RegisterFile|R1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R1[15] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N20
cycloneive_lcell_comb \d0|RegisterFile|R0[15]~feeder (
// Equation(s):
// \d0|RegisterFile|R0[15]~feeder_combout  = \d0|IRreg|D_out~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IRreg|D_out~16_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|R0[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|R0[15]~feeder .lut_mask = 16'hFF00;
defparam \d0|RegisterFile|R0[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N21
dffeas \d0|RegisterFile|R0[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|R0[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|RegisterFile|R0[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|R0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|R0[15] .is_wysiwyg = "true";
defparam \d0|RegisterFile|R0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N4
cycloneive_lcell_comb \d0|RegisterFile|Mux0~2 (
// Equation(s):
// \d0|RegisterFile|Mux0~2_combout  = (\d0|MUXSR1|OUT[0]~0_combout  & ((\d0|RegisterFile|R1 [15]) # ((\d0|MUXSR1|OUT[1]~1_combout )))) # (!\d0|MUXSR1|OUT[0]~0_combout  & (((\d0|RegisterFile|R0 [15] & !\d0|MUXSR1|OUT[1]~1_combout ))))

	.dataa(\d0|RegisterFile|R1 [15]),
	.datab(\d0|MUXSR1|OUT[0]~0_combout ),
	.datac(\d0|RegisterFile|R0 [15]),
	.datad(\d0|MUXSR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux0~2 .lut_mask = 16'hCCB8;
defparam \d0|RegisterFile|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \d0|RegisterFile|Mux0~3 (
// Equation(s):
// \d0|RegisterFile|Mux0~3_combout  = (\d0|MUXSR1|OUT[1]~1_combout  & ((\d0|RegisterFile|Mux0~2_combout  & (\d0|RegisterFile|R3 [15])) # (!\d0|RegisterFile|Mux0~2_combout  & ((\d0|RegisterFile|R2 [15]))))) # (!\d0|MUXSR1|OUT[1]~1_combout  & 
// (((\d0|RegisterFile|Mux0~2_combout ))))

	.dataa(\d0|RegisterFile|R3 [15]),
	.datab(\d0|MUXSR1|OUT[1]~1_combout ),
	.datac(\d0|RegisterFile|R2 [15]),
	.datad(\d0|RegisterFile|Mux0~2_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux0~3 .lut_mask = 16'hBBC0;
defparam \d0|RegisterFile|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N14
cycloneive_lcell_comb \d0|RegisterFile|Mux0~4 (
// Equation(s):
// \d0|RegisterFile|Mux0~4_combout  = (\d0|MUXSR1|OUT[2]~2_combout  & (\d0|RegisterFile|Mux0~1_combout )) # (!\d0|MUXSR1|OUT[2]~2_combout  & ((\d0|RegisterFile|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\d0|MUXSR1|OUT[2]~2_combout ),
	.datac(\d0|RegisterFile|Mux0~1_combout ),
	.datad(\d0|RegisterFile|Mux0~3_combout ),
	.cin(gnd),
	.combout(\d0|RegisterFile|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|RegisterFile|Mux0~4 .lut_mask = 16'hF3C0;
defparam \d0|RegisterFile|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N15
dffeas \d0|RegisterFile|SR1_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|RegisterFile|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR1_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR1_out[15] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR1_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N20
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[15]~67 (
// Equation(s):
// \d0|BUS_MUX|DataBus[15]~67_combout  = (!\d0|RegisterFile|SR1_out [15] & (\state_controller|State.S_09~q  & (!\state_controller|State.S_23~q  & !\state_controller|State.S_05~q )))

	.dataa(\d0|RegisterFile|SR1_out [15]),
	.datab(\state_controller|State.S_09~q ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[15]~67_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[15]~67 .lut_mask = 16'h0004;
defparam \d0|BUS_MUX|DataBus[15]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N5
dffeas \d0|RegisterFile|SR2_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|RegisterFile|R0 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|RegisterFile|SR2_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|RegisterFile|SR2_out[15] .is_wysiwyg = "true";
defparam \d0|RegisterFile|SR2_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N26
cycloneive_lcell_comb \d0|MUXSR2|OUT[15]~15 (
// Equation(s):
// \d0|MUXSR2|OUT[15]~15_combout  = (\state_controller|SR2MUX~0_combout  & (\d0|IRreg|D_out [4])) # (!\state_controller|SR2MUX~0_combout  & ((\d0|RegisterFile|SR2_out [15])))

	.dataa(gnd),
	.datab(\d0|IRreg|D_out [4]),
	.datac(\d0|RegisterFile|SR2_out [15]),
	.datad(\state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\d0|MUXSR2|OUT[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXSR2|OUT[15]~15 .lut_mask = 16'hCCF0;
defparam \d0|MUXSR2|OUT[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
cycloneive_lcell_comb \d0|ALU1|Add0~30 (
// Equation(s):
// \d0|ALU1|Add0~30_combout  = \d0|RegisterFile|SR1_out [15] $ (\d0|ALU1|Add0~29  $ (\d0|MUXSR2|OUT[15]~15_combout ))

	.dataa(gnd),
	.datab(\d0|RegisterFile|SR1_out [15]),
	.datac(gnd),
	.datad(\d0|MUXSR2|OUT[15]~15_combout ),
	.cin(\d0|ALU1|Add0~29 ),
	.combout(\d0|ALU1|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ALU1|Add0~30 .lut_mask = 16'hC33C;
defparam \d0|ALU1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N6
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[15]~66 (
// Equation(s):
// \d0|BUS_MUX|DataBus[15]~66_combout  = (\d0|RegisterFile|SR1_out [15] & (\state_controller|ALUK [0] & ((\state_controller|ALUK [1]) # (\d0|MUXSR2|OUT[15]~15_combout ))))

	.dataa(\state_controller|ALUK [1]),
	.datab(\d0|RegisterFile|SR1_out [15]),
	.datac(\d0|MUXSR2|OUT[15]~15_combout ),
	.datad(\state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[15]~66_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[15]~66 .lut_mask = 16'hC800;
defparam \d0|BUS_MUX|DataBus[15]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N22
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[15]~68 (
// Equation(s):
// \d0|BUS_MUX|DataBus[15]~68_combout  = (\d0|BUS_MUX|DataBus[15]~67_combout ) # ((\d0|BUS_MUX|DataBus[15]~66_combout ) # ((\d0|BUS_MUX|DataBus[0]~2_combout  & \d0|ALU1|Add0~30_combout )))

	.dataa(\d0|BUS_MUX|DataBus[0]~2_combout ),
	.datab(\d0|BUS_MUX|DataBus[15]~67_combout ),
	.datac(\d0|ALU1|Add0~30_combout ),
	.datad(\d0|BUS_MUX|DataBus[15]~66_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[15]~68_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[15]~68 .lut_mask = 16'hFFEC;
defparam \d0|BUS_MUX|DataBus[15]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N30
cycloneive_lcell_comb \d0|PCplusplus|PC_out[15]~30 (
// Equation(s):
// \d0|PCplusplus|PC_out[15]~30_combout  = \d0|PCreg|D_out [15] $ (\d0|PCplusplus|PC_out[14]~29 )

	.dataa(\d0|PCreg|D_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\d0|PCplusplus|PC_out[14]~29 ),
	.combout(\d0|PCplusplus|PC_out[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|PC_out[15]~30 .lut_mask = 16'h5A5A;
defparam \d0|PCplusplus|PC_out[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N26
cycloneive_lcell_comb \d0|MUXADDR1|OUT[15]~15 (
// Equation(s):
// \d0|MUXADDR1|OUT[15]~15_combout  = (\state_controller|WideOr26~combout  & ((\d0|RegisterFile|SR1_out [15]))) # (!\state_controller|WideOr26~combout  & (\d0|PCreg|D_out [15]))

	.dataa(gnd),
	.datab(\d0|PCreg|D_out [15]),
	.datac(\d0|RegisterFile|SR1_out [15]),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|MUXADDR1|OUT[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MUXADDR1|OUT[15]~15 .lut_mask = 16'hF0CC;
defparam \d0|MUXADDR1|OUT[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N30
cycloneive_lcell_comb \d0|add1|ADDER_out[15]~30 (
// Equation(s):
// \d0|add1|ADDER_out[15]~30_combout  = \d0|MUXADDR1|OUT[15]~15_combout  $ (\d0|add1|ADDER_out[14]~29  $ (\d0|MUXADDR2|Mux0~0_combout ))

	.dataa(gnd),
	.datab(\d0|MUXADDR1|OUT[15]~15_combout ),
	.datac(gnd),
	.datad(\d0|MUXADDR2|Mux0~0_combout ),
	.cin(\d0|add1|ADDER_out[14]~29 ),
	.combout(\d0|add1|ADDER_out[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|add1|ADDER_out[15]~30 .lut_mask = 16'hC33C;
defparam \d0|add1|ADDER_out[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N6
cycloneive_lcell_comb \d0|PCplusplus|Add0~45 (
// Equation(s):
// \d0|PCplusplus|Add0~45_combout  = (\state_controller|State.S_21~q  & (((\d0|add1|ADDER_out[15]~30_combout )))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & ((\d0|add1|ADDER_out[15]~30_combout ))) # 
// (!\state_controller|State.S_22~q  & (\d0|PCplusplus|PC_out[15]~30_combout ))))

	.dataa(\d0|PCplusplus|PC_out[15]~30_combout ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\d0|add1|ADDER_out[15]~30_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~45 .lut_mask = 16'hF0E2;
defparam \d0|PCplusplus|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N28
cycloneive_lcell_comb \d0|PCplusplus|Add0~38 (
// Equation(s):
// \d0|PCplusplus|Add0~38_combout  = (!\resetsync|OUT~q  & ((\state_controller|State.S_12~q  & (\d0|BUS_MUX|DataBus [15])) # (!\state_controller|State.S_12~q  & ((\d0|PCplusplus|Add0~45_combout )))))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\d0|BUS_MUX|DataBus [15]),
	.datad(\d0|PCplusplus|Add0~45_combout ),
	.cin(gnd),
	.combout(\d0|PCplusplus|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCplusplus|Add0~38 .lut_mask = 16'h5140;
defparam \d0|PCplusplus|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N29
dffeas \d0|PCreg|D_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PCplusplus|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|PCreg|D_out[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PCreg|D_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PCreg|D_out[15] .is_wysiwyg = "true";
defparam \d0|PCreg|D_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N24
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[15]~69 (
// Equation(s):
// \d0|BUS_MUX|DataBus[15]~69_combout  = (\d0|BUS_MUX|DataBus[3]~7_combout  & ((\d0|BUS_MUX|DataBus[3]~5_combout  & (\d0|PCreg|D_out [15])) # (!\d0|BUS_MUX|DataBus[3]~5_combout  & ((\d0|add1|ADDER_out[15]~30_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~7_combout 
//  & (((\d0|BUS_MUX|DataBus[3]~5_combout ))))

	.dataa(\d0|BUS_MUX|DataBus[3]~7_combout ),
	.datab(\d0|PCreg|D_out [15]),
	.datac(\d0|add1|ADDER_out[15]~30_combout ),
	.datad(\d0|BUS_MUX|DataBus[3]~5_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus[15]~69_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[15]~69 .lut_mask = 16'hDDA0;
defparam \d0|BUS_MUX|DataBus[15]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N14
cycloneive_lcell_comb \d0|BUS_MUX|DataBus[15] (
// Equation(s):
// \d0|BUS_MUX|DataBus [15] = (\d0|BUS_MUX|DataBus[3]~8_combout  & ((\d0|BUS_MUX|DataBus[15]~69_combout  & (\d0|MDRreg|D_out [15])) # (!\d0|BUS_MUX|DataBus[15]~69_combout  & ((\d0|BUS_MUX|DataBus[15]~68_combout ))))) # (!\d0|BUS_MUX|DataBus[3]~8_combout  & 
// (((\d0|BUS_MUX|DataBus[15]~69_combout ))))

	.dataa(\d0|MDRreg|D_out [15]),
	.datab(\d0|BUS_MUX|DataBus[3]~8_combout ),
	.datac(\d0|BUS_MUX|DataBus[15]~68_combout ),
	.datad(\d0|BUS_MUX|DataBus[15]~69_combout ),
	.cin(gnd),
	.combout(\d0|BUS_MUX|DataBus [15]),
	.cout());
// synopsys translate_off
defparam \d0|BUS_MUX|DataBus[15] .lut_mask = 16'hBBC0;
defparam \d0|BUS_MUX|DataBus[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N0
cycloneive_lcell_comb \d0|IRreg|D_out~16 (
// Equation(s):
// \d0|IRreg|D_out~16_combout  = (!\resetsync|OUT~q  & \d0|BUS_MUX|DataBus [15])

	.dataa(\resetsync|OUT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|BUS_MUX|DataBus [15]),
	.cin(gnd),
	.combout(\d0|IRreg|D_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out~16 .lut_mask = 16'h5500;
defparam \d0|IRreg|D_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N24
cycloneive_lcell_comb \d0|IRreg|D_out[15]~feeder (
// Equation(s):
// \d0|IRreg|D_out[15]~feeder_combout  = \d0|IRreg|D_out~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|IRreg|D_out~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|IRreg|D_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IRreg|D_out[15]~feeder .lut_mask = 16'hF0F0;
defparam \d0|IRreg|D_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N25
dffeas \d0|IRreg|D_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IRreg|D_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|IRreg|D_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IRreg|D_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IRreg|D_out[15] .is_wysiwyg = "true";
defparam \d0|IRreg|D_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N22
cycloneive_lcell_comb \hex_driver3|Decoder0~3 (
// Equation(s):
// \hex_driver3|Decoder0~3_combout  = (!\d0|IRreg|D_out [15] & (!\d0|IRreg|D_out [12] & (!\d0|IRreg|D_out [13] & \d0|IRreg|D_out [14])))

	.dataa(\d0|IRreg|D_out [15]),
	.datab(\d0|IRreg|D_out [12]),
	.datac(\d0|IRreg|D_out [13]),
	.datad(\d0|IRreg|D_out [14]),
	.cin(gnd),
	.combout(\hex_driver3|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|Decoder0~3 .lut_mask = 16'h0100;
defparam \hex_driver3|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \state_controller|State~43 (
// Equation(s):
// \state_controller|State~43_combout  = (!\resetsync|OUT~q  & (\hex_driver3|Decoder0~3_combout  & \state_controller|State.S_32~q ))

	.dataa(\resetsync|OUT~q ),
	.datab(\hex_driver3|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~43_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~43 .lut_mask = 16'h4400;
defparam \state_controller|State~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_04 .is_wysiwyg = "true";
defparam \state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \state_controller|State~49 (
// Equation(s):
// \state_controller|State~49_combout  = (!\resetsync|OUT~q  & \state_controller|State.S_04~q )

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|State.S_04~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~49_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~49 .lut_mask = 16'h4444;
defparam \state_controller|State~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N1
dffeas \state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_21 .is_wysiwyg = "true";
defparam \state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N0
cycloneive_lcell_comb \d0|PCreg|D_out[3]~0 (
// Equation(s):
// \d0|PCreg|D_out[3]~0_combout  = (!\state_controller|State.S_21~q  & !\state_controller|State.S_22~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_21~q ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\d0|PCreg|D_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PCreg|D_out[3]~0 .lut_mask = 16'h000F;
defparam \d0|PCreg|D_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \contsync|OUT~0 (
// Equation(s):
// \contsync|OUT~0_combout  = !\Continue~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\contsync|OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \contsync|OUT~0 .lut_mask = 16'h00FF;
defparam \contsync|OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \contsync|OUT (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\contsync|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\contsync|OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \contsync|OUT .is_wysiwyg = "true";
defparam \contsync|OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N10
cycloneive_lcell_comb \hex_driver3|Decoder0~8 (
// Equation(s):
// \hex_driver3|Decoder0~8_combout  = (\d0|IRreg|D_out [15] & (\d0|IRreg|D_out [12] & (!\d0|IRreg|D_out [13] & \d0|IRreg|D_out [14])))

	.dataa(\d0|IRreg|D_out [15]),
	.datab(\d0|IRreg|D_out [12]),
	.datac(\d0|IRreg|D_out [13]),
	.datad(\d0|IRreg|D_out [14]),
	.cin(gnd),
	.combout(\hex_driver3|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|Decoder0~8 .lut_mask = 16'h0800;
defparam \hex_driver3|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \state_controller|Selector0~0 (
// Equation(s):
// \state_controller|Selector0~0_combout  = (\contsync|OUT~q  & (\state_controller|State.S_32~q  & ((\hex_driver3|Decoder0~8_combout )))) # (!\contsync|OUT~q  & ((\state_controller|State.PauseIR1~q ) # ((\state_controller|State.S_32~q  & 
// \hex_driver3|Decoder0~8_combout ))))

	.dataa(\contsync|OUT~q ),
	.datab(\state_controller|State.S_32~q ),
	.datac(\state_controller|State.PauseIR1~q ),
	.datad(\hex_driver3|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector0~0 .lut_mask = 16'hDC50;
defparam \state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resetsync|OUT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \state_controller|State~53 (
// Equation(s):
// \state_controller|State~53_combout  = (\contsync|OUT~q  & (!\resetsync|OUT~q  & ((\state_controller|State.PauseIR1~q ) # (\state_controller|State.PauseIR2~q ))))

	.dataa(\contsync|OUT~q ),
	.datab(\state_controller|State.PauseIR1~q ),
	.datac(\state_controller|State.PauseIR2~q ),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~53_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~53 .lut_mask = 16'h00A8;
defparam \state_controller|State~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \runsync|OUT~0 (
// Equation(s):
// \runsync|OUT~0_combout  = !\Run~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\runsync|OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \runsync|OUT~0 .lut_mask = 16'h00FF;
defparam \runsync|OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N19
dffeas \runsync|OUT (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\runsync|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\runsync|OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \runsync|OUT .is_wysiwyg = "true";
defparam \runsync|OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \state_controller|State~54 (
// Equation(s):
// \state_controller|State~54_combout  = (!\resetsync|OUT~q  & ((\runsync|OUT~q ) # (\state_controller|State.Halted~q )))

	.dataa(gnd),
	.datab(\runsync|OUT~q ),
	.datac(\state_controller|State.Halted~q ),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~54_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~54 .lut_mask = 16'h00FC;
defparam \state_controller|State~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N9
dffeas \state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.Halted .is_wysiwyg = "true";
defparam \state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \state_controller|Selector2~1 (
// Equation(s):
// \state_controller|Selector2~1_combout  = (\contsync|OUT~q  & (((!\state_controller|State.Halted~q  & \runsync|OUT~q )))) # (!\contsync|OUT~q  & ((\state_controller|State.PauseIR2~q ) # ((!\state_controller|State.Halted~q  & \runsync|OUT~q ))))

	.dataa(\contsync|OUT~q ),
	.datab(\state_controller|State.PauseIR2~q ),
	.datac(\state_controller|State.Halted~q ),
	.datad(\runsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~1 .lut_mask = 16'h4F44;
defparam \state_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \state_controller|Selector2~2 (
// Equation(s):
// \state_controller|Selector2~2_combout  = ((\state_controller|Selector2~1_combout ) # ((\state_controller|State.S_12~q ) # (\state_controller|State.S_16_3~q ))) # (!\d0|PCreg|D_out[3]~0_combout )

	.dataa(\d0|PCreg|D_out[3]~0_combout ),
	.datab(\state_controller|Selector2~1_combout ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\state_controller|State.S_16_3~q ),
	.cin(gnd),
	.combout(\state_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~2 .lut_mask = 16'hFFFD;
defparam \state_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N18
cycloneive_lcell_comb \state_controller|WideOr0~0 (
// Equation(s):
// \state_controller|WideOr0~0_combout  = (\d0|IRreg|D_out [13] & (((\d0|IRreg|D_out [15])) # (!\d0|IRreg|D_out [14]))) # (!\d0|IRreg|D_out [13] & (!\d0|IRreg|D_out [14] & (!\d0|IRreg|D_out [12] & \d0|IRreg|D_out [15])))

	.dataa(\d0|IRreg|D_out [13]),
	.datab(\d0|IRreg|D_out [14]),
	.datac(\d0|IRreg|D_out [12]),
	.datad(\d0|IRreg|D_out [15]),
	.cin(gnd),
	.combout(\state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr0~0 .lut_mask = 16'hAB22;
defparam \state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneive_lcell_comb \state_controller|Selector2~0 (
// Equation(s):
// \state_controller|Selector2~0_combout  = (\state_controller|State.S_00~q  & (((\state_controller|WideOr0~0_combout  & \state_controller|State.S_32~q )) # (!\d0|brben|BEN~q ))) # (!\state_controller|State.S_00~q  & (\state_controller|WideOr0~0_combout  & 
// (\state_controller|State.S_32~q )))

	.dataa(\state_controller|State.S_00~q ),
	.datab(\state_controller|WideOr0~0_combout ),
	.datac(\state_controller|State.S_32~q ),
	.datad(\d0|brben|BEN~q ),
	.cin(gnd),
	.combout(\state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~0 .lut_mask = 16'hC0EA;
defparam \state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \state_controller|Selector2~3 (
// Equation(s):
// \state_controller|Selector2~3_combout  = (\state_controller|Selector2~2_combout ) # ((\state_controller|State.S_27~q ) # ((\state_controller|Selector2~0_combout ) # (!\d0|BUS_MUX|DataBus[3]~6_combout )))

	.dataa(\state_controller|Selector2~2_combout ),
	.datab(\state_controller|State.S_27~q ),
	.datac(\d0|BUS_MUX|DataBus[3]~6_combout ),
	.datad(\state_controller|Selector2~0_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~3 .lut_mask = 16'hFFEF;
defparam \state_controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N21
dffeas \state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resetsync|OUT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_18 .is_wysiwyg = "true";
defparam \state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \state_controller|State~34 (
// Equation(s):
// \state_controller|State~34_combout  = (\state_controller|State.S_18~q  & !\resetsync|OUT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_18~q ),
	.datad(\resetsync|OUT~q ),
	.cin(gnd),
	.combout(\state_controller|State~34_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~34 .lut_mask = 16'h00F0;
defparam \state_controller|State~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N7
dffeas \state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \state_controller|WideOr21~0 (
// Equation(s):
// \state_controller|WideOr21~0_combout  = (\state_controller|State.S_33_1~q ) # ((\state_controller|State.S_25_1~q ) # ((\state_controller|State.S_33_2~q ) # (\state_controller|State.S_25_2~q )))

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(\state_controller|State.S_25_1~q ),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\state_controller|State.S_25_2~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr21~0 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \tr0|Data_read_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[0] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_lcell_comb \d0|MDRreg|D_out~2 (
// Equation(s):
// \d0|MDRreg|D_out~2_combout  = (\d0|MDRreg|D_out~36_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[0]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [0])))))

	.dataa(\S[0]~input_o ),
	.datab(\d0|MDRreg|D_out~36_combout ),
	.datac(\tr0|Data_read_buffer [0]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~2 .lut_mask = 16'h88C0;
defparam \d0|MDRreg|D_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \d0|MDRreg|D_out~3 (
// Equation(s):
// \d0|MDRreg|D_out~3_combout  = (!\resetsync|OUT~q  & ((\d0|MDRreg|D_out~2_combout ) # ((!\state_controller|WideOr21~0_combout  & \d0|BUS_MUX|DataBus [0]))))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|WideOr21~0_combout ),
	.datac(\d0|BUS_MUX|DataBus [0]),
	.datad(\d0|MDRreg|D_out~2_combout ),
	.cin(gnd),
	.combout(\d0|MDRreg|D_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDRreg|D_out~3 .lut_mask = 16'h5510;
defparam \d0|MDRreg|D_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \d0|MDRreg|D_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDRreg|D_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDRreg|D_out[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDRreg|D_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDRreg|D_out[0] .is_wysiwyg = "true";
defparam \d0|MDRreg|D_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \tr0|Data_write_buffer[0]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[0]~feeder_combout  = \d0|MDRreg|D_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDRreg|D_out [0]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[0]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \tr0|Data_write_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[0] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \wesync|OUT~0 (
// Equation(s):
// \wesync|OUT~0_combout  = (\resetsync|OUT~q ) # ((!\state_controller|State.S_16_2~q  & (!\state_controller|State.S_16_1~q  & !\state_controller|State.S_16_3~q )))

	.dataa(\resetsync|OUT~q ),
	.datab(\state_controller|State.S_16_2~q ),
	.datac(\state_controller|State.S_16_1~q ),
	.datad(\state_controller|State.S_16_3~q ),
	.cin(gnd),
	.combout(\wesync|OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \wesync|OUT~0 .lut_mask = 16'hAAAB;
defparam \wesync|OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N19
dffeas \wesync|OUT (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\wesync|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wesync|OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wesync|OUT .is_wysiwyg = "true";
defparam \wesync|OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y4_N28
cycloneive_lcell_comb \tr0|Data_write_buffer[1]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[1]~feeder_combout  = \d0|MDRreg|D_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDRreg|D_out [1]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y4_N29
dffeas \tr0|Data_write_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[1] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
cycloneive_lcell_comb \tr0|Data_write_buffer[2]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[2]~feeder_combout  = \d0|MDRreg|D_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDRreg|D_out [2]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[2]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N9
dffeas \tr0|Data_write_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[2] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
cycloneive_lcell_comb \tr0|Data_write_buffer[3]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[3]~feeder_combout  = \d0|MDRreg|D_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|MDRreg|D_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[3]~feeder .lut_mask = 16'hF0F0;
defparam \tr0|Data_write_buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \tr0|Data_write_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[3] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N13
dffeas \tr0|Data_write_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MDRreg|D_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[4] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneive_lcell_comb \tr0|Data_write_buffer[5]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[5]~feeder_combout  = \d0|MDRreg|D_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDRreg|D_out [5]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[5]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N5
dffeas \tr0|Data_write_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[5] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \tr0|Data_write_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MDRreg|D_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[6] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N29
dffeas \tr0|Data_write_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MDRreg|D_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[7] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N4
cycloneive_lcell_comb \tr0|Data_write_buffer[8]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[8]~feeder_combout  = \d0|MDRreg|D_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDRreg|D_out [8]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[8]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N5
dffeas \tr0|Data_write_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[8] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_lcell_comb \tr0|Data_write_buffer[9]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[9]~feeder_combout  = \d0|MDRreg|D_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDRreg|D_out [9]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \tr0|Data_write_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[9] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N1
dffeas \tr0|Data_write_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MDRreg|D_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[10] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N22
cycloneive_lcell_comb \tr0|Data_write_buffer[11]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[11]~feeder_combout  = \d0|MDRreg|D_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDRreg|D_out [11]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[11]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N23
dffeas \tr0|Data_write_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[11] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N2
cycloneive_lcell_comb \tr0|Data_write_buffer[12]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[12]~feeder_combout  = \d0|MDRreg|D_out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDRreg|D_out [12]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[12]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N3
dffeas \tr0|Data_write_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[12] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N5
dffeas \tr0|Data_write_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MDRreg|D_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[13] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N25
dffeas \tr0|Data_write_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MDRreg|D_out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[14] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
cycloneive_lcell_comb \tr0|Data_write_buffer[15]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[15]~feeder_combout  = \d0|MDRreg|D_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDRreg|D_out [15]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N19
dffeas \tr0|Data_write_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[15] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N4
cycloneive_lcell_comb \hex_driver0|WideOr6~0 (
// Equation(s):
// \hex_driver0|WideOr6~0_combout  = (\d0|IRreg|D_out [3] & (\d0|IRreg|D_out [0] & (\d0|IRreg|D_out [2] $ (\d0|IRreg|D_out [1])))) # (!\d0|IRreg|D_out [3] & (!\d0|IRreg|D_out [1] & (\d0|IRreg|D_out [0] $ (\d0|IRreg|D_out [2]))))

	.dataa(\d0|IRreg|D_out [0]),
	.datab(\d0|IRreg|D_out [3]),
	.datac(\d0|IRreg|D_out [2]),
	.datad(\d0|IRreg|D_out [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr6~0 .lut_mask = 16'h0892;
defparam \hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N14
cycloneive_lcell_comb \hex_driver0|WideOr5~0 (
// Equation(s):
// \hex_driver0|WideOr5~0_combout  = (\d0|IRreg|D_out [3] & ((\d0|IRreg|D_out [0] & ((\d0|IRreg|D_out [1]))) # (!\d0|IRreg|D_out [0] & (\d0|IRreg|D_out [2])))) # (!\d0|IRreg|D_out [3] & (\d0|IRreg|D_out [2] & (\d0|IRreg|D_out [0] $ (\d0|IRreg|D_out [1]))))

	.dataa(\d0|IRreg|D_out [0]),
	.datab(\d0|IRreg|D_out [3]),
	.datac(\d0|IRreg|D_out [2]),
	.datad(\d0|IRreg|D_out [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr5~0 .lut_mask = 16'hD860;
defparam \hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N8
cycloneive_lcell_comb \hex_driver0|WideOr4~0 (
// Equation(s):
// \hex_driver0|WideOr4~0_combout  = (\d0|IRreg|D_out [3] & (\d0|IRreg|D_out [2] & ((\d0|IRreg|D_out [1]) # (!\d0|IRreg|D_out [0])))) # (!\d0|IRreg|D_out [3] & (!\d0|IRreg|D_out [0] & (!\d0|IRreg|D_out [2] & \d0|IRreg|D_out [1])))

	.dataa(\d0|IRreg|D_out [0]),
	.datab(\d0|IRreg|D_out [3]),
	.datac(\d0|IRreg|D_out [2]),
	.datad(\d0|IRreg|D_out [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr4~0 .lut_mask = 16'hC140;
defparam \hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N26
cycloneive_lcell_comb \hex_driver0|WideOr3~0 (
// Equation(s):
// \hex_driver0|WideOr3~0_combout  = (\d0|IRreg|D_out [1] & ((\d0|IRreg|D_out [0] & ((\d0|IRreg|D_out [2]))) # (!\d0|IRreg|D_out [0] & (\d0|IRreg|D_out [3] & !\d0|IRreg|D_out [2])))) # (!\d0|IRreg|D_out [1] & (!\d0|IRreg|D_out [3] & (\d0|IRreg|D_out [0] $ 
// (\d0|IRreg|D_out [2]))))

	.dataa(\d0|IRreg|D_out [0]),
	.datab(\d0|IRreg|D_out [3]),
	.datac(\d0|IRreg|D_out [2]),
	.datad(\d0|IRreg|D_out [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr3~0 .lut_mask = 16'hA412;
defparam \hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N12
cycloneive_lcell_comb \hex_driver0|WideOr2~0 (
// Equation(s):
// \hex_driver0|WideOr2~0_combout  = (\d0|IRreg|D_out [1] & (\d0|IRreg|D_out [0] & (!\d0|IRreg|D_out [3]))) # (!\d0|IRreg|D_out [1] & ((\d0|IRreg|D_out [2] & ((!\d0|IRreg|D_out [3]))) # (!\d0|IRreg|D_out [2] & (\d0|IRreg|D_out [0]))))

	.dataa(\d0|IRreg|D_out [0]),
	.datab(\d0|IRreg|D_out [3]),
	.datac(\d0|IRreg|D_out [2]),
	.datad(\d0|IRreg|D_out [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr2~0 .lut_mask = 16'h223A;
defparam \hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N22
cycloneive_lcell_comb \hex_driver0|WideOr1~0 (
// Equation(s):
// \hex_driver0|WideOr1~0_combout  = (\d0|IRreg|D_out [0] & (\d0|IRreg|D_out [3] $ (((\d0|IRreg|D_out [1]) # (!\d0|IRreg|D_out [2]))))) # (!\d0|IRreg|D_out [0] & (!\d0|IRreg|D_out [3] & (!\d0|IRreg|D_out [2] & \d0|IRreg|D_out [1])))

	.dataa(\d0|IRreg|D_out [0]),
	.datab(\d0|IRreg|D_out [3]),
	.datac(\d0|IRreg|D_out [2]),
	.datad(\d0|IRreg|D_out [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr1~0 .lut_mask = 16'h2382;
defparam \hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N0
cycloneive_lcell_comb \hex_driver0|WideOr0~0 (
// Equation(s):
// \hex_driver0|WideOr0~0_combout  = (\d0|IRreg|D_out [0] & ((\d0|IRreg|D_out [3]) # (\d0|IRreg|D_out [2] $ (\d0|IRreg|D_out [1])))) # (!\d0|IRreg|D_out [0] & ((\d0|IRreg|D_out [1]) # (\d0|IRreg|D_out [3] $ (\d0|IRreg|D_out [2]))))

	.dataa(\d0|IRreg|D_out [0]),
	.datab(\d0|IRreg|D_out [3]),
	.datac(\d0|IRreg|D_out [2]),
	.datad(\d0|IRreg|D_out [1]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr0~0 .lut_mask = 16'hDFBC;
defparam \hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N16
cycloneive_lcell_comb \hex_driver1|WideOr6~0 (
// Equation(s):
// \hex_driver1|WideOr6~0_combout  = (\d0|IRreg|D_out [6] & (!\d0|IRreg|D_out [5] & (\d0|IRreg|D_out [4] $ (!\d0|IRreg|D_out [7])))) # (!\d0|IRreg|D_out [6] & (\d0|IRreg|D_out [4] & (\d0|IRreg|D_out [5] $ (!\d0|IRreg|D_out [7]))))

	.dataa(\d0|IRreg|D_out [6]),
	.datab(\d0|IRreg|D_out [5]),
	.datac(\d0|IRreg|D_out [4]),
	.datad(\d0|IRreg|D_out [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr6~0 .lut_mask = 16'h6012;
defparam \hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N2
cycloneive_lcell_comb \hex_driver1|WideOr5~0 (
// Equation(s):
// \hex_driver1|WideOr5~0_combout  = (\d0|IRreg|D_out [5] & ((\d0|IRreg|D_out [4] & ((\d0|IRreg|D_out [7]))) # (!\d0|IRreg|D_out [4] & (\d0|IRreg|D_out [6])))) # (!\d0|IRreg|D_out [5] & (\d0|IRreg|D_out [6] & (\d0|IRreg|D_out [4] $ (\d0|IRreg|D_out [7]))))

	.dataa(\d0|IRreg|D_out [6]),
	.datab(\d0|IRreg|D_out [5]),
	.datac(\d0|IRreg|D_out [4]),
	.datad(\d0|IRreg|D_out [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr5~0 .lut_mask = 16'hCA28;
defparam \hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N12
cycloneive_lcell_comb \hex_driver1|WideOr4~0 (
// Equation(s):
// \hex_driver1|WideOr4~0_combout  = (\d0|IRreg|D_out [6] & (\d0|IRreg|D_out [7] & ((\d0|IRreg|D_out [5]) # (!\d0|IRreg|D_out [4])))) # (!\d0|IRreg|D_out [6] & (\d0|IRreg|D_out [5] & (!\d0|IRreg|D_out [4] & !\d0|IRreg|D_out [7])))

	.dataa(\d0|IRreg|D_out [6]),
	.datab(\d0|IRreg|D_out [5]),
	.datac(\d0|IRreg|D_out [4]),
	.datad(\d0|IRreg|D_out [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr4~0 .lut_mask = 16'h8A04;
defparam \hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N22
cycloneive_lcell_comb \hex_driver1|WideOr3~0 (
// Equation(s):
// \hex_driver1|WideOr3~0_combout  = (\d0|IRreg|D_out [5] & ((\d0|IRreg|D_out [6] & (\d0|IRreg|D_out [4])) # (!\d0|IRreg|D_out [6] & (!\d0|IRreg|D_out [4] & \d0|IRreg|D_out [7])))) # (!\d0|IRreg|D_out [5] & (!\d0|IRreg|D_out [7] & (\d0|IRreg|D_out [6] $ 
// (\d0|IRreg|D_out [4]))))

	.dataa(\d0|IRreg|D_out [6]),
	.datab(\d0|IRreg|D_out [5]),
	.datac(\d0|IRreg|D_out [4]),
	.datad(\d0|IRreg|D_out [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr3~0 .lut_mask = 16'h8492;
defparam \hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N8
cycloneive_lcell_comb \hex_driver1|WideOr2~0 (
// Equation(s):
// \hex_driver1|WideOr2~0_combout  = (\d0|IRreg|D_out [5] & (((\d0|IRreg|D_out [4] & !\d0|IRreg|D_out [7])))) # (!\d0|IRreg|D_out [5] & ((\d0|IRreg|D_out [6] & ((!\d0|IRreg|D_out [7]))) # (!\d0|IRreg|D_out [6] & (\d0|IRreg|D_out [4]))))

	.dataa(\d0|IRreg|D_out [6]),
	.datab(\d0|IRreg|D_out [5]),
	.datac(\d0|IRreg|D_out [4]),
	.datad(\d0|IRreg|D_out [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr2~0 .lut_mask = 16'h10F2;
defparam \hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N14
cycloneive_lcell_comb \hex_driver1|WideOr1~0 (
// Equation(s):
// \hex_driver1|WideOr1~0_combout  = (\d0|IRreg|D_out [6] & (\d0|IRreg|D_out [4] & (\d0|IRreg|D_out [5] $ (\d0|IRreg|D_out [7])))) # (!\d0|IRreg|D_out [6] & (!\d0|IRreg|D_out [7] & ((\d0|IRreg|D_out [5]) # (\d0|IRreg|D_out [4]))))

	.dataa(\d0|IRreg|D_out [6]),
	.datab(\d0|IRreg|D_out [5]),
	.datac(\d0|IRreg|D_out [4]),
	.datad(\d0|IRreg|D_out [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr1~0 .lut_mask = 16'h20D4;
defparam \hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N0
cycloneive_lcell_comb \hex_driver1|WideOr0~0 (
// Equation(s):
// \hex_driver1|WideOr0~0_combout  = (\d0|IRreg|D_out [4] & ((\d0|IRreg|D_out [7]) # (\d0|IRreg|D_out [6] $ (\d0|IRreg|D_out [5])))) # (!\d0|IRreg|D_out [4] & ((\d0|IRreg|D_out [5]) # (\d0|IRreg|D_out [6] $ (\d0|IRreg|D_out [7]))))

	.dataa(\d0|IRreg|D_out [6]),
	.datab(\d0|IRreg|D_out [5]),
	.datac(\d0|IRreg|D_out [4]),
	.datad(\d0|IRreg|D_out [7]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N20
cycloneive_lcell_comb \hex_driver2|WideOr6~0 (
// Equation(s):
// \hex_driver2|WideOr6~0_combout  = (\d0|IRreg|D_out [10] & (!\d0|IRreg|D_out [9] & (\d0|IRreg|D_out [8] $ (!\d0|IRreg|D_out [11])))) # (!\d0|IRreg|D_out [10] & (\d0|IRreg|D_out [8] & (\d0|IRreg|D_out [9] $ (!\d0|IRreg|D_out [11]))))

	.dataa(\d0|IRreg|D_out [8]),
	.datab(\d0|IRreg|D_out [9]),
	.datac(\d0|IRreg|D_out [10]),
	.datad(\d0|IRreg|D_out [11]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr6~0 .lut_mask = 16'h2812;
defparam \hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N6
cycloneive_lcell_comb \hex_driver2|WideOr5~0 (
// Equation(s):
// \hex_driver2|WideOr5~0_combout  = (\d0|IRreg|D_out [9] & ((\d0|IRreg|D_out [8] & ((\d0|IRreg|D_out [11]))) # (!\d0|IRreg|D_out [8] & (\d0|IRreg|D_out [10])))) # (!\d0|IRreg|D_out [9] & (\d0|IRreg|D_out [10] & (\d0|IRreg|D_out [8] $ (\d0|IRreg|D_out 
// [11]))))

	.dataa(\d0|IRreg|D_out [8]),
	.datab(\d0|IRreg|D_out [9]),
	.datac(\d0|IRreg|D_out [10]),
	.datad(\d0|IRreg|D_out [11]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr5~0 .lut_mask = 16'hD860;
defparam \hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N16
cycloneive_lcell_comb \hex_driver2|WideOr4~0 (
// Equation(s):
// \hex_driver2|WideOr4~0_combout  = (\d0|IRreg|D_out [10] & (\d0|IRreg|D_out [11] & ((\d0|IRreg|D_out [9]) # (!\d0|IRreg|D_out [8])))) # (!\d0|IRreg|D_out [10] & (!\d0|IRreg|D_out [8] & (\d0|IRreg|D_out [9] & !\d0|IRreg|D_out [11])))

	.dataa(\d0|IRreg|D_out [8]),
	.datab(\d0|IRreg|D_out [9]),
	.datac(\d0|IRreg|D_out [10]),
	.datad(\d0|IRreg|D_out [11]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr4~0 .lut_mask = 16'hD004;
defparam \hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N18
cycloneive_lcell_comb \hex_driver2|WideOr3~0 (
// Equation(s):
// \hex_driver2|WideOr3~0_combout  = (\d0|IRreg|D_out [9] & ((\d0|IRreg|D_out [8] & (\d0|IRreg|D_out [10])) # (!\d0|IRreg|D_out [8] & (!\d0|IRreg|D_out [10] & \d0|IRreg|D_out [11])))) # (!\d0|IRreg|D_out [9] & (!\d0|IRreg|D_out [11] & (\d0|IRreg|D_out [8] $ 
// (\d0|IRreg|D_out [10]))))

	.dataa(\d0|IRreg|D_out [8]),
	.datab(\d0|IRreg|D_out [9]),
	.datac(\d0|IRreg|D_out [10]),
	.datad(\d0|IRreg|D_out [11]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr3~0 .lut_mask = 16'h8492;
defparam \hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N4
cycloneive_lcell_comb \hex_driver2|WideOr2~0 (
// Equation(s):
// \hex_driver2|WideOr2~0_combout  = (\d0|IRreg|D_out [9] & (\d0|IRreg|D_out [8] & ((!\d0|IRreg|D_out [11])))) # (!\d0|IRreg|D_out [9] & ((\d0|IRreg|D_out [10] & ((!\d0|IRreg|D_out [11]))) # (!\d0|IRreg|D_out [10] & (\d0|IRreg|D_out [8]))))

	.dataa(\d0|IRreg|D_out [8]),
	.datab(\d0|IRreg|D_out [9]),
	.datac(\d0|IRreg|D_out [10]),
	.datad(\d0|IRreg|D_out [11]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr2~0 .lut_mask = 16'h02BA;
defparam \hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N10
cycloneive_lcell_comb \hex_driver2|WideOr1~0 (
// Equation(s):
// \hex_driver2|WideOr1~0_combout  = (\d0|IRreg|D_out [8] & (\d0|IRreg|D_out [11] $ (((\d0|IRreg|D_out [9]) # (!\d0|IRreg|D_out [10]))))) # (!\d0|IRreg|D_out [8] & (\d0|IRreg|D_out [9] & (!\d0|IRreg|D_out [10] & !\d0|IRreg|D_out [11])))

	.dataa(\d0|IRreg|D_out [8]),
	.datab(\d0|IRreg|D_out [9]),
	.datac(\d0|IRreg|D_out [10]),
	.datad(\d0|IRreg|D_out [11]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr1~0 .lut_mask = 16'h208E;
defparam \hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N12
cycloneive_lcell_comb \hex_driver2|WideOr0~0 (
// Equation(s):
// \hex_driver2|WideOr0~0_combout  = (\d0|IRreg|D_out [8] & ((\d0|IRreg|D_out [11]) # (\d0|IRreg|D_out [9] $ (\d0|IRreg|D_out [10])))) # (!\d0|IRreg|D_out [8] & ((\d0|IRreg|D_out [9]) # (\d0|IRreg|D_out [10] $ (\d0|IRreg|D_out [11]))))

	.dataa(\d0|IRreg|D_out [8]),
	.datab(\d0|IRreg|D_out [9]),
	.datac(\d0|IRreg|D_out [10]),
	.datad(\d0|IRreg|D_out [11]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr0~0 .lut_mask = 16'hEF7C;
defparam \hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N22
cycloneive_lcell_comb \hex_driver3|WideOr6~0 (
// Equation(s):
// \hex_driver3|WideOr6~0_combout  = (\d0|IRreg|D_out [14] & (!\d0|IRreg|D_out [13] & (\d0|IRreg|D_out [12] $ (!\d0|IRreg|D_out [15])))) # (!\d0|IRreg|D_out [14] & (\d0|IRreg|D_out [12] & (\d0|IRreg|D_out [13] $ (!\d0|IRreg|D_out [15]))))

	.dataa(\d0|IRreg|D_out [13]),
	.datab(\d0|IRreg|D_out [14]),
	.datac(\d0|IRreg|D_out [12]),
	.datad(\d0|IRreg|D_out [15]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr6~0 .lut_mask = 16'h6014;
defparam \hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N28
cycloneive_lcell_comb \hex_driver3|WideOr5~0 (
// Equation(s):
// \hex_driver3|WideOr5~0_combout  = (\d0|IRreg|D_out [13] & ((\d0|IRreg|D_out [12] & ((\d0|IRreg|D_out [15]))) # (!\d0|IRreg|D_out [12] & (\d0|IRreg|D_out [14])))) # (!\d0|IRreg|D_out [13] & (\d0|IRreg|D_out [14] & (\d0|IRreg|D_out [12] $ (\d0|IRreg|D_out 
// [15]))))

	.dataa(\d0|IRreg|D_out [13]),
	.datab(\d0|IRreg|D_out [14]),
	.datac(\d0|IRreg|D_out [12]),
	.datad(\d0|IRreg|D_out [15]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr5~0 .lut_mask = 16'hAC48;
defparam \hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N6
cycloneive_lcell_comb \hex_driver3|WideOr4~0 (
// Equation(s):
// \hex_driver3|WideOr4~0_combout  = (\d0|IRreg|D_out [14] & (\d0|IRreg|D_out [15] & ((\d0|IRreg|D_out [13]) # (!\d0|IRreg|D_out [12])))) # (!\d0|IRreg|D_out [14] & (\d0|IRreg|D_out [13] & (!\d0|IRreg|D_out [12] & !\d0|IRreg|D_out [15])))

	.dataa(\d0|IRreg|D_out [13]),
	.datab(\d0|IRreg|D_out [14]),
	.datac(\d0|IRreg|D_out [12]),
	.datad(\d0|IRreg|D_out [15]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr4~0 .lut_mask = 16'h8C02;
defparam \hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N16
cycloneive_lcell_comb \hex_driver3|WideOr3~0 (
// Equation(s):
// \hex_driver3|WideOr3~0_combout  = (\d0|IRreg|D_out [13] & ((\d0|IRreg|D_out [14] & (\d0|IRreg|D_out [12])) # (!\d0|IRreg|D_out [14] & (!\d0|IRreg|D_out [12] & \d0|IRreg|D_out [15])))) # (!\d0|IRreg|D_out [13] & (!\d0|IRreg|D_out [15] & (\d0|IRreg|D_out 
// [14] $ (\d0|IRreg|D_out [12]))))

	.dataa(\d0|IRreg|D_out [13]),
	.datab(\d0|IRreg|D_out [14]),
	.datac(\d0|IRreg|D_out [12]),
	.datad(\d0|IRreg|D_out [15]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr3~0 .lut_mask = 16'h8294;
defparam \hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N2
cycloneive_lcell_comb \hex_driver3|WideOr2~0 (
// Equation(s):
// \hex_driver3|WideOr2~0_combout  = (\d0|IRreg|D_out [13] & (((\d0|IRreg|D_out [12] & !\d0|IRreg|D_out [15])))) # (!\d0|IRreg|D_out [13] & ((\d0|IRreg|D_out [14] & ((!\d0|IRreg|D_out [15]))) # (!\d0|IRreg|D_out [14] & (\d0|IRreg|D_out [12]))))

	.dataa(\d0|IRreg|D_out [13]),
	.datab(\d0|IRreg|D_out [14]),
	.datac(\d0|IRreg|D_out [12]),
	.datad(\d0|IRreg|D_out [15]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr2~0 .lut_mask = 16'h10F4;
defparam \hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N12
cycloneive_lcell_comb \hex_driver3|WideOr1~0 (
// Equation(s):
// \hex_driver3|WideOr1~0_combout  = (\d0|IRreg|D_out [13] & (!\d0|IRreg|D_out [15] & ((\d0|IRreg|D_out [12]) # (!\d0|IRreg|D_out [14])))) # (!\d0|IRreg|D_out [13] & (\d0|IRreg|D_out [12] & (\d0|IRreg|D_out [14] $ (!\d0|IRreg|D_out [15]))))

	.dataa(\d0|IRreg|D_out [13]),
	.datab(\d0|IRreg|D_out [14]),
	.datac(\d0|IRreg|D_out [12]),
	.datad(\d0|IRreg|D_out [15]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr1~0 .lut_mask = 16'h40B2;
defparam \hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N26
cycloneive_lcell_comb \hex_driver3|WideOr0~0 (
// Equation(s):
// \hex_driver3|WideOr0~0_combout  = (\d0|IRreg|D_out [12] & ((\d0|IRreg|D_out [15]) # (\d0|IRreg|D_out [13] $ (\d0|IRreg|D_out [14])))) # (!\d0|IRreg|D_out [12] & ((\d0|IRreg|D_out [13]) # (\d0|IRreg|D_out [14] $ (\d0|IRreg|D_out [15]))))

	.dataa(\d0|IRreg|D_out [13]),
	.datab(\d0|IRreg|D_out [14]),
	.datac(\d0|IRreg|D_out [12]),
	.datad(\d0|IRreg|D_out [15]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule
