/*
 * Copyright (C) 2015-2016 Freie Universität Berlin
 *
 * This file is subject to the terms and conditions of the GNU Lesser
 * General Public License v2.1. See the file LICENSE in the top level
 * directory for more details.
 */

/**
 * @ingroup     cpu_efr32mg1p
 * @{
 *
 * @file
 * @brief       Startup code and interrupt vector definition
 *
 * @author      Hauke Petersen <hauke.petersen@fu-berlin.de>
 * @author      Bas Stottelaar <basstottelaar@gmail.com>
 *
 * @}
 */

#include <stdint.h>
#include "vectors_cortexm.h"

/* get the start of the ISR stack as defined in the linkerscript */
extern uint32_t _estack;

/* define a local dummy handler as it needs to be in the same compilation unit
 * as the alias definition */
void dummy_handler(void) {
    dummy_handler_default();
}

/* Cortex-M4 common interrupt vectors */
WEAK_DEFAULT void isr_svc(void);
WEAK_DEFAULT void isr_pendsv(void);
WEAK_DEFAULT void isr_systick(void);

/* Silicon Labs specific interrupt vector */
WEAK_DEFAULT void isr_emu(void);
WEAK_DEFAULT void FRC_PRI_IRQHandler(void);
WEAK_DEFAULT void isr_wdog0(void);
WEAK_DEFAULT void FRC_IRQHandler(void);
WEAK_DEFAULT void MODEM_IRQHandler(void);
WEAK_DEFAULT void RAC_SEQ_IRQHandler(void);
WEAK_DEFAULT void RAC_RSM_IRQHandler(void);
WEAK_DEFAULT void BUFC_IRQHandler(void);
WEAK_DEFAULT void isr_ldma(void);
WEAK_DEFAULT void isr_gpio_even(void);
WEAK_DEFAULT void isr_timer0(void);
WEAK_DEFAULT void isr_usart0_rx(void);
WEAK_DEFAULT void isr_usart0_tx(void);
WEAK_DEFAULT void isr_acmp0(void);
WEAK_DEFAULT void isr_adc0(void);
WEAK_DEFAULT void isr_idac0(void);
WEAK_DEFAULT void isr_i2c0(void);
WEAK_DEFAULT void isr_gpio_odd(void);
WEAK_DEFAULT void isr_timer1(void);
WEAK_DEFAULT void isr_usart1_rx(void);
WEAK_DEFAULT void isr_usart1_tx(void);
WEAK_DEFAULT void isr_leuart0(void);
WEAK_DEFAULT void isr_pcnt0(void);
WEAK_DEFAULT void isr_cmu(void);
WEAK_DEFAULT void isr_msc(void);
WEAK_DEFAULT void isr_crypto(void);
WEAK_DEFAULT void isr_letimer0(void);
WEAK_DEFAULT void AGC_IRQHandler(void);
WEAK_DEFAULT void PROTIMER_IRQHandler(void);
WEAK_DEFAULT void isr_rtcc(void);
WEAK_DEFAULT void SYNTH_IRQHandler(void);
WEAK_DEFAULT void isr_cryotimer(void);
WEAK_DEFAULT void RFSENSE_IRQHandler(void);
WEAK_DEFAULT void isr_fpueh(void);

/* interrupt vector table */
ISR_VECTORS const void *interrupt_vector[] = {
    /* Exception stack pointer */
    (void*) (&_estack),             /* pointer to the top of the stack */

    /* Cortex M4 handlers */
    (void*) reset_handler_default,  /* entry point of the program */
    (void*) nmi_default,            /* non maskable interrupt handler */
    (void*) hard_fault_default,     /* hard fault exception */
    (void*) mem_manage_default,     /* memory manage exception */
    (void*) bus_fault_default,      /* bus fault exception */
    (void*) usage_fault_default,    /* usage fault exception */

    (void*) (0UL),                  /* Reserved */
    (void*) (0UL),                  /* Reserved */
    (void*) (0UL),                  /* Reserved */
    (void*) (0UL),                  /* Reserved */
    (void*) isr_svc,                /* system call interrupt, in RIOT used for
                                     * switching into thread context on boot */
    (void*) debug_mon_default,      /* debug monitor exception */
    (void*) (0UL),                  /* Reserved */
    (void*) isr_pendsv,             /* pendSV interrupt, in RIOT the actual
                                     * context switching is happening here */
    (void*) isr_systick,            /* SysTick interrupt, not used in RIOT */

    /* EFM32 specific peripheral handlers */
    (void*) isr_emu,                /* 0 - EMU */
    (void*) FRC_PRI_IRQHandler,     /* 1 - FRC_PRI */
    (void*) isr_wdog0,              /* 2 - WDOG0 */
    (void*) FRC_IRQHandler,         /* 3 - FRC */
    (void*) MODEM_IRQHandler,       /* 4 - MODEM */
    (void*) RAC_SEQ_IRQHandler,     /* 5 - RAC_SEQ */
    (void*) RAC_RSM_IRQHandler,     /* 6 - RAC_RSM */
    (void*) BUFC_IRQHandler,        /* 7 - BUFC */
    (void*) isr_ldma,               /* 8 - LDMA */
    (void*) isr_gpio_even,          /* 9 - GPIO_EVEN */
    (void*) isr_timer0,             /* 10 - TIMER0 */
    (void*) isr_usart0_rx,          /* 11 - USART0_RX */
    (void*) isr_usart0_tx,          /* 12 - USART0_TX */
    (void*) isr_acmp0,              /* 13 - ACMP0 */
    (void*) isr_adc0,               /* 14 - ADC0 */
    (void*) isr_idac0,              /* 15 - IDAC0 */
    (void*) isr_i2c0,               /* 16 - I2C0 */
    (void*) isr_gpio_odd,           /* 17 - GPIO_ODD */
    (void*) isr_timer1,             /* 18 - TIMER1 */
    (void*) isr_usart1_rx,          /* 19 - USART1_RX */
    (void*) isr_usart1_tx,          /* 20 - USART1_TX */
    (void*) isr_leuart0,            /* 21 - LEUART0 */
    (void*) isr_pcnt0,              /* 22 - PCNT0 */
    (void*) isr_cmu,                /* 23 - CMU */
    (void*) isr_msc,                /* 24 - MSC */
    (void*) isr_crypto,             /* 25 - CRYPTO */
    (void*) isr_letimer0,           /* 26 - LETIMER0 */
    (void*) AGC_IRQHandler,         /* 27 - AGC */
    (void*) PROTIMER_IRQHandler,    /* 28 - PROTIMER */
    (void*) isr_rtcc,               /* 29 - RTCC */
    (void*) SYNTH_IRQHandler,       /* 30 - SYNTH */
    (void*) isr_cryotimer,          /* 31 - CRYOTIMER */
    (void*) RFSENSE_IRQHandler,     /* 32 - RFSENSE */
    (void*) isr_fpueh,              /* 33 - FPUEH */
};
