strict digraph "compose( ,  )" {
	node [label="\N"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7a2d0b5790>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7a2cd96810>]",
		style=filled,
		typ=Block];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"14:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7a2cd96bd0>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7a2cd8e550>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:IF" -> "19:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7a2cde34d0>",
		fillcolor=turquoise,
		label="20:BL
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7a2cd8ee90>]",
		style=filled,
		typ=Block];
	"20:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"19:IF" -> "20:BL"	[cond="['q']",
		label="(q == 4'd12)",
		lineno=19];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7a2cde3ed0>",
		fillcolor=turquoise,
		label="26:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7a2cdf1390>]",
		style=filled,
		typ=Block];
	"19:IF" -> "26:BL"	[cond="['q']",
		label="!((q == 4'd12))",
		lineno=19];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f7a2cdf1050>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"Leaf_11:AL" -> "11:AL";
	"26:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7a2cde33d0>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7a2cd96910>",
		fillcolor=turquoise,
		label="32:BL
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7a2cdfd6d0>]",
		style=filled,
		typ=Block];
	"31:IF" -> "32:BL"	[cond="['reset']",
		label=reset,
		lineno=31];
	"32:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7a2cdf1650>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"12:BL" -> "31:IF"	[cond="[]",
		lineno=None];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
}
