{
  "module_name": "drm_dp.h",
  "hash_id": "97883be9c684aa37c80a6eb4a743d64e5958252b888fdb5b5e95c007e58104b8",
  "original_prompt": "Ingested from linux-6.6.14/include/drm/display/drm_dp.h",
  "human_readable_source": " \n\n#ifndef _DRM_DP_H_\n#define _DRM_DP_H_\n\n#include <linux/types.h>\n\n \n\n \n#define DP_MSA_MISC_SYNC_CLOCK\t\t\t(1 << 0)\n#define DP_MSA_MISC_INTERLACE_VTOTAL_EVEN\t(1 << 8)\n#define DP_MSA_MISC_STEREO_NO_3D\t\t(0 << 9)\n#define DP_MSA_MISC_STEREO_PROG_RIGHT_EYE\t(1 << 9)\n#define DP_MSA_MISC_STEREO_PROG_LEFT_EYE\t(3 << 9)\n \n#define DP_MSA_MISC_6_BPC\t\t\t(0 << 5)\n#define DP_MSA_MISC_8_BPC\t\t\t(1 << 5)\n#define DP_MSA_MISC_10_BPC\t\t\t(2 << 5)\n#define DP_MSA_MISC_12_BPC\t\t\t(3 << 5)\n#define DP_MSA_MISC_16_BPC\t\t\t(4 << 5)\n \n#define DP_MSA_MISC_RAW_6_BPC\t\t\t(1 << 5)\n#define DP_MSA_MISC_RAW_7_BPC\t\t\t(2 << 5)\n#define DP_MSA_MISC_RAW_8_BPC\t\t\t(3 << 5)\n#define DP_MSA_MISC_RAW_10_BPC\t\t\t(4 << 5)\n#define DP_MSA_MISC_RAW_12_BPC\t\t\t(5 << 5)\n#define DP_MSA_MISC_RAW_14_BPC\t\t\t(6 << 5)\n#define DP_MSA_MISC_RAW_16_BPC\t\t\t(7 << 5)\n \n#define _DP_MSA_MISC_COLOR(misc1_7, misc0_21, misc0_3, misc0_4) \\\n\t((misc1_7) << 15 | (misc0_4) << 4 | (misc0_3) << 3 | ((misc0_21) << 1))\n#define DP_MSA_MISC_COLOR_RGB\t\t\t_DP_MSA_MISC_COLOR(0, 0, 0, 0)\n#define DP_MSA_MISC_COLOR_CEA_RGB\t\t_DP_MSA_MISC_COLOR(0, 0, 1, 0)\n#define DP_MSA_MISC_COLOR_RGB_WIDE_FIXED\t_DP_MSA_MISC_COLOR(0, 3, 0, 0)\n#define DP_MSA_MISC_COLOR_RGB_WIDE_FLOAT\t_DP_MSA_MISC_COLOR(0, 3, 0, 1)\n#define DP_MSA_MISC_COLOR_Y_ONLY\t\t_DP_MSA_MISC_COLOR(1, 0, 0, 0)\n#define DP_MSA_MISC_COLOR_RAW\t\t\t_DP_MSA_MISC_COLOR(1, 1, 0, 0)\n#define DP_MSA_MISC_COLOR_YCBCR_422_BT601\t_DP_MSA_MISC_COLOR(0, 1, 1, 0)\n#define DP_MSA_MISC_COLOR_YCBCR_422_BT709\t_DP_MSA_MISC_COLOR(0, 1, 1, 1)\n#define DP_MSA_MISC_COLOR_YCBCR_444_BT601\t_DP_MSA_MISC_COLOR(0, 2, 1, 0)\n#define DP_MSA_MISC_COLOR_YCBCR_444_BT709\t_DP_MSA_MISC_COLOR(0, 2, 1, 1)\n#define DP_MSA_MISC_COLOR_XVYCC_422_BT601\t_DP_MSA_MISC_COLOR(0, 1, 0, 0)\n#define DP_MSA_MISC_COLOR_XVYCC_422_BT709\t_DP_MSA_MISC_COLOR(0, 1, 0, 1)\n#define DP_MSA_MISC_COLOR_XVYCC_444_BT601\t_DP_MSA_MISC_COLOR(0, 2, 0, 0)\n#define DP_MSA_MISC_COLOR_XVYCC_444_BT709\t_DP_MSA_MISC_COLOR(0, 2, 0, 1)\n#define DP_MSA_MISC_COLOR_OPRGB\t\t\t_DP_MSA_MISC_COLOR(0, 0, 1, 1)\n#define DP_MSA_MISC_COLOR_DCI_P3\t\t_DP_MSA_MISC_COLOR(0, 3, 1, 0)\n#define DP_MSA_MISC_COLOR_COLOR_PROFILE\t\t_DP_MSA_MISC_COLOR(0, 3, 1, 1)\n#define DP_MSA_MISC_COLOR_VSC_SDP\t\t(1 << 14)\n\n#define DP_AUX_MAX_PAYLOAD_BYTES\t16\n\n#define DP_AUX_I2C_WRITE\t\t0x0\n#define DP_AUX_I2C_READ\t\t\t0x1\n#define DP_AUX_I2C_WRITE_STATUS_UPDATE\t0x2\n#define DP_AUX_I2C_MOT\t\t\t0x4\n#define DP_AUX_NATIVE_WRITE\t\t0x8\n#define DP_AUX_NATIVE_READ\t\t0x9\n\n#define DP_AUX_NATIVE_REPLY_ACK\t\t(0x0 << 0)\n#define DP_AUX_NATIVE_REPLY_NACK\t(0x1 << 0)\n#define DP_AUX_NATIVE_REPLY_DEFER\t(0x2 << 0)\n#define DP_AUX_NATIVE_REPLY_MASK\t(0x3 << 0)\n\n#define DP_AUX_I2C_REPLY_ACK\t\t(0x0 << 2)\n#define DP_AUX_I2C_REPLY_NACK\t\t(0x1 << 2)\n#define DP_AUX_I2C_REPLY_DEFER\t\t(0x2 << 2)\n#define DP_AUX_I2C_REPLY_MASK\t\t(0x3 << 2)\n\n \n\n \n#define DP_DPCD_REV                         0x000\n# define DP_DPCD_REV_10                     0x10\n# define DP_DPCD_REV_11                     0x11\n# define DP_DPCD_REV_12                     0x12\n# define DP_DPCD_REV_13                     0x13\n# define DP_DPCD_REV_14                     0x14\n\n#define DP_MAX_LINK_RATE                    0x001\n\n#define DP_MAX_LANE_COUNT                   0x002\n# define DP_MAX_LANE_COUNT_MASK\t\t    0x1f\n# define DP_TPS3_SUPPORTED\t\t    (1 << 6)  \n# define DP_ENHANCED_FRAME_CAP\t\t    (1 << 7)\n\n#define DP_MAX_DOWNSPREAD                   0x003\n# define DP_MAX_DOWNSPREAD_0_5\t\t    (1 << 0)\n# define DP_STREAM_REGENERATION_STATUS_CAP  (1 << 1)  \n# define DP_NO_AUX_HANDSHAKE_LINK_TRAINING  (1 << 6)\n# define DP_TPS4_SUPPORTED                  (1 << 7)\n\n#define DP_NORP                             0x004\n\n#define DP_DOWNSTREAMPORT_PRESENT           0x005\n# define DP_DWN_STRM_PORT_PRESENT           (1 << 0)\n# define DP_DWN_STRM_PORT_TYPE_MASK         0x06\n# define DP_DWN_STRM_PORT_TYPE_DP           (0 << 1)\n# define DP_DWN_STRM_PORT_TYPE_ANALOG       (1 << 1)\n# define DP_DWN_STRM_PORT_TYPE_TMDS         (2 << 1)\n# define DP_DWN_STRM_PORT_TYPE_OTHER        (3 << 1)\n# define DP_FORMAT_CONVERSION               (1 << 3)\n# define DP_DETAILED_CAP_INFO_AVAILABLE\t    (1 << 4)  \n\n#define DP_MAIN_LINK_CHANNEL_CODING         0x006\n# define DP_CAP_ANSI_8B10B\t\t    (1 << 0)\n# define DP_CAP_ANSI_128B132B               (1 << 1)  \n\n#define DP_DOWN_STREAM_PORT_COUNT\t    0x007\n# define DP_PORT_COUNT_MASK\t\t    0x0f\n# define DP_MSA_TIMING_PAR_IGNORED\t    (1 << 6)  \n# define DP_OUI_SUPPORT\t\t\t    (1 << 7)\n\n#define DP_RECEIVE_PORT_0_CAP_0\t\t    0x008\n# define DP_LOCAL_EDID_PRESENT\t\t    (1 << 1)\n# define DP_ASSOCIATED_TO_PRECEDING_PORT    (1 << 2)\n\n#define DP_RECEIVE_PORT_0_BUFFER_SIZE\t    0x009\n\n#define DP_RECEIVE_PORT_1_CAP_0\t\t    0x00a\n#define DP_RECEIVE_PORT_1_BUFFER_SIZE       0x00b\n\n#define DP_I2C_SPEED_CAP\t\t    0x00c     \n# define DP_I2C_SPEED_1K\t\t    0x01\n# define DP_I2C_SPEED_5K\t\t    0x02\n# define DP_I2C_SPEED_10K\t\t    0x04\n# define DP_I2C_SPEED_100K\t\t    0x08\n# define DP_I2C_SPEED_400K\t\t    0x10\n# define DP_I2C_SPEED_1M\t\t    0x20\n\n#define DP_EDP_CONFIGURATION_CAP            0x00d    \n# define DP_ALTERNATE_SCRAMBLER_RESET_CAP   (1 << 0)\n# define DP_FRAMING_CHANGE_CAP\t\t    (1 << 1)\n# define DP_DPCD_DISPLAY_CONTROL_CAPABLE     (1 << 3)  \n\n#define DP_TRAINING_AUX_RD_INTERVAL             0x00e    \n# define DP_TRAINING_AUX_RD_MASK                0x7F     \n# define DP_EXTENDED_RECEIVER_CAP_FIELD_PRESENT\t(1 << 7)  \n\n#define DP_ADAPTER_CAP\t\t\t    0x00f    \n# define DP_FORCE_LOAD_SENSE_CAP\t    (1 << 0)\n# define DP_ALTERNATE_I2C_PATTERN_CAP\t    (1 << 1)\n\n#define DP_SUPPORTED_LINK_RATES\t\t    0x010  \n# define DP_MAX_SUPPORTED_RATES\t\t     8\t     \n\n \n#define DP_FAUX_CAP\t\t\t    0x020    \n# define DP_FAUX_CAP_1\t\t\t    (1 << 0)\n\n#define DP_SINK_VIDEO_FALLBACK_FORMATS      0x020    \n# define DP_FALLBACK_1024x768_60HZ_24BPP    (1 << 0)\n# define DP_FALLBACK_1280x720_60HZ_24BPP    (1 << 1)\n# define DP_FALLBACK_1920x1080_60HZ_24BPP   (1 << 2)\n\n#define DP_MSTM_CAP\t\t\t    0x021    \n# define DP_MST_CAP\t\t\t    (1 << 0)\n# define DP_SINGLE_STREAM_SIDEBAND_MSG      (1 << 1)  \n\n#define DP_NUMBER_OF_AUDIO_ENDPOINTS\t    0x022    \n\n \n#define DP_AV_GRANULARITY\t\t    0x023\n# define DP_AG_FACTOR_MASK\t\t    (0xf << 0)\n# define DP_AG_FACTOR_3MS\t\t    (0 << 0)\n# define DP_AG_FACTOR_2MS\t\t    (1 << 0)\n# define DP_AG_FACTOR_1MS\t\t    (2 << 0)\n# define DP_AG_FACTOR_500US\t\t    (3 << 0)\n# define DP_AG_FACTOR_200US\t\t    (4 << 0)\n# define DP_AG_FACTOR_100US\t\t    (5 << 0)\n# define DP_AG_FACTOR_10US\t\t    (6 << 0)\n# define DP_AG_FACTOR_1US\t\t    (7 << 0)\n# define DP_VG_FACTOR_MASK\t\t    (0xf << 4)\n# define DP_VG_FACTOR_3MS\t\t    (0 << 4)\n# define DP_VG_FACTOR_2MS\t\t    (1 << 4)\n# define DP_VG_FACTOR_1MS\t\t    (2 << 4)\n# define DP_VG_FACTOR_500US\t\t    (3 << 4)\n# define DP_VG_FACTOR_200US\t\t    (4 << 4)\n# define DP_VG_FACTOR_100US\t\t    (5 << 4)\n\n#define DP_AUD_DEC_LAT0\t\t\t    0x024\n#define DP_AUD_DEC_LAT1\t\t\t    0x025\n\n#define DP_AUD_PP_LAT0\t\t\t    0x026\n#define DP_AUD_PP_LAT1\t\t\t    0x027\n\n#define DP_VID_INTER_LAT\t\t    0x028\n\n#define DP_VID_PROG_LAT\t\t\t    0x029\n\n#define DP_REP_LAT\t\t\t    0x02a\n\n#define DP_AUD_DEL_INS0\t\t\t    0x02b\n#define DP_AUD_DEL_INS1\t\t\t    0x02c\n#define DP_AUD_DEL_INS2\t\t\t    0x02d\n \n\n#define DP_RECEIVER_ALPM_CAP\t\t    0x02e    \n# define DP_ALPM_CAP\t\t\t    (1 << 0)\n\n#define DP_SINK_DEVICE_AUX_FRAME_SYNC_CAP   0x02f    \n# define DP_AUX_FRAME_SYNC_CAP\t\t    (1 << 0)\n\n#define DP_GUID\t\t\t\t    0x030    \n\n#define DP_DSC_SUPPORT                      0x060    \n# define DP_DSC_DECOMPRESSION_IS_SUPPORTED  (1 << 0)\n# define DP_DSC_PASSTHROUGH_IS_SUPPORTED    (1 << 1)\n# define DP_DSC_DYNAMIC_PPS_UPDATE_SUPPORT_COMP_TO_COMP    (1 << 2)\n# define DP_DSC_DYNAMIC_PPS_UPDATE_SUPPORT_UNCOMP_TO_COMP  (1 << 3)\n\n#define DP_DSC_REV                          0x061\n# define DP_DSC_MAJOR_MASK                  (0xf << 0)\n# define DP_DSC_MINOR_MASK                  (0xf << 4)\n# define DP_DSC_MAJOR_SHIFT                 0\n# define DP_DSC_MINOR_SHIFT                 4\n\n#define DP_DSC_RC_BUF_BLK_SIZE              0x062\n# define DP_DSC_RC_BUF_BLK_SIZE_1           0x0\n# define DP_DSC_RC_BUF_BLK_SIZE_4           0x1\n# define DP_DSC_RC_BUF_BLK_SIZE_16          0x2\n# define DP_DSC_RC_BUF_BLK_SIZE_64          0x3\n\n#define DP_DSC_RC_BUF_SIZE                  0x063\n\n#define DP_DSC_SLICE_CAP_1                  0x064\n# define DP_DSC_1_PER_DP_DSC_SINK           (1 << 0)\n# define DP_DSC_2_PER_DP_DSC_SINK           (1 << 1)\n# define DP_DSC_4_PER_DP_DSC_SINK           (1 << 3)\n# define DP_DSC_6_PER_DP_DSC_SINK           (1 << 4)\n# define DP_DSC_8_PER_DP_DSC_SINK           (1 << 5)\n# define DP_DSC_10_PER_DP_DSC_SINK          (1 << 6)\n# define DP_DSC_12_PER_DP_DSC_SINK          (1 << 7)\n\n#define DP_DSC_LINE_BUF_BIT_DEPTH           0x065\n# define DP_DSC_LINE_BUF_BIT_DEPTH_MASK     (0xf << 0)\n# define DP_DSC_LINE_BUF_BIT_DEPTH_9        0x0\n# define DP_DSC_LINE_BUF_BIT_DEPTH_10       0x1\n# define DP_DSC_LINE_BUF_BIT_DEPTH_11       0x2\n# define DP_DSC_LINE_BUF_BIT_DEPTH_12       0x3\n# define DP_DSC_LINE_BUF_BIT_DEPTH_13       0x4\n# define DP_DSC_LINE_BUF_BIT_DEPTH_14       0x5\n# define DP_DSC_LINE_BUF_BIT_DEPTH_15       0x6\n# define DP_DSC_LINE_BUF_BIT_DEPTH_16       0x7\n# define DP_DSC_LINE_BUF_BIT_DEPTH_8        0x8\n\n#define DP_DSC_BLK_PREDICTION_SUPPORT       0x066\n# define DP_DSC_BLK_PREDICTION_IS_SUPPORTED (1 << 0)\n# define DP_DSC_RGB_COLOR_CONV_BYPASS_SUPPORT (1 << 1)\n\n#define DP_DSC_MAX_BITS_PER_PIXEL_LOW       0x067    \n\n#define DP_DSC_MAX_BITS_PER_PIXEL_HI        0x068    \n# define DP_DSC_MAX_BITS_PER_PIXEL_HI_MASK  (0x3 << 0)\n# define DP_DSC_MAX_BPP_DELTA_VERSION_MASK  (0x3 << 5)\t \n# define DP_DSC_MAX_BPP_DELTA_AVAILABILITY  (1 << 7)\t \n\n#define DP_DSC_DEC_COLOR_FORMAT_CAP         0x069\n# define DP_DSC_RGB                         (1 << 0)\n# define DP_DSC_YCbCr444                    (1 << 1)\n# define DP_DSC_YCbCr422_Simple             (1 << 2)\n# define DP_DSC_YCbCr422_Native             (1 << 3)\n# define DP_DSC_YCbCr420_Native             (1 << 4)\n\n#define DP_DSC_DEC_COLOR_DEPTH_CAP          0x06A\n# define DP_DSC_8_BPC                       (1 << 1)\n# define DP_DSC_10_BPC                      (1 << 2)\n# define DP_DSC_12_BPC                      (1 << 3)\n\n#define DP_DSC_PEAK_THROUGHPUT              0x06B\n# define DP_DSC_THROUGHPUT_MODE_0_MASK      (0xf << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_SHIFT     0\n# define DP_DSC_THROUGHPUT_MODE_0_UNSUPPORTED 0\n# define DP_DSC_THROUGHPUT_MODE_0_340       (1 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_400       (2 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_450       (3 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_500       (4 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_550       (5 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_600       (6 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_650       (7 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_700       (8 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_750       (9 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_800       (10 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_850       (11 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_900       (12 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_950       (13 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_1000      (14 << 0)\n# define DP_DSC_THROUGHPUT_MODE_0_170       (15 << 0)  \n# define DP_DSC_THROUGHPUT_MODE_1_MASK      (0xf << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_SHIFT     4\n# define DP_DSC_THROUGHPUT_MODE_1_UNSUPPORTED 0\n# define DP_DSC_THROUGHPUT_MODE_1_340       (1 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_400       (2 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_450       (3 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_500       (4 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_550       (5 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_600       (6 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_650       (7 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_700       (8 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_750       (9 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_800       (10 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_850       (11 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_900       (12 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_950       (13 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_1000      (14 << 4)\n# define DP_DSC_THROUGHPUT_MODE_1_170       (15 << 4)\n\n#define DP_DSC_MAX_SLICE_WIDTH              0x06C\n#define DP_DSC_MIN_SLICE_WIDTH_VALUE        2560\n#define DP_DSC_SLICE_WIDTH_MULTIPLIER       320\n\n#define DP_DSC_SLICE_CAP_2                  0x06D\n# define DP_DSC_16_PER_DP_DSC_SINK          (1 << 0)\n# define DP_DSC_20_PER_DP_DSC_SINK          (1 << 1)\n# define DP_DSC_24_PER_DP_DSC_SINK          (1 << 2)\n\n#define DP_DSC_BITS_PER_PIXEL_INC           0x06F\n# define DP_DSC_RGB_YCbCr444_MAX_BPP_DELTA_MASK 0x1f\n# define DP_DSC_RGB_YCbCr420_MAX_BPP_DELTA_MASK 0xe0\n# define DP_DSC_BITS_PER_PIXEL_1_16         0x0\n# define DP_DSC_BITS_PER_PIXEL_1_8          0x1\n# define DP_DSC_BITS_PER_PIXEL_1_4          0x2\n# define DP_DSC_BITS_PER_PIXEL_1_2          0x3\n# define DP_DSC_BITS_PER_PIXEL_1_1          0x4\n\n#define DP_PSR_SUPPORT                      0x070    \n# define DP_PSR_IS_SUPPORTED                1\n# define DP_PSR2_IS_SUPPORTED\t\t    2\t     \n# define DP_PSR2_WITH_Y_COORD_IS_SUPPORTED  3\t     \n# define DP_PSR2_WITH_Y_COORD_ET_SUPPORTED  4\t     \n\n#define DP_PSR_CAPS                         0x071    \n# define DP_PSR_NO_TRAIN_ON_EXIT            1\n# define DP_PSR_SETUP_TIME_330              (0 << 1)\n# define DP_PSR_SETUP_TIME_275              (1 << 1)\n# define DP_PSR_SETUP_TIME_220              (2 << 1)\n# define DP_PSR_SETUP_TIME_165              (3 << 1)\n# define DP_PSR_SETUP_TIME_110              (4 << 1)\n# define DP_PSR_SETUP_TIME_55               (5 << 1)\n# define DP_PSR_SETUP_TIME_0                (6 << 1)\n# define DP_PSR_SETUP_TIME_MASK             (7 << 1)\n# define DP_PSR_SETUP_TIME_SHIFT            1\n# define DP_PSR2_SU_Y_COORDINATE_REQUIRED   (1 << 4)   \n# define DP_PSR2_SU_GRANULARITY_REQUIRED    (1 << 5)   \n# define DP_PSR2_SU_AUX_FRAME_SYNC_NOT_NEEDED (1 << 6) \n\n#define DP_PSR2_SU_X_GRANULARITY\t    0x072  \n#define DP_PSR2_SU_Y_GRANULARITY\t    0x074  \n\n \n\n \n#define DP_DOWNSTREAM_PORT_0\t\t    0x80\n# define DP_DS_PORT_TYPE_MASK\t\t    (7 << 0)\n# define DP_DS_PORT_TYPE_DP\t\t    0\n# define DP_DS_PORT_TYPE_VGA\t\t    1\n# define DP_DS_PORT_TYPE_DVI\t\t    2\n# define DP_DS_PORT_TYPE_HDMI\t\t    3\n# define DP_DS_PORT_TYPE_NON_EDID\t    4\n# define DP_DS_PORT_TYPE_DP_DUALMODE        5\n# define DP_DS_PORT_TYPE_WIRELESS           6\n# define DP_DS_PORT_HPD\t\t\t    (1 << 3)\n# define DP_DS_NON_EDID_MASK\t\t    (0xf << 4)\n# define DP_DS_NON_EDID_720x480i_60\t    (1 << 4)\n# define DP_DS_NON_EDID_720x480i_50\t    (2 << 4)\n# define DP_DS_NON_EDID_1920x1080i_60\t    (3 << 4)\n# define DP_DS_NON_EDID_1920x1080i_50\t    (4 << 4)\n# define DP_DS_NON_EDID_1280x720_60\t    (5 << 4)\n# define DP_DS_NON_EDID_1280x720_50\t    (7 << 4)\n \n \n \n# define DP_DS_MAX_BPC_MASK\t            (3 << 0)\n# define DP_DS_8BPC\t\t            0\n# define DP_DS_10BPC\t\t            1\n# define DP_DS_12BPC\t\t            2\n# define DP_DS_16BPC\t\t            3\n \n# define DP_PCON_MAX_FRL_BW                 (7 << 2)\n# define DP_PCON_MAX_0GBPS                  (0 << 2)\n# define DP_PCON_MAX_9GBPS                  (1 << 2)\n# define DP_PCON_MAX_18GBPS                 (2 << 2)\n# define DP_PCON_MAX_24GBPS                 (3 << 2)\n# define DP_PCON_MAX_32GBPS                 (4 << 2)\n# define DP_PCON_MAX_40GBPS                 (5 << 2)\n# define DP_PCON_MAX_48GBPS                 (6 << 2)\n# define DP_PCON_SOURCE_CTL_MODE            (1 << 5)\n\n \n# define DP_DS_DVI_DUAL_LINK\t\t    (1 << 1)\n# define DP_DS_DVI_HIGH_COLOR_DEPTH\t    (1 << 2)\n \n# define DP_DS_HDMI_FRAME_SEQ_TO_FRAME_PACK (1 << 0)\n# define DP_DS_HDMI_YCBCR422_PASS_THROUGH   (1 << 1)\n# define DP_DS_HDMI_YCBCR420_PASS_THROUGH   (1 << 2)\n# define DP_DS_HDMI_YCBCR444_TO_422_CONV    (1 << 3)\n# define DP_DS_HDMI_YCBCR444_TO_420_CONV    (1 << 4)\n\n \n# define DP_DS_HDMI_BT601_RGB_YCBCR_CONV    (1 << 5)\n# define DP_DS_HDMI_BT709_RGB_YCBCR_CONV    (1 << 6)\n# define DP_DS_HDMI_BT2020_RGB_YCBCR_CONV   (1 << 7)\n\n#define DP_MAX_DOWNSTREAM_PORTS\t\t    0x10\n\n \n#define DP_FEC_CAPABILITY\t\t    0x090     \n# define DP_FEC_CAPABLE\t\t\t    (1 << 0)\n# define DP_FEC_UNCORR_BLK_ERROR_COUNT_CAP  (1 << 1)\n# define DP_FEC_CORR_BLK_ERROR_COUNT_CAP    (1 << 2)\n# define DP_FEC_BIT_ERROR_COUNT_CAP\t    (1 << 3)\n#define DP_FEC_CAPABILITY_1\t\t\t0x091    \n\n \n#define DP_PCON_DSC_ENCODER_CAP_SIZE        0xD\t \n#define DP_PCON_DSC_ENCODER                 0x092\n# define DP_PCON_DSC_ENCODER_SUPPORTED      (1 << 0)\n# define DP_PCON_DSC_PPS_ENC_OVERRIDE       (1 << 1)\n\n \n#define DP_PCON_DSC_VERSION                 0x093\n# define DP_PCON_DSC_MAJOR_MASK\t\t    (0xF << 0)\n# define DP_PCON_DSC_MINOR_MASK\t\t    (0xF << 4)\n# define DP_PCON_DSC_MAJOR_SHIFT\t    0\n# define DP_PCON_DSC_MINOR_SHIFT\t    4\n\n \n#define DP_PCON_DSC_RC_BUF_BLK_INFO\t    0x094\n# define DP_PCON_DSC_RC_BUF_BLK_SIZE\t    (0x3 << 0)\n# define DP_PCON_DSC_RC_BUF_BLK_1KB\t    0\n# define DP_PCON_DSC_RC_BUF_BLK_4KB\t    1\n# define DP_PCON_DSC_RC_BUF_BLK_16KB\t    2\n# define DP_PCON_DSC_RC_BUF_BLK_64KB\t    3\n\n \n#define DP_PCON_DSC_RC_BUF_SIZE\t\t    0x095\n\n \n#define DP_PCON_DSC_SLICE_CAP_1\t\t    0x096\n# define DP_PCON_DSC_1_PER_DSC_ENC     (0x1 << 0)\n# define DP_PCON_DSC_2_PER_DSC_ENC     (0x1 << 1)\n# define DP_PCON_DSC_4_PER_DSC_ENC     (0x1 << 3)\n# define DP_PCON_DSC_6_PER_DSC_ENC     (0x1 << 4)\n# define DP_PCON_DSC_8_PER_DSC_ENC     (0x1 << 5)\n# define DP_PCON_DSC_10_PER_DSC_ENC    (0x1 << 6)\n# define DP_PCON_DSC_12_PER_DSC_ENC    (0x1 << 7)\n\n#define DP_PCON_DSC_BUF_BIT_DEPTH\t    0x097\n# define DP_PCON_DSC_BIT_DEPTH_MASK\t    (0xF << 0)\n# define DP_PCON_DSC_DEPTH_9_BITS\t    0\n# define DP_PCON_DSC_DEPTH_10_BITS\t    1\n# define DP_PCON_DSC_DEPTH_11_BITS\t    2\n# define DP_PCON_DSC_DEPTH_12_BITS\t    3\n# define DP_PCON_DSC_DEPTH_13_BITS\t    4\n# define DP_PCON_DSC_DEPTH_14_BITS\t    5\n# define DP_PCON_DSC_DEPTH_15_BITS\t    6\n# define DP_PCON_DSC_DEPTH_16_BITS\t    7\n# define DP_PCON_DSC_DEPTH_8_BITS\t    8\n\n#define DP_PCON_DSC_BLOCK_PREDICTION\t    0x098\n# define DP_PCON_DSC_BLOCK_PRED_SUPPORT\t    (0x1 << 0)\n\n#define DP_PCON_DSC_ENC_COLOR_FMT_CAP\t    0x099\n# define DP_PCON_DSC_ENC_RGB\t\t    (0x1 << 0)\n# define DP_PCON_DSC_ENC_YUV444\t\t    (0x1 << 1)\n# define DP_PCON_DSC_ENC_YUV422_S\t    (0x1 << 2)\n# define DP_PCON_DSC_ENC_YUV422_N\t    (0x1 << 3)\n# define DP_PCON_DSC_ENC_YUV420_N\t    (0x1 << 4)\n\n#define DP_PCON_DSC_ENC_COLOR_DEPTH_CAP\t    0x09A\n# define DP_PCON_DSC_ENC_8BPC\t\t    (0x1 << 1)\n# define DP_PCON_DSC_ENC_10BPC\t\t    (0x1 << 2)\n# define DP_PCON_DSC_ENC_12BPC\t\t    (0x1 << 3)\n\n#define DP_PCON_DSC_MAX_SLICE_WIDTH\t    0x09B\n\n \n#define DP_PCON_DSC_SLICE_CAP_2             0x09C\n# define DP_PCON_DSC_16_PER_DSC_ENC\t    (0x1 << 0)\n# define DP_PCON_DSC_20_PER_DSC_ENC         (0x1 << 1)\n# define DP_PCON_DSC_24_PER_DSC_ENC         (0x1 << 2)\n\n \n#define DP_PCON_DSC_BPP_INCR\t\t    0x09E\n# define DP_PCON_DSC_BPP_INCR_MASK\t    (0x7 << 0)\n# define DP_PCON_DSC_ONE_16TH_BPP\t    0\n# define DP_PCON_DSC_ONE_8TH_BPP\t    1\n# define DP_PCON_DSC_ONE_4TH_BPP\t    2\n# define DP_PCON_DSC_ONE_HALF_BPP\t    3\n# define DP_PCON_DSC_ONE_BPP\t\t    4\n\n \n#define DP_DSC_BRANCH_OVERALL_THROUGHPUT_0  0x0a0    \n#define DP_DSC_BRANCH_OVERALL_THROUGHPUT_1  0x0a1\n#define DP_DSC_BRANCH_MAX_LINE_WIDTH        0x0a2\n\n \n#define DP_DFP_CAPABILITY_EXTENSION_SUPPORT\t0x0a3\t \n\n \n#define\tDP_LINK_BW_SET\t\t            0x100\n# define DP_LINK_RATE_TABLE\t\t    0x00     \n# define DP_LINK_BW_1_62\t\t    0x06\n# define DP_LINK_BW_2_7\t\t\t    0x0a\n# define DP_LINK_BW_5_4\t\t\t    0x14     \n# define DP_LINK_BW_8_1\t\t\t    0x1e     \n# define DP_LINK_BW_10                      0x01     \n# define DP_LINK_BW_13_5                    0x04     \n# define DP_LINK_BW_20                      0x02     \n\n#define DP_LANE_COUNT_SET\t            0x101\n# define DP_LANE_COUNT_MASK\t\t    0x0f\n# define DP_LANE_COUNT_ENHANCED_FRAME_EN    (1 << 7)\n\n#define DP_TRAINING_PATTERN_SET\t            0x102\n# define DP_TRAINING_PATTERN_DISABLE\t    0\n# define DP_TRAINING_PATTERN_1\t\t    1\n# define DP_TRAINING_PATTERN_2\t\t    2\n# define DP_TRAINING_PATTERN_2_CDS\t    3\t     \n# define DP_TRAINING_PATTERN_3\t\t    3\t     \n# define DP_TRAINING_PATTERN_4              7        \n# define DP_TRAINING_PATTERN_MASK\t    0x3\n# define DP_TRAINING_PATTERN_MASK_1_4\t    0xf\n\n \n# define DP_LINK_QUAL_PATTERN_11_DISABLE    (0 << 2)\n# define DP_LINK_QUAL_PATTERN_11_D10_2\t    (1 << 2)\n# define DP_LINK_QUAL_PATTERN_11_ERROR_RATE (2 << 2)\n# define DP_LINK_QUAL_PATTERN_11_PRBS7\t    (3 << 2)\n# define DP_LINK_QUAL_PATTERN_11_MASK\t    (3 << 2)\n\n# define DP_RECOVERED_CLOCK_OUT_EN\t    (1 << 4)\n# define DP_LINK_SCRAMBLING_DISABLE\t    (1 << 5)\n\n# define DP_SYMBOL_ERROR_COUNT_BOTH\t    (0 << 6)\n# define DP_SYMBOL_ERROR_COUNT_DISPARITY    (1 << 6)\n# define DP_SYMBOL_ERROR_COUNT_SYMBOL\t    (2 << 6)\n# define DP_SYMBOL_ERROR_COUNT_MASK\t    (3 << 6)\n\n#define DP_TRAINING_LANE0_SET\t\t    0x103\n#define DP_TRAINING_LANE1_SET\t\t    0x104\n#define DP_TRAINING_LANE2_SET\t\t    0x105\n#define DP_TRAINING_LANE3_SET\t\t    0x106\n\n# define DP_TRAIN_VOLTAGE_SWING_MASK\t    0x3\n# define DP_TRAIN_VOLTAGE_SWING_SHIFT\t    0\n# define DP_TRAIN_MAX_SWING_REACHED\t    (1 << 2)\n# define DP_TRAIN_VOLTAGE_SWING_LEVEL_0 (0 << 0)\n# define DP_TRAIN_VOLTAGE_SWING_LEVEL_1 (1 << 0)\n# define DP_TRAIN_VOLTAGE_SWING_LEVEL_2 (2 << 0)\n# define DP_TRAIN_VOLTAGE_SWING_LEVEL_3 (3 << 0)\n\n# define DP_TRAIN_PRE_EMPHASIS_MASK\t    (3 << 3)\n# define DP_TRAIN_PRE_EMPH_LEVEL_0\t\t(0 << 3)\n# define DP_TRAIN_PRE_EMPH_LEVEL_1\t\t(1 << 3)\n# define DP_TRAIN_PRE_EMPH_LEVEL_2\t\t(2 << 3)\n# define DP_TRAIN_PRE_EMPH_LEVEL_3\t\t(3 << 3)\n\n# define DP_TRAIN_PRE_EMPHASIS_SHIFT\t    3\n# define DP_TRAIN_MAX_PRE_EMPHASIS_REACHED  (1 << 5)\n\n# define DP_TX_FFE_PRESET_VALUE_MASK        (0xf << 0)  \n\n#define DP_DOWNSPREAD_CTRL\t\t    0x107\n# define DP_SPREAD_AMP_0_5\t\t    (1 << 4)\n# define DP_FIXED_VTOTAL_AS_SDP_EN_IN_PR_ACTIVE  (1 << 6)\n# define DP_MSA_TIMING_PAR_IGNORE_EN\t    (1 << 7)  \n\n#define DP_MAIN_LINK_CHANNEL_CODING_SET\t    0x108\n# define DP_SET_ANSI_8B10B\t\t    (1 << 0)\n# define DP_SET_ANSI_128B132B               (1 << 1)\n\n#define DP_I2C_SPEED_CONTROL_STATUS\t    0x109    \n \n\n#define DP_EDP_CONFIGURATION_SET            0x10a    \n# define DP_ALTERNATE_SCRAMBLER_RESET_ENABLE (1 << 0)\n# define DP_FRAMING_CHANGE_ENABLE\t    (1 << 1)\n# define DP_PANEL_SELF_TEST_ENABLE\t    (1 << 7)\n\n#define DP_LINK_QUAL_LANE0_SET\t\t    0x10b    \n#define DP_LINK_QUAL_LANE1_SET\t\t    0x10c\n#define DP_LINK_QUAL_LANE2_SET\t\t    0x10d\n#define DP_LINK_QUAL_LANE3_SET\t\t    0x10e\n# define DP_LINK_QUAL_PATTERN_DISABLE\t    0\n# define DP_LINK_QUAL_PATTERN_D10_2\t    1\n# define DP_LINK_QUAL_PATTERN_ERROR_RATE    2\n# define DP_LINK_QUAL_PATTERN_PRBS7\t    3\n# define DP_LINK_QUAL_PATTERN_80BIT_CUSTOM  4\n# define DP_LINK_QUAL_PATTERN_CP2520_PAT_1  5\n# define DP_LINK_QUAL_PATTERN_CP2520_PAT_2  6\n# define DP_LINK_QUAL_PATTERN_CP2520_PAT_3  7\n \n# define DP_LINK_QUAL_PATTERN_128B132B_TPS1 0x08\n# define DP_LINK_QUAL_PATTERN_128B132B_TPS2 0x10\n# define DP_LINK_QUAL_PATTERN_PRSBS9        0x18\n# define DP_LINK_QUAL_PATTERN_PRSBS11       0x20\n# define DP_LINK_QUAL_PATTERN_PRSBS15       0x28\n# define DP_LINK_QUAL_PATTERN_PRSBS23       0x30\n# define DP_LINK_QUAL_PATTERN_PRSBS31       0x38\n# define DP_LINK_QUAL_PATTERN_CUSTOM        0x40\n# define DP_LINK_QUAL_PATTERN_SQUARE        0x48\n\n#define DP_TRAINING_LANE0_1_SET2\t    0x10f\n#define DP_TRAINING_LANE2_3_SET2\t    0x110\n# define DP_LANE02_POST_CURSOR2_SET_MASK    (3 << 0)\n# define DP_LANE02_MAX_POST_CURSOR2_REACHED (1 << 2)\n# define DP_LANE13_POST_CURSOR2_SET_MASK    (3 << 4)\n# define DP_LANE13_MAX_POST_CURSOR2_REACHED (1 << 6)\n\n#define DP_MSTM_CTRL\t\t\t    0x111    \n# define DP_MST_EN\t\t\t    (1 << 0)\n# define DP_UP_REQ_EN\t\t\t    (1 << 1)\n# define DP_UPSTREAM_IS_SRC\t\t    (1 << 2)\n\n#define DP_AUDIO_DELAY0\t\t\t    0x112    \n#define DP_AUDIO_DELAY1\t\t\t    0x113\n#define DP_AUDIO_DELAY2\t\t\t    0x114\n\n#define DP_LINK_RATE_SET\t\t    0x115    \n# define DP_LINK_RATE_SET_SHIFT\t\t    0\n# define DP_LINK_RATE_SET_MASK\t\t    (7 << 0)\n\n#define DP_RECEIVER_ALPM_CONFIG\t\t    0x116    \n# define DP_ALPM_ENABLE\t\t\t    (1 << 0)\n# define DP_ALPM_LOCK_ERROR_IRQ_HPD_ENABLE  (1 << 1)\n\n#define DP_SINK_DEVICE_AUX_FRAME_SYNC_CONF  0x117    \n# define DP_AUX_FRAME_SYNC_ENABLE\t    (1 << 0)\n# define DP_IRQ_HPD_ENABLE\t\t    (1 << 1)\n\n#define DP_UPSTREAM_DEVICE_DP_PWR_NEED\t    0x118    \n# define DP_PWR_NOT_NEEDED\t\t    (1 << 0)\n\n#define DP_FEC_CONFIGURATION\t\t    0x120     \n# define DP_FEC_READY\t\t\t    (1 << 0)\n# define DP_FEC_ERR_COUNT_SEL_MASK\t    (7 << 1)\n# define DP_FEC_ERR_COUNT_DIS\t\t    (0 << 1)\n# define DP_FEC_UNCORR_BLK_ERROR_COUNT\t    (1 << 1)\n# define DP_FEC_CORR_BLK_ERROR_COUNT\t    (2 << 1)\n# define DP_FEC_BIT_ERROR_COUNT\t\t    (3 << 1)\n# define DP_FEC_LANE_SELECT_MASK\t    (3 << 4)\n# define DP_FEC_LANE_0_SELECT\t\t    (0 << 4)\n# define DP_FEC_LANE_1_SELECT\t\t    (1 << 4)\n# define DP_FEC_LANE_2_SELECT\t\t    (2 << 4)\n# define DP_FEC_LANE_3_SELECT\t\t    (3 << 4)\n\n#define DP_SDP_ERROR_DETECTION_CONFIGURATION\t0x121\t \n#define DP_SDP_CRC16_128B132B_EN\t\tBIT(0)\n\n#define DP_AUX_FRAME_SYNC_VALUE\t\t    0x15c    \n# define DP_AUX_FRAME_SYNC_VALID\t    (1 << 0)\n\n#define DP_DSC_ENABLE                       0x160    \n# define DP_DECOMPRESSION_EN                (1 << 0)\n#define DP_DSC_CONFIGURATION\t\t\t\t0x161\t \n\n#define DP_PSR_EN_CFG\t\t\t\t0x170    \n# define DP_PSR_ENABLE\t\t\t\tBIT(0)\n# define DP_PSR_MAIN_LINK_ACTIVE\t\tBIT(1)\n# define DP_PSR_CRC_VERIFICATION\t\tBIT(2)\n# define DP_PSR_FRAME_CAPTURE\t\t\tBIT(3)\n# define DP_PSR_SU_REGION_SCANLINE_CAPTURE\tBIT(4)  \n# define DP_PSR_IRQ_HPD_WITH_CRC_ERRORS\t\tBIT(5)  \n# define DP_PSR_ENABLE_PSR2\t\t\tBIT(6)  \n\n#define DP_ADAPTER_CTRL\t\t\t    0x1a0\n# define DP_ADAPTER_CTRL_FORCE_LOAD_SENSE   (1 << 0)\n\n#define DP_BRANCH_DEVICE_CTRL\t\t    0x1a1\n# define DP_BRANCH_DEVICE_IRQ_HPD\t    (1 << 0)\n\n#define DP_PAYLOAD_ALLOCATE_SET\t\t    0x1c0\n#define DP_PAYLOAD_ALLOCATE_START_TIME_SLOT 0x1c1\n#define DP_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT 0x1c2\n\n \n#define DP_SINK_COUNT\t\t\t    0x200\n \n# define DP_GET_SINK_COUNT(x)\t\t    ((((x) & 0x80) >> 1) | ((x) & 0x3f))\n# define DP_SINK_CP_READY\t\t    (1 << 6)\n\n#define DP_DEVICE_SERVICE_IRQ_VECTOR\t    0x201\n# define DP_REMOTE_CONTROL_COMMAND_PENDING  (1 << 0)\n# define DP_AUTOMATED_TEST_REQUEST\t    (1 << 1)\n# define DP_CP_IRQ\t\t\t    (1 << 2)\n# define DP_MCCS_IRQ\t\t\t    (1 << 3)\n# define DP_DOWN_REP_MSG_RDY\t\t    (1 << 4)  \n# define DP_UP_REQ_MSG_RDY\t\t    (1 << 5)  \n# define DP_SINK_SPECIFIC_IRQ\t\t    (1 << 6)\n\n#define DP_LANE0_1_STATUS\t\t    0x202\n#define DP_LANE2_3_STATUS\t\t    0x203\n# define DP_LANE_CR_DONE\t\t    (1 << 0)\n# define DP_LANE_CHANNEL_EQ_DONE\t    (1 << 1)\n# define DP_LANE_SYMBOL_LOCKED\t\t    (1 << 2)\n\n#define DP_CHANNEL_EQ_BITS (DP_LANE_CR_DONE |\t\t\\\n\t\t\t    DP_LANE_CHANNEL_EQ_DONE |\t\\\n\t\t\t    DP_LANE_SYMBOL_LOCKED)\n\n#define DP_LANE_ALIGN_STATUS_UPDATED                    0x204\n#define  DP_INTERLANE_ALIGN_DONE                        (1 << 0)\n#define  DP_128B132B_DPRX_EQ_INTERLANE_ALIGN_DONE       (1 << 2)  \n#define  DP_128B132B_DPRX_CDS_INTERLANE_ALIGN_DONE      (1 << 3)  \n#define  DP_128B132B_LT_FAILED                          (1 << 4)  \n#define  DP_DOWNSTREAM_PORT_STATUS_CHANGED              (1 << 6)\n#define  DP_LINK_STATUS_UPDATED                         (1 << 7)\n\n#define DP_SINK_STATUS\t\t\t    0x205\n# define DP_RECEIVE_PORT_0_STATUS\t    (1 << 0)\n# define DP_RECEIVE_PORT_1_STATUS\t    (1 << 1)\n# define DP_STREAM_REGENERATION_STATUS      (1 << 2)  \n# define DP_INTRA_HOP_AUX_REPLY_INDICATION\t(1 << 3)  \n\n#define DP_ADJUST_REQUEST_LANE0_1\t    0x206\n#define DP_ADJUST_REQUEST_LANE2_3\t    0x207\n# define DP_ADJUST_VOLTAGE_SWING_LANE0_MASK  0x03\n# define DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT 0\n# define DP_ADJUST_PRE_EMPHASIS_LANE0_MASK   0x0c\n# define DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT  2\n# define DP_ADJUST_VOLTAGE_SWING_LANE1_MASK  0x30\n# define DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT 4\n# define DP_ADJUST_PRE_EMPHASIS_LANE1_MASK   0xc0\n# define DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT  6\n\n \n# define DP_ADJUST_TX_FFE_PRESET_LANE0_MASK  (0xf << 0)\n# define DP_ADJUST_TX_FFE_PRESET_LANE0_SHIFT 0\n# define DP_ADJUST_TX_FFE_PRESET_LANE1_MASK  (0xf << 4)\n# define DP_ADJUST_TX_FFE_PRESET_LANE1_SHIFT 4\n\n#define DP_ADJUST_REQUEST_POST_CURSOR2      0x20c\n# define DP_ADJUST_POST_CURSOR2_LANE0_MASK  0x03\n# define DP_ADJUST_POST_CURSOR2_LANE0_SHIFT 0\n# define DP_ADJUST_POST_CURSOR2_LANE1_MASK  0x0c\n# define DP_ADJUST_POST_CURSOR2_LANE1_SHIFT 2\n# define DP_ADJUST_POST_CURSOR2_LANE2_MASK  0x30\n# define DP_ADJUST_POST_CURSOR2_LANE2_SHIFT 4\n# define DP_ADJUST_POST_CURSOR2_LANE3_MASK  0xc0\n# define DP_ADJUST_POST_CURSOR2_LANE3_SHIFT 6\n\n#define DP_TEST_REQUEST\t\t\t    0x218\n# define DP_TEST_LINK_TRAINING\t\t    (1 << 0)\n# define DP_TEST_LINK_VIDEO_PATTERN\t    (1 << 1)\n# define DP_TEST_LINK_EDID_READ\t\t    (1 << 2)\n# define DP_TEST_LINK_PHY_TEST_PATTERN\t    (1 << 3)  \n# define DP_TEST_LINK_FAUX_PATTERN\t    (1 << 4)  \n# define DP_TEST_LINK_AUDIO_PATTERN         (1 << 5)  \n# define DP_TEST_LINK_AUDIO_DISABLED_VIDEO  (1 << 6)  \n\n#define DP_TEST_LINK_RATE\t\t    0x219\n# define DP_LINK_RATE_162\t\t    (0x6)\n# define DP_LINK_RATE_27\t\t    (0xa)\n\n#define DP_TEST_LANE_COUNT\t\t    0x220\n\n#define DP_TEST_PATTERN\t\t\t    0x221\n# define DP_NO_TEST_PATTERN                 0x0\n# define DP_COLOR_RAMP                      0x1\n# define DP_BLACK_AND_WHITE_VERTICAL_LINES  0x2\n# define DP_COLOR_SQUARE                    0x3\n\n#define DP_TEST_H_TOTAL_HI                  0x222\n#define DP_TEST_H_TOTAL_LO                  0x223\n\n#define DP_TEST_V_TOTAL_HI                  0x224\n#define DP_TEST_V_TOTAL_LO                  0x225\n\n#define DP_TEST_H_START_HI                  0x226\n#define DP_TEST_H_START_LO                  0x227\n\n#define DP_TEST_V_START_HI                  0x228\n#define DP_TEST_V_START_LO                  0x229\n\n#define DP_TEST_HSYNC_HI                    0x22A\n# define DP_TEST_HSYNC_POLARITY             (1 << 7)\n# define DP_TEST_HSYNC_WIDTH_HI_MASK        (127 << 0)\n#define DP_TEST_HSYNC_WIDTH_LO              0x22B\n\n#define DP_TEST_VSYNC_HI                    0x22C\n# define DP_TEST_VSYNC_POLARITY             (1 << 7)\n# define DP_TEST_VSYNC_WIDTH_HI_MASK        (127 << 0)\n#define DP_TEST_VSYNC_WIDTH_LO              0x22D\n\n#define DP_TEST_H_WIDTH_HI                  0x22E\n#define DP_TEST_H_WIDTH_LO                  0x22F\n\n#define DP_TEST_V_HEIGHT_HI                 0x230\n#define DP_TEST_V_HEIGHT_LO                 0x231\n\n#define DP_TEST_MISC0                       0x232\n# define DP_TEST_SYNC_CLOCK                 (1 << 0)\n# define DP_TEST_COLOR_FORMAT_MASK          (3 << 1)\n# define DP_TEST_COLOR_FORMAT_SHIFT         1\n# define DP_COLOR_FORMAT_RGB                (0 << 1)\n# define DP_COLOR_FORMAT_YCbCr422           (1 << 1)\n# define DP_COLOR_FORMAT_YCbCr444           (2 << 1)\n# define DP_TEST_DYNAMIC_RANGE_VESA         (0 << 3)\n# define DP_TEST_DYNAMIC_RANGE_CEA          (1 << 3)\n# define DP_TEST_YCBCR_COEFFICIENTS         (1 << 4)\n# define DP_YCBCR_COEFFICIENTS_ITU601       (0 << 4)\n# define DP_YCBCR_COEFFICIENTS_ITU709       (1 << 4)\n# define DP_TEST_BIT_DEPTH_MASK             (7 << 5)\n# define DP_TEST_BIT_DEPTH_SHIFT            5\n# define DP_TEST_BIT_DEPTH_6                (0 << 5)\n# define DP_TEST_BIT_DEPTH_8                (1 << 5)\n# define DP_TEST_BIT_DEPTH_10               (2 << 5)\n# define DP_TEST_BIT_DEPTH_12               (3 << 5)\n# define DP_TEST_BIT_DEPTH_16               (4 << 5)\n\n#define DP_TEST_MISC1                       0x233\n# define DP_TEST_REFRESH_DENOMINATOR        (1 << 0)\n# define DP_TEST_INTERLACED                 (1 << 1)\n\n#define DP_TEST_REFRESH_RATE_NUMERATOR      0x234\n\n#define DP_TEST_MISC0                       0x232\n\n#define DP_TEST_CRC_R_CR\t\t    0x240\n#define DP_TEST_CRC_G_Y\t\t\t    0x242\n#define DP_TEST_CRC_B_CB\t\t    0x244\n\n#define DP_TEST_SINK_MISC\t\t    0x246\n# define DP_TEST_CRC_SUPPORTED\t\t    (1 << 5)\n# define DP_TEST_COUNT_MASK\t\t    0xf\n\n#define DP_PHY_TEST_PATTERN                 0x248\n# define DP_PHY_TEST_PATTERN_SEL_MASK       0x7\n# define DP_PHY_TEST_PATTERN_NONE           0x0\n# define DP_PHY_TEST_PATTERN_D10_2          0x1\n# define DP_PHY_TEST_PATTERN_ERROR_COUNT    0x2\n# define DP_PHY_TEST_PATTERN_PRBS7          0x3\n# define DP_PHY_TEST_PATTERN_80BIT_CUSTOM   0x4\n# define DP_PHY_TEST_PATTERN_CP2520         0x5\n\n#define DP_PHY_SQUARE_PATTERN\t\t\t\t0x249\n\n#define DP_TEST_HBR2_SCRAMBLER_RESET        0x24A\n#define DP_TEST_80BIT_CUSTOM_PATTERN_7_0    0x250\n#define\tDP_TEST_80BIT_CUSTOM_PATTERN_15_8   0x251\n#define\tDP_TEST_80BIT_CUSTOM_PATTERN_23_16  0x252\n#define\tDP_TEST_80BIT_CUSTOM_PATTERN_31_24  0x253\n#define\tDP_TEST_80BIT_CUSTOM_PATTERN_39_32  0x254\n#define\tDP_TEST_80BIT_CUSTOM_PATTERN_47_40  0x255\n#define\tDP_TEST_80BIT_CUSTOM_PATTERN_55_48  0x256\n#define\tDP_TEST_80BIT_CUSTOM_PATTERN_63_56  0x257\n#define\tDP_TEST_80BIT_CUSTOM_PATTERN_71_64  0x258\n#define\tDP_TEST_80BIT_CUSTOM_PATTERN_79_72  0x259\n\n#define DP_TEST_RESPONSE\t\t    0x260\n# define DP_TEST_ACK\t\t\t    (1 << 0)\n# define DP_TEST_NAK\t\t\t    (1 << 1)\n# define DP_TEST_EDID_CHECKSUM_WRITE\t    (1 << 2)\n\n#define DP_TEST_EDID_CHECKSUM\t\t    0x261\n\n#define DP_TEST_SINK\t\t\t    0x270\n# define DP_TEST_SINK_START\t\t    (1 << 0)\n#define DP_TEST_AUDIO_MODE\t\t    0x271\n#define DP_TEST_AUDIO_PATTERN_TYPE\t    0x272\n#define DP_TEST_AUDIO_PERIOD_CH1\t    0x273\n#define DP_TEST_AUDIO_PERIOD_CH2\t    0x274\n#define DP_TEST_AUDIO_PERIOD_CH3\t    0x275\n#define DP_TEST_AUDIO_PERIOD_CH4\t    0x276\n#define DP_TEST_AUDIO_PERIOD_CH5\t    0x277\n#define DP_TEST_AUDIO_PERIOD_CH6\t    0x278\n#define DP_TEST_AUDIO_PERIOD_CH7\t    0x279\n#define DP_TEST_AUDIO_PERIOD_CH8\t    0x27A\n\n#define DP_FEC_STATUS\t\t\t    0x280     \n# define DP_FEC_DECODE_EN_DETECTED\t    (1 << 0)\n# define DP_FEC_DECODE_DIS_DETECTED\t    (1 << 1)\n\n#define DP_FEC_ERROR_COUNT_LSB\t\t    0x0281     \n\n#define DP_FEC_ERROR_COUNT_MSB\t\t    0x0282     \n# define DP_FEC_ERROR_COUNT_MASK\t    0x7F\n# define DP_FEC_ERR_COUNT_VALID\t\t    (1 << 7)\n\n#define DP_PAYLOAD_TABLE_UPDATE_STATUS      0x2c0    \n# define DP_PAYLOAD_TABLE_UPDATED           (1 << 0)\n# define DP_PAYLOAD_ACT_HANDLED             (1 << 1)\n\n#define DP_VC_PAYLOAD_ID_SLOT_1             0x2c1    \n \n\n \n#define DP_SOURCE_OUI\t\t\t    0x300\n\n \n#define DP_SINK_OUI\t\t\t    0x400\n\n \n#define DP_BRANCH_OUI\t\t\t    0x500\n#define DP_BRANCH_ID                        0x503\n#define DP_BRANCH_REVISION_START            0x509\n#define DP_BRANCH_HW_REV                    0x509\n#define DP_BRANCH_SW_REV                    0x50A\n\n \n#define DP_SET_POWER                        0x600\n# define DP_SET_POWER_D0                    0x1\n# define DP_SET_POWER_D3                    0x2\n# define DP_SET_POWER_MASK                  0x3\n# define DP_SET_POWER_D3_AUX_ON             0x5\n\n \n#define DP_EDP_DPCD_REV\t\t\t    0x700     \n# define DP_EDP_11\t\t\t    0x00\n# define DP_EDP_12\t\t\t    0x01\n# define DP_EDP_13\t\t\t    0x02\n# define DP_EDP_14\t\t\t    0x03\n# define DP_EDP_14a                         0x04     \n# define DP_EDP_14b                         0x05     \n\n#define DP_EDP_GENERAL_CAP_1\t\t    0x701\n# define DP_EDP_TCON_BACKLIGHT_ADJUSTMENT_CAP\t\t(1 << 0)\n# define DP_EDP_BACKLIGHT_PIN_ENABLE_CAP\t\t(1 << 1)\n# define DP_EDP_BACKLIGHT_AUX_ENABLE_CAP\t\t(1 << 2)\n# define DP_EDP_PANEL_SELF_TEST_PIN_ENABLE_CAP\t\t(1 << 3)\n# define DP_EDP_PANEL_SELF_TEST_AUX_ENABLE_CAP\t\t(1 << 4)\n# define DP_EDP_FRC_ENABLE_CAP\t\t\t\t(1 << 5)\n# define DP_EDP_COLOR_ENGINE_CAP\t\t\t(1 << 6)\n# define DP_EDP_SET_POWER_CAP\t\t\t\t(1 << 7)\n\n#define DP_EDP_BACKLIGHT_ADJUSTMENT_CAP     0x702\n# define DP_EDP_BACKLIGHT_BRIGHTNESS_PWM_PIN_CAP\t(1 << 0)\n# define DP_EDP_BACKLIGHT_BRIGHTNESS_AUX_SET_CAP\t(1 << 1)\n# define DP_EDP_BACKLIGHT_BRIGHTNESS_BYTE_COUNT\t\t(1 << 2)\n# define DP_EDP_BACKLIGHT_AUX_PWM_PRODUCT_CAP\t\t(1 << 3)\n# define DP_EDP_BACKLIGHT_FREQ_PWM_PIN_PASSTHRU_CAP\t(1 << 4)\n# define DP_EDP_BACKLIGHT_FREQ_AUX_SET_CAP\t\t(1 << 5)\n# define DP_EDP_DYNAMIC_BACKLIGHT_CAP\t\t\t(1 << 6)\n# define DP_EDP_VBLANK_BACKLIGHT_UPDATE_CAP\t\t(1 << 7)\n\n#define DP_EDP_GENERAL_CAP_2\t\t    0x703\n# define DP_EDP_OVERDRIVE_ENGINE_ENABLED\t\t(1 << 0)\n# define DP_EDP_PANEL_LUMINANCE_CONTROL_CAPABLE\t\t(1 << 4)\n\n#define DP_EDP_GENERAL_CAP_3\t\t    0x704     \n# define DP_EDP_X_REGION_CAP_MASK\t\t\t(0xf << 0)\n# define DP_EDP_X_REGION_CAP_SHIFT\t\t\t0\n# define DP_EDP_Y_REGION_CAP_MASK\t\t\t(0xf << 4)\n# define DP_EDP_Y_REGION_CAP_SHIFT\t\t\t4\n\n#define DP_EDP_DISPLAY_CONTROL_REGISTER     0x720\n# define DP_EDP_BACKLIGHT_ENABLE\t\t\t(1 << 0)\n# define DP_EDP_BLACK_VIDEO_ENABLE\t\t\t(1 << 1)\n# define DP_EDP_FRC_ENABLE\t\t\t\t(1 << 2)\n# define DP_EDP_COLOR_ENGINE_ENABLE\t\t\t(1 << 3)\n# define DP_EDP_VBLANK_BACKLIGHT_UPDATE_ENABLE\t\t(1 << 7)\n\n#define DP_EDP_BACKLIGHT_MODE_SET_REGISTER  0x721\n# define DP_EDP_BACKLIGHT_CONTROL_MODE_MASK\t\t(3 << 0)\n# define DP_EDP_BACKLIGHT_CONTROL_MODE_PWM\t\t(0 << 0)\n# define DP_EDP_BACKLIGHT_CONTROL_MODE_PRESET\t\t(1 << 0)\n# define DP_EDP_BACKLIGHT_CONTROL_MODE_DPCD\t\t(2 << 0)\n# define DP_EDP_BACKLIGHT_CONTROL_MODE_PRODUCT\t\t(3 << 0)\n# define DP_EDP_BACKLIGHT_FREQ_PWM_PIN_PASSTHRU_ENABLE\t(1 << 2)\n# define DP_EDP_BACKLIGHT_FREQ_AUX_SET_ENABLE\t\t(1 << 3)\n# define DP_EDP_DYNAMIC_BACKLIGHT_ENABLE\t\t(1 << 4)\n# define DP_EDP_REGIONAL_BACKLIGHT_ENABLE\t\t(1 << 5)\n# define DP_EDP_UPDATE_REGION_BRIGHTNESS\t\t(1 << 6)  \n# define DP_EDP_PANEL_LUMINANCE_CONTROL_ENABLE\t\t(1 << 7)\n\n#define DP_EDP_BACKLIGHT_BRIGHTNESS_MSB     0x722\n#define DP_EDP_BACKLIGHT_BRIGHTNESS_LSB     0x723\n\n#define DP_EDP_PWMGEN_BIT_COUNT             0x724\n#define DP_EDP_PWMGEN_BIT_COUNT_CAP_MIN     0x725\n#define DP_EDP_PWMGEN_BIT_COUNT_CAP_MAX     0x726\n# define DP_EDP_PWMGEN_BIT_COUNT_MASK       (0x1f << 0)\n\n#define DP_EDP_BACKLIGHT_CONTROL_STATUS     0x727\n\n#define DP_EDP_BACKLIGHT_FREQ_SET           0x728\n# define DP_EDP_BACKLIGHT_FREQ_BASE_KHZ     27000\n\n#define DP_EDP_BACKLIGHT_FREQ_CAP_MIN_MSB   0x72a\n#define DP_EDP_BACKLIGHT_FREQ_CAP_MIN_MID   0x72b\n#define DP_EDP_BACKLIGHT_FREQ_CAP_MIN_LSB   0x72c\n\n#define DP_EDP_BACKLIGHT_FREQ_CAP_MAX_MSB   0x72d\n#define DP_EDP_BACKLIGHT_FREQ_CAP_MAX_MID   0x72e\n#define DP_EDP_BACKLIGHT_FREQ_CAP_MAX_LSB   0x72f\n\n#define DP_EDP_DBC_MINIMUM_BRIGHTNESS_SET   0x732\n#define DP_EDP_DBC_MAXIMUM_BRIGHTNESS_SET   0x733\n#define DP_EDP_PANEL_TARGET_LUMINANCE_VALUE 0x734\n\n#define DP_EDP_REGIONAL_BACKLIGHT_BASE      0x740     \n#define DP_EDP_REGIONAL_BACKLIGHT_0\t    0x741     \n\n#define DP_EDP_MSO_LINK_CAPABILITIES        0x7a4     \n# define DP_EDP_MSO_NUMBER_OF_LINKS_MASK    (7 << 0)\n# define DP_EDP_MSO_NUMBER_OF_LINKS_SHIFT   0\n# define DP_EDP_MSO_INDEPENDENT_LINK_BIT    (1 << 3)\n\n \n#define DP_SIDEBAND_MSG_DOWN_REQ_BASE\t    0x1000    \n#define DP_SIDEBAND_MSG_UP_REP_BASE\t    0x1200    \n#define DP_SIDEBAND_MSG_DOWN_REP_BASE\t    0x1400    \n#define DP_SIDEBAND_MSG_UP_REQ_BASE\t    0x1600    \n\n \n#define DP_SINK_COUNT_ESI                   0x2002    \n#define DP_DEVICE_SERVICE_IRQ_VECTOR_ESI0   0x2003    \n\n#define DP_DEVICE_SERVICE_IRQ_VECTOR_ESI1   0x2004    \n# define DP_RX_GTC_MSTR_REQ_STATUS_CHANGE    (1 << 0)\n# define DP_LOCK_ACQUISITION_REQUEST         (1 << 1)\n# define DP_CEC_IRQ                          (1 << 2)\n\n#define DP_LINK_SERVICE_IRQ_VECTOR_ESI0     0x2005    \n# define RX_CAP_CHANGED                      (1 << 0)\n# define LINK_STATUS_CHANGED                 (1 << 1)\n# define STREAM_STATUS_CHANGED               (1 << 2)\n# define HDMI_LINK_STATUS_CHANGED            (1 << 3)\n# define CONNECTED_OFF_ENTRY_REQUESTED       (1 << 4)\n\n#define DP_PSR_ERROR_STATUS                 0x2006   \n# define DP_PSR_LINK_CRC_ERROR              (1 << 0)\n# define DP_PSR_RFB_STORAGE_ERROR           (1 << 1)\n# define DP_PSR_VSC_SDP_UNCORRECTABLE_ERROR (1 << 2)  \n\n#define DP_PSR_ESI                          0x2007   \n# define DP_PSR_CAPS_CHANGE                 (1 << 0)\n\n#define DP_PSR_STATUS                       0x2008   \n# define DP_PSR_SINK_INACTIVE               0\n# define DP_PSR_SINK_ACTIVE_SRC_SYNCED      1\n# define DP_PSR_SINK_ACTIVE_RFB             2\n# define DP_PSR_SINK_ACTIVE_SINK_SYNCED     3\n# define DP_PSR_SINK_ACTIVE_RESYNC          4\n# define DP_PSR_SINK_INTERNAL_ERROR         7\n# define DP_PSR_SINK_STATE_MASK             0x07\n\n#define DP_SYNCHRONIZATION_LATENCY_IN_SINK\t\t0x2009  \n# define DP_MAX_RESYNC_FRAME_COUNT_MASK\t\t\t(0xf << 0)\n# define DP_MAX_RESYNC_FRAME_COUNT_SHIFT\t\t0\n# define DP_LAST_ACTUAL_SYNCHRONIZATION_LATENCY_MASK\t(0xf << 4)\n# define DP_LAST_ACTUAL_SYNCHRONIZATION_LATENCY_SHIFT\t4\n\n#define DP_LAST_RECEIVED_PSR_SDP\t    0x200a  \n# define DP_PSR_STATE_BIT\t\t    (1 << 0)  \n# define DP_UPDATE_RFB_BIT\t\t    (1 << 1)  \n# define DP_CRC_VALID_BIT\t\t    (1 << 2)  \n# define DP_SU_VALID\t\t\t    (1 << 3)  \n# define DP_FIRST_SCAN_LINE_SU_REGION\t    (1 << 4)  \n# define DP_LAST_SCAN_LINE_SU_REGION\t    (1 << 5)  \n# define DP_Y_COORDINATE_VALID\t\t    (1 << 6)  \n\n#define DP_RECEIVER_ALPM_STATUS\t\t    0x200b   \n# define DP_ALPM_LOCK_TIMEOUT_ERROR\t    (1 << 0)\n\n#define DP_LANE0_1_STATUS_ESI                  0x200c  \n#define DP_LANE2_3_STATUS_ESI                  0x200d  \n#define DP_LANE_ALIGN_STATUS_UPDATED_ESI       0x200e  \n#define DP_SINK_STATUS_ESI                     0x200f  \n\n \n#define DP_DP13_DPCD_REV                    0x2200\n\n#define DP_DPRX_FEATURE_ENUMERATION_LIST    0x2210   \n# define DP_GTC_CAP\t\t\t\t\t(1 << 0)   \n# define DP_SST_SPLIT_SDP_CAP\t\t\t\t(1 << 1)   \n# define DP_AV_SYNC_CAP\t\t\t\t\t(1 << 2)   \n# define DP_VSC_SDP_EXT_FOR_COLORIMETRY_SUPPORTED\t(1 << 3)   \n# define DP_VSC_EXT_VESA_SDP_SUPPORTED\t\t\t(1 << 4)   \n# define DP_VSC_EXT_VESA_SDP_CHAINING_SUPPORTED\t\t(1 << 5)   \n# define DP_VSC_EXT_CEA_SDP_SUPPORTED\t\t\t(1 << 6)   \n# define DP_VSC_EXT_CEA_SDP_CHAINING_SUPPORTED\t\t(1 << 7)   \n\n#define DP_DPRX_FEATURE_ENUMERATION_LIST_CONT_1         0x2214  \n# define DP_ADAPTIVE_SYNC_SDP_SUPPORTED    (1 << 0)\n# define DP_AS_SDP_FIRST_HALF_LINE_OR_3840_PIXEL_CYCLE_WINDOW_NOT_SUPPORTED (1 << 1)\n# define DP_VSC_EXT_SDP_FRAMEWORK_VERSION_1_SUPPORTED  (1 << 4)\n\n#define DP_128B132B_SUPPORTED_LINK_RATES       0x2215  \n# define DP_UHBR10                             (1 << 0)\n# define DP_UHBR20                             (1 << 1)\n# define DP_UHBR13_5                           (1 << 2)\n\n#define DP_128B132B_TRAINING_AUX_RD_INTERVAL                    0x2216  \n# define DP_128B132B_TRAINING_AUX_RD_INTERVAL_1MS_UNIT          (1 << 7)\n# define DP_128B132B_TRAINING_AUX_RD_INTERVAL_MASK              0x7f\n# define DP_128B132B_TRAINING_AUX_RD_INTERVAL_400_US            0x00\n# define DP_128B132B_TRAINING_AUX_RD_INTERVAL_4_MS              0x01\n# define DP_128B132B_TRAINING_AUX_RD_INTERVAL_8_MS              0x02\n# define DP_128B132B_TRAINING_AUX_RD_INTERVAL_12_MS             0x03\n# define DP_128B132B_TRAINING_AUX_RD_INTERVAL_16_MS             0x04\n# define DP_128B132B_TRAINING_AUX_RD_INTERVAL_32_MS             0x05\n# define DP_128B132B_TRAINING_AUX_RD_INTERVAL_64_MS             0x06\n\n#define DP_TEST_264BIT_CUSTOM_PATTERN_7_0\t\t0x2230\n#define DP_TEST_264BIT_CUSTOM_PATTERN_263_256\t0x2250\n\n \n#define DP_DSC_SUPPORT_AND_DSC_DECODER_COUNT\t\t0x2260\t \n# define DP_DSC_DECODER_COUNT_MASK\t\t\t(0b111 << 5)\n# define DP_DSC_DECODER_COUNT_SHIFT\t\t\t5\n#define DP_DSC_MAX_SLICE_COUNT_AND_AGGREGATION_0\t0x2270\t \n# define DP_DSC_DECODER_0_MAXIMUM_SLICE_COUNT_MASK\t(1 << 0)\n# define DP_DSC_DECODER_0_AGGREGATION_SUPPORT_MASK\t(0b111 << 1)\n# define DP_DSC_DECODER_0_AGGREGATION_SUPPORT_SHIFT\t1\n\n \n \n#define DP_CEC_TUNNELING_CAPABILITY            0x3000\n# define DP_CEC_TUNNELING_CAPABLE               (1 << 0)\n# define DP_CEC_SNOOPING_CAPABLE                (1 << 1)\n# define DP_CEC_MULTIPLE_LA_CAPABLE             (1 << 2)\n\n#define DP_CEC_TUNNELING_CONTROL               0x3001\n# define DP_CEC_TUNNELING_ENABLE                (1 << 0)\n# define DP_CEC_SNOOPING_ENABLE                 (1 << 1)\n\n#define DP_CEC_RX_MESSAGE_INFO                 0x3002\n# define DP_CEC_RX_MESSAGE_LEN_MASK             (0xf << 0)\n# define DP_CEC_RX_MESSAGE_LEN_SHIFT            0\n# define DP_CEC_RX_MESSAGE_HPD_STATE            (1 << 4)\n# define DP_CEC_RX_MESSAGE_HPD_LOST             (1 << 5)\n# define DP_CEC_RX_MESSAGE_ACKED                (1 << 6)\n# define DP_CEC_RX_MESSAGE_ENDED                (1 << 7)\n\n#define DP_CEC_TX_MESSAGE_INFO                 0x3003\n# define DP_CEC_TX_MESSAGE_LEN_MASK             (0xf << 0)\n# define DP_CEC_TX_MESSAGE_LEN_SHIFT            0\n# define DP_CEC_TX_RETRY_COUNT_MASK             (0x7 << 4)\n# define DP_CEC_TX_RETRY_COUNT_SHIFT            4\n# define DP_CEC_TX_MESSAGE_SEND                 (1 << 7)\n\n#define DP_CEC_TUNNELING_IRQ_FLAGS             0x3004\n# define DP_CEC_RX_MESSAGE_INFO_VALID           (1 << 0)\n# define DP_CEC_RX_MESSAGE_OVERFLOW             (1 << 1)\n# define DP_CEC_TX_MESSAGE_SENT                 (1 << 4)\n# define DP_CEC_TX_LINE_ERROR                   (1 << 5)\n# define DP_CEC_TX_ADDRESS_NACK_ERROR           (1 << 6)\n# define DP_CEC_TX_DATA_NACK_ERROR              (1 << 7)\n\n#define DP_CEC_LOGICAL_ADDRESS_MASK            0x300E  \n# define DP_CEC_LOGICAL_ADDRESS_0               (1 << 0)\n# define DP_CEC_LOGICAL_ADDRESS_1               (1 << 1)\n# define DP_CEC_LOGICAL_ADDRESS_2               (1 << 2)\n# define DP_CEC_LOGICAL_ADDRESS_3               (1 << 3)\n# define DP_CEC_LOGICAL_ADDRESS_4               (1 << 4)\n# define DP_CEC_LOGICAL_ADDRESS_5               (1 << 5)\n# define DP_CEC_LOGICAL_ADDRESS_6               (1 << 6)\n# define DP_CEC_LOGICAL_ADDRESS_7               (1 << 7)\n#define DP_CEC_LOGICAL_ADDRESS_MASK_2          0x300F  \n# define DP_CEC_LOGICAL_ADDRESS_8               (1 << 0)\n# define DP_CEC_LOGICAL_ADDRESS_9               (1 << 1)\n# define DP_CEC_LOGICAL_ADDRESS_10              (1 << 2)\n# define DP_CEC_LOGICAL_ADDRESS_11              (1 << 3)\n# define DP_CEC_LOGICAL_ADDRESS_12              (1 << 4)\n# define DP_CEC_LOGICAL_ADDRESS_13              (1 << 5)\n# define DP_CEC_LOGICAL_ADDRESS_14              (1 << 6)\n# define DP_CEC_LOGICAL_ADDRESS_15              (1 << 7)\n\n#define DP_CEC_RX_MESSAGE_BUFFER               0x3010\n#define DP_CEC_TX_MESSAGE_BUFFER               0x3020\n#define DP_CEC_MESSAGE_BUFFER_LENGTH             0x10\n\n \n#define DP_PCON_HDMI_LINK_CONFIG_1             0x305A\n# define DP_PCON_ENABLE_MAX_FRL_BW             (7 << 0)\n# define DP_PCON_ENABLE_MAX_BW_0GBPS\t       0\n# define DP_PCON_ENABLE_MAX_BW_9GBPS\t       1\n# define DP_PCON_ENABLE_MAX_BW_18GBPS\t       2\n# define DP_PCON_ENABLE_MAX_BW_24GBPS\t       3\n# define DP_PCON_ENABLE_MAX_BW_32GBPS\t       4\n# define DP_PCON_ENABLE_MAX_BW_40GBPS\t       5\n# define DP_PCON_ENABLE_MAX_BW_48GBPS\t       6\n# define DP_PCON_ENABLE_SOURCE_CTL_MODE       (1 << 3)\n# define DP_PCON_ENABLE_CONCURRENT_LINK       (1 << 4)\n# define DP_PCON_ENABLE_SEQUENTIAL_LINK       (0 << 4)\n# define DP_PCON_ENABLE_LINK_FRL_MODE         (1 << 5)\n# define DP_PCON_ENABLE_HPD_READY\t      (1 << 6)\n# define DP_PCON_ENABLE_HDMI_LINK             (1 << 7)\n\n \n#define DP_PCON_HDMI_LINK_CONFIG_2            0x305B\n# define DP_PCON_MAX_LINK_BW_MASK             (0x3F << 0)\n# define DP_PCON_FRL_BW_MASK_9GBPS            (1 << 0)\n# define DP_PCON_FRL_BW_MASK_18GBPS           (1 << 1)\n# define DP_PCON_FRL_BW_MASK_24GBPS           (1 << 2)\n# define DP_PCON_FRL_BW_MASK_32GBPS           (1 << 3)\n# define DP_PCON_FRL_BW_MASK_40GBPS           (1 << 4)\n# define DP_PCON_FRL_BW_MASK_48GBPS           (1 << 5)\n# define DP_PCON_FRL_LINK_TRAIN_EXTENDED      (1 << 6)\n# define DP_PCON_FRL_LINK_TRAIN_NORMAL        (0 << 6)\n\n \n#define DP_PCON_HDMI_TX_LINK_STATUS           0x303B\n# define DP_PCON_HDMI_TX_LINK_ACTIVE          (1 << 0)\n# define DP_PCON_FRL_READY\t\t      (1 << 1)\n\n \n#define DP_PCON_HDMI_POST_FRL_STATUS          0x3036\n# define DP_PCON_HDMI_LINK_MODE               (1 << 0)\n# define DP_PCON_HDMI_MODE_TMDS               0\n# define DP_PCON_HDMI_MODE_FRL                1\n# define DP_PCON_HDMI_FRL_TRAINED_BW          (0x3F << 1)\n# define DP_PCON_FRL_TRAINED_BW_9GBPS\t      (1 << 1)\n# define DP_PCON_FRL_TRAINED_BW_18GBPS\t      (1 << 2)\n# define DP_PCON_FRL_TRAINED_BW_24GBPS\t      (1 << 3)\n# define DP_PCON_FRL_TRAINED_BW_32GBPS\t      (1 << 4)\n# define DP_PCON_FRL_TRAINED_BW_40GBPS\t      (1 << 5)\n# define DP_PCON_FRL_TRAINED_BW_48GBPS\t      (1 << 6)\n\n#define DP_PROTOCOL_CONVERTER_CONTROL_0\t\t0x3050  \n# define DP_HDMI_DVI_OUTPUT_CONFIG\t\t(1 << 0)  \n#define DP_PROTOCOL_CONVERTER_CONTROL_1\t\t0x3051  \n# define DP_CONVERSION_TO_YCBCR420_ENABLE\t(1 << 0)  \n# define DP_HDMI_EDID_PROCESSING_DISABLE\t(1 << 1)  \n# define DP_HDMI_AUTONOMOUS_SCRAMBLING_DISABLE\t(1 << 2)  \n# define DP_HDMI_FORCE_SCRAMBLING\t\t(1 << 3)  \n#define DP_PROTOCOL_CONVERTER_CONTROL_2\t\t0x3052  \n# define DP_CONVERSION_TO_YCBCR422_ENABLE\t(1 << 0)  \n# define DP_PCON_ENABLE_DSC_ENCODER\t        (1 << 1)\n# define DP_PCON_ENCODER_PPS_OVERRIDE_MASK\t(0x3 << 2)\n# define DP_PCON_ENC_PPS_OVERRIDE_DISABLED      0\n# define DP_PCON_ENC_PPS_OVERRIDE_EN_PARAMS     1\n# define DP_PCON_ENC_PPS_OVERRIDE_EN_BUFFER     2\n# define DP_CONVERSION_RGB_YCBCR_MASK\t       (7 << 4)\n# define DP_CONVERSION_BT601_RGB_YCBCR_ENABLE  (1 << 4)\n# define DP_CONVERSION_BT709_RGB_YCBCR_ENABLE  (1 << 5)\n# define DP_CONVERSION_BT2020_RGB_YCBCR_ENABLE (1 << 6)\n\n \n#define DP_PCON_HDMI_ERROR_STATUS_LN0          0x3037\n#define DP_PCON_HDMI_ERROR_STATUS_LN1          0x3038\n#define DP_PCON_HDMI_ERROR_STATUS_LN2          0x3039\n#define DP_PCON_HDMI_ERROR_STATUS_LN3          0x303A\n# define DP_PCON_HDMI_ERROR_COUNT_MASK         (0x7 << 0)\n# define DP_PCON_HDMI_ERROR_COUNT_THREE_PLUS   (1 << 0)\n# define DP_PCON_HDMI_ERROR_COUNT_TEN_PLUS     (1 << 1)\n# define DP_PCON_HDMI_ERROR_COUNT_HUNDRED_PLUS (1 << 2)\n\n \n#define DP_PCON_HDMI_PPS_OVERRIDE_BASE        0x3100\n\n \n#define DP_PCON_HDMI_PPS_OVRD_SLICE_HEIGHT    0x3180\n\n \n#define DP_PCON_HDMI_PPS_OVRD_SLICE_WIDTH    0x3182\n\n \n#define DP_PCON_HDMI_PPS_OVRD_BPP\t     0x3184\n\n \n#define DP_AUX_HDCP_BKSV\t\t0x68000\n#define DP_AUX_HDCP_RI_PRIME\t\t0x68005\n#define DP_AUX_HDCP_AKSV\t\t0x68007\n#define DP_AUX_HDCP_AN\t\t\t0x6800C\n#define DP_AUX_HDCP_V_PRIME(h)\t\t(0x68014 + h * 4)\n#define DP_AUX_HDCP_BCAPS\t\t0x68028\n# define DP_BCAPS_REPEATER_PRESENT\tBIT(1)\n# define DP_BCAPS_HDCP_CAPABLE\t\tBIT(0)\n#define DP_AUX_HDCP_BSTATUS\t\t0x68029\n# define DP_BSTATUS_REAUTH_REQ\t\tBIT(3)\n# define DP_BSTATUS_LINK_FAILURE\tBIT(2)\n# define DP_BSTATUS_R0_PRIME_READY\tBIT(1)\n# define DP_BSTATUS_READY\t\tBIT(0)\n#define DP_AUX_HDCP_BINFO\t\t0x6802A\n#define DP_AUX_HDCP_KSV_FIFO\t\t0x6802C\n#define DP_AUX_HDCP_AINFO\t\t0x6803B\n\n \n#define DP_HDCP_2_2_REG_RTX_OFFSET\t\t0x69000\n#define DP_HDCP_2_2_REG_TXCAPS_OFFSET\t\t0x69008\n#define DP_HDCP_2_2_REG_CERT_RX_OFFSET\t\t0x6900B\n#define DP_HDCP_2_2_REG_RRX_OFFSET\t\t0x69215\n#define DP_HDCP_2_2_REG_RX_CAPS_OFFSET\t\t0x6921D\n#define DP_HDCP_2_2_REG_EKPUB_KM_OFFSET\t\t0x69220\n#define DP_HDCP_2_2_REG_EKH_KM_WR_OFFSET\t0x692A0\n#define DP_HDCP_2_2_REG_M_OFFSET\t\t0x692B0\n#define DP_HDCP_2_2_REG_HPRIME_OFFSET\t\t0x692C0\n#define DP_HDCP_2_2_REG_EKH_KM_RD_OFFSET\t0x692E0\n#define DP_HDCP_2_2_REG_RN_OFFSET\t\t0x692F0\n#define DP_HDCP_2_2_REG_LPRIME_OFFSET\t\t0x692F8\n#define DP_HDCP_2_2_REG_EDKEY_KS_OFFSET\t\t0x69318\n#define\tDP_HDCP_2_2_REG_RIV_OFFSET\t\t0x69328\n#define DP_HDCP_2_2_REG_RXINFO_OFFSET\t\t0x69330\n#define DP_HDCP_2_2_REG_SEQ_NUM_V_OFFSET\t0x69332\n#define DP_HDCP_2_2_REG_VPRIME_OFFSET\t\t0x69335\n#define DP_HDCP_2_2_REG_RECV_ID_LIST_OFFSET\t0x69345\n#define DP_HDCP_2_2_REG_V_OFFSET\t\t0x693E0\n#define DP_HDCP_2_2_REG_SEQ_NUM_M_OFFSET\t0x693F0\n#define DP_HDCP_2_2_REG_K_OFFSET\t\t0x693F3\n#define DP_HDCP_2_2_REG_STREAM_ID_TYPE_OFFSET\t0x693F5\n#define DP_HDCP_2_2_REG_MPRIME_OFFSET\t\t0x69473\n#define DP_HDCP_2_2_REG_RXSTATUS_OFFSET\t\t0x69493\n#define DP_HDCP_2_2_REG_STREAM_TYPE_OFFSET\t0x69494\n#define DP_HDCP_2_2_REG_DBG_OFFSET\t\t0x69518\n\n \n#define DP_LT_TUNABLE_PHY_REPEATER_FIELD_DATA_STRUCTURE_REV 0xf0000  \n#define DP_MAX_LINK_RATE_PHY_REPEATER\t\t\t    0xf0001  \n#define DP_PHY_REPEATER_CNT\t\t\t\t    0xf0002  \n#define DP_PHY_REPEATER_MODE\t\t\t\t    0xf0003  \n#define DP_MAX_LANE_COUNT_PHY_REPEATER\t\t\t    0xf0004  \n#define DP_Repeater_FEC_CAPABILITY\t\t\t    0xf0004  \n#define DP_PHY_REPEATER_EXTENDED_WAIT_TIMEOUT\t\t    0xf0005  \n#define DP_MAIN_LINK_CHANNEL_CODING_PHY_REPEATER\t    0xf0006  \n# define DP_PHY_REPEATER_128B132B_SUPPORTED\t\t    (1 << 0)\n \n#define DP_PHY_REPEATER_128B132B_RATES\t\t\t    0xf0007  \n#define DP_PHY_REPEATER_EQ_DONE                             0xf0008  \n\nenum drm_dp_phy {\n\tDP_PHY_DPRX,\n\n\tDP_PHY_LTTPR1,\n\tDP_PHY_LTTPR2,\n\tDP_PHY_LTTPR3,\n\tDP_PHY_LTTPR4,\n\tDP_PHY_LTTPR5,\n\tDP_PHY_LTTPR6,\n\tDP_PHY_LTTPR7,\n\tDP_PHY_LTTPR8,\n\n\tDP_MAX_LTTPR_COUNT = DP_PHY_LTTPR8,\n};\n\n#define DP_PHY_LTTPR(i)\t\t\t\t\t    (DP_PHY_LTTPR1 + (i))\n\n#define __DP_LTTPR1_BASE\t\t\t\t    0xf0010  \n#define __DP_LTTPR2_BASE\t\t\t\t    0xf0060  \n#define DP_LTTPR_BASE(dp_phy) \\\n\t(__DP_LTTPR1_BASE + (__DP_LTTPR2_BASE - __DP_LTTPR1_BASE) * \\\n\t\t((dp_phy) - DP_PHY_LTTPR1))\n\n#define DP_LTTPR_REG(dp_phy, lttpr1_reg) \\\n\t(DP_LTTPR_BASE(dp_phy) - DP_LTTPR_BASE(DP_PHY_LTTPR1) + (lttpr1_reg))\n\n#define DP_TRAINING_PATTERN_SET_PHY_REPEATER1\t\t    0xf0010  \n#define DP_TRAINING_PATTERN_SET_PHY_REPEATER(dp_phy) \\\n\tDP_LTTPR_REG(dp_phy, DP_TRAINING_PATTERN_SET_PHY_REPEATER1)\n\n#define DP_TRAINING_LANE0_SET_PHY_REPEATER1\t\t    0xf0011  \n#define DP_TRAINING_LANE0_SET_PHY_REPEATER(dp_phy) \\\n\tDP_LTTPR_REG(dp_phy, DP_TRAINING_LANE0_SET_PHY_REPEATER1)\n\n#define DP_TRAINING_LANE1_SET_PHY_REPEATER1\t\t    0xf0012  \n#define DP_TRAINING_LANE2_SET_PHY_REPEATER1\t\t    0xf0013  \n#define DP_TRAINING_LANE3_SET_PHY_REPEATER1\t\t    0xf0014  \n#define DP_TRAINING_AUX_RD_INTERVAL_PHY_REPEATER1\t    0xf0020  \n#define DP_TRAINING_AUX_RD_INTERVAL_PHY_REPEATER(dp_phy)\t\\\n\tDP_LTTPR_REG(dp_phy, DP_TRAINING_AUX_RD_INTERVAL_PHY_REPEATER1)\n\n#define DP_TRANSMITTER_CAPABILITY_PHY_REPEATER1\t\t    0xf0021  \n# define DP_VOLTAGE_SWING_LEVEL_3_SUPPORTED\t\t    BIT(0)\n# define DP_PRE_EMPHASIS_LEVEL_3_SUPPORTED\t\t    BIT(1)\n\n#define DP_128B132B_TRAINING_AUX_RD_INTERVAL_PHY_REPEATER1  0xf0022  \n#define DP_128B132B_TRAINING_AUX_RD_INTERVAL_PHY_REPEATER(dp_phy)\t\\\n\tDP_LTTPR_REG(dp_phy, DP_128B132B_TRAINING_AUX_RD_INTERVAL_PHY_REPEATER1)\n \n\n#define DP_LANE0_1_STATUS_PHY_REPEATER1\t\t\t    0xf0030  \n#define DP_LANE0_1_STATUS_PHY_REPEATER(dp_phy) \\\n\tDP_LTTPR_REG(dp_phy, DP_LANE0_1_STATUS_PHY_REPEATER1)\n\n#define DP_LANE2_3_STATUS_PHY_REPEATER1\t\t\t    0xf0031  \n\n#define DP_LANE_ALIGN_STATUS_UPDATED_PHY_REPEATER1\t    0xf0032  \n#define DP_ADJUST_REQUEST_LANE0_1_PHY_REPEATER1\t\t    0xf0033  \n#define DP_ADJUST_REQUEST_LANE2_3_PHY_REPEATER1\t\t    0xf0034  \n#define DP_SYMBOL_ERROR_COUNT_LANE0_PHY_REPEATER1\t    0xf0035  \n#define DP_SYMBOL_ERROR_COUNT_LANE1_PHY_REPEATER1\t    0xf0037  \n#define DP_SYMBOL_ERROR_COUNT_LANE2_PHY_REPEATER1\t    0xf0039  \n#define DP_SYMBOL_ERROR_COUNT_LANE3_PHY_REPEATER1\t    0xf003b  \n\n#define __DP_FEC1_BASE\t\t\t\t\t    0xf0290  \n#define __DP_FEC2_BASE\t\t\t\t\t    0xf0298  \n#define DP_FEC_BASE(dp_phy) \\\n\t(__DP_FEC1_BASE + ((__DP_FEC2_BASE - __DP_FEC1_BASE) * \\\n\t\t\t   ((dp_phy) - DP_PHY_LTTPR1)))\n\n#define DP_FEC_REG(dp_phy, fec1_reg) \\\n\t(DP_FEC_BASE(dp_phy) - DP_FEC_BASE(DP_PHY_LTTPR1) + fec1_reg)\n\n#define DP_FEC_STATUS_PHY_REPEATER1\t\t\t    0xf0290  \n#define DP_FEC_STATUS_PHY_REPEATER(dp_phy) \\\n\tDP_FEC_REG(dp_phy, DP_FEC_STATUS_PHY_REPEATER1)\n\n#define DP_FEC_ERROR_COUNT_PHY_REPEATER1                    0xf0291  \n#define DP_FEC_CAPABILITY_PHY_REPEATER1                     0xf0294  \n\n#define DP_LTTPR_MAX_ADD\t\t\t\t    0xf02ff  \n\n#define DP_DPCD_MAX_ADD\t\t\t\t\t    0xfffff  \n\n \n#define DP_PHY_REPEATER_MODE_TRANSPARENT\t\t    0x55     \n#define DP_PHY_REPEATER_MODE_NON_TRANSPARENT\t\t    0xaa     \n\n \n#define DP_HDCP_2_2_AKE_INIT_OFFSET\t\tDP_HDCP_2_2_REG_RTX_OFFSET\n#define DP_HDCP_2_2_AKE_SEND_CERT_OFFSET\tDP_HDCP_2_2_REG_CERT_RX_OFFSET\n#define DP_HDCP_2_2_AKE_NO_STORED_KM_OFFSET\tDP_HDCP_2_2_REG_EKPUB_KM_OFFSET\n#define DP_HDCP_2_2_AKE_STORED_KM_OFFSET\tDP_HDCP_2_2_REG_EKH_KM_WR_OFFSET\n#define DP_HDCP_2_2_AKE_SEND_HPRIME_OFFSET\tDP_HDCP_2_2_REG_HPRIME_OFFSET\n#define DP_HDCP_2_2_AKE_SEND_PAIRING_INFO_OFFSET \\\n\t\t\t\t\t\tDP_HDCP_2_2_REG_EKH_KM_RD_OFFSET\n#define DP_HDCP_2_2_LC_INIT_OFFSET\t\tDP_HDCP_2_2_REG_RN_OFFSET\n#define DP_HDCP_2_2_LC_SEND_LPRIME_OFFSET\tDP_HDCP_2_2_REG_LPRIME_OFFSET\n#define DP_HDCP_2_2_SKE_SEND_EKS_OFFSET\t\tDP_HDCP_2_2_REG_EDKEY_KS_OFFSET\n#define DP_HDCP_2_2_REP_SEND_RECVID_LIST_OFFSET\tDP_HDCP_2_2_REG_RXINFO_OFFSET\n#define DP_HDCP_2_2_REP_SEND_ACK_OFFSET\t\tDP_HDCP_2_2_REG_V_OFFSET\n#define DP_HDCP_2_2_REP_STREAM_MANAGE_OFFSET\tDP_HDCP_2_2_REG_SEQ_NUM_M_OFFSET\n#define DP_HDCP_2_2_REP_STREAM_READY_OFFSET\tDP_HDCP_2_2_REG_MPRIME_OFFSET\n\n#define HDCP_2_2_DP_RXSTATUS_LEN\t\t1\n#define HDCP_2_2_DP_RXSTATUS_READY(x)\t\t((x) & BIT(0))\n#define HDCP_2_2_DP_RXSTATUS_H_PRIME(x)\t\t((x) & BIT(1))\n#define HDCP_2_2_DP_RXSTATUS_PAIRING(x)\t\t((x) & BIT(2))\n#define HDCP_2_2_DP_RXSTATUS_REAUTH_REQ(x)\t((x) & BIT(3))\n#define HDCP_2_2_DP_RXSTATUS_LINK_FAILED(x)\t((x) & BIT(4))\n\n \n \n#define DP_PEER_DEVICE_NONE\t\t0x0\n#define DP_PEER_DEVICE_SOURCE_OR_SST\t0x1\n#define DP_PEER_DEVICE_MST_BRANCHING\t0x2\n#define DP_PEER_DEVICE_SST_SINK\t\t0x3\n#define DP_PEER_DEVICE_DP_LEGACY_CONV\t0x4\n\n \n#define DP_GET_MSG_TRANSACTION_VERSION\t0x00  \n#define DP_LINK_ADDRESS\t\t\t0x01\n#define DP_CONNECTION_STATUS_NOTIFY\t0x02\n#define DP_ENUM_PATH_RESOURCES\t\t0x10\n#define DP_ALLOCATE_PAYLOAD\t\t0x11\n#define DP_QUERY_PAYLOAD\t\t0x12\n#define DP_RESOURCE_STATUS_NOTIFY\t0x13\n#define DP_CLEAR_PAYLOAD_ID_TABLE\t0x14\n#define DP_REMOTE_DPCD_READ\t\t0x20\n#define DP_REMOTE_DPCD_WRITE\t\t0x21\n#define DP_REMOTE_I2C_READ\t\t0x22\n#define DP_REMOTE_I2C_WRITE\t\t0x23\n#define DP_POWER_UP_PHY\t\t\t0x24\n#define DP_POWER_DOWN_PHY\t\t0x25\n#define DP_SINK_EVENT_NOTIFY\t\t0x30\n#define DP_QUERY_STREAM_ENC_STATUS\t0x38\n#define  DP_QUERY_STREAM_ENC_STATUS_STATE_NO_EXIST\t0\n#define  DP_QUERY_STREAM_ENC_STATUS_STATE_INACTIVE\t1\n#define  DP_QUERY_STREAM_ENC_STATUS_STATE_ACTIVE\t2\n\n \n#define DP_SIDEBAND_REPLY_ACK\t\t0x00\n#define DP_SIDEBAND_REPLY_NAK\t\t0x01\n\n \n#define DP_NAK_WRITE_FAILURE\t\t0x01\n#define DP_NAK_INVALID_READ\t\t0x02\n#define DP_NAK_CRC_FAILURE\t\t0x03\n#define DP_NAK_BAD_PARAM\t\t0x04\n#define DP_NAK_DEFER\t\t\t0x05\n#define DP_NAK_LINK_FAILURE\t\t0x06\n#define DP_NAK_NO_RESOURCES\t\t0x07\n#define DP_NAK_DPCD_FAIL\t\t0x08\n#define DP_NAK_I2C_NAK\t\t\t0x09\n#define DP_NAK_ALLOCATE_FAIL\t\t0x0a\n\n#define MODE_I2C_START\t1\n#define MODE_I2C_WRITE\t2\n#define MODE_I2C_READ\t4\n#define MODE_I2C_STOP\t8\n\n \n#define DP_MST_PHYSICAL_PORT_0 0\n#define DP_MST_LOGICAL_PORT_0 8\n\n#define DP_LINK_CONSTANT_N_VALUE 0x8000\n#define DP_LINK_STATUS_SIZE\t   6\n\n#define DP_BRANCH_OUI_HEADER_SIZE\t0xc\n#define DP_RECEIVER_CAP_SIZE\t\t0xf\n#define DP_DSC_RECEIVER_CAP_SIZE        0x10  \n#define EDP_PSR_RECEIVER_CAP_SIZE\t2\n#define EDP_DISPLAY_CTL_CAP_SIZE\t3\n#define DP_LTTPR_COMMON_CAP_SIZE\t8\n#define DP_LTTPR_PHY_CAP_SIZE\t\t3\n\n#define DP_SDP_AUDIO_TIMESTAMP\t\t0x01\n#define DP_SDP_AUDIO_STREAM\t\t0x02\n#define DP_SDP_EXTENSION\t\t0x04  \n#define DP_SDP_AUDIO_COPYMANAGEMENT\t0x05  \n#define DP_SDP_ISRC\t\t\t0x06  \n#define DP_SDP_VSC\t\t\t0x07  \n#define DP_SDP_CAMERA_GENERIC(i)\t(0x08 + (i))  \n#define DP_SDP_PPS\t\t\t0x10  \n#define DP_SDP_VSC_EXT_VESA\t\t0x20  \n#define DP_SDP_VSC_EXT_CEA\t\t0x21  \n \n\n#define DP_SDP_AUDIO_INFOFRAME_HB2\t0x1b\n\n \nstruct dp_sdp_header {\n\tu8 HB0;\n\tu8 HB1;\n\tu8 HB2;\n\tu8 HB3;\n} __packed;\n\n#define EDP_SDP_HEADER_REVISION_MASK\t\t0x1F\n#define EDP_SDP_HEADER_VALID_PAYLOAD_BYTES\t0x1F\n#define DP_SDP_PPS_HEADER_PAYLOAD_BYTES_MINUS_1 0x7F\n\n \nstruct dp_sdp {\n\tstruct dp_sdp_header sdp_header;\n\tu8 db[32];\n} __packed;\n\n#define EDP_VSC_PSR_STATE_ACTIVE\t(1<<0)\n#define EDP_VSC_PSR_UPDATE_RFB\t\t(1<<1)\n#define EDP_VSC_PSR_CRC_VALUES_VALID\t(1<<2)\n\n \nenum dp_pixelformat {\n\tDP_PIXELFORMAT_RGB = 0,\n\tDP_PIXELFORMAT_YUV444 = 0x1,\n\tDP_PIXELFORMAT_YUV422 = 0x2,\n\tDP_PIXELFORMAT_YUV420 = 0x3,\n\tDP_PIXELFORMAT_Y_ONLY = 0x4,\n\tDP_PIXELFORMAT_RAW = 0x5,\n\tDP_PIXELFORMAT_RESERVED = 0x6,\n};\n\n \nenum dp_colorimetry {\n\tDP_COLORIMETRY_DEFAULT = 0,\n\tDP_COLORIMETRY_RGB_WIDE_FIXED = 0x1,\n\tDP_COLORIMETRY_BT709_YCC = 0x1,\n\tDP_COLORIMETRY_RGB_WIDE_FLOAT = 0x2,\n\tDP_COLORIMETRY_XVYCC_601 = 0x2,\n\tDP_COLORIMETRY_OPRGB = 0x3,\n\tDP_COLORIMETRY_XVYCC_709 = 0x3,\n\tDP_COLORIMETRY_DCI_P3_RGB = 0x4,\n\tDP_COLORIMETRY_SYCC_601 = 0x4,\n\tDP_COLORIMETRY_RGB_CUSTOM = 0x5,\n\tDP_COLORIMETRY_OPYCC_601 = 0x5,\n\tDP_COLORIMETRY_BT2020_RGB = 0x6,\n\tDP_COLORIMETRY_BT2020_CYCC = 0x6,\n\tDP_COLORIMETRY_BT2020_YCC = 0x7,\n};\n\n \nenum dp_dynamic_range {\n\tDP_DYNAMIC_RANGE_VESA = 0,\n\tDP_DYNAMIC_RANGE_CTA = 1,\n};\n\n \nenum dp_content_type {\n\tDP_CONTENT_TYPE_NOT_DEFINED = 0x00,\n\tDP_CONTENT_TYPE_GRAPHICS = 0x01,\n\tDP_CONTENT_TYPE_PHOTO = 0x02,\n\tDP_CONTENT_TYPE_VIDEO = 0x03,\n\tDP_CONTENT_TYPE_GAME = 0x04,\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}