
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015a84  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00008c00  08015d28  08015d28  00025d28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e928  0801e928  00051800  2**0
                  CONTENTS
  4 .ARM          00000008  0801e928  0801e928  0002e928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e930  0801e930  00051800  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e930  0801e930  0002e930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e934  0801e934  0002e934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000524  24000000  0801e938  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d020  24000540  0801ee5c  00030540  2**5
                  ALLOC
 10 ._user_heap_stack 00000840  2400d560  0801ee5c  0003d560  2**0
                  ALLOC
 11 .dtcm         00011800  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  00051800  2**0
                  CONTENTS, READONLY
 13 .debug_line   0004ad92  00000000  00000000  0005182e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0004fa16  00000000  00000000  0009c5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00008b68  00000000  00000000  000ebfd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001d38  00000000  00000000  000f4b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00198eef  00000000  00000000  000f6878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loc    0003d0d0  00000000  00000000  0028f767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_ranges 00007a60  00000000  00000000  002cc838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0000ad44  00000000  00000000  002d4298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  002defdc  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007674  00000000  00000000  002df02c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000540 	.word	0x24000540
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08015d0c 	.word	0x08015d0c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000544 	.word	0x24000544
 80002dc:	08015d0c 	.word	0x08015d0c

080002e0 <arm_bitreversal_32>:
	ENDP

#else

arm_bitreversal_32 PROC
	ADDS     r3,r1,#1
 80002e0:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 80002e2:	2b01      	cmp	r3, #1
	IT       LS
 80002e4:	bf98      	it	ls
	BXLS     lr
 80002e6:	4770      	bxls	lr
	PUSH     {r4-r9}
 80002e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 80002ec:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 80002ee:	089b      	lsrs	r3, r3, #2

080002f0 <arm_bitreversal_32_0>:
arm_bitreversal_32_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 80002f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 80002f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 80002f8:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 80002fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8
 80002fe:	4480      	add	r8, r0
	ADD      r9,r0,r9
 8000300:	4481      	add	r9, r0
	ADD      r2,r0,r2
 8000302:	4402      	add	r2, r0
	ADD      r12,r0,r12
 8000304:	4484      	add	ip, r0
	LDR      r7,[r9,#0]
 8000306:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800030a:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 800030e:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000310:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000314:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 8000318:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800031c:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000320:	6014      	str	r4, [r2, #0]
	LDR      r7,[r9,#4]
 8000322:	f8d9 7004 	ldr.w	r7, [r9, #4]
	LDR      r6,[r8,#4]
 8000326:	f8d8 6004 	ldr.w	r6, [r8, #4]
	LDR      r5,[r2,#4]
 800032a:	6855      	ldr	r5, [r2, #4]
	LDR      r4,[r12,#4]
 800032c:	f8dc 4004 	ldr.w	r4, [ip, #4]
	STR      r6,[r9,#4]
 8000330:	f8c9 6004 	str.w	r6, [r9, #4]
	STR      r7,[r8,#4]
 8000334:	f8c8 7004 	str.w	r7, [r8, #4]
	STR      r5,[r12,#4]
 8000338:	f8cc 5004 	str.w	r5, [ip, #4]
	STR      r4,[r2,#4]
 800033c:	6054      	str	r4, [r2, #4]
	ADDS     r1,r1,#8
 800033e:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000340:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_32_0
 8000342:	d1d5      	bne.n	80002f0 <arm_bitreversal_32_0>
	POP      {r4-r9}
 8000344:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 8000348:	4770      	bx	lr

0800034a <arm_bitreversal_16>:
	ENDP

arm_bitreversal_16 PROC
	ADDS     r3,r1,#1
 800034a:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 800034c:	2b01      	cmp	r3, #1
	IT       LS
 800034e:	bf98      	it	ls
	BXLS     lr
 8000350:	4770      	bxls	lr
	PUSH     {r4-r9}
 8000352:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 8000356:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 8000358:	089b      	lsrs	r3, r3, #2

0800035a <arm_bitreversal_16_0>:
arm_bitreversal_16_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 800035a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 800035e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 8000362:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 8000364:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8,LSR #1
 8000368:	eb00 0858 	add.w	r8, r0, r8, lsr #1
	ADD      r9,r0,r9,LSR #1
 800036c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
	ADD      r2,r0,r2,LSR #1
 8000370:	eb00 0252 	add.w	r2, r0, r2, lsr #1
	ADD      r12,r0,r12,LSR #1
 8000374:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
	LDR      r7,[r9,#0]
 8000378:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800037c:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 8000380:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000382:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000386:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 800038a:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800038e:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000392:	6014      	str	r4, [r2, #0]
	ADDS     r1,r1,#8
 8000394:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000396:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_16_0
 8000398:	d1df      	bne.n	800035a <arm_bitreversal_16_0>
	POP      {r4-r9}
 800039a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 800039e:	4770      	bx	lr

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <memchr>:
 80003b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003b4:	2a10      	cmp	r2, #16
 80003b6:	db2b      	blt.n	8000410 <memchr+0x60>
 80003b8:	f010 0f07 	tst.w	r0, #7
 80003bc:	d008      	beq.n	80003d0 <memchr+0x20>
 80003be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003c2:	3a01      	subs	r2, #1
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d02d      	beq.n	8000424 <memchr+0x74>
 80003c8:	f010 0f07 	tst.w	r0, #7
 80003cc:	b342      	cbz	r2, 8000420 <memchr+0x70>
 80003ce:	d1f6      	bne.n	80003be <memchr+0xe>
 80003d0:	b4f0      	push	{r4, r5, r6, r7}
 80003d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003da:	f022 0407 	bic.w	r4, r2, #7
 80003de:	f07f 0700 	mvns.w	r7, #0
 80003e2:	2300      	movs	r3, #0
 80003e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80003e8:	3c08      	subs	r4, #8
 80003ea:	ea85 0501 	eor.w	r5, r5, r1
 80003ee:	ea86 0601 	eor.w	r6, r6, r1
 80003f2:	fa85 f547 	uadd8	r5, r5, r7
 80003f6:	faa3 f587 	sel	r5, r3, r7
 80003fa:	fa86 f647 	uadd8	r6, r6, r7
 80003fe:	faa5 f687 	sel	r6, r5, r7
 8000402:	b98e      	cbnz	r6, 8000428 <memchr+0x78>
 8000404:	d1ee      	bne.n	80003e4 <memchr+0x34>
 8000406:	bcf0      	pop	{r4, r5, r6, r7}
 8000408:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800040c:	f002 0207 	and.w	r2, r2, #7
 8000410:	b132      	cbz	r2, 8000420 <memchr+0x70>
 8000412:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000416:	3a01      	subs	r2, #1
 8000418:	ea83 0301 	eor.w	r3, r3, r1
 800041c:	b113      	cbz	r3, 8000424 <memchr+0x74>
 800041e:	d1f8      	bne.n	8000412 <memchr+0x62>
 8000420:	2000      	movs	r0, #0
 8000422:	4770      	bx	lr
 8000424:	3801      	subs	r0, #1
 8000426:	4770      	bx	lr
 8000428:	2d00      	cmp	r5, #0
 800042a:	bf06      	itte	eq
 800042c:	4635      	moveq	r5, r6
 800042e:	3803      	subeq	r0, #3
 8000430:	3807      	subne	r0, #7
 8000432:	f015 0f01 	tst.w	r5, #1
 8000436:	d107      	bne.n	8000448 <memchr+0x98>
 8000438:	3001      	adds	r0, #1
 800043a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800043e:	bf02      	ittt	eq
 8000440:	3001      	addeq	r0, #1
 8000442:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000446:	3001      	addeq	r0, #1
 8000448:	bcf0      	pop	{r4, r5, r6, r7}
 800044a:	3801      	subs	r0, #1
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop

08000450 <__aeabi_uldivmod>:
 8000450:	b953      	cbnz	r3, 8000468 <__aeabi_uldivmod+0x18>
 8000452:	b94a      	cbnz	r2, 8000468 <__aeabi_uldivmod+0x18>
 8000454:	2900      	cmp	r1, #0
 8000456:	bf08      	it	eq
 8000458:	2800      	cmpeq	r0, #0
 800045a:	bf1c      	itt	ne
 800045c:	f04f 31ff 	movne.w	r1, #4294967295
 8000460:	f04f 30ff 	movne.w	r0, #4294967295
 8000464:	f000 b974 	b.w	8000750 <__aeabi_idiv0>
 8000468:	f1ad 0c08 	sub.w	ip, sp, #8
 800046c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000470:	f000 f806 	bl	8000480 <__udivmoddi4>
 8000474:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800047c:	b004      	add	sp, #16
 800047e:	4770      	bx	lr

08000480 <__udivmoddi4>:
 8000480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000484:	9d08      	ldr	r5, [sp, #32]
 8000486:	4604      	mov	r4, r0
 8000488:	468e      	mov	lr, r1
 800048a:	2b00      	cmp	r3, #0
 800048c:	d14d      	bne.n	800052a <__udivmoddi4+0xaa>
 800048e:	428a      	cmp	r2, r1
 8000490:	4694      	mov	ip, r2
 8000492:	d969      	bls.n	8000568 <__udivmoddi4+0xe8>
 8000494:	fab2 f282 	clz	r2, r2
 8000498:	b152      	cbz	r2, 80004b0 <__udivmoddi4+0x30>
 800049a:	fa01 f302 	lsl.w	r3, r1, r2
 800049e:	f1c2 0120 	rsb	r1, r2, #32
 80004a2:	fa20 f101 	lsr.w	r1, r0, r1
 80004a6:	fa0c fc02 	lsl.w	ip, ip, r2
 80004aa:	ea41 0e03 	orr.w	lr, r1, r3
 80004ae:	4094      	lsls	r4, r2
 80004b0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004b4:	0c21      	lsrs	r1, r4, #16
 80004b6:	fbbe f6f8 	udiv	r6, lr, r8
 80004ba:	fa1f f78c 	uxth.w	r7, ip
 80004be:	fb08 e316 	mls	r3, r8, r6, lr
 80004c2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80004c6:	fb06 f107 	mul.w	r1, r6, r7
 80004ca:	4299      	cmp	r1, r3
 80004cc:	d90a      	bls.n	80004e4 <__udivmoddi4+0x64>
 80004ce:	eb1c 0303 	adds.w	r3, ip, r3
 80004d2:	f106 30ff 	add.w	r0, r6, #4294967295
 80004d6:	f080 811f 	bcs.w	8000718 <__udivmoddi4+0x298>
 80004da:	4299      	cmp	r1, r3
 80004dc:	f240 811c 	bls.w	8000718 <__udivmoddi4+0x298>
 80004e0:	3e02      	subs	r6, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	1a5b      	subs	r3, r3, r1
 80004e6:	b2a4      	uxth	r4, r4
 80004e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80004ec:	fb08 3310 	mls	r3, r8, r0, r3
 80004f0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f4:	fb00 f707 	mul.w	r7, r0, r7
 80004f8:	42a7      	cmp	r7, r4
 80004fa:	d90a      	bls.n	8000512 <__udivmoddi4+0x92>
 80004fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000500:	f100 33ff 	add.w	r3, r0, #4294967295
 8000504:	f080 810a 	bcs.w	800071c <__udivmoddi4+0x29c>
 8000508:	42a7      	cmp	r7, r4
 800050a:	f240 8107 	bls.w	800071c <__udivmoddi4+0x29c>
 800050e:	4464      	add	r4, ip
 8000510:	3802      	subs	r0, #2
 8000512:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000516:	1be4      	subs	r4, r4, r7
 8000518:	2600      	movs	r6, #0
 800051a:	b11d      	cbz	r5, 8000524 <__udivmoddi4+0xa4>
 800051c:	40d4      	lsrs	r4, r2
 800051e:	2300      	movs	r3, #0
 8000520:	e9c5 4300 	strd	r4, r3, [r5]
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	428b      	cmp	r3, r1
 800052c:	d909      	bls.n	8000542 <__udivmoddi4+0xc2>
 800052e:	2d00      	cmp	r5, #0
 8000530:	f000 80ef 	beq.w	8000712 <__udivmoddi4+0x292>
 8000534:	2600      	movs	r6, #0
 8000536:	e9c5 0100 	strd	r0, r1, [r5]
 800053a:	4630      	mov	r0, r6
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	fab3 f683 	clz	r6, r3
 8000546:	2e00      	cmp	r6, #0
 8000548:	d14a      	bne.n	80005e0 <__udivmoddi4+0x160>
 800054a:	428b      	cmp	r3, r1
 800054c:	d302      	bcc.n	8000554 <__udivmoddi4+0xd4>
 800054e:	4282      	cmp	r2, r0
 8000550:	f200 80f9 	bhi.w	8000746 <__udivmoddi4+0x2c6>
 8000554:	1a84      	subs	r4, r0, r2
 8000556:	eb61 0303 	sbc.w	r3, r1, r3
 800055a:	2001      	movs	r0, #1
 800055c:	469e      	mov	lr, r3
 800055e:	2d00      	cmp	r5, #0
 8000560:	d0e0      	beq.n	8000524 <__udivmoddi4+0xa4>
 8000562:	e9c5 4e00 	strd	r4, lr, [r5]
 8000566:	e7dd      	b.n	8000524 <__udivmoddi4+0xa4>
 8000568:	b902      	cbnz	r2, 800056c <__udivmoddi4+0xec>
 800056a:	deff      	udf	#255	; 0xff
 800056c:	fab2 f282 	clz	r2, r2
 8000570:	2a00      	cmp	r2, #0
 8000572:	f040 8092 	bne.w	800069a <__udivmoddi4+0x21a>
 8000576:	eba1 010c 	sub.w	r1, r1, ip
 800057a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800057e:	fa1f fe8c 	uxth.w	lr, ip
 8000582:	2601      	movs	r6, #1
 8000584:	0c20      	lsrs	r0, r4, #16
 8000586:	fbb1 f3f7 	udiv	r3, r1, r7
 800058a:	fb07 1113 	mls	r1, r7, r3, r1
 800058e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000592:	fb0e f003 	mul.w	r0, lr, r3
 8000596:	4288      	cmp	r0, r1
 8000598:	d908      	bls.n	80005ac <__udivmoddi4+0x12c>
 800059a:	eb1c 0101 	adds.w	r1, ip, r1
 800059e:	f103 38ff 	add.w	r8, r3, #4294967295
 80005a2:	d202      	bcs.n	80005aa <__udivmoddi4+0x12a>
 80005a4:	4288      	cmp	r0, r1
 80005a6:	f200 80cb 	bhi.w	8000740 <__udivmoddi4+0x2c0>
 80005aa:	4643      	mov	r3, r8
 80005ac:	1a09      	subs	r1, r1, r0
 80005ae:	b2a4      	uxth	r4, r4
 80005b0:	fbb1 f0f7 	udiv	r0, r1, r7
 80005b4:	fb07 1110 	mls	r1, r7, r0, r1
 80005b8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80005bc:	fb0e fe00 	mul.w	lr, lr, r0
 80005c0:	45a6      	cmp	lr, r4
 80005c2:	d908      	bls.n	80005d6 <__udivmoddi4+0x156>
 80005c4:	eb1c 0404 	adds.w	r4, ip, r4
 80005c8:	f100 31ff 	add.w	r1, r0, #4294967295
 80005cc:	d202      	bcs.n	80005d4 <__udivmoddi4+0x154>
 80005ce:	45a6      	cmp	lr, r4
 80005d0:	f200 80bb 	bhi.w	800074a <__udivmoddi4+0x2ca>
 80005d4:	4608      	mov	r0, r1
 80005d6:	eba4 040e 	sub.w	r4, r4, lr
 80005da:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80005de:	e79c      	b.n	800051a <__udivmoddi4+0x9a>
 80005e0:	f1c6 0720 	rsb	r7, r6, #32
 80005e4:	40b3      	lsls	r3, r6
 80005e6:	fa22 fc07 	lsr.w	ip, r2, r7
 80005ea:	ea4c 0c03 	orr.w	ip, ip, r3
 80005ee:	fa20 f407 	lsr.w	r4, r0, r7
 80005f2:	fa01 f306 	lsl.w	r3, r1, r6
 80005f6:	431c      	orrs	r4, r3
 80005f8:	40f9      	lsrs	r1, r7
 80005fa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80005fe:	fa00 f306 	lsl.w	r3, r0, r6
 8000602:	fbb1 f8f9 	udiv	r8, r1, r9
 8000606:	0c20      	lsrs	r0, r4, #16
 8000608:	fa1f fe8c 	uxth.w	lr, ip
 800060c:	fb09 1118 	mls	r1, r9, r8, r1
 8000610:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000614:	fb08 f00e 	mul.w	r0, r8, lr
 8000618:	4288      	cmp	r0, r1
 800061a:	fa02 f206 	lsl.w	r2, r2, r6
 800061e:	d90b      	bls.n	8000638 <__udivmoddi4+0x1b8>
 8000620:	eb1c 0101 	adds.w	r1, ip, r1
 8000624:	f108 3aff 	add.w	sl, r8, #4294967295
 8000628:	f080 8088 	bcs.w	800073c <__udivmoddi4+0x2bc>
 800062c:	4288      	cmp	r0, r1
 800062e:	f240 8085 	bls.w	800073c <__udivmoddi4+0x2bc>
 8000632:	f1a8 0802 	sub.w	r8, r8, #2
 8000636:	4461      	add	r1, ip
 8000638:	1a09      	subs	r1, r1, r0
 800063a:	b2a4      	uxth	r4, r4
 800063c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000640:	fb09 1110 	mls	r1, r9, r0, r1
 8000644:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000648:	fb00 fe0e 	mul.w	lr, r0, lr
 800064c:	458e      	cmp	lr, r1
 800064e:	d908      	bls.n	8000662 <__udivmoddi4+0x1e2>
 8000650:	eb1c 0101 	adds.w	r1, ip, r1
 8000654:	f100 34ff 	add.w	r4, r0, #4294967295
 8000658:	d26c      	bcs.n	8000734 <__udivmoddi4+0x2b4>
 800065a:	458e      	cmp	lr, r1
 800065c:	d96a      	bls.n	8000734 <__udivmoddi4+0x2b4>
 800065e:	3802      	subs	r0, #2
 8000660:	4461      	add	r1, ip
 8000662:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000666:	fba0 9402 	umull	r9, r4, r0, r2
 800066a:	eba1 010e 	sub.w	r1, r1, lr
 800066e:	42a1      	cmp	r1, r4
 8000670:	46c8      	mov	r8, r9
 8000672:	46a6      	mov	lr, r4
 8000674:	d356      	bcc.n	8000724 <__udivmoddi4+0x2a4>
 8000676:	d053      	beq.n	8000720 <__udivmoddi4+0x2a0>
 8000678:	b15d      	cbz	r5, 8000692 <__udivmoddi4+0x212>
 800067a:	ebb3 0208 	subs.w	r2, r3, r8
 800067e:	eb61 010e 	sbc.w	r1, r1, lr
 8000682:	fa01 f707 	lsl.w	r7, r1, r7
 8000686:	fa22 f306 	lsr.w	r3, r2, r6
 800068a:	40f1      	lsrs	r1, r6
 800068c:	431f      	orrs	r7, r3
 800068e:	e9c5 7100 	strd	r7, r1, [r5]
 8000692:	2600      	movs	r6, #0
 8000694:	4631      	mov	r1, r6
 8000696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800069a:	f1c2 0320 	rsb	r3, r2, #32
 800069e:	40d8      	lsrs	r0, r3
 80006a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80006a4:	fa21 f303 	lsr.w	r3, r1, r3
 80006a8:	4091      	lsls	r1, r2
 80006aa:	4301      	orrs	r1, r0
 80006ac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006b0:	fa1f fe8c 	uxth.w	lr, ip
 80006b4:	fbb3 f0f7 	udiv	r0, r3, r7
 80006b8:	fb07 3610 	mls	r6, r7, r0, r3
 80006bc:	0c0b      	lsrs	r3, r1, #16
 80006be:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80006c2:	fb00 f60e 	mul.w	r6, r0, lr
 80006c6:	429e      	cmp	r6, r3
 80006c8:	fa04 f402 	lsl.w	r4, r4, r2
 80006cc:	d908      	bls.n	80006e0 <__udivmoddi4+0x260>
 80006ce:	eb1c 0303 	adds.w	r3, ip, r3
 80006d2:	f100 38ff 	add.w	r8, r0, #4294967295
 80006d6:	d22f      	bcs.n	8000738 <__udivmoddi4+0x2b8>
 80006d8:	429e      	cmp	r6, r3
 80006da:	d92d      	bls.n	8000738 <__udivmoddi4+0x2b8>
 80006dc:	3802      	subs	r0, #2
 80006de:	4463      	add	r3, ip
 80006e0:	1b9b      	subs	r3, r3, r6
 80006e2:	b289      	uxth	r1, r1
 80006e4:	fbb3 f6f7 	udiv	r6, r3, r7
 80006e8:	fb07 3316 	mls	r3, r7, r6, r3
 80006ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006f0:	fb06 f30e 	mul.w	r3, r6, lr
 80006f4:	428b      	cmp	r3, r1
 80006f6:	d908      	bls.n	800070a <__udivmoddi4+0x28a>
 80006f8:	eb1c 0101 	adds.w	r1, ip, r1
 80006fc:	f106 38ff 	add.w	r8, r6, #4294967295
 8000700:	d216      	bcs.n	8000730 <__udivmoddi4+0x2b0>
 8000702:	428b      	cmp	r3, r1
 8000704:	d914      	bls.n	8000730 <__udivmoddi4+0x2b0>
 8000706:	3e02      	subs	r6, #2
 8000708:	4461      	add	r1, ip
 800070a:	1ac9      	subs	r1, r1, r3
 800070c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000710:	e738      	b.n	8000584 <__udivmoddi4+0x104>
 8000712:	462e      	mov	r6, r5
 8000714:	4628      	mov	r0, r5
 8000716:	e705      	b.n	8000524 <__udivmoddi4+0xa4>
 8000718:	4606      	mov	r6, r0
 800071a:	e6e3      	b.n	80004e4 <__udivmoddi4+0x64>
 800071c:	4618      	mov	r0, r3
 800071e:	e6f8      	b.n	8000512 <__udivmoddi4+0x92>
 8000720:	454b      	cmp	r3, r9
 8000722:	d2a9      	bcs.n	8000678 <__udivmoddi4+0x1f8>
 8000724:	ebb9 0802 	subs.w	r8, r9, r2
 8000728:	eb64 0e0c 	sbc.w	lr, r4, ip
 800072c:	3801      	subs	r0, #1
 800072e:	e7a3      	b.n	8000678 <__udivmoddi4+0x1f8>
 8000730:	4646      	mov	r6, r8
 8000732:	e7ea      	b.n	800070a <__udivmoddi4+0x28a>
 8000734:	4620      	mov	r0, r4
 8000736:	e794      	b.n	8000662 <__udivmoddi4+0x1e2>
 8000738:	4640      	mov	r0, r8
 800073a:	e7d1      	b.n	80006e0 <__udivmoddi4+0x260>
 800073c:	46d0      	mov	r8, sl
 800073e:	e77b      	b.n	8000638 <__udivmoddi4+0x1b8>
 8000740:	3b02      	subs	r3, #2
 8000742:	4461      	add	r1, ip
 8000744:	e732      	b.n	80005ac <__udivmoddi4+0x12c>
 8000746:	4630      	mov	r0, r6
 8000748:	e709      	b.n	800055e <__udivmoddi4+0xde>
 800074a:	4464      	add	r4, ip
 800074c:	3802      	subs	r0, #2
 800074e:	e742      	b.n	80005d6 <__udivmoddi4+0x156>

08000750 <__aeabi_idiv0>:
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop

08000754 <arm_cfft_radix8by2_f32>:
  @endcode
 
 */

void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 8000754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000758:	4605      	mov	r5, r0
 800075a:	4608      	mov	r0, r1
  uint32_t    L  = S->fftLen;
 800075c:	f8b5 8000 	ldrh.w	r8, [r5]
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8000760:	686a      	ldr	r2, [r5, #4]

  pCol1 = p1;
  pCol2 = p2;

  /* Define new length */
  L >>= 1;
 8000762:	ea4f 0158 	mov.w	r1, r8, lsr #1
  float32_t * p2 = p1 + L;
 8000766:	eb00 0688 	add.w	r6, r0, r8, lsl #2
  /* Initialize mid pointers */
  pMid1 = p1 + L;
  pMid2 = p2 + L;

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 800076a:	ea5f 08d8 	movs.w	r8, r8, lsr #3
{
 800076e:	ed2d 8b08 	vpush	{d8-d11}
 8000772:	b082      	sub	sp, #8
  for (l = L >> 2; l > 0; l-- )
 8000774:	f000 80a9 	beq.w	80008ca <arm_cfft_radix8by2_f32+0x176>
 8000778:	ea4f 0c81 	mov.w	ip, r1, lsl #2
 800077c:	f100 0310 	add.w	r3, r0, #16
 8000780:	f102 0710 	add.w	r7, r2, #16
 8000784:	f106 0e10 	add.w	lr, r6, #16
 8000788:	f10c 0c10 	add.w	ip, ip, #16
 800078c:	eb03 1808 	add.w	r8, r3, r8, lsl #4
 8000790:	eb00 040c 	add.w	r4, r0, ip
 8000794:	44b4      	add	ip, r6
    t3[1] = pMid1[1];
    t3[2] = pMid1[2];
    t3[3] = pMid1[3];

    t4[0] = pMid2[0];
    t4[1] = pMid2[1];
 8000796:	ed1c 5a03 	vldr	s10, [ip, #-12]
  for (l = L >> 2; l > 0; l-- )
 800079a:	f10e 0e10 	add.w	lr, lr, #16
    t4[0] = pMid2[0];
 800079e:	ed1c 2a04 	vldr	s4, [ip, #-16]
  for (l = L >> 2; l > 0; l-- )
 80007a2:	f10c 0c10 	add.w	ip, ip, #16
    t2[0] = p2[0];
 80007a6:	ed5e 2a08 	vldr	s5, [lr, #-32]	; 0xffffffe0
  for (l = L >> 2; l > 0; l-- )
 80007aa:	3710      	adds	r7, #16
    t2[1] = p2[1];
 80007ac:	ed1e 3a07 	vldr	s6, [lr, #-28]	; 0xffffffe4
  for (l = L >> 2; l > 0; l-- )
 80007b0:	3310      	adds	r3, #16
    t2[2] = p2[2];
 80007b2:	ed5e 3a06 	vldr	s7, [lr, #-24]	; 0xffffffe8
  for (l = L >> 2; l > 0; l-- )
 80007b6:	3410      	adds	r4, #16
    t2[3] = p2[3];
 80007b8:	ed1e 4a05 	vldr	s8, [lr, #-20]	; 0xffffffec
    t4[2] = pMid2[2];
 80007bc:	ed5c 7a06 	vldr	s15, [ip, #-24]	; 0xffffffe8
    t4[3] = pMid2[3];
 80007c0:	ed5c 6a05 	vldr	s13, [ip, #-20]	; 0xffffffec
    t1[0] = p1[0];
 80007c4:	ed13 1a08 	vldr	s2, [r3, #-32]	; 0xffffffe0
    t1[1] = p1[1];
 80007c8:	ed53 1a07 	vldr	s3, [r3, #-28]	; 0xffffffe4
    t1[2] = p1[2];
 80007cc:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8

    *p1++ = t1[0] + t2[0];
 80007d0:	ee71 ba22 	vadd.f32	s23, s2, s5
    t1[3] = p1[3];
 80007d4:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
    *p1++ = t1[1] + t2[1];
 80007d8:	ee31 ba83 	vadd.f32	s22, s3, s6
    t3[0] = pMid1[0];
 80007dc:	ed54 4a08 	vldr	s9, [r4, #-32]	; 0xffffffe0
    *p1++ = t1[2] + t2[2];
 80007e0:	ee76 aa23 	vadd.f32	s21, s12, s7
    t3[1] = pMid1[1];
 80007e4:	ed54 5a07 	vldr	s11, [r4, #-28]	; 0xffffffe4
    *p1++ = t1[3] + t2[3];    /* col 1 */
 80007e8:	ee37 aa04 	vadd.f32	s20, s14, s8
    t3[2] = pMid1[2];
 80007ec:	ed54 0a06 	vldr	s1, [r4, #-24]	; 0xffffffe8
    t2[0] = t1[0] - t2[0];
    t2[1] = t1[1] - t2[1];
    t2[2] = t1[2] - t2[2];
    t2[3] = t1[3] - t2[3];    /* for col 2 */

    *pMid1++ = t3[0] + t4[0];
 80007f0:	ee74 9a82 	vadd.f32	s19, s9, s4
    t3[3] = pMid1[3];
 80007f4:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
    *pMid1++ = t3[1] + t4[1];
 80007f8:	ee35 9a85 	vadd.f32	s18, s11, s10
    *pMid1++ = t3[2] + t4[2];
 80007fc:	ee70 8aa7 	vadd.f32	s17, s1, s15
    *p1++ = t1[0] + t2[0];
 8000800:	ed43 ba08 	vstr	s23, [r3, #-32]	; 0xffffffe0
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 8000804:	ee30 8a26 	vadd.f32	s16, s0, s13
    *p1++ = t1[1] + t2[1];
 8000808:	ed03 ba07 	vstr	s22, [r3, #-28]	; 0xffffffe4
    *p1++ = t1[2] + t2[2];
 800080c:	ed43 aa06 	vstr	s21, [r3, #-24]	; 0xffffffe8
    t2[0] = t1[0] - t2[0];
 8000810:	ee31 1a62 	vsub.f32	s2, s2, s5
    *p1++ = t1[3] + t2[3];    /* col 1 */
 8000814:	ed03 aa05 	vstr	s20, [r3, #-20]	; 0xffffffec
    t2[1] = t1[1] - t2[1];
 8000818:	ee71 1ac3 	vsub.f32	s3, s3, s6
    *pMid1++ = t3[0] + t4[0];
 800081c:	ed44 9a08 	vstr	s19, [r4, #-32]	; 0xffffffe0

    t4[0] = t4[0] - t3[0];
 8000820:	ee32 2a64 	vsub.f32	s4, s4, s9
    *pMid1++ = t3[1] + t4[1];
 8000824:	ed04 9a07 	vstr	s18, [r4, #-28]	; 0xffffffe4
    t4[1] = t4[1] - t3[1];
 8000828:	ee75 5a65 	vsub.f32	s11, s10, s11
    *pMid1++ = t3[2] + t4[2];
 800082c:	ed44 8a06 	vstr	s17, [r4, #-24]	; 0xffffffe8
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 8000830:	ee37 7a44 	vsub.f32	s14, s14, s8
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 8000834:	ed04 8a05 	vstr	s16, [r4, #-20]	; 0xffffffec
    t2[2] = t1[2] - t2[2];
 8000838:	ee36 6a63 	vsub.f32	s12, s12, s7
    t4[2] = t4[2] - t3[2];
    t4[3] = t4[3] - t3[3];    /* for col 2 */

    twR = *tw++;
 800083c:	ed57 4a08 	vldr	s9, [r7, #-32]	; 0xffffffe0
    t4[2] = t4[2] - t3[2];
 8000840:	ee77 7ae0 	vsub.f32	s15, s15, s1
    twI = *tw++;
 8000844:	ed17 5a07 	vldr	s10, [r7, #-28]	; 0xffffffe4
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 8000848:	ee76 6ac0 	vsub.f32	s13, s13, s0
    /* use vertical symmetry */
    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
    m0 = t4[0] * twI;
    m1 = t4[1] * twR;
    m2 = t4[1] * twI;
    m3 = t4[0] * twR;
 800084c:	ee22 4a24 	vmul.f32	s8, s4, s9
  for (l = L >> 2; l > 0; l-- )
 8000850:	4543      	cmp	r3, r8
    m1 = t2[1] * twI;
 8000852:	ee61 2a85 	vmul.f32	s5, s3, s10
    *p2++ = m2 - m3;
 8000856:	ee25 3a41 	vnmul.f32	s6, s10, s2

    *pMid2++ = m0 - m1;
 800085a:	ee64 3ae5 	vnmul.f32	s7, s9, s11
    *p2++ = m0 + m1;
 800085e:	eee1 2a24 	vfma.f32	s5, s2, s9
    *p2++ = m2 - m3;
 8000862:	eea1 3aa4 	vfma.f32	s6, s3, s9
    *pMid2++ = m2 + m3;
 8000866:	eef0 4a44 	vmov.f32	s9, s8
    *pMid2++ = m0 - m1;
 800086a:	eee2 3a05 	vfma.f32	s7, s4, s10
    *pMid2++ = m2 + m3;
 800086e:	eee5 4a85 	vfma.f32	s9, s11, s10
    *p2++ = m0 + m1;
 8000872:	ed4e 2a08 	vstr	s5, [lr, #-32]	; 0xffffffe0
    *p2++ = m2 - m3;
 8000876:	ed0e 3a07 	vstr	s6, [lr, #-28]	; 0xffffffe4
    *pMid2++ = m0 - m1;
 800087a:	ed4c 3a08 	vstr	s7, [ip, #-32]	; 0xffffffe0
    *pMid2++ = m2 + m3;
 800087e:	ed4c 4a07 	vstr	s9, [ip, #-28]	; 0xffffffe4

    twR = *tw++;
 8000882:	ed17 5a06 	vldr	s10, [r7, #-24]	; 0xffffffe8
    twI = *tw++;
 8000886:	ed57 5a05 	vldr	s11, [r7, #-20]	; 0xffffffec
    *p2++ = m2 - m3;

    m0 = t4[2] * twI;
    m1 = t4[3] * twR;
    m2 = t4[3] * twI;
    m3 = t4[2] * twR;
 800088a:	ee67 4a85 	vmul.f32	s9, s15, s10
    m1 = t2[3] * twI;
 800088e:	ee27 3a25 	vmul.f32	s6, s14, s11
    *p2++ = m2 - m3;
 8000892:	ee65 3ac6 	vnmul.f32	s7, s11, s12

    *pMid2++ = m0 - m1;
 8000896:	ee25 4a66 	vnmul.f32	s8, s10, s13
    *p2++ = m0 + m1;
 800089a:	eea6 3a05 	vfma.f32	s6, s12, s10
    *pMid2++ = m2 + m3;
 800089e:	eeb0 6a64 	vmov.f32	s12, s9
 80008a2:	eea6 6aa5 	vfma.f32	s12, s13, s11
    *p2++ = m2 - m3;
 80008a6:	eef0 6a63 	vmov.f32	s13, s7
    *p2++ = m0 + m1;
 80008aa:	ed0e 3a06 	vstr	s6, [lr, #-24]	; 0xffffffe8
    *p2++ = m2 - m3;
 80008ae:	eee7 6a05 	vfma.f32	s13, s14, s10
    *pMid2++ = m0 - m1;
 80008b2:	eeb0 7a44 	vmov.f32	s14, s8
 80008b6:	eea7 7aa5 	vfma.f32	s14, s15, s11
    *p2++ = m2 - m3;
 80008ba:	ed4e 6a05 	vstr	s13, [lr, #-20]	; 0xffffffec
    *pMid2++ = m2 + m3;
 80008be:	ed0c 6a05 	vstr	s12, [ip, #-20]	; 0xffffffec
    *pMid2++ = m0 - m1;
 80008c2:	ed0c 7a06 	vstr	s14, [ip, #-24]	; 0xffffffe8
  for (l = L >> 2; l > 0; l-- )
 80008c6:	f47f af66 	bne.w	8000796 <arm_cfft_radix8by2_f32+0x42>
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 80008ca:	b289      	uxth	r1, r1
 80008cc:	2302      	movs	r3, #2
 80008ce:	9101      	str	r1, [sp, #4]
 80008d0:	f000 face 	bl	8000e70 <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 80008d4:	2302      	movs	r3, #2
 80008d6:	686a      	ldr	r2, [r5, #4]
 80008d8:	9901      	ldr	r1, [sp, #4]
 80008da:	4630      	mov	r0, r6
}
 80008dc:	b002      	add	sp, #8
 80008de:	ecbd 8b08 	vpop	{d8-d11}
 80008e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 80008e6:	f000 bac3 	b.w	8000e70 <arm_radix8_butterfly_f32>
 80008ea:	bf00      	nop

080008ec <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 80008ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008f0:	4607      	mov	r7, r0
 80008f2:	ed2d 8b06 	vpush	{d8-d10}
 80008f6:	b08f      	sub	sp, #60	; 0x3c
 80008f8:	900b      	str	r0, [sp, #44]	; 0x2c
 80008fa:	4608      	mov	r0, r1
 80008fc:	910c      	str	r1, [sp, #48]	; 0x30
    uint32_t    L  = S->fftLen >> 1;
 80008fe:	8839      	ldrh	r1, [r7, #0]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
    t4[1] = p1sp3_1 + p2[0] - p4[0];
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000900:	4606      	mov	r6, r0
    p1ap3_0 = p1[0] + p3[0];
 8000902:	edd0 7a00 	vldr	s15, [r0]
    uint32_t    L  = S->fftLen >> 1;
 8000906:	0849      	lsrs	r1, r1, #1
    p1ap3_1 = p1[1] + p3[1];
 8000908:	ed90 7a01 	vldr	s14, [r0, #4]
    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 800090c:	687f      	ldr	r7, [r7, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800090e:	3608      	adds	r6, #8
    float32_t * p3 = p2 + L;
 8000910:	eb00 02c1 	add.w	r2, r0, r1, lsl #3
    float32_t * p2 = p1 + L;
 8000914:	eb00 0581 	add.w	r5, r0, r1, lsl #2
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000918:	9604      	str	r6, [sp, #16]
    p1ap3_0 = p1[0] + p3[0];
 800091a:	edd2 6a00 	vldr	s13, [r2]
    float32_t * p4 = p3 + L;
 800091e:	eb02 0481 	add.w	r4, r2, r1, lsl #2
    p1ap3_1 = p1[1] + p3[1];
 8000922:	edd2 5a01 	vldr	s11, [r2, #4]
    float32_t * p2 = p1 + L;
 8000926:	008b      	lsls	r3, r1, #2
    p1ap3_0 = p1[0] + p3[0];
 8000928:	ee37 6aa6 	vadd.f32	s12, s15, s13
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800092c:	ed95 5a00 	vldr	s10, [r5]
    p1sp3_0 = p1[0] - p3[0];
 8000930:	ee77 7ae6 	vsub.f32	s15, s15, s13
    L >>= 1;
 8000934:	0849      	lsrs	r1, r1, #1
    p1ap3_1 = p1[1] + p3[1];
 8000936:	ee77 6a25 	vadd.f32	s13, s14, s11
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800093a:	edd5 2a01 	vldr	s5, [r5, #4]
    p1sp3_1 = p1[1] - p3[1];
 800093e:	ee37 7a65 	vsub.f32	s14, s14, s11
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000942:	edd4 5a00 	vldr	s11, [r4]
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000946:	ee76 3a45 	vsub.f32	s7, s12, s10
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800094a:	ed94 2a01 	vldr	s4, [r4, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800094e:	ee35 6a86 	vadd.f32	s12, s11, s12
    L >>= 1;
 8000952:	9107      	str	r1, [sp, #28]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000954:	ee75 4a07 	vadd.f32	s9, s10, s14
    *p1++ = p1ap3_1 + p2[1] + p4[1];

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 8000958:	4629      	mov	r1, r5
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800095a:	ee35 7a87 	vadd.f32	s14, s11, s14
    float32_t * p3 = p2 + L;
 800095e:	9209      	str	r2, [sp, #36]	; 0x24
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000960:	ee36 6a05 	vadd.f32	s12, s12, s10
    *p2++ = t2[0];
 8000964:	3108      	adds	r1, #8
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000966:	ee32 3aa7 	vadd.f32	s6, s5, s15
    *p3++ = t3[0];
    *p3++ = t3[1];
    *p4++ = t4[0];
    *p4++ = t4[1];

    tw2 += twMod2;
 800096a:	f107 0608 	add.w	r6, r7, #8
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800096e:	ee37 7a45 	vsub.f32	s14, s14, s10
    *p2++ = t2[0];
 8000972:	9106      	str	r1, [sp, #24]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000974:	ed80 6a00 	vstr	s12, [r0]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000978:	ee36 4ae2 	vsub.f32	s8, s13, s5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800097c:	ed94 5a01 	vldr	s10, [r4, #4]
    *p3++ = t3[0];
 8000980:	4611      	mov	r1, r2
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000982:	ed95 6a01 	vldr	s12, [r5, #4]
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000986:	ee73 3ae5 	vsub.f32	s7, s7, s11
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800098a:	ee76 6a85 	vadd.f32	s13, s13, s10
    *p3++ = t3[0];
 800098e:	3108      	adds	r1, #8
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000990:	ee33 3a42 	vsub.f32	s6, s6, s4
    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 8000994:	970a      	str	r7, [sp, #40]	; 0x28
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000996:	ee34 4a42 	vsub.f32	s8, s8, s4
    *p3++ = t3[0];
 800099a:	9100      	str	r1, [sp, #0]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800099c:	ee76 6a86 	vadd.f32	s13, s13, s12
    *p3++ = t3[1];
 80009a0:	4611      	mov	r1, r2
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 80009a2:	ee72 7a27 	vadd.f32	s15, s4, s15
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 80009a6:	ee74 5ae5 	vsub.f32	s11, s9, s11
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 80009aa:	edc0 6a01 	vstr	s13, [r0, #4]
    *p2++ = t2[0];
 80009ae:	ed85 3a00 	vstr	s6, [r5]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 80009b2:	ee77 7ae2 	vsub.f32	s15, s15, s5
    *p2++ = t2[1];
 80009b6:	ed85 7a01 	vstr	s14, [r5, #4]
    *p3++ = t3[0];
 80009ba:	edc2 3a00 	vstr	s7, [r2]
    *p3++ = t3[1];
 80009be:	ed82 4a01 	vstr	s8, [r2, #4]
    *p4++ = t4[0];
 80009c2:	4622      	mov	r2, r4
 80009c4:	edc4 7a00 	vstr	s15, [r4]
 80009c8:	3208      	adds	r2, #8
    *p4++ = t4[1];
 80009ca:	edc4 5a01 	vstr	s11, [r4, #4]
    *p4++ = t4[0];
 80009ce:	9205      	str	r2, [sp, #20]
    tw3 += twMod3;
    tw4 += twMod4;

    for (l = (L - 2) >> 1; l > 0; l-- )
 80009d0:	9a07      	ldr	r2, [sp, #28]
    tw2 += twMod2;
 80009d2:	9603      	str	r6, [sp, #12]
    tw3 += twMod3;
 80009d4:	f107 0610 	add.w	r6, r7, #16
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009d8:	3a02      	subs	r2, #2
    tw3 += twMod3;
 80009da:	9601      	str	r6, [sp, #4]
    tw4 += twMod4;
 80009dc:	f107 0618 	add.w	r6, r7, #24
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009e0:	0852      	lsrs	r2, r2, #1
    tw4 += twMod4;
 80009e2:	9602      	str	r6, [sp, #8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009e4:	9208      	str	r2, [sp, #32]
 80009e6:	f000 8134 	beq.w	8000c52 <arm_cfft_radix8by4_f32+0x366>
 80009ea:	4693      	mov	fp, r2
 80009ec:	f100 0210 	add.w	r2, r0, #16
 80009f0:	3b0c      	subs	r3, #12
 80009f2:	f107 0920 	add.w	r9, r7, #32
 80009f6:	920d      	str	r2, [sp, #52]	; 0x34
 80009f8:	460a      	mov	r2, r1
 80009fa:	f107 0830 	add.w	r8, r7, #48	; 0x30
 80009fe:	4423      	add	r3, r4
 8000a00:	f102 0e10 	add.w	lr, r2, #16
 8000a04:	f1a5 060c 	sub.w	r6, r5, #12
 8000a08:	f8dd a004 	ldr.w	sl, [sp, #4]
 8000a0c:	f105 0010 	add.w	r0, r5, #16
 8000a10:	390c      	subs	r1, #12
 8000a12:	f1a4 0c0c 	sub.w	ip, r4, #12
 8000a16:	f104 0210 	add.w	r2, r4, #16
 8000a1a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
      p1sp3_0 = p1[0] - p3[0];
      p1ap3_1 = p1[1] + p3[1];
      p1sp3_1 = p1[1] - p3[1];
      /* col 2 */
      t2[0] = p1sp3_0 + p2[1] - p4[1];
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a1c:	ed52 5a02 	vldr	s11, [r2, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a20:	f1bb 0b01 	subs.w	fp, fp, #1
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a24:	ed10 5a02 	vldr	s10, [r0, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a28:	f107 0708 	add.w	r7, r7, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a2c:	ed5e 3a02 	vldr	s7, [lr, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a30:	f1a6 0608 	sub.w	r6, r6, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a34:	ed17 7a04 	vldr	s14, [r7, #-16]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
      /* col 4 */
      t4[0] = p1sp3_0 - p2[1] + p4[1];
      t4[1] = p1sp3_1 + p2[0] - p4[0];
      /* col 1 - top */
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a38:	ee35 4a25 	vadd.f32	s8, s10, s11
      p1ap3_1 = p1[1] + p3[1];
 8000a3c:	ed5e 6a01 	vldr	s13, [lr, #-4]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a40:	f10a 0a08 	add.w	sl, sl, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a44:	ee37 1a23 	vadd.f32	s2, s14, s7
      p1ap3_1 = p1[1] + p3[1];
 8000a48:	ed57 7a03 	vldr	s15, [r7, #-12]
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a4c:	ed52 4a01 	vldr	s9, [r2, #-4]
      p1sp3_0 = p1[0] - p3[0];
 8000a50:	ee37 7a63 	vsub.f32	s14, s14, s7
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a54:	ed10 6a01 	vldr	s12, [r0, #-4]
      p1ap3_1 = p1[1] + p3[1];
 8000a58:	ee77 3aa6 	vadd.f32	s7, s15, s13
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a5c:	ee34 4a01 	vadd.f32	s8, s8, s2
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a60:	f100 0008 	add.w	r0, r0, #8
      p1sp3_1 = p1[1] - p3[1];
 8000a64:	ee77 7ae6 	vsub.f32	s15, s15, s13
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a68:	f1a1 0108 	sub.w	r1, r1, #8
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000a6c:	ee31 1a45 	vsub.f32	s2, s2, s10
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a70:	f109 0910 	add.w	r9, r9, #16
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a74:	ed07 4a04 	vstr	s8, [r7, #-16]
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a78:	ee77 0a64 	vsub.f32	s1, s14, s9
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a7c:	ed12 4a01 	vldr	s8, [r2, #-4]
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a80:	ee37 0ac5 	vsub.f32	s0, s15, s10
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a84:	ed50 6a03 	vldr	s13, [r0, #-12]
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000a88:	ee77 7ae5 	vsub.f32	s15, s15, s11
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000a8c:	ee31 1a65 	vsub.f32	s2, s2, s11
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a90:	f10e 0e08 	add.w	lr, lr, #8
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a94:	ee76 6a84 	vadd.f32	s13, s13, s8
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a98:	f1ac 0c08 	sub.w	ip, ip, #8
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a9c:	ee30 0a25 	vadd.f32	s0, s0, s11
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000aa0:	f108 0818 	add.w	r8, r8, #24
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000aa4:	ee37 5a85 	vadd.f32	s10, s15, s10
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000aa8:	f102 0208 	add.w	r2, r2, #8
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000aac:	ee76 6aa3 	vadd.f32	s13, s13, s7
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000ab0:	f1a3 0308 	sub.w	r3, r3, #8
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000ab4:	ee70 0a86 	vadd.f32	s1, s1, s12
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000ab8:	ee37 7a46 	vsub.f32	s14, s14, s12
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000abc:	ed47 6a03 	vstr	s13, [r7, #-12]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000ac0:	ee33 6ac6 	vsub.f32	s12, s7, s12

      /* BOTTOM */
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000ac4:	eddc 7a04 	vldr	s15, [ip, #16]
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
      /* col 2 */
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000ac8:	edd3 9a04 	vldr	s19, [r3, #16]
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000acc:	ee37 7a24 	vadd.f32	s14, s14, s9
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000ad0:	ed96 8a04 	vldr	s16, [r6, #16]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000ad4:	ee36 4a64 	vsub.f32	s8, s12, s9
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000ad8:	edd1 5a04 	vldr	s11, [r1, #16]
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000adc:	ee38 3a27 	vadd.f32	s6, s16, s15
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000ae0:	ed93 9a03 	vldr	s18, [r3, #12]
 8000ae4:	ee75 2aa9 	vadd.f32	s5, s11, s19
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000ae8:	ed9c 2a03 	vldr	s4, [ip, #12]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000aec:	ee75 3ae9 	vsub.f32	s7, s11, s19
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000af0:	edd1 8a03 	vldr	s17, [r1, #12]
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000af4:	edd6 4a03 	vldr	s9, [r6, #12]
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000af8:	ee78 6a09 	vadd.f32	s13, s16, s18
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
      /* col 4 */
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
      /* col 1 - Bottom */
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8000afc:	ee33 6a22 	vadd.f32	s12, s6, s5
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000b00:	ee34 aa82 	vadd.f32	s20, s9, s4
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000b04:	ee73 1ac2 	vsub.f32	s3, s7, s4
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8000b08:	ed86 6a04 	vstr	s12, [r6, #16]
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000b0c:	ee76 6ae7 	vsub.f32	s13, s13, s15
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b10:	edd3 aa03 	vldr	s21, [r3, #12]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b14:	ee77 7a89 	vadd.f32	s15, s15, s18
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b18:	ed91 6a03 	vldr	s12, [r1, #12]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000b1c:	ee71 1aa4 	vadd.f32	s3, s3, s9
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8000b20:	ee73 4ae4 	vsub.f32	s9, s7, s9
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b24:	ee36 6a2a 	vadd.f32	s12, s12, s21
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000b28:	ee76 6ae8 	vsub.f32	s13, s13, s17
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b2c:	ee77 7ae8 	vsub.f32	s15, s15, s17
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b30:	ee36 6a0a 	vadd.f32	s12, s12, s20
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8000b34:	ee73 5a65 	vsub.f32	s11, s6, s11
      *p3++ = m0 + m1;
      *p3++ = m2 - m3;
      /* use vertical symmetry col 3 */
      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
      /* Bottom */
      m0 = -t3[3] * twR;
 8000b38:	ee72 2ac3 	vsub.f32	s5, s5, s6
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8000b3c:	ee3a 3a68 	vsub.f32	s6, s20, s17
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b40:	ed86 6a03 	vstr	s12, [r6, #12]
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8000b44:	ee74 4a82 	vadd.f32	s9, s9, s4
      twR = *tw2++;
 8000b48:	ed5a 3a04 	vldr	s7, [sl, #-16]
      twI = *tw2++;
 8000b4c:	ed1a 2a03 	vldr	s4, [sl, #-12]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b50:	ee37 6ac8 	vsub.f32	s12, s15, s16
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8000b54:	ee33 3a49 	vsub.f32	s6, s6, s18
      m3 = t2[3] * twR;
 8000b58:	ee66 7aa3 	vmul.f32	s15, s13, s7
      *pEnd2-- = m0 - m1;
 8000b5c:	ee23 8ae1 	vnmul.f32	s16, s7, s3
      *p2++ = m2 - m3;
 8000b60:	ee62 8a60 	vnmul.f32	s17, s4, s1
      m1 = t2[1] * twI;
 8000b64:	ee20 9a02 	vmul.f32	s18, s0, s4
      *pEnd2-- = m2 + m3;
 8000b68:	eee1 7a82 	vfma.f32	s15, s3, s4
      *pEnd2-- = m0 - m1;
 8000b6c:	eea6 8a82 	vfma.f32	s16, s13, s4
      *p2++ = m0 + m1;
 8000b70:	eeb0 2a49 	vmov.f32	s4, s18
      *p2++ = m2 - m3;
 8000b74:	eef0 6a68 	vmov.f32	s13, s17
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8000b78:	ee75 5ae9 	vsub.f32	s11, s11, s19
      *p2++ = m0 + m1;
 8000b7c:	eea0 2aa3 	vfma.f32	s4, s1, s7
      *p2++ = m2 - m3;
 8000b80:	eee0 6a23 	vfma.f32	s13, s0, s7
      *p2++ = m0 + m1;
 8000b84:	ed00 2a04 	vstr	s4, [r0, #-16]
      *p2++ = m2 - m3;
 8000b88:	ed40 6a03 	vstr	s13, [r0, #-12]
      *pEnd2-- = m0 - m1;
 8000b8c:	ed81 8a04 	vstr	s16, [r1, #16]
      *pEnd2-- = m2 + m3;
 8000b90:	edc1 7a03 	vstr	s15, [r1, #12]
      twI = tw3[1];
 8000b94:	ed59 7a07 	vldr	s15, [r9, #-28]	; 0xffffffe4
      twR = tw3[0];
 8000b98:	ed59 3a08 	vldr	s7, [r9, #-32]	; 0xffffffe0
      *p3++ = m2 - m3;
 8000b9c:	ee27 2ac1 	vnmul.f32	s4, s15, s2
      m1 = t3[1] * twI;
 8000ba0:	ee64 1a27 	vmul.f32	s3, s8, s15
      m1 =  t3[2] * twI;
      m2 =  t3[2] * twR;
      m3 =  t3[3] * twI;
 8000ba4:	ee65 6aa7 	vmul.f32	s13, s11, s15

      *pEnd3-- = m0 - m1;
 8000ba8:	ee67 7ac3 	vnmul.f32	s15, s15, s6
      *p3++ = m2 - m3;
 8000bac:	eef0 5a42 	vmov.f32	s11, s4
      *pEnd3-- = m3 - m2;
 8000bb0:	eee3 6a63 	vfms.f32	s13, s6, s7
      *pEnd3-- = m0 - m1;
 8000bb4:	eee2 7aa3 	vfma.f32	s15, s5, s7
      *p3++ = m2 - m3;
 8000bb8:	eee4 5a23 	vfma.f32	s11, s8, s7
      *p3++ = m0 + m1;
 8000bbc:	eee1 1a23 	vfma.f32	s3, s2, s7
 8000bc0:	ed4e 1a04 	vstr	s3, [lr, #-16]
      *p3++ = m2 - m3;
 8000bc4:	ed4e 5a03 	vstr	s11, [lr, #-12]
      *pEnd3-- = m0 - m1;
 8000bc8:	edcc 7a04 	vstr	s15, [ip, #16]
      *pEnd3-- = m3 - m2;
 8000bcc:	edcc 6a03 	vstr	s13, [ip, #12]

      /* COL 4 */
      twR = tw4[0];
 8000bd0:	ed58 6a0c 	vldr	s13, [r8, #-48]	; 0xffffffd0
      twI = tw4[1];
 8000bd4:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
      /* Bottom */
      m0 = t4[3] * twI;
      m1 = t4[2] * twR;
      m2 = t4[2] * twI;
      m3 = t4[3] * twR;
 8000bd8:	ee66 5a26 	vmul.f32	s11, s12, s13
      *p4++ = m2 - m3;
 8000bdc:	ee67 3ac7 	vnmul.f32	s7, s15, s14
      m1 = t4[1] * twI;
 8000be0:	ee25 3a27 	vmul.f32	s6, s10, s15

      *pEnd4-- = m0 - m1;
 8000be4:	ee26 4ae4 	vnmul.f32	s8, s13, s9
      *p4++ = m2 - m3;
 8000be8:	eee5 3a26 	vfma.f32	s7, s10, s13
      *p4++ = m0 + m1;
 8000bec:	eea7 3a26 	vfma.f32	s6, s14, s13
      *pEnd4-- = m0 - m1;
 8000bf0:	eef0 6a44 	vmov.f32	s13, s8
      *pEnd4-- = m2 + m3;
 8000bf4:	eeb0 7a65 	vmov.f32	s14, s11
      *pEnd4-- = m0 - m1;
 8000bf8:	eee6 6a27 	vfma.f32	s13, s12, s15
      *pEnd4-- = m2 + m3;
 8000bfc:	eea4 7aa7 	vfma.f32	s14, s9, s15
      *p4++ = m2 - m3;
 8000c00:	ed42 3a03 	vstr	s7, [r2, #-12]
      *p4++ = m0 + m1;
 8000c04:	ed02 3a04 	vstr	s6, [r2, #-16]
      *pEnd4-- = m0 - m1;
 8000c08:	edc3 6a04 	vstr	s13, [r3, #16]
      *pEnd4-- = m2 + m3;
 8000c0c:	ed83 7a03 	vstr	s14, [r3, #12]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000c10:	f47f af04 	bne.w	8000a1c <arm_cfft_radix8by4_f32+0x130>
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000c14:	9b08      	ldr	r3, [sp, #32]
 8000c16:	9a04      	ldr	r2, [sp, #16]
 8000c18:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c1c:	9204      	str	r2, [sp, #16]
      twI = *tw2++;
 8000c1e:	9a03      	ldr	r2, [sp, #12]
 8000c20:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c24:	9203      	str	r2, [sp, #12]
      *p2++ = m2 - m3;
 8000c26:	9a06      	ldr	r2, [sp, #24]
 8000c28:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c2c:	9206      	str	r2, [sp, #24]
      tw3 += twMod3;
 8000c2e:	9a01      	ldr	r2, [sp, #4]
 8000c30:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8000c34:	9201      	str	r2, [sp, #4]
      *p3++ = m2 - m3;
 8000c36:	9a00      	ldr	r2, [sp, #0]
 8000c38:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c3c:	9200      	str	r2, [sp, #0]
      *p4++ = m2 - m3;
 8000c3e:	9a05      	ldr	r2, [sp, #20]
 8000c40:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
      tw4 += twMod4;
 8000c44:	eb03 0343 	add.w	r3, r3, r3, lsl #1
      *p4++ = m2 - m3;
 8000c48:	9205      	str	r2, [sp, #20]
      tw4 += twMod4;
 8000c4a:	9a02      	ldr	r2, [sp, #8]
 8000c4c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8000c50:	9302      	str	r3, [sp, #8]
    p1ap3_1 = p1[1] + p3[1];
    p1sp3_1 = p1[1] - p3[1];

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c52:	9b06      	ldr	r3, [sp, #24]
 8000c54:	9e05      	ldr	r6, [sp, #20]
    p1ap3_0 = p1[0] + p3[0];
 8000c56:	9f04      	ldr	r7, [sp, #16]
 8000c58:	9900      	ldr	r1, [sp, #0]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c5a:	edd6 2a00 	vldr	s5, [r6]
 8000c5e:	ed93 3a00 	vldr	s6, [r3]
    p1ap3_0 = p1[0] + p3[0];
 8000c62:	edd1 6a00 	vldr	s13, [r1]
 8000c66:	ed97 7a00 	vldr	s14, [r7]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
    t4[1] = p1sp3_1 + p2[0] - p4[0];
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c6a:	ee33 6a22 	vadd.f32	s12, s6, s5
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c6e:	ed96 2a01 	vldr	s4, [r6, #4]
    p1ap3_0 = p1[0] + p3[0];
 8000c72:	ee37 5a26 	vadd.f32	s10, s14, s13
    p1ap3_1 = p1[1] + p3[1];
 8000c76:	edd1 4a01 	vldr	s9, [r1, #4]
    p1sp3_0 = p1[0] - p3[0];
 8000c7a:	ee37 7a66 	vsub.f32	s14, s14, s13
    p1ap3_1 = p1[1] + p3[1];
 8000c7e:	edd7 5a01 	vldr	s11, [r7, #4]
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c82:	edd3 7a01 	vldr	s15, [r3, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c86:	ee36 6a05 	vadd.f32	s12, s12, s10

    *p4++ = m0 + m1;
    *p4++ = m2 - m3;

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c8a:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c8e:	ee77 3a42 	vsub.f32	s7, s14, s4
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    p1sp3_1 = p1[1] - p3[1];
 8000c94:	ee75 6ae4 	vsub.f32	s13, s11, s9
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c98:	980c      	ldr	r0, [sp, #48]	; 0x30
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c9a:	ed87 6a00 	vstr	s12, [r7]
    p1ap3_1 = p1[1] + p3[1];
 8000c9e:	ee75 5aa4 	vadd.f32	s11, s11, s9
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000ca2:	edd6 1a01 	vldr	s3, [r6, #4]
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000ca6:	ee73 3aa7 	vadd.f32	s7, s7, s15
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000caa:	ed93 6a01 	vldr	s12, [r3, #4]
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000cae:	ee75 4a43 	vsub.f32	s9, s10, s6
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000cb2:	ee36 4ac3 	vsub.f32	s8, s13, s6
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cb6:	ee36 6a21 	vadd.f32	s12, s12, s3
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000cba:	ee35 5ae7 	vsub.f32	s10, s11, s15
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000cbe:	ee77 7a67 	vsub.f32	s15, s14, s15
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000cc2:	ee36 7ae2 	vsub.f32	s14, s13, s5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cc6:	ee76 6a25 	vadd.f32	s13, s12, s11
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000cca:	ee34 4a22 	vadd.f32	s8, s8, s5
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000cce:	ee74 4ae2 	vsub.f32	s9, s9, s5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cd2:	edc7 6a01 	vstr	s13, [r7, #4]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000cd6:	ee35 5a42 	vsub.f32	s10, s10, s4
    twI = tw2[1];
 8000cda:	9f03      	ldr	r7, [sp, #12]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000cdc:	ee77 7a82 	vadd.f32	s15, s15, s4
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000ce0:	ee37 7a03 	vadd.f32	s14, s14, s6
    twI = tw2[1];
 8000ce4:	edd7 6a01 	vldr	s13, [r7, #4]
    twR = tw2[0];
 8000ce8:	edd7 5a00 	vldr	s11, [r7]
    m1 = t2[1] * twI;
 8000cec:	ee24 6a26 	vmul.f32	s12, s8, s13
    twI = tw3[1];
 8000cf0:	9f01      	ldr	r7, [sp, #4]
    *p2++ = m2 - m3;
 8000cf2:	ee66 6ae3 	vnmul.f32	s13, s13, s7
    *p2++ = m0 + m1;
 8000cf6:	eea3 6aa5 	vfma.f32	s12, s7, s11
    *p2++ = m2 - m3;
 8000cfa:	eee4 6a25 	vfma.f32	s13, s8, s11
    *p2++ = m0 + m1;
 8000cfe:	ed83 6a00 	vstr	s12, [r3]
    *p2++ = m2 - m3;
 8000d02:	edc3 6a01 	vstr	s13, [r3, #4]
    twI = tw3[1];
 8000d06:	edd7 6a01 	vldr	s13, [r7, #4]
    twR = tw3[0];
 8000d0a:	edd7 5a00 	vldr	s11, [r7]
    m1 = t3[1] * twI;
 8000d0e:	ee25 6a26 	vmul.f32	s12, s10, s13
    *p3++ = m0 + m1;
 8000d12:	9b00      	ldr	r3, [sp, #0]
    *p3++ = m2 - m3;
 8000d14:	ee66 6ae4 	vnmul.f32	s13, s13, s9
    *p3++ = m0 + m1;
 8000d18:	eea4 6aa5 	vfma.f32	s12, s9, s11
    *p3++ = m2 - m3;
 8000d1c:	eee5 6a25 	vfma.f32	s13, s10, s11
    *p3++ = m0 + m1;
 8000d20:	ed83 6a00 	vstr	s12, [r3]
    *p3++ = m2 - m3;
 8000d24:	edc3 6a01 	vstr	s13, [r3, #4]
    twI = tw4[1];
 8000d28:	9b02      	ldr	r3, [sp, #8]
 8000d2a:	edd3 6a01 	vldr	s13, [r3, #4]
    twR = tw4[0];
 8000d2e:	edd3 5a00 	vldr	s11, [r3]
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d32:	2304      	movs	r3, #4
    m1 = t4[1] * twI;
 8000d34:	ee27 6a26 	vmul.f32	s12, s14, s13
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d38:	9100      	str	r1, [sp, #0]
    *p4++ = m2 - m3;
 8000d3a:	ee66 6ae7 	vnmul.f32	s13, s13, s15
    *p4++ = m0 + m1;
 8000d3e:	eea7 6aa5 	vfma.f32	s12, s15, s11
    *p4++ = m2 - m3;
 8000d42:	eee7 6a25 	vfma.f32	s13, s14, s11
    *p4++ = m0 + m1;
 8000d46:	ed86 6a00 	vstr	s12, [r6]
    *p4++ = m2 - m3;
 8000d4a:	edc6 6a01 	vstr	s13, [r6, #4]
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d4e:	f000 f88f 	bl	8000e70 <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 8000d52:	4628      	mov	r0, r5
 8000d54:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8000d56:	2304      	movs	r3, #4
 8000d58:	9900      	ldr	r1, [sp, #0]
 8000d5a:	686a      	ldr	r2, [r5, #4]
 8000d5c:	f000 f888 	bl	8000e70 <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8000d60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000d62:	686a      	ldr	r2, [r5, #4]
 8000d64:	2304      	movs	r3, #4
 8000d66:	9900      	ldr	r1, [sp, #0]
 8000d68:	f000 f882 	bl	8000e70 <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8000d6c:	2304      	movs	r3, #4
 8000d6e:	686a      	ldr	r2, [r5, #4]
 8000d70:	4620      	mov	r0, r4
 8000d72:	9900      	ldr	r1, [sp, #0]
}
 8000d74:	b00f      	add	sp, #60	; 0x3c
 8000d76:	ecbd 8b06 	vpop	{d8-d10}
 8000d7a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8000d7e:	f000 b877 	b.w	8000e70 <arm_radix8_butterfly_f32>
 8000d82:	bf00      	nop

08000d84 <arm_cfft_f32>:
        uint8_t bitReverseFlag)
{
  uint32_t  L = S->fftLen, l;
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 8000d84:	2a01      	cmp	r2, #1
{
 8000d86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d8a:	4606      	mov	r6, r0
 8000d8c:	4617      	mov	r7, r2
 8000d8e:	460c      	mov	r4, r1
 8000d90:	4698      	mov	r8, r3
  uint32_t  L = S->fftLen, l;
 8000d92:	8805      	ldrh	r5, [r0, #0]
  if (ifftFlag == 1U)
 8000d94:	d059      	beq.n	8000e4a <arm_cfft_f32+0xc6>
      *pSrc = -*pSrc;
      pSrc += 2;
    }
  }

  switch (L)
 8000d96:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8000d9a:	d051      	beq.n	8000e40 <arm_cfft_f32+0xbc>
 8000d9c:	d80f      	bhi.n	8000dbe <arm_cfft_f32+0x3a>
 8000d9e:	2d40      	cmp	r5, #64	; 0x40
 8000da0:	d014      	beq.n	8000dcc <arm_cfft_f32+0x48>
 8000da2:	d949      	bls.n	8000e38 <arm_cfft_f32+0xb4>
 8000da4:	2d80      	cmp	r5, #128	; 0x80
 8000da6:	d103      	bne.n	8000db0 <arm_cfft_f32+0x2c>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8000da8:	4621      	mov	r1, r4
 8000daa:	4630      	mov	r0, r6
 8000dac:	f7ff fcd2 	bl	8000754 <arm_cfft_radix8by2_f32>
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
    break;
  }

  if ( bitReverseFlag )
 8000db0:	f1b8 0f00 	cmp.w	r8, #0
 8000db4:	d113      	bne.n	8000dde <arm_cfft_f32+0x5a>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);

  if (ifftFlag == 1U)
 8000db6:	2f01      	cmp	r7, #1
 8000db8:	d018      	beq.n	8000dec <arm_cfft_f32+0x68>
      *pSrc++ *=   invL ;
      *pSrc    = -(*pSrc) * invL;
      pSrc++;
    }
  }
}
 8000dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8000dbe:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000dc2:	d03d      	beq.n	8000e40 <arm_cfft_f32+0xbc>
 8000dc4:	d931      	bls.n	8000e2a <arm_cfft_f32+0xa6>
 8000dc6:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8000dca:	d1f1      	bne.n	8000db0 <arm_cfft_f32+0x2c>
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 8000dcc:	2301      	movs	r3, #1
 8000dce:	6872      	ldr	r2, [r6, #4]
 8000dd0:	4629      	mov	r1, r5
 8000dd2:	4620      	mov	r0, r4
 8000dd4:	f000 f84c 	bl	8000e70 <arm_radix8_butterfly_f32>
  if ( bitReverseFlag )
 8000dd8:	f1b8 0f00 	cmp.w	r8, #0
 8000ddc:	d0eb      	beq.n	8000db6 <arm_cfft_f32+0x32>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 8000dde:	68b2      	ldr	r2, [r6, #8]
 8000de0:	4620      	mov	r0, r4
 8000de2:	89b1      	ldrh	r1, [r6, #12]
 8000de4:	f7ff fa7c 	bl	80002e0 <arm_bitreversal_32>
  if (ifftFlag == 1U)
 8000de8:	2f01      	cmp	r7, #1
 8000dea:	d1e6      	bne.n	8000dba <arm_cfft_f32+0x36>
    invL = 1.0f / (float32_t)L;
 8000dec:	ee07 5a90 	vmov	s15, r5
 8000df0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000df4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000df8:	eec7 6a27 	vdiv.f32	s13, s14, s15
    for (l= 0; l < L; l++)
 8000dfc:	2d00      	cmp	r5, #0
 8000dfe:	d0dc      	beq.n	8000dba <arm_cfft_f32+0x36>
 8000e00:	f104 0108 	add.w	r1, r4, #8
 8000e04:	2300      	movs	r3, #0
      *pSrc++ *=   invL ;
 8000e06:	ed11 7a02 	vldr	s14, [r1, #-8]
    for (l= 0; l < L; l++)
 8000e0a:	3301      	adds	r3, #1
      *pSrc    = -(*pSrc) * invL;
 8000e0c:	ed51 7a01 	vldr	s15, [r1, #-4]
    for (l= 0; l < L; l++)
 8000e10:	3108      	adds	r1, #8
 8000e12:	429d      	cmp	r5, r3
      *pSrc++ *=   invL ;
 8000e14:	ee27 7a26 	vmul.f32	s14, s14, s13
      *pSrc    = -(*pSrc) * invL;
 8000e18:	ee67 7ae6 	vnmul.f32	s15, s15, s13
      *pSrc++ *=   invL ;
 8000e1c:	ed01 7a04 	vstr	s14, [r1, #-16]
      *pSrc    = -(*pSrc) * invL;
 8000e20:	ed41 7a03 	vstr	s15, [r1, #-12]
    for (l= 0; l < L; l++)
 8000e24:	d1ef      	bne.n	8000e06 <arm_cfft_f32+0x82>
}
 8000e26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8000e2a:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8000e2e:	d0cd      	beq.n	8000dcc <arm_cfft_f32+0x48>
 8000e30:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8000e34:	d0b8      	beq.n	8000da8 <arm_cfft_f32+0x24>
 8000e36:	e7bb      	b.n	8000db0 <arm_cfft_f32+0x2c>
 8000e38:	2d10      	cmp	r5, #16
 8000e3a:	d0b5      	beq.n	8000da8 <arm_cfft_f32+0x24>
 8000e3c:	2d20      	cmp	r5, #32
 8000e3e:	d1b7      	bne.n	8000db0 <arm_cfft_f32+0x2c>
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8000e40:	4621      	mov	r1, r4
 8000e42:	4630      	mov	r0, r6
 8000e44:	f7ff fd52 	bl	80008ec <arm_cfft_radix8by4_f32>
    break;
 8000e48:	e7b2      	b.n	8000db0 <arm_cfft_f32+0x2c>
    for (l = 0; l < L; l++)
 8000e4a:	b175      	cbz	r5, 8000e6a <arm_cfft_f32+0xe6>
 8000e4c:	310c      	adds	r1, #12
 8000e4e:	f04f 0c00 	mov.w	ip, #0
      *pSrc = -*pSrc;
 8000e52:	ed51 7a02 	vldr	s15, [r1, #-8]
    for (l = 0; l < L; l++)
 8000e56:	f10c 0c01 	add.w	ip, ip, #1
 8000e5a:	3108      	adds	r1, #8
      *pSrc = -*pSrc;
 8000e5c:	eef1 7a67 	vneg.f32	s15, s15
    for (l = 0; l < L; l++)
 8000e60:	4565      	cmp	r5, ip
      *pSrc = -*pSrc;
 8000e62:	ed41 7a04 	vstr	s15, [r1, #-16]
    for (l = 0; l < L; l++)
 8000e66:	d1f4      	bne.n	8000e52 <arm_cfft_f32+0xce>
 8000e68:	e795      	b.n	8000d96 <arm_cfft_f32+0x12>
  if ( bitReverseFlag )
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d0a5      	beq.n	8000dba <arm_cfft_f32+0x36>
 8000e6e:	e7b6      	b.n	8000dde <arm_cfft_f32+0x5a>

08000e70 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 8000e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e74:	ed2d 8b10 	vpush	{d8-d15}
 8000e78:	b091      	sub	sp, #68	; 0x44
 8000e7a:	468a      	mov	sl, r1
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;

   n2 = fftLen;
 8000e7c:	468b      	mov	fp, r1
         pSrc[2 * i7 + 1] = t2 + r3;
         r1 = (r6 - r8) * C81;
         r6 = (r6 + r8) * C81;
         r2 = (s6 - s8) * C81;
         s6 = (s6 + s8) * C81;
         t1 = r5 - r1;
 8000e7e:	eddf babe 	vldr	s23, [pc, #760]	; 8001178 <arm_radix8_butterfly_f32+0x308>
{
 8000e82:	900e      	str	r0, [sp, #56]	; 0x38
 8000e84:	e9cd 320c 	strd	r3, r2, [sp, #48]	; 0x30
 8000e88:	4603      	mov	r3, r0
 8000e8a:	3304      	adds	r3, #4
 8000e8c:	930f      	str	r3, [sp, #60]	; 0x3c
      n2 = n2 >> 3;
 8000e8e:	ea4f 07db 	mov.w	r7, fp, lsr #3
 8000e92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8000e94:	ea4f 03cb 	mov.w	r3, fp, lsl #3
      i1 = 0;
 8000e98:	f04f 0e00 	mov.w	lr, #0
 8000e9c:	eb02 1147 	add.w	r1, r2, r7, lsl #5
      n2 = n2 >> 3;
 8000ea0:	970b      	str	r7, [sp, #44]	; 0x2c
      i1 = 0;
 8000ea2:	eb07 0487 	add.w	r4, r7, r7, lsl #2
 8000ea6:	eb01 1007 	add.w	r0, r1, r7, lsl #4
 8000eaa:	eba7 0287 	sub.w	r2, r7, r7, lsl #2
 8000eae:	00e4      	lsls	r4, r4, #3
 8000eb0:	9001      	str	r0, [sp, #4]
 8000eb2:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8000eb6:	ebc7 00c7 	rsb	r0, r7, r7, lsl #3
 8000eba:	9403      	str	r4, [sp, #12]
 8000ebc:	017d      	lsls	r5, r7, #5
 8000ebe:	00c4      	lsls	r4, r0, #3
 8000ec0:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 8000ec4:	9502      	str	r5, [sp, #8]
 8000ec6:	ea4f 1807 	mov.w	r8, r7, lsl #4
 8000eca:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8000ecc:	eb07 0647 	add.w	r6, r7, r7, lsl #1
 8000ed0:	9406      	str	r4, [sp, #24]
 8000ed2:	f108 0004 	add.w	r0, r8, #4
 8000ed6:	f109 0404 	add.w	r4, r9, #4
 8000eda:	eb01 0cc7 	add.w	ip, r1, r7, lsl #3
 8000ede:	442c      	add	r4, r5
 8000ee0:	4428      	add	r0, r5
 8000ee2:	0135      	lsls	r5, r6, #4
 8000ee4:	eb02 1747 	add.w	r7, r2, r7, lsl #5
 8000ee8:	9504      	str	r5, [sp, #16]
 8000eea:	00f5      	lsls	r5, r6, #3
 8000eec:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8000eee:	9505      	str	r5, [sp, #20]
 8000ef0:	9d01      	ldr	r5, [sp, #4]
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000ef2:	ed10 7a01 	vldr	s14, [r0, #-4]
         pSrc[2 * i2 + 1] = s5 - r7;
         pSrc[2 * i8 + 1] = s5 + r7;
         pSrc[2 * i6 + 1] = t2 - r8;
         pSrc[2 * i4 + 1] = t2 + r8;

         i1 += n1;
 8000ef6:	44de      	add	lr, fp
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8000ef8:	edd2 9a00 	vldr	s19, [r2]
 8000efc:	ed97 5a00 	vldr	s10, [r7]
      } while (i1 < fftLen);
 8000f00:	45f2      	cmp	sl, lr
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000f02:	edd5 4a00 	vldr	s9, [r5]
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000f06:	ed16 6a01 	vldr	s12, [r6, #-4]
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8000f0a:	ee39 9a85 	vadd.f32	s18, s19, s10
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000f0e:	ed9c 4a00 	vldr	s8, [ip]
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000f12:	ee77 5a24 	vadd.f32	s11, s14, s9
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000f16:	edd1 6a00 	vldr	s13, [r1]
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8000f1a:	ee77 0a64 	vsub.f32	s1, s14, s9
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000f1e:	ed54 7a01 	vldr	s15, [r4, #-4]
 8000f22:	ee74 4ac7 	vsub.f32	s9, s9, s14
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000f26:	ee36 1a26 	vadd.f32	s2, s12, s13
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000f2a:	ee77 8a84 	vadd.f32	s17, s15, s8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8000f2e:	ee76 6a66 	vsub.f32	s13, s12, s13
         r1 = r1 + r3;
 8000f32:	ee31 7a25 	vadd.f32	s14, s2, s11
         r2 = r2 + r4;
 8000f36:	ee38 6a89 	vadd.f32	s12, s17, s18
         t1 = r1 - r3;
 8000f3a:	ee31 1a65 	vsub.f32	s2, s2, s11
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8000f3e:	ee77 7ac4 	vsub.f32	s15, s15, s8
         pSrc[2 * i1] = r1 + r2;
 8000f42:	ee77 5a06 	vadd.f32	s11, s14, s12
         pSrc[2 * i5] = r1 - r2;
 8000f46:	ee37 7a46 	vsub.f32	s14, s14, s12
         r1 = (r6 - r8) * C81;
 8000f4a:	ee77 2ae9 	vsub.f32	s5, s15, s19
         pSrc[2 * i1] = r1 + r2;
 8000f4e:	ed46 5a01 	vstr	s11, [r6, #-4]
         t1 = r5 - r1;
 8000f52:	eeb0 8a66 	vmov.f32	s16, s13
         pSrc[2 * i5] = r1 - r2;
 8000f56:	ed81 7a00 	vstr	s14, [r1]
         r6 = (r6 + r8) * C81;
 8000f5a:	ee77 7ac5 	vsub.f32	s15, s15, s10
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f5e:	ed94 aa00 	vldr	s20, [r4]
         r1 = (r6 - r8) * C81;
 8000f62:	ee72 2a85 	vadd.f32	s5, s5, s10
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f66:	eddc 1a01 	vldr	s3, [ip, #4]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f6a:	ed91 7a01 	vldr	s14, [r1, #4]
         r6 = (r6 + r8) * C81;
 8000f6e:	ee77 7aa9 	vadd.f32	s15, s15, s19
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8000f72:	ee7a 3a61 	vsub.f32	s7, s20, s3
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000f76:	ed97 6a01 	vldr	s12, [r7, #4]
 8000f7a:	ed92 2a01 	vldr	s4, [r2, #4]
         t1 = r5 - r1;
 8000f7e:	eea2 8aeb 	vfms.f32	s16, s5, s23
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f82:	edd6 5a00 	vldr	s11, [r6]
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f86:	ee7a 1a21 	vadd.f32	s3, s20, s3
         r2 = (s6 - s8) * C81;
 8000f8a:	ee33 3ac2 	vsub.f32	s6, s7, s4
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000f8e:	ed90 0a00 	vldr	s0, [r0]
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8000f92:	ee35 4ac7 	vsub.f32	s8, s11, s14
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000f96:	ed95 5a01 	vldr	s10, [r5, #4]
         s6 = (s6 + s8) * C81;
 8000f9a:	ee73 3ac6 	vsub.f32	s7, s7, s12
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000f9e:	ee70 aa05 	vadd.f32	s21, s0, s10
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000fa2:	ee75 5a87 	vadd.f32	s11, s11, s14
         r2 = (s6 - s8) * C81;
 8000fa6:	ee33 3a06 	vadd.f32	s6, s6, s12
         s6 = (s6 + s8) * C81;
 8000faa:	ee33 7a82 	vadd.f32	s14, s7, s4
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8000fae:	ee70 3a45 	vsub.f32	s7, s0, s10
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000fb2:	ee35 5a40 	vsub.f32	s10, s10, s0
         t2 = s5 - r2;
 8000fb6:	eeb0 0a44 	vmov.f32	s0, s8
         s7 = s7 + s6;
 8000fba:	eeb0 aa63 	vmov.f32	s20, s7
 8000fbe:	eef0 9a48 	vmov.f32	s19, s16
         t2 = s5 - r2;
 8000fc2:	eea3 0a6b 	vfms.f32	s0, s6, s23
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000fc6:	ee32 2a06 	vadd.f32	s4, s4, s12
         r5 = r5 + r1;
 8000fca:	eee2 6aab 	vfma.f32	s13, s5, s23
         t2 = r1 - s3;
 8000fce:	ee35 6aea 	vsub.f32	s12, s11, s21
         s7 = s7 + s6;
 8000fd2:	eea7 aa2b 	vfma.f32	s20, s14, s23
 8000fd6:	eee7 9a6b 	vfms.f32	s19, s14, s23
 8000fda:	eea7 5a2b 	vfma.f32	s10, s14, s23
         r7 = r7 + r6;
 8000fde:	eef0 2a60 	vmov.f32	s5, s1
         r1 = r1 + s3;
 8000fe2:	ee35 7aaa 	vadd.f32	s14, s11, s21
 8000fe6:	eef0 5a40 	vmov.f32	s11, s0
         r7 = r7 + r6;
 8000fea:	eee7 2aab 	vfma.f32	s5, s15, s23
         s5 = s5 + r2;
 8000fee:	eea3 4a2b 	vfma.f32	s8, s6, s23
 8000ff2:	eee7 4aab 	vfma.f32	s9, s15, s23
 8000ff6:	eee7 5aeb 	vfms.f32	s11, s15, s23
         r2 = r2 + r4;
 8000ffa:	ee71 aa82 	vadd.f32	s21, s3, s4
         pSrc[2 * i3]     = t1 + s3;
 8000ffe:	ee31 ba42 	vsub.f32	s22, s2, s4
         pSrc[2 * i7]     = t1 - s3;
 8001002:	ee71 7a61 	vsub.f32	s15, s2, s3
         pSrc[2 * i3 + 1] = t2 - r3;
 8001006:	ee36 3a68 	vsub.f32	s6, s12, s17
         pSrc[2 * i7 + 1] = t2 + r3;
 800100a:	ee36 6a49 	vsub.f32	s12, s12, s18
         pSrc[2 * i1 + 1] = r1 + r2;
 800100e:	ee37 1a2a 	vadd.f32	s2, s14, s21
         pSrc[2 * i7]     = t1 - s3;
 8001012:	ee77 7a82 	vadd.f32	s15, s15, s4
         pSrc[2 * i3 + 1] = t2 - r3;
 8001016:	ee33 9a09 	vadd.f32	s18, s6, s18
         pSrc[2 * i2]     = r5 + s7;
 800101a:	ee36 2a8a 	vadd.f32	s4, s13, s20
         pSrc[2 * i1 + 1] = r1 + r2;
 800101e:	ed86 1a00 	vstr	s2, [r6]
         pSrc[2 * i2 + 1] = s5 - r7;
 8001022:	ee34 3a62 	vsub.f32	s6, s8, s5
      } while (i1 < fftLen);
 8001026:	441e      	add	r6, r3
         pSrc[2 * i5 + 1] = r1 - r2;
 8001028:	ee37 7a6a 	vsub.f32	s14, s14, s21
         pSrc[2 * i3]     = t1 + s3;
 800102c:	ee7b 1a21 	vadd.f32	s3, s22, s3
         pSrc[2 * i7 + 1] = t2 + r3;
 8001030:	ee36 6a28 	vadd.f32	s12, s12, s17
         pSrc[2 * i8]     = r5 - s7;
 8001034:	ee76 6aca 	vsub.f32	s13, s13, s20
         pSrc[2 * i5 + 1] = r1 - r2;
 8001038:	ed81 7a01 	vstr	s14, [r1, #4]
         pSrc[2 * i6]     = t1 + s8;
 800103c:	ee73 3aa9 	vadd.f32	s7, s7, s19
         pSrc[2 * i3]     = t1 + s3;
 8001040:	ed40 1a01 	vstr	s3, [r0, #-4]
         pSrc[2 * i4]     = t1 - s8;
 8001044:	ee38 5a05 	vadd.f32	s10, s16, s10
         pSrc[2 * i7]     = t1 - s3;
 8001048:	edc5 7a00 	vstr	s15, [r5]
         pSrc[2 * i8 + 1] = s5 + r7;
 800104c:	ee32 4a84 	vadd.f32	s8, s5, s8
         pSrc[2 * i3 + 1] = t2 - r3;
 8001050:	ed80 9a00 	vstr	s18, [r0]
         pSrc[2 * i6 + 1] = t2 - r8;
 8001054:	ee70 4a24 	vadd.f32	s9, s0, s9
         pSrc[2 * i7 + 1] = t2 + r3;
 8001058:	ed85 6a01 	vstr	s12, [r5, #4]
         pSrc[2 * i4 + 1] = t2 + r8;
 800105c:	ee70 5aa5 	vadd.f32	s11, s1, s11
         pSrc[2 * i2]     = r5 + s7;
 8001060:	ed04 2a01 	vstr	s4, [r4, #-4]
      } while (i1 < fftLen);
 8001064:	4419      	add	r1, r3
         pSrc[2 * i8]     = r5 - s7;
 8001066:	edc7 6a00 	vstr	s13, [r7]
      } while (i1 < fftLen);
 800106a:	4418      	add	r0, r3
         pSrc[2 * i6]     = t1 + s8;
 800106c:	edcc 3a00 	vstr	s7, [ip]
      } while (i1 < fftLen);
 8001070:	441d      	add	r5, r3
         pSrc[2 * i4]     = t1 - s8;
 8001072:	ed82 5a00 	vstr	s10, [r2]
         pSrc[2 * i2 + 1] = s5 - r7;
 8001076:	ed84 3a00 	vstr	s6, [r4]
      } while (i1 < fftLen);
 800107a:	441c      	add	r4, r3
         pSrc[2 * i8 + 1] = s5 + r7;
 800107c:	ed87 4a01 	vstr	s8, [r7, #4]
      } while (i1 < fftLen);
 8001080:	441f      	add	r7, r3
         pSrc[2 * i6 + 1] = t2 - r8;
 8001082:	edcc 4a01 	vstr	s9, [ip, #4]
      } while (i1 < fftLen);
 8001086:	449c      	add	ip, r3
         pSrc[2 * i4 + 1] = t2 + r8;
 8001088:	edc2 5a01 	vstr	s11, [r2, #4]
      } while (i1 < fftLen);
 800108c:	441a      	add	r2, r3
 800108e:	f63f af30 	bhi.w	8000ef2 <arm_radix8_butterfly_f32+0x82>

      if (n2 < 8)
 8001092:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001094:	2a07      	cmp	r2, #7
 8001096:	f240 819f 	bls.w	80013d8 <arm_radix8_butterfly_f32+0x568>
 800109a:	9d02      	ldr	r5, [sp, #8]
 800109c:	f109 0908 	add.w	r9, r9, #8
 80010a0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80010a2:	f108 080c 	add.w	r8, r8, #12
 80010a6:	3508      	adds	r5, #8
 80010a8:	9a06      	ldr	r2, [sp, #24]
 80010aa:	9905      	ldr	r1, [sp, #20]
 80010ac:	1975      	adds	r5, r6, r5
 80010ae:	3208      	adds	r2, #8
 80010b0:	9c03      	ldr	r4, [sp, #12]
 80010b2:	3108      	adds	r1, #8
 80010b4:	950a      	str	r5, [sp, #40]	; 0x28
 80010b6:	4635      	mov	r5, r6
 80010b8:	9804      	ldr	r0, [sp, #16]
 80010ba:	3408      	adds	r4, #8
 80010bc:	18aa      	adds	r2, r5, r2
 80010be:	1869      	adds	r1, r5, r1
 80010c0:	3008      	adds	r0, #8
 80010c2:	444e      	add	r6, r9
 80010c4:	9205      	str	r2, [sp, #20]
 80010c6:	462a      	mov	r2, r5
 80010c8:	192c      	adds	r4, r5, r4
 80010ca:	1828      	adds	r0, r5, r0
 80010cc:	320c      	adds	r2, #12
 80010ce:	9106      	str	r1, [sp, #24]
         break;

      ia1 = 0;
      j = 1;
 80010d0:	f04f 0901 	mov.w	r9, #1
 80010d4:	eb05 0108 	add.w	r1, r5, r8
      ia1 = 0;
 80010d8:	f04f 0800 	mov.w	r8, #0
 80010dc:	9609      	str	r6, [sp, #36]	; 0x24
 80010de:	9408      	str	r4, [sp, #32]
 80010e0:	9007      	str	r0, [sp, #28]
 80010e2:	9103      	str	r1, [sp, #12]
 80010e4:	9204      	str	r2, [sp, #16]

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 80010e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
         si5 = pCoef[2 * ia4 + 1];
         si6 = pCoef[2 * ia5 + 1];
         si7 = pCoef[2 * ia6 + 1];
         si8 = pCoef[2 * ia7 + 1];

         i1 = j;
 80010e8:	46ce      	mov	lr, r9
         si8 = pCoef[2 * ia7 + 1];
 80010ea:	9e05      	ldr	r6, [sp, #20]
         id  = ia1 + twidCoefModifier;
 80010ec:	4490      	add	r8, r2
         co2 = pCoef[2 * ia1];
 80010ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80010f0:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80010f4:	eba8 0188 	sub.w	r1, r8, r8, lsl #2
 80010f8:	ed92 fa00 	vldr	s30, [r2]
         co3 = pCoef[2 * ia2];
 80010fc:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001100:	edd2 ea00 	vldr	s29, [r2]
         co4 = pCoef[2 * ia3];
 8001104:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001108:	ed92 ea00 	vldr	s28, [r2]
         co5 = pCoef[2 * ia4];
 800110c:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001110:	edd2 da00 	vldr	s27, [r2]
         co6 = pCoef[2 * ia5];
 8001114:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001118:	ed92 da00 	vldr	s26, [r2]
         co7 = pCoef[2 * ia6];
 800111c:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001120:	edd2 ca00 	vldr	s25, [r2]
         co8 = pCoef[2 * ia7];
 8001124:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001128:	ed92 ca00 	vldr	s24, [r2]
         si8 = pCoef[2 * ia7 + 1];
 800112c:	ed92 ba01 	vldr	s22, [r2, #4]
 8001130:	eb02 1201 	add.w	r2, r2, r1, lsl #4
         si2 = pCoef[2 * ia1 + 1];
 8001134:	edd2 aa01 	vldr	s21, [r2, #4]
         si3 = pCoef[2 * ia2 + 1];
 8001138:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800113c:	ed92 aa01 	vldr	s20, [r2, #4]
         si4 = pCoef[2 * ia3 + 1];
 8001140:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001144:	edd2 9a01 	vldr	s19, [r2, #4]
         si5 = pCoef[2 * ia4 + 1];
 8001148:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800114c:	ed92 9a01 	vldr	s18, [r2, #4]
         si6 = pCoef[2 * ia5 + 1];
 8001150:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001154:	edd2 7a01 	vldr	s15, [r2, #4]
         si7 = pCoef[2 * ia6 + 1];
 8001158:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
         si6 = pCoef[2 * ia5 + 1];
 800115c:	edcd 7a01 	vstr	s15, [sp, #4]
         si7 = pCoef[2 * ia6 + 1];
 8001160:	edd2 7a01 	vldr	s15, [r2, #4]
         si8 = pCoef[2 * ia7 + 1];
 8001164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
         si7 = pCoef[2 * ia6 + 1];
 8001166:	edcd 7a02 	vstr	s15, [sp, #8]
         si8 = pCoef[2 * ia7 + 1];
 800116a:	e9dd c703 	ldrd	ip, r7, [sp, #12]
 800116e:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8001172:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001176:	e001      	b.n	800117c <arm_radix8_butterfly_f32+0x30c>
 8001178:	3f3504f3 	.word	0x3f3504f3
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800117c:	edd5 3a00 	vldr	s7, [r5]
            p3 = co4 * t2;
            p4 = si4 * t1;
            pSrc[2 * i4]     = p1 + p2;
            pSrc[2 * i4 + 1] = p3 - p4;

            i1 += n1;
 8001180:	44de      	add	lr, fp
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8001182:	ed1c 7a01 	vldr	s14, [ip, #-4]
 8001186:	edd4 6a00 	vldr	s13, [r4]
         } while (i1 < fftLen);
 800118a:	45f2      	cmp	sl, lr
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800118c:	edd6 4a00 	vldr	s9, [r6]
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8001190:	ed17 4a01 	vldr	s8, [r7, #-4]
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8001194:	ee37 6a26 	vadd.f32	s12, s14, s13
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8001198:	ed91 3a00 	vldr	s6, [r1]
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800119c:	ee33 0aa4 	vadd.f32	s0, s7, s9
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 80011a0:	edd2 5a00 	vldr	s11, [r2]
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 80011a4:	ee77 8a66 	vsub.f32	s17, s14, s13
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80011a8:	edd0 7a00 	vldr	s15, [r0]
 80011ac:	ee76 6ac7 	vsub.f32	s13, s13, s14
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 80011b0:	ee34 5a25 	vadd.f32	s10, s8, s11
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011b4:	ed97 1a00 	vldr	s2, [r7]
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80011b8:	ee73 0a27 	vadd.f32	s1, s6, s15
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 80011bc:	ee73 7a67 	vsub.f32	s15, s6, s15
            r1 = r1 + r3;
 80011c0:	ee35 2a06 	vadd.f32	s4, s10, s12
            r2 = r2 + r4;
 80011c4:	ee30 7a80 	vadd.f32	s14, s1, s0
            t1 = r1 - r3;
 80011c8:	ee35 6a46 	vsub.f32	s12, s10, s12
            r1 = (r6 - r8) * C81;
 80011cc:	ee77 fae3 	vsub.f32	s31, s15, s7
            pSrc[2 * i1] = r1 + r2;
 80011d0:	ee32 5a07 	vadd.f32	s10, s4, s14
            r6 = (r6 + r8) * C81;
 80011d4:	ee77 7ae4 	vsub.f32	s15, s15, s9
            r2 = r1 - r2;
 80011d8:	ee32 2a47 	vsub.f32	s4, s4, s14
            pSrc[2 * i1] = r1 + r2;
 80011dc:	ed07 5a01 	vstr	s10, [r7, #-4]
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 80011e0:	ee74 5a65 	vsub.f32	s11, s8, s11
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80011e4:	ed90 7a01 	vldr	s14, [r0, #4]
            r6 = (r6 + r8) * C81;
 80011e8:	ee77 7aa3 	vadd.f32	s15, s15, s7
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80011ec:	ed91 3a01 	vldr	s6, [r1, #4]
            r1 = (r6 - r8) * C81;
 80011f0:	ee7f 4aa4 	vadd.f32	s9, s31, s9
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011f4:	ed92 4a01 	vldr	s8, [r2, #4]
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 80011f8:	ee33 5a47 	vsub.f32	s10, s6, s14
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80011fc:	edd6 3a01 	vldr	s7, [r6, #4]
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8001200:	ee71 2a44 	vsub.f32	s5, s2, s8
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001204:	ed9c 8a00 	vldr	s16, [ip]
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8001208:	ee31 1a04 	vadd.f32	s2, s2, s8
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800120c:	ed95 4a01 	vldr	s8, [r5, #4]
 8001210:	eee7 6aab 	vfma.f32	s13, s15, s23
            s1 = (s6 - s8) * C81;
 8001214:	ee75 fa44 	vsub.f32	s31, s10, s8
            s6 = (s6 + s8) * C81;
 8001218:	ee35 5a63 	vsub.f32	s10, s10, s7
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800121c:	ee33 3a07 	vadd.f32	s6, s6, s14
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001220:	ed94 7a01 	vldr	s14, [r4, #4]
            s1 = (s6 - s8) * C81;
 8001224:	ee7f faa3 	vadd.f32	s31, s31, s7
            s6 = (s6 + s8) * C81;
 8001228:	ee35 5a04 	vadd.f32	s10, s10, s8
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800122c:	ee74 3a23 	vadd.f32	s7, s8, s7
            t1 = r5 - r1;
 8001230:	eeb0 4a65 	vmov.f32	s8, s11
            r5 = r5 + r1;
 8001234:	eee4 5aab 	vfma.f32	s11, s9, s23
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001238:	ee78 1a07 	vadd.f32	s3, s16, s14
            t1 = r5 - r1;
 800123c:	eea4 4aeb 	vfms.f32	s8, s9, s23
            t2 = s5 - s1;
 8001240:	eef0 4a62 	vmov.f32	s9, s5
            s5 = s5 + s1;
 8001244:	eeef 2aab 	vfma.f32	s5, s31, s23
            t2 = s5 - s1;
 8001248:	eeef 4aeb 	vfms.f32	s9, s31, s23
            r7 = r7 + r6;
 800124c:	eef0 fa68 	vmov.f32	s31, s17
 8001250:	eee7 faab 	vfma.f32	s31, s15, s23
            s6 = t2 - r8;
 8001254:	ee74 6aa6 	vadd.f32	s13, s9, s13
 8001258:	eee7 4aeb 	vfms.f32	s9, s15, s23
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800125c:	ee78 7a47 	vsub.f32	s15, s16, s14
            t2 = s1 - s3;
 8001260:	ee37 7a48 	vsub.f32	s14, s14, s16
            s7 = s7 + s6;
 8001264:	eeb0 8a67 	vmov.f32	s16, s15
 8001268:	eea5 7a2b 	vfma.f32	s14, s10, s23
            t2 = t2 + r8;
 800126c:	ee78 4aa4 	vadd.f32	s9, s17, s9
            s7 = s7 + s6;
 8001270:	eea5 8a2b 	vfma.f32	s16, s10, s23
            r1 = t1 + s3;
 8001274:	ee76 8a63 	vsub.f32	s17, s12, s7
 8001278:	ee36 6a43 	vsub.f32	s12, s12, s6
            t1 = t1 - s8;
 800127c:	ee37 7a04 	vadd.f32	s14, s14, s8
 8001280:	eea5 4a6b 	vfms.f32	s8, s10, s23
            t2 = s1 - s3;
 8001284:	ee31 5a61 	vsub.f32	s10, s2, s3
            s1 = s1 + s3;
 8001288:	ee71 1a21 	vadd.f32	s3, s2, s3
            t1 = t1 - s3;
 800128c:	ee33 6a86 	vadd.f32	s12, s7, s12
            r6 = t1 + s8;
 8001290:	ee74 7a27 	vadd.f32	s15, s8, s15
            s2 = s2 + s4;
 8001294:	ee33 4a23 	vadd.f32	s8, s6, s7
            r1 = t1 + s3;
 8001298:	ee38 3a83 	vadd.f32	s6, s17, s6
            p2 = si6 * s6;
 800129c:	eddd 8a01 	vldr	s17, [sp, #4]
            pSrc[2 * i1 + 1] = s1 + s2;
 80012a0:	ee71 3a84 	vadd.f32	s7, s3, s8
            s2 = s1 - s2;
 80012a4:	ee71 1ac4 	vsub.f32	s3, s3, s8
            s1 = t2 - r3;
 80012a8:	ee35 4a60 	vsub.f32	s8, s10, s1
 80012ac:	ee35 5a40 	vsub.f32	s10, s10, s0
            pSrc[2 * i1 + 1] = s1 + s2;
 80012b0:	edc7 3a00 	vstr	s7, [r7]
            p2 = si5 * s2;
 80012b4:	ee29 1a21 	vmul.f32	s2, s18, s3
         } while (i1 < fftLen);
 80012b8:	441f      	add	r7, r3
            s1 = t2 - r3;
 80012ba:	ee34 0a00 	vadd.f32	s0, s8, s0
            t2 = t2 + r3;
 80012be:	ee70 0a85 	vadd.f32	s1, s1, s10
            pSrc[2 * i3 + 1] = p3 - p4;
 80012c2:	ee23 5a4a 	vnmul.f32	s10, s6, s20
            p2 = si3 * s1;
 80012c6:	ee2a 4a00 	vmul.f32	s8, s20, s0
            pSrc[2 * i5]     = p1 + p2;
 80012ca:	eead 1a82 	vfma.f32	s2, s27, s4
            pSrc[2 * i3 + 1] = p3 - p4;
 80012ce:	eeae 5a80 	vfma.f32	s10, s29, s0
            p2 = si7 * t2;
 80012d2:	ed9d 0a02 	vldr	s0, [sp, #8]
            pSrc[2 * i3]     = p1 + p2;
 80012d6:	eeae 4a83 	vfma.f32	s8, s29, s6
            pSrc[2 * i5 + 1] = p3 - p4;
 80012da:	ee62 3a49 	vnmul.f32	s7, s4, s18
            p2 = si7 * t2;
 80012de:	ee20 3a20 	vmul.f32	s6, s0, s1
            r1 = r5 + s7;
 80012e2:	ee35 2a88 	vadd.f32	s4, s11, s16
            pSrc[2 * i5 + 1] = p3 - p4;
 80012e6:	eeed 3aa1 	vfma.f32	s7, s27, s3
            pSrc[2 * i5]     = p1 + p2;
 80012ea:	ed82 1a00 	vstr	s2, [r2]
            s1 = s5 - r7;
 80012ee:	ee72 1aef 	vsub.f32	s3, s5, s31
            pSrc[2 * i7]     = p1 + p2;
 80012f2:	eeac 3a86 	vfma.f32	s6, s25, s12
            pSrc[2 * i7 + 1] = p3 - p4;
 80012f6:	ee26 0a40 	vnmul.f32	s0, s12, s0
            pSrc[2 * i2 + 1] = p3 - p4;
 80012fa:	ee22 6a6a 	vnmul.f32	s12, s4, s21
            r5 = r5 - s7;
 80012fe:	ee75 5ac8 	vsub.f32	s11, s11, s16
            s5 = s5 + r7;
 8001302:	ee7f 2aa2 	vadd.f32	s5, s31, s5
            pSrc[2 * i5 + 1] = p3 - p4;
 8001306:	edc2 3a01 	vstr	s7, [r2, #4]
            pSrc[2 * i2 + 1] = p3 - p4;
 800130a:	eeaf 6a21 	vfma.f32	s12, s30, s3
            pSrc[2 * i3]     = p1 + p2;
 800130e:	ed0c 4a01 	vstr	s8, [ip, #-4]
            p2 = si2 * s1;
 8001312:	ee2a 8aa1 	vmul.f32	s16, s21, s3
            pSrc[2 * i3 + 1] = p3 - p4;
 8001316:	ed8c 5a00 	vstr	s10, [ip]
            pSrc[2 * i7 + 1] = p3 - p4;
 800131a:	eeac 0aa0 	vfma.f32	s0, s25, s1
            pSrc[2 * i7]     = p1 + p2;
 800131e:	ed84 3a00 	vstr	s6, [r4]
            p2 = si8 * s5;
 8001322:	ee6b 0a22 	vmul.f32	s1, s22, s5
         } while (i1 < fftLen);
 8001326:	441a      	add	r2, r3
            pSrc[2 * i2]     = p1 + p2;
 8001328:	eeaf 8a02 	vfma.f32	s16, s30, s4
         } while (i1 < fftLen);
 800132c:	449c      	add	ip, r3
            pSrc[2 * i8 + 1] = p3 - p4;
 800132e:	ee25 1acb 	vnmul.f32	s2, s11, s22
            pSrc[2 * i2 + 1] = p3 - p4;
 8001332:	eeb0 2a46 	vmov.f32	s4, s12
            p2 = si6 * s6;
 8001336:	ee68 3aa6 	vmul.f32	s7, s17, s13
            pSrc[2 * i6 + 1] = p3 - p4;
 800133a:	ee67 1ae8 	vnmul.f32	s3, s15, s17
            pSrc[2 * i7 + 1] = p3 - p4;
 800133e:	ed84 0a01 	vstr	s0, [r4, #4]
            p2 = si4 * t2;
 8001342:	ee29 4aa4 	vmul.f32	s8, s19, s9
            pSrc[2 * i2 + 1] = p3 - p4;
 8001346:	ed81 2a01 	vstr	s4, [r1, #4]
            pSrc[2 * i4 + 1] = p3 - p4;
 800134a:	ee27 6a69 	vnmul.f32	s12, s14, s19
            pSrc[2 * i2]     = p1 + p2;
 800134e:	ed81 8a00 	vstr	s16, [r1]
            pSrc[2 * i8]     = p1 + p2;
 8001352:	eeec 0a25 	vfma.f32	s1, s24, s11
         } while (i1 < fftLen);
 8001356:	441c      	add	r4, r3
            pSrc[2 * i8 + 1] = p3 - p4;
 8001358:	eeac 1a22 	vfma.f32	s2, s24, s5
         } while (i1 < fftLen);
 800135c:	4419      	add	r1, r3
            pSrc[2 * i6]     = p1 + p2;
 800135e:	eeed 3a27 	vfma.f32	s7, s26, s15
            pSrc[2 * i6 + 1] = p3 - p4;
 8001362:	eeed 1a26 	vfma.f32	s3, s26, s13
            pSrc[2 * i4]     = p1 + p2;
 8001366:	eeae 4a07 	vfma.f32	s8, s28, s14
            pSrc[2 * i4 + 1] = p3 - p4;
 800136a:	eeae 6a24 	vfma.f32	s12, s28, s9
            pSrc[2 * i8]     = p1 + p2;
 800136e:	edc6 0a00 	vstr	s1, [r6]
            pSrc[2 * i8 + 1] = p3 - p4;
 8001372:	ed86 1a01 	vstr	s2, [r6, #4]
         } while (i1 < fftLen);
 8001376:	441e      	add	r6, r3
            pSrc[2 * i6]     = p1 + p2;
 8001378:	edc0 3a00 	vstr	s7, [r0]
            pSrc[2 * i6 + 1] = p3 - p4;
 800137c:	edc0 1a01 	vstr	s3, [r0, #4]
         } while (i1 < fftLen);
 8001380:	4418      	add	r0, r3
            pSrc[2 * i4]     = p1 + p2;
 8001382:	ed85 4a00 	vstr	s8, [r5]
            pSrc[2 * i4 + 1] = p3 - p4;
 8001386:	ed85 6a01 	vstr	s12, [r5, #4]
         } while (i1 < fftLen);
 800138a:	441d      	add	r5, r3
 800138c:	f63f aef6 	bhi.w	800117c <arm_radix8_butterfly_f32+0x30c>

         j++;
      } while (j < n2);
 8001390:	9a0a      	ldr	r2, [sp, #40]	; 0x28
         j++;
 8001392:	f109 0901 	add.w	r9, r9, #1
      } while (j < n2);
 8001396:	3208      	adds	r2, #8
 8001398:	920a      	str	r2, [sp, #40]	; 0x28
 800139a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800139c:	3208      	adds	r2, #8
 800139e:	9209      	str	r2, [sp, #36]	; 0x24
 80013a0:	9a08      	ldr	r2, [sp, #32]
 80013a2:	3208      	adds	r2, #8
 80013a4:	9208      	str	r2, [sp, #32]
 80013a6:	9a07      	ldr	r2, [sp, #28]
 80013a8:	3208      	adds	r2, #8
 80013aa:	9207      	str	r2, [sp, #28]
 80013ac:	9a06      	ldr	r2, [sp, #24]
 80013ae:	3208      	adds	r2, #8
 80013b0:	9206      	str	r2, [sp, #24]
 80013b2:	9a05      	ldr	r2, [sp, #20]
 80013b4:	3208      	adds	r2, #8
 80013b6:	9205      	str	r2, [sp, #20]
 80013b8:	9a04      	ldr	r2, [sp, #16]
 80013ba:	3208      	adds	r2, #8
 80013bc:	9204      	str	r2, [sp, #16]
 80013be:	9a03      	ldr	r2, [sp, #12]
 80013c0:	3208      	adds	r2, #8
 80013c2:	9203      	str	r2, [sp, #12]
 80013c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80013c6:	454a      	cmp	r2, r9
 80013c8:	f47f ae8d 	bne.w	80010e6 <arm_radix8_butterfly_f32+0x276>

      twidCoefModifier <<= 3;
 80013cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80013ce:	4693      	mov	fp, r2
 80013d0:	00db      	lsls	r3, r3, #3
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	930c      	str	r3, [sp, #48]	; 0x30
   } while (n2 > 7);
 80013d6:	e55a      	b.n	8000e8e <arm_radix8_butterfly_f32+0x1e>
}
 80013d8:	b011      	add	sp, #68	; 0x44
 80013da:	ecbd 8b10 	vpop	{d8-d15}
 80013de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013e2:	bf00      	nop

080013e4 <arm_cmplx_mult_cmplx_f32>:
  blkCnt = numSamples;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 80013e4:	b1eb      	cbz	r3, 8001422 <arm_cmplx_mult_cmplx_f32+0x3e>
 80013e6:	3008      	adds	r0, #8
 80013e8:	3108      	adds	r1, #8
 80013ea:	3208      	adds	r2, #8
  {
    /* C[2 * i    ] = A[2 * i] * B[2 * i    ] - A[2 * i + 1] * B[2 * i + 1]. */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i    ]. */

    a = *pSrcA++;
    b = *pSrcA++;
 80013ec:	ed50 7a01 	vldr	s15, [r0, #-4]
  while (blkCnt > 0U)
 80013f0:	3208      	adds	r2, #8
    c = *pSrcB++;
 80013f2:	ed51 6a02 	vldr	s13, [r1, #-8]
  while (blkCnt > 0U)
 80013f6:	3b01      	subs	r3, #1
    d = *pSrcB++;
 80013f8:	ed51 5a01 	vldr	s11, [r1, #-4]
  while (blkCnt > 0U)
 80013fc:	f100 0008 	add.w	r0, r0, #8

    /* store result in destination buffer. */
    *pDst++ = (a * c) - (b * d);
    *pDst++ = (a * d) + (b * c);
 8001400:	ee27 7aa6 	vmul.f32	s14, s15, s13
    a = *pSrcA++;
 8001404:	ed10 6a04 	vldr	s12, [r0, #-16]
    *pDst++ = (a * c) - (b * d);
 8001408:	ee65 7ae7 	vnmul.f32	s15, s11, s15
  while (blkCnt > 0U)
 800140c:	f101 0108 	add.w	r1, r1, #8
    *pDst++ = (a * d) + (b * c);
 8001410:	eea6 7a25 	vfma.f32	s14, s12, s11
    *pDst++ = (a * c) - (b * d);
 8001414:	eee6 7a26 	vfma.f32	s15, s12, s13
    *pDst++ = (a * d) + (b * c);
 8001418:	ed02 7a03 	vstr	s14, [r2, #-12]
    *pDst++ = (a * c) - (b * d);
 800141c:	ed42 7a04 	vstr	s15, [r2, #-16]
  while (blkCnt > 0U)
 8001420:	d1e4      	bne.n	80013ec <arm_cmplx_mult_cmplx_f32+0x8>

    /* Decrement loop counter */
    blkCnt--;
  }

}
 8001422:	4770      	bx	lr

08001424 <arm_fir_decimate_f32>:
void arm_fir_decimate_f32(
  const arm_fir_decimate_instance_f32 * S,
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 8001424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        float32_t *pStateCur;                          /* Points to the current sample of the state */
        float32_t *px0;                                /* Temporary pointer for state buffer */
  const float32_t *pb;                                 /* Temporary pointer for coefficient buffer */
        float32_t x0, c0;                              /* Temporary variables to hold state and coefficient values */
        float32_t acc0;                                /* Accumulator */
        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8001428:	8844      	ldrh	r4, [r0, #2]
        float32_t acc1, acc2, acc3;
#endif

  /* S->pState buffer contains previous frame (numTaps - 1) samples */
  /* pStateCur points to the location where the new input data should be written */
  pStateCur = S->pState + (numTaps - 1U);
 800142a:	f06f 4e40 	mvn.w	lr, #3221225472	; 0xc0000000
        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
 800142e:	f890 8000 	ldrb.w	r8, [r0]
        float32_t *pState = S->pState;                 /* State pointer */
 8001432:	6887      	ldr	r7, [r0, #8]
  pStateCur = S->pState + (numTaps - 1U);
 8001434:	44a6      	add	lr, r4
  /* Initialize blkCnt with number of samples */
  blkCnt = outBlockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8001436:	4598      	cmp	r8, r3
  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 8001438:	f8d0 9004 	ldr.w	r9, [r0, #4]
  pStateCur = S->pState + (numTaps - 1U);
 800143c:	eb07 0e8e 	add.w	lr, r7, lr, lsl #2
        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
 8001440:	fbb3 faf8 	udiv	sl, r3, r8
  while (blkCnt > 0U)
 8001444:	d834      	bhi.n	80014b0 <arm_fir_decimate_f32+0x8c>
      tapCnt--;
    }

    /* Advance the state pointer by the decimation factor
     * to process the next group of decimation factor number samples */
    pState = pState + S->M;
 8001446:	ea4f 0c88 	mov.w	ip, r8, lsl #2
  blkCnt = outBlockSize;
 800144a:	4655      	mov	r5, sl
        float32_t *pState = S->pState;                 /* State pointer */
 800144c:	463e      	mov	r6, r7
 800144e:	46f3      	mov	fp, lr
 8001450:	4643      	mov	r3, r8
 8001452:	4608      	mov	r0, r1
      *pStateCur++ = *pSrc++;
 8001454:	ecf0 7a01 	vldmia	r0!, {s15}
    } while (--i);
 8001458:	3b01      	subs	r3, #1
      *pStateCur++ = *pSrc++;
 800145a:	eceb 7a01 	vstmia	fp!, {s15}
    } while (--i);
 800145e:	d1f9      	bne.n	8001454 <arm_fir_decimate_f32+0x30>
      *pStateCur++ = *pSrc++;
 8001460:	4461      	add	r1, ip
 8001462:	44e6      	add	lr, ip
    while (tapCnt > 0U)
 8001464:	b1e4      	cbz	r4, 80014a0 <arm_fir_decimate_f32+0x7c>
 8001466:	4623      	mov	r3, r4
    acc0 = 0.0f;
 8001468:	eddf 7a12 	vldr	s15, [pc, #72]	; 80014b4 <arm_fir_decimate_f32+0x90>
    pb = pCoeffs;
 800146c:	46cb      	mov	fp, r9
    while (tapCnt > 0U)
 800146e:	4630      	mov	r0, r6
      acc0 += x0 * c0;
 8001470:	ecfb 6a01 	vldmia	fp!, {s13}
    while (tapCnt > 0U)
 8001474:	3b01      	subs	r3, #1
      acc0 += x0 * c0;
 8001476:	ecb0 7a01 	vldmia	r0!, {s14}
 800147a:	eee6 7a87 	vfma.f32	s15, s13, s14
    while (tapCnt > 0U)
 800147e:	d1f7      	bne.n	8001470 <arm_fir_decimate_f32+0x4c>
  while (blkCnt > 0U)
 8001480:	3d01      	subs	r5, #1
    pState = pState + S->M;
 8001482:	4466      	add	r6, ip

    /* The result is in the accumulator, store in the destination buffer. */
    *pDst++ = acc0;
 8001484:	ece2 7a01 	vstmia	r2!, {s15}
  while (blkCnt > 0U)
 8001488:	d1e1      	bne.n	800144e <arm_fir_decimate_f32+0x2a>
    pState = pState + S->M;
 800148a:	fb0a 7c0c 	mla	ip, sl, ip, r7
 800148e:	e003      	b.n	8001498 <arm_fir_decimate_f32+0x74>
#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  /* Copy data */
  while (tapCnt > 0U)
  {
    *pStateCur++ = *pState++;
 8001490:	f85c 3b04 	ldr.w	r3, [ip], #4
 8001494:	f847 3b04 	str.w	r3, [r7], #4
  while (tapCnt > 0U)
 8001498:	3c01      	subs	r4, #1
 800149a:	d1f9      	bne.n	8001490 <arm_fir_decimate_f32+0x6c>

    /* Decrement loop counter */
    tapCnt--;
  }

}
 800149c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    acc0 = 0.0f;
 80014a0:	eddf 7a04 	vldr	s15, [pc, #16]	; 80014b4 <arm_fir_decimate_f32+0x90>
  while (blkCnt > 0U)
 80014a4:	3d01      	subs	r5, #1
    pState = pState + S->M;
 80014a6:	4466      	add	r6, ip
    *pDst++ = acc0;
 80014a8:	ece2 7a01 	vstmia	r2!, {s15}
  while (blkCnt > 0U)
 80014ac:	d1cf      	bne.n	800144e <arm_fir_decimate_f32+0x2a>
 80014ae:	e7ec      	b.n	800148a <arm_fir_decimate_f32+0x66>
        float32_t *pState = S->pState;                 /* State pointer */
 80014b0:	46bc      	mov	ip, r7
 80014b2:	e7f1      	b.n	8001498 <arm_fir_decimate_f32+0x74>
 80014b4:	00000000 	.word	0x00000000

080014b8 <arm_fir_decimate_init_f32>:
        uint16_t numTaps,
        uint8_t M,
  const float32_t * pCoeffs,
        float32_t * pState,
        uint32_t blockSize)
{
 80014b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ba:	4616      	mov	r6, r2
 80014bc:	e9dd 7206 	ldrd	r7, r2, [sp, #24]
  arm_status status;

  /* The size of the input block must be a multiple of the decimation factor */
  if ((blockSize % M) != 0U)
 80014c0:	fbb2 f4f6 	udiv	r4, r2, r6
 80014c4:	fb06 2414 	mls	r4, r6, r4, r2
 80014c8:	b96c      	cbnz	r4, 80014e6 <arm_fir_decimate_init_f32+0x2e>
  {
    /* Assign filter taps */
    S->numTaps = numTaps;

    /* Assign coefficient pointer */
    S->pCoeffs = pCoeffs;
 80014ca:	6043      	str	r3, [r0, #4]

    /* Clear the state buffer. The size is always (blockSize + numTaps - 1) */
    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 80014cc:	1e4b      	subs	r3, r1, #1
 80014ce:	4605      	mov	r5, r0
    S->numTaps = numTaps;
 80014d0:	8041      	strh	r1, [r0, #2]
    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 80014d2:	441a      	add	r2, r3
 80014d4:	4621      	mov	r1, r4
 80014d6:	4638      	mov	r0, r7
 80014d8:	0092      	lsls	r2, r2, #2
 80014da:	f010 fbab 	bl	8011c34 <memset>
    S->pState = pState;

    /* Assign Decimation Factor */
    S->M = M;

    status = ARM_MATH_SUCCESS;
 80014de:	4620      	mov	r0, r4
    S->pState = pState;
 80014e0:	60af      	str	r7, [r5, #8]
    S->M = M;
 80014e2:	702e      	strb	r6, [r5, #0]
  }

  return (status);

}
 80014e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    status = ARM_MATH_LENGTH_ERROR;
 80014e6:	f06f 0001 	mvn.w	r0, #1
}
 80014ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080014ec <loadWPM>:
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
	}
}

void loadWPM (int wpm) // Calculate new time constants based on wpm value
{
 80014ec:	b510      	push	{r4, lr}

	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 80014ee:	4c05      	ldr	r4, [pc, #20]	; (8001504 <loadWPM+0x18>)
{
 80014f0:	4602      	mov	r2, r0
	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 80014f2:	17c3      	asrs	r3, r0, #31
 80014f4:	2100      	movs	r1, #0
 80014f6:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80014fa:	f7fe ffa9 	bl	8000450 <__aeabi_uldivmod>
 80014fe:	6020      	str	r0, [r4, #0]

}
 8001500:	bd10      	pop	{r4, pc}
 8001502:	bf00      	nop
 8001504:	24007af8 	.word	0x24007af8

08001508 <DoKeyer>:
#endif
}
#endif

void DoKeyer(void)
{
 8001508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

#ifdef SEMI_QSK
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 800150c:	4c9a      	ldr	r4, [pc, #616]	; (8001778 <DoKeyer+0x270>)
 800150e:	6823      	ldr	r3, [r4, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d12f      	bne.n	8001574 <DoKeyer+0x6c>
			semi_qsk_timeout = 0;
						pk = Saved_pk;
		}  // delayed QSK RX
#endif

	if(keyer_mode != SINGLE){  // check DIT/DAH keys for CW
 8001514:	4a99      	ldr	r2, [pc, #612]	; (800177c <DoKeyer+0x274>)
 8001516:	7812      	ldrb	r2, [r2, #0]
 8001518:	2a02      	cmp	r2, #2
 800151a:	d029      	beq.n	8001570 <DoKeyer+0x68>

		switch(keyerState){ // Basic Iambic Keyer, keyerControl contains processing flags and keyer mode bits, Supports Iambic A and B, State machine based, uses calls to millis() for timing.
 800151c:	4d98      	ldr	r5, [pc, #608]	; (8001780 <DoKeyer+0x278>)
 800151e:	782a      	ldrb	r2, [r5, #0]
 8001520:	2a05      	cmp	r2, #5
 8001522:	d825      	bhi.n	8001570 <DoKeyer+0x68>
 8001524:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001528:	009f0070 	.word	0x009f0070
 800152c:	000600d9 	.word	0x000600d9
 8001530:	004000ad 	.word	0x004000ad
			} else {
				keyerState = IDLE;
			}
			break;
		case KEYED_PREP: // Assert key down, start timing, state shared for dit or dah
			Key_state = HIGH;
 8001534:	4a93      	ldr	r2, [pc, #588]	; (8001784 <DoKeyer+0x27c>)
 8001536:	2001      	movs	r0, #1
 8001538:	6010      	str	r0, [r2, #0]
	if(!(semi_qsk_timeout))
 800153a:	2b00      	cmp	r3, #0
 800153c:	f000 80e2 	beq.w	8001704 <DoKeyer+0x1fc>
 8001540:	4f91      	ldr	r7, [pc, #580]	; (8001788 <DoKeyer+0x280>)
	tx = tx_enable;
 8001542:	2601      	movs	r6, #1
		semi_qsk_timeout = 0;
 8001544:	2300      	movs	r3, #0
			CarrierEnable(1);
 8001546:	4630      	mov	r0, r6
		semi_qsk_timeout = 0;
 8001548:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 800154a:	703e      	strb	r6, [r7, #0]
			CarrierEnable(1);
 800154c:	f003 fc28 	bl	8004da0 <CarrierEnable>
		TXSwitch(1);
 8001550:	4630      	mov	r0, r6
			switch_rxtx(Key_state);
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
			keyerState = KEYED;                 // next state
 8001552:	2404      	movs	r4, #4
		TXSwitch(1);
 8001554:	f003 fbc0 	bl	8004cd8 <TXSwitch>
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001558:	f005 fc2e 	bl	8006db8 <HAL_GetTick>
 800155c:	498b      	ldr	r1, [pc, #556]	; (800178c <DoKeyer+0x284>)
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800155e:	4a8c      	ldr	r2, [pc, #560]	; (8001790 <DoKeyer+0x288>)
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001560:	680b      	ldr	r3, [r1, #0]
			keyerState = KEYED;                 // next state
 8001562:	702c      	strb	r4, [r5, #0]
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001564:	4418      	add	r0, r3
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 8001566:	7813      	ldrb	r3, [r2, #0]
 8001568:	f023 0303 	bic.w	r3, r3, #3
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 800156c:	6008      	str	r0, [r1, #0]
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800156e:	7013      	strb	r3, [r2, #0]
				}
			}
			break;
		}
	}
}
 8001570:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 8001574:	f005 fc20 	bl	8006db8 <HAL_GetTick>
 8001578:	6823      	ldr	r3, [r4, #0]
 800157a:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800157e:	4290      	cmp	r0, r2
 8001580:	f200 80b9 	bhi.w	80016f6 <DoKeyer+0x1ee>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 8001584:	2b00      	cmp	r3, #0
 8001586:	d0c5      	beq.n	8001514 <DoKeyer+0xc>
 8001588:	f005 fc16 	bl	8006db8 <HAL_GetTick>
 800158c:	6823      	ldr	r3, [r4, #0]
 800158e:	4298      	cmp	r0, r3
 8001590:	d9c0      	bls.n	8001514 <DoKeyer+0xc>
						pk = Saved_pk;
 8001592:	4f80      	ldr	r7, [pc, #512]	; (8001794 <DoKeyer+0x28c>)
			TXSwitch(0);
 8001594:	2000      	movs	r0, #0
 8001596:	f003 fb9f 	bl	8004cd8 <TXSwitch>
						pk = Saved_pk;
 800159a:	4e7f      	ldr	r6, [pc, #508]	; (8001798 <DoKeyer+0x290>)
			semi_qsk_timeout = 0;
 800159c:	2200      	movs	r2, #0
						pk = Saved_pk;
 800159e:	6839      	ldr	r1, [r7, #0]
 80015a0:	4613      	mov	r3, r2
			semi_qsk_timeout = 0;
 80015a2:	6022      	str	r2, [r4, #0]
						pk = Saved_pk;
 80015a4:	6031      	str	r1, [r6, #0]
 80015a6:	e7b5      	b.n	8001514 <DoKeyer+0xc>
	if(KEYER_DASH) {
 80015a8:	2140      	movs	r1, #64	; 0x40
 80015aa:	487c      	ldr	r0, [pc, #496]	; (800179c <DoKeyer+0x294>)
 80015ac:	f008 fddc 	bl	800a168 <HAL_GPIO_ReadPin>
 80015b0:	b948      	cbnz	r0, 80015c6 <DoKeyer+0xbe>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 80015b2:	4b7b      	ldr	r3, [pc, #492]	; (80017a0 <DoKeyer+0x298>)
 80015b4:	4a76      	ldr	r2, [pc, #472]	; (8001790 <DoKeyer+0x288>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	7811      	ldrb	r1, [r2, #0]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	bf14      	ite	ne
 80015be:	2302      	movne	r3, #2
 80015c0:	2301      	moveq	r3, #1
 80015c2:	430b      	orrs	r3, r1
 80015c4:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 80015c6:	2180      	movs	r1, #128	; 0x80
 80015c8:	4874      	ldr	r0, [pc, #464]	; (800179c <DoKeyer+0x294>)
 80015ca:	f008 fdcd 	bl	800a168 <HAL_GPIO_ReadPin>
 80015ce:	b948      	cbnz	r0, 80015e4 <DoKeyer+0xdc>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80015d0:	4b73      	ldr	r3, [pc, #460]	; (80017a0 <DoKeyer+0x298>)
 80015d2:	4a6f      	ldr	r2, [pc, #444]	; (8001790 <DoKeyer+0x288>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	7811      	ldrb	r1, [r2, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	bf14      	ite	ne
 80015dc:	2301      	movne	r3, #1
 80015de:	2302      	moveq	r3, #2
 80015e0:	430b      	orrs	r3, r1
 80015e2:	7013      	strb	r3, [r2, #0]
			if(HAL_GetTick() > ktimer) {            // are we at end of inter-space ?
 80015e4:	f005 fbe8 	bl	8006db8 <HAL_GetTick>
 80015e8:	4b68      	ldr	r3, [pc, #416]	; (800178c <DoKeyer+0x284>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4298      	cmp	r0, r3
 80015ee:	d9bf      	bls.n	8001570 <DoKeyer+0x68>
				if(keyerControl & DIT_PROC) {             // was it a dit or dah ?
 80015f0:	4a67      	ldr	r2, [pc, #412]	; (8001790 <DoKeyer+0x288>)
 80015f2:	7813      	ldrb	r3, [r2, #0]
 80015f4:	f013 0104 	ands.w	r1, r3, #4
 80015f8:	f000 80b9 	beq.w	800176e <DoKeyer+0x266>
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80015fc:	f023 0305 	bic.w	r3, r3, #5
					keyerState = CHK_DAH;                  // dit done, check for dah
 8001600:	2102      	movs	r1, #2
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 8001602:	7013      	strb	r3, [r2, #0]
					keyerState = CHK_DAH;                  // dit done, check for dah
 8001604:	7029      	strb	r1, [r5, #0]
 8001606:	e7b3      	b.n	8001570 <DoKeyer+0x68>
			if((KEYER_DASH) ||
 8001608:	2140      	movs	r1, #64	; 0x40
 800160a:	4864      	ldr	r0, [pc, #400]	; (800179c <DoKeyer+0x294>)
 800160c:	f008 fdac 	bl	800a168 <HAL_GPIO_ReadPin>
 8001610:	b140      	cbz	r0, 8001624 <DoKeyer+0x11c>
					(KEYER_DOT) ||
 8001612:	2180      	movs	r1, #128	; 0x80
 8001614:	4861      	ldr	r0, [pc, #388]	; (800179c <DoKeyer+0x294>)
 8001616:	f008 fda7 	bl	800a168 <HAL_GPIO_ReadPin>
			if((KEYER_DASH) ||
 800161a:	b118      	cbz	r0, 8001624 <DoKeyer+0x11c>
					(keyerControl & 0x03))
 800161c:	4b5c      	ldr	r3, [pc, #368]	; (8001790 <DoKeyer+0x288>)
					(KEYER_DOT) ||
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	0798      	lsls	r0, r3, #30
 8001622:	d0a5      	beq.n	8001570 <DoKeyer+0x68>
	if(KEYER_DASH) {
 8001624:	2140      	movs	r1, #64	; 0x40
 8001626:	485d      	ldr	r0, [pc, #372]	; (800179c <DoKeyer+0x294>)
 8001628:	f008 fd9e 	bl	800a168 <HAL_GPIO_ReadPin>
 800162c:	b948      	cbnz	r0, 8001642 <DoKeyer+0x13a>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 800162e:	4b5c      	ldr	r3, [pc, #368]	; (80017a0 <DoKeyer+0x298>)
 8001630:	4a57      	ldr	r2, [pc, #348]	; (8001790 <DoKeyer+0x288>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	7811      	ldrb	r1, [r2, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	bf14      	ite	ne
 800163a:	2302      	movne	r3, #2
 800163c:	2301      	moveq	r3, #1
 800163e:	430b      	orrs	r3, r1
 8001640:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 8001642:	2180      	movs	r1, #128	; 0x80
 8001644:	4855      	ldr	r0, [pc, #340]	; (800179c <DoKeyer+0x294>)
 8001646:	f008 fd8f 	bl	800a168 <HAL_GPIO_ReadPin>
 800164a:	b948      	cbnz	r0, 8001660 <DoKeyer+0x158>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 800164c:	4b54      	ldr	r3, [pc, #336]	; (80017a0 <DoKeyer+0x298>)
 800164e:	4a50      	ldr	r2, [pc, #320]	; (8001790 <DoKeyer+0x288>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	7811      	ldrb	r1, [r2, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	bf14      	ite	ne
 8001658:	2301      	movne	r3, #1
 800165a:	2302      	moveq	r3, #2
 800165c:	430b      	orrs	r3, r1
 800165e:	7013      	strb	r3, [r2, #0]
				keyerState = CHK_DIT;
 8001660:	2301      	movs	r3, #1
 8001662:	702b      	strb	r3, [r5, #0]
 8001664:	e784      	b.n	8001570 <DoKeyer+0x68>
			if(keyerControl & DIT_L) {
 8001666:	4a4a      	ldr	r2, [pc, #296]	; (8001790 <DoKeyer+0x288>)
 8001668:	7813      	ldrb	r3, [r2, #0]
 800166a:	07d9      	lsls	r1, r3, #31
 800166c:	d55e      	bpl.n	800172c <DoKeyer+0x224>
				keyerControl |= DIT_PROC;
 800166e:	f043 0304 	orr.w	r3, r3, #4
				ktimer = ditTime;
 8001672:	484c      	ldr	r0, [pc, #304]	; (80017a4 <DoKeyer+0x29c>)
 8001674:	4945      	ldr	r1, [pc, #276]	; (800178c <DoKeyer+0x284>)
 8001676:	6800      	ldr	r0, [r0, #0]
				keyerControl |= DIT_PROC;
 8001678:	7013      	strb	r3, [r2, #0]
				keyerState = KEYED_PREP;
 800167a:	2303      	movs	r3, #3
				ktimer = ditTime;
 800167c:	6008      	str	r0, [r1, #0]
				keyerState = KEYED_PREP;
 800167e:	702b      	strb	r3, [r5, #0]
 8001680:	e776      	b.n	8001570 <DoKeyer+0x68>
			if(HAL_GetTick() > ktimer) {            // are we at end of key down ?
 8001682:	f8df 8108 	ldr.w	r8, [pc, #264]	; 800178c <DoKeyer+0x284>
 8001686:	f005 fb97 	bl	8006db8 <HAL_GetTick>
 800168a:	f8d8 3000 	ldr.w	r3, [r8]
 800168e:	4298      	cmp	r0, r3
 8001690:	d84f      	bhi.n	8001732 <DoKeyer+0x22a>
			} else if(keyerControl & IAMBICB) {
 8001692:	4c3f      	ldr	r4, [pc, #252]	; (8001790 <DoKeyer+0x288>)
 8001694:	7823      	ldrb	r3, [r4, #0]
 8001696:	06db      	lsls	r3, r3, #27
 8001698:	f57f af6a 	bpl.w	8001570 <DoKeyer+0x68>
	if(KEYER_DASH) {
 800169c:	2140      	movs	r1, #64	; 0x40
 800169e:	483f      	ldr	r0, [pc, #252]	; (800179c <DoKeyer+0x294>)
 80016a0:	f008 fd62 	bl	800a168 <HAL_GPIO_ReadPin>
 80016a4:	b940      	cbnz	r0, 80016b8 <DoKeyer+0x1b0>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 80016a6:	4b3e      	ldr	r3, [pc, #248]	; (80017a0 <DoKeyer+0x298>)
 80016a8:	7822      	ldrb	r2, [r4, #0]
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	bf14      	ite	ne
 80016b0:	2302      	movne	r3, #2
 80016b2:	2301      	moveq	r3, #1
 80016b4:	4313      	orrs	r3, r2
 80016b6:	7023      	strb	r3, [r4, #0]
	if(KEYER_DOT) {
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	4838      	ldr	r0, [pc, #224]	; (800179c <DoKeyer+0x294>)
 80016bc:	f008 fd54 	bl	800a168 <HAL_GPIO_ReadPin>
 80016c0:	2800      	cmp	r0, #0
 80016c2:	f47f af55 	bne.w	8001570 <DoKeyer+0x68>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80016c6:	4b36      	ldr	r3, [pc, #216]	; (80017a0 <DoKeyer+0x298>)
 80016c8:	7822      	ldrb	r2, [r4, #0]
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	bf14      	ite	ne
 80016d0:	2301      	movne	r3, #1
 80016d2:	2302      	moveq	r3, #2
 80016d4:	4313      	orrs	r3, r2
 80016d6:	7023      	strb	r3, [r4, #0]
}
 80016d8:	e74a      	b.n	8001570 <DoKeyer+0x68>
			if(keyerControl & DAH_L) {
 80016da:	4b2d      	ldr	r3, [pc, #180]	; (8001790 <DoKeyer+0x288>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	f013 0302 	ands.w	r3, r3, #2
 80016e2:	d00d      	beq.n	8001700 <DoKeyer+0x1f8>
				ktimer = ditTime*3;
 80016e4:	4b2f      	ldr	r3, [pc, #188]	; (80017a4 <DoKeyer+0x29c>)
				keyerState = KEYED_PREP;
 80016e6:	2103      	movs	r1, #3
				ktimer = ditTime*3;
 80016e8:	4a28      	ldr	r2, [pc, #160]	; (800178c <DoKeyer+0x284>)
 80016ea:	681b      	ldr	r3, [r3, #0]
				keyerState = KEYED_PREP;
 80016ec:	7029      	strb	r1, [r5, #0]
				ktimer = ditTime*3;
 80016ee:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80016f2:	6013      	str	r3, [r2, #0]
				keyerState = KEYED_PREP;
 80016f4:	e73c      	b.n	8001570 <DoKeyer+0x68>
		TXSwitch(0);
 80016f6:	2000      	movs	r0, #0
 80016f8:	f003 faee 	bl	8004cd8 <TXSwitch>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 80016fc:	6823      	ldr	r3, [r4, #0]
 80016fe:	e741      	b.n	8001584 <DoKeyer+0x7c>
				keyerState = IDLE;
 8001700:	702b      	strb	r3, [r5, #0]
 8001702:	e735      	b.n	8001570 <DoKeyer+0x68>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 8001704:	4e28      	ldr	r6, [pc, #160]	; (80017a8 <DoKeyer+0x2a0>)
 8001706:	4f20      	ldr	r7, [pc, #128]	; (8001788 <DoKeyer+0x280>)
 8001708:	7833      	ldrb	r3, [r6, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	f43f af19 	beq.w	8001542 <DoKeyer+0x3a>
 8001710:	783b      	ldrb	r3, [r7, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	f47f af15 	bne.w	8001542 <DoKeyer+0x3a>
					Saved_pk = pk;
 8001718:	4b1f      	ldr	r3, [pc, #124]	; (8001798 <DoKeyer+0x290>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4b1d      	ldr	r3, [pc, #116]	; (8001794 <DoKeyer+0x28c>)
 800171e:	601a      	str	r2, [r3, #0]
			TXSwitch(1);
 8001720:	f003 fada 	bl	8004cd8 <TXSwitch>
			HAL_Delay(txdelay);
 8001724:	7830      	ldrb	r0, [r6, #0]
 8001726:	f005 fb4d 	bl	8006dc4 <HAL_Delay>
 800172a:	e70a      	b.n	8001542 <DoKeyer+0x3a>
				keyerState = CHK_DAH;
 800172c:	2302      	movs	r3, #2
 800172e:	702b      	strb	r3, [r5, #0]
 8001730:	e71e      	b.n	8001570 <DoKeyer+0x68>
				Key_state = LOW;
 8001732:	4a14      	ldr	r2, [pc, #80]	; (8001784 <DoKeyer+0x27c>)
 8001734:	2300      	movs	r3, #0
	if(!(semi_qsk_timeout))
 8001736:	6820      	ldr	r0, [r4, #0]
				Key_state = LOW;
 8001738:	6013      	str	r3, [r2, #0]
	if(!(semi_qsk_timeout))
 800173a:	bbb8      	cbnz	r0, 80017ac <DoKeyer+0x2a4>
	tx = tx_enable;
 800173c:	4b12      	ldr	r3, [pc, #72]	; (8001788 <DoKeyer+0x280>)
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 800173e:	f8df 9064 	ldr.w	r9, [pc, #100]	; 80017a4 <DoKeyer+0x29c>
	tx = tx_enable;
 8001742:	7018      	strb	r0, [r3, #0]
			CarrierEnable(0);
 8001744:	f003 fb2c 	bl	8004da0 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8001748:	f005 fb36 	bl	8006db8 <HAL_GetTick>
 800174c:	f8d9 3000 	ldr.w	r3, [r9]
 8001750:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8001754:	6020      	str	r0, [r4, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8001756:	2800      	cmp	r0, #0
 8001758:	d039      	beq.n	80017ce <DoKeyer+0x2c6>
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 800175a:	f005 fb2d 	bl	8006db8 <HAL_GetTick>
 800175e:	f8d9 3000 	ldr.w	r3, [r9]
				keyerState = INTER_ELEMENT;     // next state
 8001762:	2205      	movs	r2, #5
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8001764:	4418      	add	r0, r3
				keyerState = INTER_ELEMENT;     // next state
 8001766:	702a      	strb	r2, [r5, #0]
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8001768:	f8c8 0000 	str.w	r0, [r8]
				keyerState = INTER_ELEMENT;     // next state
 800176c:	e700      	b.n	8001570 <DoKeyer+0x68>
					keyerControl &= ~(DAH_L);              // clear dah latch
 800176e:	f023 0302 	bic.w	r3, r3, #2
					keyerState = IDLE;                     // go idle
 8001772:	7029      	strb	r1, [r5, #0]
					keyerControl &= ~(DAH_L);              // clear dah latch
 8001774:	7013      	strb	r3, [r2, #0]
}
 8001776:	e6fb      	b.n	8001570 <DoKeyer+0x68>
 8001778:	2400b168 	.word	0x2400b168
 800177c:	2400acd2 	.word	0x2400acd2
 8001780:	2400acd1 	.word	0x2400acd1
 8001784:	24005124 	.word	0x24005124
 8001788:	2400c7b0 	.word	0x2400c7b0
 800178c:	2400acdc 	.word	0x2400acdc
 8001790:	2400acd0 	.word	0x2400acd0
 8001794:	24006154 	.word	0x24006154
 8001798:	2400b014 	.word	0x2400b014
 800179c:	58020000 	.word	0x58020000
 80017a0:	2400acd8 	.word	0x2400acd8
 80017a4:	24007af8 	.word	0x24007af8
 80017a8:	2400c7b1 	.word	0x2400c7b1
	tx = tx_enable;
 80017ac:	4a09      	ldr	r2, [pc, #36]	; (80017d4 <DoKeyer+0x2cc>)
			pk = Saved_pk;
 80017ae:	4f0a      	ldr	r7, [pc, #40]	; (80017d8 <DoKeyer+0x2d0>)
 80017b0:	4e0a      	ldr	r6, [pc, #40]	; (80017dc <DoKeyer+0x2d4>)
			semi_qsk_timeout = 0;
 80017b2:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 80017b4:	7013      	strb	r3, [r2, #0]
			pk = Saved_pk;
 80017b6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 80017e0 <DoKeyer+0x2d8>
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	6033      	str	r3, [r6, #0]
			TXSwitch(0);
 80017be:	2000      	movs	r0, #0
 80017c0:	f003 fa8a 	bl	8004cd8 <TXSwitch>
						pk = Saved_pk;
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	6033      	str	r3, [r6, #0]
			semi_qsk_timeout = 0;
 80017c8:	2300      	movs	r3, #0
 80017ca:	6023      	str	r3, [r4, #0]
						pk = Saved_pk;
 80017cc:	e7c5      	b.n	800175a <DoKeyer+0x252>
 80017ce:	4e03      	ldr	r6, [pc, #12]	; (80017dc <DoKeyer+0x2d4>)
 80017d0:	4f01      	ldr	r7, [pc, #4]	; (80017d8 <DoKeyer+0x2d0>)
 80017d2:	e7f4      	b.n	80017be <DoKeyer+0x2b6>
 80017d4:	2400c7b0 	.word	0x2400c7b0
 80017d8:	24006154 	.word	0x24006154
 80017dc:	2400b014 	.word	0x2400b014
 80017e0:	24007af8 	.word	0x24007af8

080017e4 <cw_tx_char>:

uint8_t cw_msg_interval = 5; // number of seconds CW message is repeated
uint32_t cw_msg_event = 0;
uint8_t cw_msg_id = 0; // selected message

int cw_tx_char(char ch){    // Transmit message in CW
 80017e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char sym;
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 80017e8:	497d      	ldr	r1, [pc, #500]	; (80019e0 <cw_tx_char+0x1fc>)
 80017ea:	237e      	movs	r3, #126	; 0x7e
 80017ec:	2500      	movs	r5, #0
 80017ee:	e004      	b.n	80017fa <cw_tx_char+0x16>
 80017f0:	b2d5      	uxtb	r5, r2
 80017f2:	5d4b      	ldrb	r3, [r1, r5]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f000 808b 	beq.w	8001910 <cw_tx_char+0x12c>
    if(sym == ch){  // found -> transmit CW character j
 80017fa:	4298      	cmp	r0, r3
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 80017fc:	f105 0201 	add.w	r2, r5, #1
    if(sym == ch){  // found -> transmit CW character j
 8001800:	d1f6      	bne.n	80017f0 <cw_tx_char+0xc>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 8001802:	062b      	lsls	r3, r5, #24
 8001804:	f100 80e6 	bmi.w	80019d4 <cw_tx_char+0x1f0>
 8001808:	2380      	movs	r3, #128	; 0x80
 800180a:	461e      	mov	r6, r3
 800180c:	085b      	lsrs	r3, r3, #1
 800180e:	422b      	tst	r3, r5
 8001810:	d0fb      	beq.n	800180a <cw_tx_char+0x26>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8001812:	08b6      	lsrs	r6, r6, #2
 8001814:	f000 80b2 	beq.w	800197c <cw_tx_char+0x198>
 8001818:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 80019f4 <cw_tx_char+0x210>
 800181c:	4f71      	ldr	r7, [pc, #452]	; (80019e4 <cw_tx_char+0x200>)
 800181e:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 80019fc <cw_tx_char+0x218>
					Saved_pk = pk;
 8001822:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 80019f8 <cw_tx_char+0x214>
	if(!(semi_qsk_timeout))
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	b93b      	cbnz	r3, 800183a <cw_tx_char+0x56>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 800182a:	4b6f      	ldr	r3, [pc, #444]	; (80019e8 <cw_tx_char+0x204>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	b123      	cbz	r3, 800183a <cw_tx_char+0x56>
 8001830:	f898 3000 	ldrb.w	r3, [r8]
 8001834:	2b00      	cmp	r3, #0
 8001836:	f000 8095 	beq.w	8001964 <cw_tx_char+0x180>
	tx = tx_enable;
 800183a:	2401      	movs	r4, #1
		semi_qsk_timeout = 0;
 800183c:	2300      	movs	r3, #0
			CarrierEnable(1);
 800183e:	4620      	mov	r0, r4
		semi_qsk_timeout = 0;
 8001840:	603b      	str	r3, [r7, #0]
	tx = tx_enable;
 8001842:	f888 4000 	strb.w	r4, [r8]
			CarrierEnable(1);
 8001846:	f003 faab 	bl	8004da0 <CarrierEnable>
		TXSwitch(1);
 800184a:	4620      	mov	r0, r4
    if(KEYER_DASH || KEYER_DOT){
 800184c:	4c67      	ldr	r4, [pc, #412]	; (80019ec <cw_tx_char+0x208>)
		TXSwitch(1);
 800184e:	f003 fa43 	bl	8004cd8 <TXSwitch>
      else {
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
          switch_rxtx(1);  // key-on  tx
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8001852:	422e      	tst	r6, r5
 8001854:	f8d9 0000 	ldr.w	r0, [r9]
 8001858:	bf14      	ite	ne
 800185a:	f04f 0b03 	movne.w	fp, #3
 800185e:	f04f 0b01 	moveq.w	fp, #1
 8001862:	fb00 fb0b 	mul.w	fp, r0, fp
  uint32_t event = HAL_GetTick() + ms;
 8001866:	f005 faa7 	bl	8006db8 <HAL_GetTick>
 800186a:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 800186c:	e00a      	b.n	8001884 <cw_tx_char+0xa0>
    if(KEYER_DASH || KEYER_DOT){
 800186e:	f008 fc7b 	bl	800a168 <HAL_GPIO_ReadPin>
 8001872:	4603      	mov	r3, r0
 8001874:	2180      	movs	r1, #128	; 0x80
 8001876:	4620      	mov	r0, r4
 8001878:	2b00      	cmp	r3, #0
 800187a:	d04c      	beq.n	8001916 <cw_tx_char+0x132>
 800187c:	f008 fc74 	bl	800a168 <HAL_GPIO_ReadPin>
 8001880:	2800      	cmp	r0, #0
 8001882:	d048      	beq.n	8001916 <cw_tx_char+0x132>
  while(HAL_GetTick() < event){
 8001884:	f005 fa98 	bl	8006db8 <HAL_GetTick>
 8001888:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 800188a:	2140      	movs	r1, #64	; 0x40
 800188c:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 800188e:	459b      	cmp	fp, r3
 8001890:	d8ed      	bhi.n	800186e <cw_tx_char+0x8a>
	if(!(semi_qsk_timeout))
 8001892:	6838      	ldr	r0, [r7, #0]
 8001894:	2800      	cmp	r0, #0
 8001896:	d151      	bne.n	800193c <cw_tx_char+0x158>
	tx = tx_enable;
 8001898:	f888 0000 	strb.w	r0, [r8]
			CarrierEnable(0);
 800189c:	f003 fa80 	bl	8004da0 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 80018a0:	f005 fa8a 	bl	8006db8 <HAL_GetTick>
 80018a4:	f8d9 b000 	ldr.w	fp, [r9]
 80018a8:	eb00 00cb 	add.w	r0, r0, fp, lsl #3
 80018ac:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 80018ae:	2800      	cmp	r0, #0
 80018b0:	d04c      	beq.n	800194c <cw_tx_char+0x168>
  uint32_t event = HAL_GetTick() + ms;
 80018b2:	f005 fa81 	bl	8006db8 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 80018b6:	4c4d      	ldr	r4, [pc, #308]	; (80019ec <cw_tx_char+0x208>)
  uint32_t event = HAL_GetTick() + ms;
 80018b8:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 80018ba:	e008      	b.n	80018ce <cw_tx_char+0xea>
    if(KEYER_DASH || KEYER_DOT){
 80018bc:	f008 fc54 	bl	800a168 <HAL_GPIO_ReadPin>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2180      	movs	r1, #128	; 0x80
 80018c4:	4620      	mov	r0, r4
 80018c6:	b3b3      	cbz	r3, 8001936 <cw_tx_char+0x152>
 80018c8:	f008 fc4e 	bl	800a168 <HAL_GPIO_ReadPin>
 80018cc:	b398      	cbz	r0, 8001936 <cw_tx_char+0x152>
  while(HAL_GetTick() < event){
 80018ce:	f005 fa73 	bl	8006db8 <HAL_GetTick>
 80018d2:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 80018d4:	2140      	movs	r1, #64	; 0x40
 80018d6:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 80018d8:	459b      	cmp	fp, r3
 80018da:	d8ef      	bhi.n	80018bc <cw_tx_char+0xd8>
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
 80018dc:	0876      	lsrs	r6, r6, #1
 80018de:	d1a2      	bne.n	8001826 <cw_tx_char+0x42>
          switch_rxtx(0);  // key-off tx
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
        }
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 80018e0:	f8d9 6000 	ldr.w	r6, [r9]
  uint32_t event = HAL_GetTick() + ms;
 80018e4:	f005 fa68 	bl	8006db8 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 80018e8:	4c40      	ldr	r4, [pc, #256]	; (80019ec <cw_tx_char+0x208>)
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 80018ea:	0076      	lsls	r6, r6, #1
  uint32_t event = HAL_GetTick() + ms;
 80018ec:	4406      	add	r6, r0
  while(HAL_GetTick() < event){
 80018ee:	e008      	b.n	8001902 <cw_tx_char+0x11e>
    if(KEYER_DASH || KEYER_DOT){
 80018f0:	f008 fc3a 	bl	800a168 <HAL_GPIO_ReadPin>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2180      	movs	r1, #128	; 0x80
 80018f8:	4620      	mov	r0, r4
 80018fa:	b1e3      	cbz	r3, 8001936 <cw_tx_char+0x152>
 80018fc:	f008 fc34 	bl	800a168 <HAL_GPIO_ReadPin>
 8001900:	b1c8      	cbz	r0, 8001936 <cw_tx_char+0x152>
  while(HAL_GetTick() < event){
 8001902:	f005 fa59 	bl	8006db8 <HAL_GetTick>
 8001906:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8001908:	2140      	movs	r1, #64	; 0x40
 800190a:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 800190c:	429e      	cmp	r6, r3
 800190e:	d8ef      	bhi.n	80018f0 <cw_tx_char+0x10c>
      }
      break; // next character
    }
  }
  return 0;
 8001910:	2000      	movs	r0, #0
}
 8001912:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(!(semi_qsk_timeout))
 8001916:	6838      	ldr	r0, [r7, #0]
 8001918:	2800      	cmp	r0, #0
 800191a:	d14a      	bne.n	80019b2 <cw_tx_char+0x1ce>
	tx = tx_enable;
 800191c:	f888 0000 	strb.w	r0, [r8]
			CarrierEnable(0);
 8001920:	f003 fa3e 	bl	8004da0 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8001924:	f005 fa48 	bl	8006db8 <HAL_GetTick>
 8001928:	f8d9 3000 	ldr.w	r3, [r9]
 800192c:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8001930:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8001932:	2800      	cmp	r0, #0
 8001934:	d050      	beq.n	80019d8 <cw_tx_char+0x1f4>
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8001936:	2001      	movs	r0, #1
}
 8001938:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	tx = tx_enable;
 800193c:	2300      	movs	r3, #0
			pk = Saved_pk;
 800193e:	4a2c      	ldr	r2, [pc, #176]	; (80019f0 <cw_tx_char+0x20c>)
	tx = tx_enable;
 8001940:	f888 3000 	strb.w	r3, [r8]
			semi_qsk_timeout = 0;
 8001944:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 8001946:	f8da 3000 	ldr.w	r3, [sl]
 800194a:	6013      	str	r3, [r2, #0]
			TXSwitch(0);
 800194c:	2000      	movs	r0, #0
 800194e:	f003 f9c3 	bl	8004cd8 <TXSwitch>
			semi_qsk_timeout = 0;
 8001952:	2300      	movs	r3, #0
						pk = Saved_pk;
 8001954:	4a26      	ldr	r2, [pc, #152]	; (80019f0 <cw_tx_char+0x20c>)
			semi_qsk_timeout = 0;
 8001956:	603b      	str	r3, [r7, #0]
						pk = Saved_pk;
 8001958:	f8da 3000 	ldr.w	r3, [sl]
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
 800195c:	f8d9 b000 	ldr.w	fp, [r9]
						pk = Saved_pk;
 8001960:	6013      	str	r3, [r2, #0]
 8001962:	e7a6      	b.n	80018b2 <cw_tx_char+0xce>
					Saved_pk = pk;
 8001964:	4b22      	ldr	r3, [pc, #136]	; (80019f0 <cw_tx_char+0x20c>)
			TXSwitch(1);
 8001966:	2001      	movs	r0, #1
					Saved_pk = pk;
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f8ca 3000 	str.w	r3, [sl]
			TXSwitch(1);
 800196e:	f003 f9b3 	bl	8004cd8 <TXSwitch>
			HAL_Delay(txdelay);
 8001972:	4b1d      	ldr	r3, [pc, #116]	; (80019e8 <cw_tx_char+0x204>)
 8001974:	7818      	ldrb	r0, [r3, #0]
 8001976:	f005 fa25 	bl	8006dc4 <HAL_Delay>
 800197a:	e75e      	b.n	800183a <cw_tx_char+0x56>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 800197c:	4b1d      	ldr	r3, [pc, #116]	; (80019f4 <cw_tx_char+0x210>)
    if(KEYER_DASH || KEYER_DOT){
 800197e:	4c1b      	ldr	r4, [pc, #108]	; (80019ec <cw_tx_char+0x208>)
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8001980:	681e      	ldr	r6, [r3, #0]
  uint32_t event = HAL_GetTick() + ms;
 8001982:	f005 fa19 	bl	8006db8 <HAL_GetTick>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8001986:	00b6      	lsls	r6, r6, #2
  uint32_t event = HAL_GetTick() + ms;
 8001988:	4406      	add	r6, r0
  while(HAL_GetTick() < event){
 800198a:	e00a      	b.n	80019a2 <cw_tx_char+0x1be>
    if(KEYER_DASH || KEYER_DOT){
 800198c:	f008 fbec 	bl	800a168 <HAL_GPIO_ReadPin>
 8001990:	4603      	mov	r3, r0
 8001992:	2180      	movs	r1, #128	; 0x80
 8001994:	4620      	mov	r0, r4
 8001996:	2b00      	cmp	r3, #0
 8001998:	d0ba      	beq.n	8001910 <cw_tx_char+0x12c>
 800199a:	f008 fbe5 	bl	800a168 <HAL_GPIO_ReadPin>
 800199e:	2800      	cmp	r0, #0
 80019a0:	d0b6      	beq.n	8001910 <cw_tx_char+0x12c>
  while(HAL_GetTick() < event){
 80019a2:	f005 fa09 	bl	8006db8 <HAL_GetTick>
 80019a6:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 80019a8:	2140      	movs	r1, #64	; 0x40
 80019aa:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 80019ac:	429e      	cmp	r6, r3
 80019ae:	d8ed      	bhi.n	800198c <cw_tx_char+0x1a8>
 80019b0:	e7ae      	b.n	8001910 <cw_tx_char+0x12c>
	tx = tx_enable;
 80019b2:	2300      	movs	r3, #0
			pk = Saved_pk;
 80019b4:	4d10      	ldr	r5, [pc, #64]	; (80019f8 <cw_tx_char+0x214>)
 80019b6:	4c0e      	ldr	r4, [pc, #56]	; (80019f0 <cw_tx_char+0x20c>)
	tx = tx_enable;
 80019b8:	f888 3000 	strb.w	r3, [r8]
			semi_qsk_timeout = 0;
 80019bc:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 80019be:	682b      	ldr	r3, [r5, #0]
 80019c0:	6023      	str	r3, [r4, #0]
			TXSwitch(0);
 80019c2:	2000      	movs	r0, #0
 80019c4:	f003 f988 	bl	8004cd8 <TXSwitch>
			semi_qsk_timeout = 0;
 80019c8:	2200      	movs	r2, #0
						pk = Saved_pk;
 80019ca:	682b      	ldr	r3, [r5, #0]
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 80019cc:	2001      	movs	r0, #1
			semi_qsk_timeout = 0;
 80019ce:	603a      	str	r2, [r7, #0]
						pk = Saved_pk;
 80019d0:	6023      	str	r3, [r4, #0]
 80019d2:	e79e      	b.n	8001912 <cw_tx_char+0x12e>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 80019d4:	2640      	movs	r6, #64	; 0x40
 80019d6:	e71f      	b.n	8001818 <cw_tx_char+0x34>
 80019d8:	4d07      	ldr	r5, [pc, #28]	; (80019f8 <cw_tx_char+0x214>)
 80019da:	4c05      	ldr	r4, [pc, #20]	; (80019f0 <cw_tx_char+0x20c>)
 80019dc:	e7f1      	b.n	80019c2 <cw_tx_char+0x1de>
 80019de:	bf00      	nop
 80019e0:	08018b78 	.word	0x08018b78
 80019e4:	2400b168 	.word	0x2400b168
 80019e8:	2400c7b1 	.word	0x2400c7b1
 80019ec:	58020000 	.word	0x58020000
 80019f0:	2400b014 	.word	0x2400b014
 80019f4:	24007af8 	.word	0x24007af8
 80019f8:	24006154 	.word	0x24006154
 80019fc:	2400c7b0 	.word	0x2400c7b0

08001a00 <SendCWMessage>:
  return 0;
}


void SendCWMessage(uint8_t MessageNo)
{
 8001a00:	b538      	push	{r3, r4, r5, lr}
	cw_tx(cw_msg[MessageNo]);
 8001a02:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8001a06:	4b08      	ldr	r3, [pc, #32]	; (8001a28 <SendCWMessage+0x28>)
 8001a08:	012a      	lsls	r2, r5, #4
 8001a0a:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  for(uint8_t i = 0; msg[i]; i++){  // loop over message
 8001a0e:	5c98      	ldrb	r0, [r3, r2]
 8001a10:	b148      	cbz	r0, 8001a26 <SendCWMessage+0x26>
 8001a12:	2400      	movs	r4, #0
 8001a14:	e002      	b.n	8001a1c <SendCWMessage+0x1c>
 8001a16:	b2e4      	uxtb	r4, r4
 8001a18:	5d28      	ldrb	r0, [r5, r4]
 8001a1a:	b120      	cbz	r0, 8001a26 <SendCWMessage+0x26>
 8001a1c:	3401      	adds	r4, #1
    if(cw_tx_char(msg[i])) return 1;
 8001a1e:	f7ff fee1 	bl	80017e4 <cw_tx_char>
 8001a22:	2800      	cmp	r0, #0
 8001a24:	d0f7      	beq.n	8001a16 <SendCWMessage+0x16>
}
 8001a26:	bd38      	pop	{r3, r4, r5, pc}
 8001a28:	24000000 	.word	0x24000000

08001a2c <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8001a2c:	4b0f      	ldr	r3, [pc, #60]	; (8001a6c <Load_Presets+0x40>)
{
 8001a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a32:	4c0f      	ldr	r4, [pc, #60]	; (8001a70 <Load_Presets+0x44>)
 8001a34:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 8001a38:	4f0e      	ldr	r7, [pc, #56]	; (8001a74 <Load_Presets+0x48>)
 8001a3a:	4e0f      	ldr	r6, [pc, #60]	; (8001a78 <Load_Presets+0x4c>)
 8001a3c:	4d0f      	ldr	r5, [pc, #60]	; (8001a7c <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 8001a3e:	4621      	mov	r1, r4
 8001a40:	4618      	mov	r0, r3
 8001a42:	f010 fef9 	bl	8012838 <strcpy>
 8001a46:	4603      	mov	r3, r0
		psets[k].freq = pFreqs[k];
 8001a48:	f857 0b04 	ldr.w	r0, [r7], #4
	for(k=0; k<MAXPRESETS; k++)
 8001a4c:	3410      	adds	r4, #16
 8001a4e:	3318      	adds	r3, #24
		psets[k].mode = pModes[k];
 8001a50:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		psets[k].freq = pFreqs[k];
 8001a54:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 8001a58:	f815 2f01 	ldrb.w	r2, [r5, #1]!
	for(k=0; k<MAXPRESETS; k++)
 8001a5c:	4543      	cmp	r3, r8
		psets[k].mode = pModes[k];
 8001a5e:	f803 1c04 	strb.w	r1, [r3, #-4]
		psets[k].bw   = pBws[k];
 8001a62:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 8001a66:	d1ea      	bne.n	8001a3e <Load_Presets+0x12>
	}
}
 8001a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a6c:	2400b018 	.word	0x2400b018
 8001a70:	24000120 	.word	0x24000120
 8001a74:	0801cc08 	.word	0x0801cc08
 8001a78:	0801cc3f 	.word	0x0801cc3f
 8001a7c:	0801cbf7 	.word	0x0801cbf7

08001a80 <SetBW>:
//-----------------------------------------------------------------------------
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	if (newbw == CurrentBW)
 8001a80:	4b1c      	ldr	r3, [pc, #112]	; (8001af4 <SetBW+0x74>)
 8001a82:	781a      	ldrb	r2, [r3, #0]
 8001a84:	4282      	cmp	r2, r0
 8001a86:	d034      	beq.n	8001af2 <SetBW+0x72>
		return;

	CurrentBW = newbw;
	switch(CurrentMode)
 8001a88:	4a1b      	ldr	r2, [pc, #108]	; (8001af8 <SetBW+0x78>)
{
 8001a8a:	b410      	push	{r4}
	CurrentBW = newbw;
 8001a8c:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8001a8e:	7813      	ldrb	r3, [r2, #0]
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d026      	beq.n	8001ae2 <SetBW+0x62>
 8001a94:	d812      	bhi.n	8001abc <SetBW+0x3c>
		break;
#endif
	case LSB :

		bw[LSB] = newbw;
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001a96:	1e02      	subs	r2, r0, #0
		bw[LSB] = newbw;
 8001a98:	4918      	ldr	r1, [pc, #96]	; (8001afc <SetBW+0x7c>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001a9a:	4b19      	ldr	r3, [pc, #100]	; (8001b00 <SetBW+0x80>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001a9c:	bf18      	it	ne
 8001a9e:	2201      	movne	r2, #1
		LSBindex = 0; // TODO toglimi
 8001aa0:	4c18      	ldr	r4, [pc, #96]	; (8001b04 <SetBW+0x84>)
		bw[LSB] = newbw;
 8001aa2:	7048      	strb	r0, [r1, #1]
	case USB :

		bw[USB] = newbw;
		USBindex = (newbw == Narrow) ? 0 : 1;
		AMindex = (newbw == Narrow) ? 0 : 1;
		USBindex = 0; // TODO toglimi
 8001aa4:	2000      	movs	r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001aa6:	801a      	strh	r2, [r3, #0]
#ifdef PRECALC_MASKS
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001aa8:	4917      	ldr	r1, [pc, #92]	; (8001b08 <SetBW+0x88>)
 8001aaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 8001aae:	8020      	strh	r0, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001ab0:	4a16      	ldr	r2, [pc, #88]	; (8001b0c <SetBW+0x8c>)
 8001ab2:	4817      	ldr	r0, [pc, #92]	; (8001b10 <SetBW+0x90>)
		break;

	default :
		break;
	}
}	
 8001ab4:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001ab8:	f001 b890 	b.w	8002bdc <SDR_2R_toC_f32>
	switch(CurrentMode)
 8001abc:	2b03      	cmp	r3, #3
 8001abe:	d10d      	bne.n	8001adc <SetBW+0x5c>
		bw[CW] = newbw;
 8001ac0:	4c0e      	ldr	r4, [pc, #56]	; (8001afc <SetBW+0x7c>)
		CWindex = 0; // TODO toglimi
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	4a13      	ldr	r2, [pc, #76]	; (8001b14 <SetBW+0x94>)
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[CW] = newbw;
 8001aca:	70e0      	strb	r0, [r4, #3]
		CWindex = 0; // TODO toglimi
 8001acc:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001ace:	4812      	ldr	r0, [pc, #72]	; (8001b18 <SetBW+0x98>)
 8001ad0:	4a0e      	ldr	r2, [pc, #56]	; (8001b0c <SetBW+0x8c>)
 8001ad2:	4912      	ldr	r1, [pc, #72]	; (8001b1c <SetBW+0x9c>)
}	
 8001ad4:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001ad8:	f001 b880 	b.w	8002bdc <SDR_2R_toC_f32>
}	
 8001adc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ae0:	4770      	bx	lr
		bw[USB] = newbw;
 8001ae2:	4906      	ldr	r1, [pc, #24]	; (8001afc <SetBW+0x7c>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001ae4:	1e02      	subs	r2, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001ae6:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <SetBW+0x80>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001ae8:	bf18      	it	ne
 8001aea:	2201      	movne	r2, #1
		USBindex = 0; // TODO toglimi
 8001aec:	4c0c      	ldr	r4, [pc, #48]	; (8001b20 <SetBW+0xa0>)
		bw[USB] = newbw;
 8001aee:	7088      	strb	r0, [r1, #2]
 8001af0:	e7d8      	b.n	8001aa4 <SetBW+0x24>
 8001af2:	4770      	bx	lr
 8001af4:	24000eeb 	.word	0x24000eeb
 8001af8:	24000eec 	.word	0x24000eec
 8001afc:	24007aec 	.word	0x24007aec
 8001b00:	240006cc 	.word	0x240006cc
 8001b04:	2400612c 	.word	0x2400612c
 8001b08:	0801abf8 	.word	0x0801abf8
 8001b0c:	20006800 	.word	0x20006800
 8001b10:	0801bbf8 	.word	0x0801bbf8
 8001b14:	24000ee8 	.word	0x24000ee8
 8001b18:	08019bf8 	.word	0x08019bf8
 8001b1c:	08018bf8 	.word	0x08018bf8
 8001b20:	240061bc 	.word	0x240061bc

08001b24 <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 8001b24:	4b25      	ldr	r3, [pc, #148]	; (8001bbc <SetAGC+0x98>)
	CurrentAGC =newAGC;
 8001b26:	4a26      	ldr	r2, [pc, #152]	; (8001bc0 <SetAGC+0x9c>)
{
 8001b28:	b410      	push	{r4}
	switch(CurrentMode)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 8001b2c:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8001b2e:	2b03      	cmp	r3, #3
 8001b30:	d811      	bhi.n	8001b56 <SetAGC+0x32>
 8001b32:	e8df f003 	tbb	[pc, r3]
 8001b36:	2333      	.short	0x2333
 8001b38:	0213      	.short	0x0213
	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
	Hcount[USB] = Hangcount[newAGC]; break;

	case CW :       agc[CW] = newAGC;
	Decay[CW]   = AGC_decay[newAGC];
 8001b3a:	4b22      	ldr	r3, [pc, #136]	; (8001bc4 <SetAGC+0xa0>)
	case CW :       agc[CW] = newAGC;
 8001b3c:	4922      	ldr	r1, [pc, #136]	; (8001bc8 <SetAGC+0xa4>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001b3e:	4c23      	ldr	r4, [pc, #140]	; (8001bcc <SetAGC+0xa8>)
	Decay[CW]   = AGC_decay[newAGC];
 8001b40:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8001b44:	4a22      	ldr	r2, [pc, #136]	; (8001bd0 <SetAGC+0xac>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001b46:	f834 c010 	ldrh.w	ip, [r4, r0, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8001b4a:	681b      	ldr	r3, [r3, #0]
	case CW :       agc[CW] = newAGC;
 8001b4c:	70c8      	strb	r0, [r1, #3]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001b4e:	4921      	ldr	r1, [pc, #132]	; (8001bd4 <SetAGC+0xb0>)
	Decay[CW]   = AGC_decay[newAGC];
 8001b50:	60d3      	str	r3, [r2, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001b52:	f8a1 c006 	strh.w	ip, [r1, #6]
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 8001b56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b5a:	4770      	bx	lr
	Decay[USB]  = AGC_decay[newAGC];
 8001b5c:	4b19      	ldr	r3, [pc, #100]	; (8001bc4 <SetAGC+0xa0>)
	case USB :      agc[USB] = newAGC;
 8001b5e:	491a      	ldr	r1, [pc, #104]	; (8001bc8 <SetAGC+0xa4>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001b60:	4c1a      	ldr	r4, [pc, #104]	; (8001bcc <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 8001b62:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case USB :      agc[USB] = newAGC;
 8001b66:	7088      	strb	r0, [r1, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8001b68:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8001b6c:	4a18      	ldr	r2, [pc, #96]	; (8001bd0 <SetAGC+0xac>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001b6e:	4919      	ldr	r1, [pc, #100]	; (8001bd4 <SetAGC+0xb0>)
	Decay[USB]  = AGC_decay[newAGC];
 8001b70:	681b      	ldr	r3, [r3, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8001b72:	808c      	strh	r4, [r1, #4]
	Decay[USB]  = AGC_decay[newAGC];
 8001b74:	6093      	str	r3, [r2, #8]
}	
 8001b76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b7a:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 8001b7c:	4b11      	ldr	r3, [pc, #68]	; (8001bc4 <SetAGC+0xa0>)
	case LSB :      agc[LSB] = newAGC;
 8001b7e:	4912      	ldr	r1, [pc, #72]	; (8001bc8 <SetAGC+0xa4>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001b80:	4c12      	ldr	r4, [pc, #72]	; (8001bcc <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001b82:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case LSB :      agc[LSB] = newAGC;
 8001b86:	7048      	strb	r0, [r1, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001b88:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8001b8c:	4a10      	ldr	r2, [pc, #64]	; (8001bd0 <SetAGC+0xac>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001b8e:	4911      	ldr	r1, [pc, #68]	; (8001bd4 <SetAGC+0xb0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001b90:	681b      	ldr	r3, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001b92:	804c      	strh	r4, [r1, #2]
	Decay[LSB]  = AGC_decay[newAGC];
 8001b94:	6053      	str	r3, [r2, #4]
}	
 8001b96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b9a:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8001b9c:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <SetAGC+0xa0>)
	case AM :       agc[AM] = newAGC;
 8001b9e:	490a      	ldr	r1, [pc, #40]	; (8001bc8 <SetAGC+0xa4>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001ba0:	4c0a      	ldr	r4, [pc, #40]	; (8001bcc <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 8001ba2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case AM :       agc[AM] = newAGC;
 8001ba6:	7008      	strb	r0, [r1, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001ba8:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8001bac:	4a08      	ldr	r2, [pc, #32]	; (8001bd0 <SetAGC+0xac>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001bae:	4909      	ldr	r1, [pc, #36]	; (8001bd4 <SetAGC+0xb0>)
	Decay[AM]   = AGC_decay[newAGC];
 8001bb0:	681b      	ldr	r3, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001bb2:	800c      	strh	r4, [r1, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8001bb4:	6013      	str	r3, [r2, #0]
}	
 8001bb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	24000eec 	.word	0x24000eec
 8001bc0:	24000eea 	.word	0x24000eea
 8001bc4:	240006c4 	.word	0x240006c4
 8001bc8:	24007ae0 	.word	0x24007ae0
 8001bcc:	24005118 	.word	0x24005118
 8001bd0:	24000ef0 	.word	0x24000ef0
 8001bd4:	2400511c 	.word	0x2400511c

08001bd8 <Tune_Preset>:
{
 8001bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	LOfreq = psets[Idx].freq;
 8001bda:	4e3c      	ldr	r6, [pc, #240]	; (8001ccc <Tune_Preset+0xf4>)
 8001bdc:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8001be0:	4a3b      	ldr	r2, [pc, #236]	; (8001cd0 <Tune_Preset+0xf8>)
{
 8001be2:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 8001be4:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	if (CurrentMode == newmode)
 8001be8:	4f3a      	ldr	r7, [pc, #232]	; (8001cd4 <Tune_Preset+0xfc>)
	LOfreq = psets[Idx].freq;
 8001bea:	0045      	lsls	r5, r0, #1
 8001bec:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 8001bee:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 8001bf0:	6011      	str	r1, [r2, #0]
	if (CurrentMode == newmode)
 8001bf2:	783a      	ldrb	r2, [r7, #0]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d00e      	beq.n	8001c16 <Tune_Preset+0x3e>
		return;

	CurrentMode = newmode;
 8001bf8:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 8001bfa:	2b03      	cmp	r3, #3
 8001bfc:	d80b      	bhi.n	8001c16 <Tune_Preset+0x3e>
 8001bfe:	e8df f003 	tbb	[pc, r3]
 8001c02:	4940      	.short	0x4940
 8001c04:	0252      	.short	0x0252
	case USB :
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001c06:	4b34      	ldr	r3, [pc, #208]	; (8001cd8 <Tune_Preset+0x100>)
 8001c08:	78d8      	ldrb	r0, [r3, #3]
 8001c0a:	f7ff ff39 	bl	8001a80 <SetBW>
 8001c0e:	4b33      	ldr	r3, [pc, #204]	; (8001cdc <Tune_Preset+0x104>)
 8001c10:	78d8      	ldrb	r0, [r3, #3]
 8001c12:	f7ff ff87 	bl	8001b24 <SetAGC>
	SetBW( psets[Idx].bw);
 8001c16:	4425      	add	r5, r4
	if (newbw == CurrentBW)
 8001c18:	4a31      	ldr	r2, [pc, #196]	; (8001ce0 <Tune_Preset+0x108>)
	SetBW( psets[Idx].bw);
 8001c1a:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
	if (newbw == CurrentBW)
 8001c1e:	7811      	ldrb	r1, [r2, #0]
	SetBW( psets[Idx].bw);
 8001c20:	7d6b      	ldrb	r3, [r5, #21]
	if (newbw == CurrentBW)
 8001c22:	4299      	cmp	r1, r3
 8001c24:	d012      	beq.n	8001c4c <Tune_Preset+0x74>
	switch(CurrentMode)
 8001c26:	7839      	ldrb	r1, [r7, #0]
	CurrentBW = newbw;
 8001c28:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 8001c2a:	2902      	cmp	r1, #2
 8001c2c:	d044      	beq.n	8001cb8 <Tune_Preset+0xe0>
 8001c2e:	d916      	bls.n	8001c5e <Tune_Preset+0x86>
 8001c30:	2903      	cmp	r1, #3
 8001c32:	d10b      	bne.n	8001c4c <Tune_Preset+0x74>
		bw[CW] = newbw;
 8001c34:	4928      	ldr	r1, [pc, #160]	; (8001cd8 <Tune_Preset+0x100>)
		CWindex = 0; // TODO toglimi
 8001c36:	4a2b      	ldr	r2, [pc, #172]	; (8001ce4 <Tune_Preset+0x10c>)
		bw[CW] = newbw;
 8001c38:	70cb      	strb	r3, [r1, #3]
		CWindex = 0; // TODO toglimi
 8001c3a:	2100      	movs	r1, #0
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001c3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c40:	4829      	ldr	r0, [pc, #164]	; (8001ce8 <Tune_Preset+0x110>)
		CWindex = 0; // TODO toglimi
 8001c42:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001c44:	4a29      	ldr	r2, [pc, #164]	; (8001cec <Tune_Preset+0x114>)
 8001c46:	492a      	ldr	r1, [pc, #168]	; (8001cf0 <Tune_Preset+0x118>)
 8001c48:	f000 ffc8 	bl	8002bdc <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8001c4c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001c50:	4828      	ldr	r0, [pc, #160]	; (8001cf4 <Tune_Preset+0x11c>)
 8001c52:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 8001c56:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8001c5a:	f010 bded 	b.w	8012838 <strcpy>
		bw[LSB] = newbw;
 8001c5e:	491e      	ldr	r1, [pc, #120]	; (8001cd8 <Tune_Preset+0x100>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001c60:	4a25      	ldr	r2, [pc, #148]	; (8001cf8 <Tune_Preset+0x120>)
		bw[LSB] = newbw;
 8001c62:	704b      	strb	r3, [r1, #1]
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001c64:	3b00      	subs	r3, #0
 8001c66:	bf18      	it	ne
 8001c68:	2301      	movne	r3, #1
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001c6a:	8013      	strh	r3, [r2, #0]
		LSBindex = 0; // TODO toglimi
 8001c6c:	4a23      	ldr	r2, [pc, #140]	; (8001cfc <Tune_Preset+0x124>)
		USBindex = 0; // TODO toglimi
 8001c6e:	2100      	movs	r1, #0
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001c70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c74:	4822      	ldr	r0, [pc, #136]	; (8001d00 <Tune_Preset+0x128>)
		USBindex = 0; // TODO toglimi
 8001c76:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001c78:	4a1c      	ldr	r2, [pc, #112]	; (8001cec <Tune_Preset+0x114>)
 8001c7a:	4922      	ldr	r1, [pc, #136]	; (8001d04 <Tune_Preset+0x12c>)
 8001c7c:	f000 ffae 	bl	8002bdc <SDR_2R_toC_f32>
		break;
 8001c80:	e7e4      	b.n	8001c4c <Tune_Preset+0x74>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001c82:	4b15      	ldr	r3, [pc, #84]	; (8001cd8 <Tune_Preset+0x100>)
 8001c84:	7818      	ldrb	r0, [r3, #0]
 8001c86:	f7ff fefb 	bl	8001a80 <SetBW>
 8001c8a:	4b14      	ldr	r3, [pc, #80]	; (8001cdc <Tune_Preset+0x104>)
 8001c8c:	7818      	ldrb	r0, [r3, #0]
 8001c8e:	f7ff ff49 	bl	8001b24 <SetAGC>
		break;
 8001c92:	e7c0      	b.n	8001c16 <Tune_Preset+0x3e>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001c94:	4b10      	ldr	r3, [pc, #64]	; (8001cd8 <Tune_Preset+0x100>)
 8001c96:	7858      	ldrb	r0, [r3, #1]
 8001c98:	f7ff fef2 	bl	8001a80 <SetBW>
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	; (8001cdc <Tune_Preset+0x104>)
 8001c9e:	7858      	ldrb	r0, [r3, #1]
 8001ca0:	f7ff ff40 	bl	8001b24 <SetAGC>
		break;
 8001ca4:	e7b7      	b.n	8001c16 <Tune_Preset+0x3e>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <Tune_Preset+0x100>)
 8001ca8:	7898      	ldrb	r0, [r3, #2]
 8001caa:	f7ff fee9 	bl	8001a80 <SetBW>
 8001cae:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <Tune_Preset+0x104>)
 8001cb0:	7898      	ldrb	r0, [r3, #2]
 8001cb2:	f7ff ff37 	bl	8001b24 <SetAGC>
		break;
 8001cb6:	e7ae      	b.n	8001c16 <Tune_Preset+0x3e>
		bw[USB] = newbw;
 8001cb8:	4907      	ldr	r1, [pc, #28]	; (8001cd8 <Tune_Preset+0x100>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001cba:	4a0f      	ldr	r2, [pc, #60]	; (8001cf8 <Tune_Preset+0x120>)
		bw[USB] = newbw;
 8001cbc:	708b      	strb	r3, [r1, #2]
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001cbe:	3b00      	subs	r3, #0
 8001cc0:	bf18      	it	ne
 8001cc2:	2301      	movne	r3, #1
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001cc4:	8013      	strh	r3, [r2, #0]
		USBindex = 0; // TODO toglimi
 8001cc6:	4a10      	ldr	r2, [pc, #64]	; (8001d08 <Tune_Preset+0x130>)
 8001cc8:	e7d1      	b.n	8001c6e <Tune_Preset+0x96>
 8001cca:	bf00      	nop
 8001ccc:	2400b018 	.word	0x2400b018
 8001cd0:	24006128 	.word	0x24006128
 8001cd4:	24000eec 	.word	0x24000eec
 8001cd8:	24007aec 	.word	0x24007aec
 8001cdc:	24007ae0 	.word	0x24007ae0
 8001ce0:	24000eeb 	.word	0x24000eeb
 8001ce4:	24000ee8 	.word	0x24000ee8
 8001ce8:	08019bf8 	.word	0x08019bf8
 8001cec:	20006800 	.word	0x20006800
 8001cf0:	08018bf8 	.word	0x08018bf8
 8001cf4:	2400afec 	.word	0x2400afec
 8001cf8:	240006cc 	.word	0x240006cc
 8001cfc:	2400612c 	.word	0x2400612c
 8001d00:	0801bbf8 	.word	0x0801bbf8
 8001d04:	0801abf8 	.word	0x0801abf8
 8001d08:	240061bc 	.word	0x240061bc

08001d0c <SetMode>:
{
 8001d0c:	b508      	push	{r3, lr}
	if (CurrentMode == newmode)
 8001d0e:	4b1a      	ldr	r3, [pc, #104]	; (8001d78 <SetMode+0x6c>)
 8001d10:	781a      	ldrb	r2, [r3, #0]
 8001d12:	4282      	cmp	r2, r0
 8001d14:	d006      	beq.n	8001d24 <SetMode+0x18>
	CurrentMode = newmode;
 8001d16:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8001d18:	2803      	cmp	r0, #3
 8001d1a:	d803      	bhi.n	8001d24 <SetMode+0x18>
 8001d1c:	e8df f000 	tbb	[pc, r0]
 8001d20:	0321170d 	.word	0x0321170d
		break;

	default :
		break;
	}
}	
 8001d24:	bd08      	pop	{r3, pc}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001d26:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <SetMode+0x70>)
 8001d28:	78d8      	ldrb	r0, [r3, #3]
 8001d2a:	f7ff fea9 	bl	8001a80 <SetBW>
 8001d2e:	4b14      	ldr	r3, [pc, #80]	; (8001d80 <SetMode+0x74>)
 8001d30:	78d8      	ldrb	r0, [r3, #3]
}	
 8001d32:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001d36:	f7ff bef5 	b.w	8001b24 <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001d3a:	4b10      	ldr	r3, [pc, #64]	; (8001d7c <SetMode+0x70>)
 8001d3c:	7818      	ldrb	r0, [r3, #0]
 8001d3e:	f7ff fe9f 	bl	8001a80 <SetBW>
 8001d42:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <SetMode+0x74>)
 8001d44:	7818      	ldrb	r0, [r3, #0]
}	
 8001d46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001d4a:	f7ff beeb 	b.w	8001b24 <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001d4e:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <SetMode+0x70>)
 8001d50:	7858      	ldrb	r0, [r3, #1]
 8001d52:	f7ff fe95 	bl	8001a80 <SetBW>
 8001d56:	4b0a      	ldr	r3, [pc, #40]	; (8001d80 <SetMode+0x74>)
 8001d58:	7858      	ldrb	r0, [r3, #1]
}	
 8001d5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001d5e:	f7ff bee1 	b.w	8001b24 <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <SetMode+0x70>)
 8001d64:	7898      	ldrb	r0, [r3, #2]
 8001d66:	f7ff fe8b 	bl	8001a80 <SetBW>
 8001d6a:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <SetMode+0x74>)
 8001d6c:	7898      	ldrb	r0, [r3, #2]
}	
 8001d6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001d72:	f7ff bed7 	b.w	8001b24 <SetAGC>
 8001d76:	bf00      	nop
 8001d78:	24000eec 	.word	0x24000eec
 8001d7c:	24007aec 	.word	0x24007aec
 8001d80:	24007ae0 	.word	0x24007ae0
 8001d84:	00000000 	.word	0x00000000

08001d88 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 8001d88:	2809      	cmp	r0, #9
{
 8001d8a:	b508      	push	{r3, lr}
	if (idx == 9)
 8001d8c:	d012      	beq.n	8001db4 <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
		Fstep = pow(10, 5 - idx);
 8001d8e:	f1c0 0005 	rsb	r0, r0, #5
 8001d92:	ee07 0a90 	vmov	s15, r0
 8001d96:	ed9f 0b0a 	vldr	d0, [pc, #40]	; 8001dc0 <SetFstep+0x38>
 8001d9a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001d9e:	ee27 0b00 	vmul.f64	d0, d7, d0
 8001da2:	f012 fe89 	bl	8014ab8 <exp>
 8001da6:	4a08      	ldr	r2, [pc, #32]	; (8001dc8 <SetFstep+0x40>)
 8001da8:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 8001dac:	ee17 3a90 	vmov	r3, s15
 8001db0:	6013      	str	r3, [r2, #0]
}	
 8001db2:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 8001db4:	f242 3328 	movw	r3, #9000	; 0x2328
 8001db8:	4a03      	ldr	r2, [pc, #12]	; (8001dc8 <SetFstep+0x40>)
 8001dba:	6013      	str	r3, [r2, #0]
}	
 8001dbc:	bd08      	pop	{r3, pc}
 8001dbe:	bf00      	nop
 8001dc0:	bbb55516 	.word	0xbbb55516
 8001dc4:	40026bb1 	.word	0x40026bb1
 8001dc8:	24005110 	.word	0x24005110

08001dcc <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked(uint16_t Nsteps)
{	
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001dcc:	4b2f      	ldr	r3, [pc, #188]	; (8001e8c <FplusClicked+0xc0>)
 8001dce:	ee07 0a90 	vmov	s15, r0
 8001dd2:	4a2f      	ldr	r2, [pc, #188]	; (8001e90 <FplusClicked+0xc4>)
 8001dd4:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8001dd8:	ed93 6a00 	vldr	s12, [r3]
 8001ddc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001de0:	ed92 7a00 	vldr	s14, [r2]
 8001de4:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001de8:	4b2a      	ldr	r3, [pc, #168]	; (8001e94 <FplusClicked+0xc8>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001dea:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	LOfreq  = min(LOfreq, 50000000.f);
 8001dee:	eddf 5a2a 	vldr	s11, [pc, #168]	; 8001e98 <FplusClicked+0xcc>
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001df2:	492a      	ldr	r1, [pc, #168]	; (8001e9c <FplusClicked+0xd0>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001df4:	ee26 6a26 	vmul.f32	s12, s12, s13
	if (newbw == CurrentBW)
 8001df8:	4829      	ldr	r0, [pc, #164]	; (8001ea0 <FplusClicked+0xd4>)
{	
 8001dfa:	b510      	push	{r4, lr}
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001dfc:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001e00:	781b      	ldrb	r3, [r3, #0]
	psets[0].bw = bw[CurrentMode];
 8001e02:	4c28      	ldr	r4, [pc, #160]	; (8001ea4 <FplusClicked+0xd8>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001e04:	750b      	strb	r3, [r1, #20]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001e06:	eea6 7b04 	vfma.f64	d7, d6, d4
 8001e0a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = min(LOfreq, 50000000.f);
 8001e0e:	fe87 7a65 	vminnm.f32	s14, s14, s11
 8001e12:	ed82 7a00 	vstr	s14, [r2]
	psets[0].bw = bw[CurrentMode];
 8001e16:	5ce2      	ldrb	r2, [r4, r3]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001e18:	ed81 7a04 	vstr	s14, [r1, #16]
	psets[0].bw = bw[CurrentMode];
 8001e1c:	754a      	strb	r2, [r1, #21]
	if (newbw == CurrentBW)
 8001e1e:	7801      	ldrb	r1, [r0, #0]
 8001e20:	4291      	cmp	r1, r2
 8001e22:	d010      	beq.n	8001e46 <FplusClicked+0x7a>
	switch(CurrentMode)
 8001e24:	2b02      	cmp	r3, #2
	CurrentBW = newbw;
 8001e26:	7002      	strb	r2, [r0, #0]
	switch(CurrentMode)
 8001e28:	d029      	beq.n	8001e7e <FplusClicked+0xb2>
 8001e2a:	d912      	bls.n	8001e52 <FplusClicked+0x86>
 8001e2c:	2b03      	cmp	r3, #3
 8001e2e:	d10a      	bne.n	8001e46 <FplusClicked+0x7a>
		CWindex = 0; // TODO toglimi
 8001e30:	491d      	ldr	r1, [pc, #116]	; (8001ea8 <FplusClicked+0xdc>)
 8001e32:	2000      	movs	r0, #0
		bw[CW] = newbw;
 8001e34:	70e2      	strb	r2, [r4, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001e36:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 8001e3a:	8008      	strh	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001e3c:	4a1b      	ldr	r2, [pc, #108]	; (8001eac <FplusClicked+0xe0>)
 8001e3e:	491c      	ldr	r1, [pc, #112]	; (8001eb0 <FplusClicked+0xe4>)
 8001e40:	481c      	ldr	r0, [pc, #112]	; (8001eb4 <FplusClicked+0xe8>)
 8001e42:	f000 fecb 	bl	8002bdc <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8001e46:	4915      	ldr	r1, [pc, #84]	; (8001e9c <FplusClicked+0xd0>)
 8001e48:	481b      	ldr	r0, [pc, #108]	; (8001eb8 <FplusClicked+0xec>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8001e4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001e4e:	f010 bcf3 	b.w	8012838 <strcpy>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001e52:	1e11      	subs	r1, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001e54:	4b19      	ldr	r3, [pc, #100]	; (8001ebc <FplusClicked+0xf0>)
		LSBindex = 0; // TODO toglimi
 8001e56:	481a      	ldr	r0, [pc, #104]	; (8001ec0 <FplusClicked+0xf4>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001e58:	bf18      	it	ne
 8001e5a:	2101      	movne	r1, #1
		bw[LSB] = newbw;
 8001e5c:	7062      	strb	r2, [r4, #1]
		USBindex = 0; // TODO toglimi
 8001e5e:	2400      	movs	r4, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001e60:	8019      	strh	r1, [r3, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001e62:	4a12      	ldr	r2, [pc, #72]	; (8001eac <FplusClicked+0xe0>)
 8001e64:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 8001e68:	8004      	strh	r4, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001e6a:	4916      	ldr	r1, [pc, #88]	; (8001ec4 <FplusClicked+0xf8>)
 8001e6c:	4816      	ldr	r0, [pc, #88]	; (8001ec8 <FplusClicked+0xfc>)
 8001e6e:	f000 feb5 	bl	8002bdc <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8001e72:	490a      	ldr	r1, [pc, #40]	; (8001e9c <FplusClicked+0xd0>)
 8001e74:	4810      	ldr	r0, [pc, #64]	; (8001eb8 <FplusClicked+0xec>)
}	
 8001e76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001e7a:	f010 bcdd 	b.w	8012838 <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001e7e:	1e11      	subs	r1, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001e80:	4b0e      	ldr	r3, [pc, #56]	; (8001ebc <FplusClicked+0xf0>)
		USBindex = 0; // TODO toglimi
 8001e82:	4812      	ldr	r0, [pc, #72]	; (8001ecc <FplusClicked+0x100>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001e84:	bf18      	it	ne
 8001e86:	2101      	movne	r1, #1
		bw[USB] = newbw;
 8001e88:	70a2      	strb	r2, [r4, #2]
 8001e8a:	e7e8      	b.n	8001e5e <FplusClicked+0x92>
 8001e8c:	24005110 	.word	0x24005110
 8001e90:	24006128 	.word	0x24006128
 8001e94:	24000eec 	.word	0x24000eec
 8001e98:	4c3ebc20 	.word	0x4c3ebc20
 8001e9c:	2400b018 	.word	0x2400b018
 8001ea0:	24000eeb 	.word	0x24000eeb
 8001ea4:	24007aec 	.word	0x24007aec
 8001ea8:	24000ee8 	.word	0x24000ee8
 8001eac:	20006800 	.word	0x20006800
 8001eb0:	08018bf8 	.word	0x08018bf8
 8001eb4:	08019bf8 	.word	0x08019bf8
 8001eb8:	2400afec 	.word	0x2400afec
 8001ebc:	240006cc 	.word	0x240006cc
 8001ec0:	2400612c 	.word	0x2400612c
 8001ec4:	0801abf8 	.word	0x0801abf8
 8001ec8:	0801bbf8 	.word	0x0801bbf8
 8001ecc:	240061bc 	.word	0x240061bc

08001ed0 <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked(uint16_t Nsteps)
{	
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001ed0:	4b2f      	ldr	r3, [pc, #188]	; (8001f90 <FminusClicked+0xc0>)
 8001ed2:	ee07 0a90 	vmov	s15, r0
 8001ed6:	4a2f      	ldr	r2, [pc, #188]	; (8001f94 <FminusClicked+0xc4>)
 8001ed8:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8001edc:	ed93 6a00 	vldr	s12, [r3]
 8001ee0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ee4:	ed92 7a00 	vldr	s14, [r2]
 8001ee8:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001eec:	4b2a      	ldr	r3, [pc, #168]	; (8001f98 <FminusClicked+0xc8>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001eee:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	LOfreq  = max(LOfreq, 8000.f);
 8001ef2:	eddf 5a2a 	vldr	s11, [pc, #168]	; 8001f9c <FminusClicked+0xcc>
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001ef6:	492a      	ldr	r1, [pc, #168]	; (8001fa0 <FminusClicked+0xd0>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001ef8:	ee26 6a26 	vmul.f32	s12, s12, s13
	if (newbw == CurrentBW)
 8001efc:	4829      	ldr	r0, [pc, #164]	; (8001fa4 <FminusClicked+0xd4>)
{	
 8001efe:	b510      	push	{r4, lr}
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001f00:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001f04:	781b      	ldrb	r3, [r3, #0]
	psets[0].bw = bw[CurrentMode];
 8001f06:	4c28      	ldr	r4, [pc, #160]	; (8001fa8 <FminusClicked+0xd8>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001f08:	750b      	strb	r3, [r1, #20]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001f0a:	eea6 7b44 	vfms.f64	d7, d6, d4
 8001f0e:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = max(LOfreq, 8000.f);
 8001f12:	fe87 7a25 	vmaxnm.f32	s14, s14, s11
 8001f16:	ed82 7a00 	vstr	s14, [r2]
	psets[0].bw = bw[CurrentMode];
 8001f1a:	5ce2      	ldrb	r2, [r4, r3]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001f1c:	ed81 7a04 	vstr	s14, [r1, #16]
	psets[0].bw = bw[CurrentMode];
 8001f20:	754a      	strb	r2, [r1, #21]
	if (newbw == CurrentBW)
 8001f22:	7801      	ldrb	r1, [r0, #0]
 8001f24:	4291      	cmp	r1, r2
 8001f26:	d010      	beq.n	8001f4a <FminusClicked+0x7a>
	switch(CurrentMode)
 8001f28:	2b02      	cmp	r3, #2
	CurrentBW = newbw;
 8001f2a:	7002      	strb	r2, [r0, #0]
	switch(CurrentMode)
 8001f2c:	d029      	beq.n	8001f82 <FminusClicked+0xb2>
 8001f2e:	d912      	bls.n	8001f56 <FminusClicked+0x86>
 8001f30:	2b03      	cmp	r3, #3
 8001f32:	d10a      	bne.n	8001f4a <FminusClicked+0x7a>
		CWindex = 0; // TODO toglimi
 8001f34:	491d      	ldr	r1, [pc, #116]	; (8001fac <FminusClicked+0xdc>)
 8001f36:	2000      	movs	r0, #0
		bw[CW] = newbw;
 8001f38:	70e2      	strb	r2, [r4, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001f3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 8001f3e:	8008      	strh	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001f40:	4a1b      	ldr	r2, [pc, #108]	; (8001fb0 <FminusClicked+0xe0>)
 8001f42:	491c      	ldr	r1, [pc, #112]	; (8001fb4 <FminusClicked+0xe4>)
 8001f44:	481c      	ldr	r0, [pc, #112]	; (8001fb8 <FminusClicked+0xe8>)
 8001f46:	f000 fe49 	bl	8002bdc <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8001f4a:	4915      	ldr	r1, [pc, #84]	; (8001fa0 <FminusClicked+0xd0>)
 8001f4c:	481b      	ldr	r0, [pc, #108]	; (8001fbc <FminusClicked+0xec>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 8001f4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001f52:	f010 bc71 	b.w	8012838 <strcpy>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001f56:	1e11      	subs	r1, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001f58:	4b19      	ldr	r3, [pc, #100]	; (8001fc0 <FminusClicked+0xf0>)
		LSBindex = 0; // TODO toglimi
 8001f5a:	481a      	ldr	r0, [pc, #104]	; (8001fc4 <FminusClicked+0xf4>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001f5c:	bf18      	it	ne
 8001f5e:	2101      	movne	r1, #1
		bw[LSB] = newbw;
 8001f60:	7062      	strb	r2, [r4, #1]
		USBindex = 0; // TODO toglimi
 8001f62:	2400      	movs	r4, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001f64:	8019      	strh	r1, [r3, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001f66:	4a12      	ldr	r2, [pc, #72]	; (8001fb0 <FminusClicked+0xe0>)
 8001f68:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 8001f6c:	8004      	strh	r4, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001f6e:	4916      	ldr	r1, [pc, #88]	; (8001fc8 <FminusClicked+0xf8>)
 8001f70:	4816      	ldr	r0, [pc, #88]	; (8001fcc <FminusClicked+0xfc>)
 8001f72:	f000 fe33 	bl	8002bdc <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8001f76:	490a      	ldr	r1, [pc, #40]	; (8001fa0 <FminusClicked+0xd0>)
 8001f78:	4810      	ldr	r0, [pc, #64]	; (8001fbc <FminusClicked+0xec>)
}
 8001f7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001f7e:	f010 bc5b 	b.w	8012838 <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001f82:	1e11      	subs	r1, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001f84:	4b0e      	ldr	r3, [pc, #56]	; (8001fc0 <FminusClicked+0xf0>)
		USBindex = 0; // TODO toglimi
 8001f86:	4812      	ldr	r0, [pc, #72]	; (8001fd0 <FminusClicked+0x100>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001f88:	bf18      	it	ne
 8001f8a:	2101      	movne	r1, #1
		bw[USB] = newbw;
 8001f8c:	70a2      	strb	r2, [r4, #2]
 8001f8e:	e7e8      	b.n	8001f62 <FminusClicked+0x92>
 8001f90:	24005110 	.word	0x24005110
 8001f94:	24006128 	.word	0x24006128
 8001f98:	24000eec 	.word	0x24000eec
 8001f9c:	45fa0000 	.word	0x45fa0000
 8001fa0:	2400b018 	.word	0x2400b018
 8001fa4:	24000eeb 	.word	0x24000eeb
 8001fa8:	24007aec 	.word	0x24007aec
 8001fac:	24000ee8 	.word	0x24000ee8
 8001fb0:	20006800 	.word	0x20006800
 8001fb4:	08018bf8 	.word	0x08018bf8
 8001fb8:	08019bf8 	.word	0x08019bf8
 8001fbc:	2400afec 	.word	0x2400afec
 8001fc0:	240006cc 	.word	0x240006cc
 8001fc4:	2400612c 	.word	0x2400612c
 8001fc8:	0801abf8 	.word	0x0801abf8
 8001fcc:	0801bbf8 	.word	0x0801bbf8
 8001fd0:	240061bc 	.word	0x240061bc

08001fd4 <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop

08001fd8 <HAL_GPIO_EXTI_Callback>:
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
	if (pin == GPIO_PIN_0) {
 8001fd8:	2801      	cmp	r0, #1
{
 8001fda:	b510      	push	{r4, lr}
	if (pin == GPIO_PIN_0) {
 8001fdc:	d003      	beq.n	8001fe6 <HAL_GPIO_EXTI_Callback+0xe>
		audio_task(); //not needed anymore
//		MainLoopCounter++;  //used with debugger to check frequency of main loop
	cdc_task();
	}

	if (pin == GPIO_PIN_14) {
 8001fde:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8001fe2:	d00b      	beq.n	8001ffc <HAL_GPIO_EXTI_Callback+0x24>
		//LED_YELLOW_OFF;


		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
	}
}
 8001fe4:	bd10      	pop	{r4, pc}

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void)
{
  tud_task_ext(UINT32_MAX, false);
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fec:	f00d fd9c 	bl	800fb28 <tud_task_ext>
		audio_task(); //not needed anymore
 8001ff0:	f002 fb1e 	bl	8004630 <audio_task>
}
 8001ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	cdc_task();
 8001ff8:	f002 bb18 	b.w	800462c <cdc_task>
		SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8001ffc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002000:	494e      	ldr	r1, [pc, #312]	; (800213c <HAL_GPIO_EXTI_Callback+0x164>)
 8002002:	484f      	ldr	r0, [pc, #316]	; (8002140 <HAL_GPIO_EXTI_Callback+0x168>)
 8002004:	f000 fefe 	bl	8002e04 <SDR_memcpy_f32>
		SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 8002008:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800200c:	494d      	ldr	r1, [pc, #308]	; (8002144 <HAL_GPIO_EXTI_Callback+0x16c>)
 800200e:	484e      	ldr	r0, [pc, #312]	; (8002148 <HAL_GPIO_EXTI_Callback+0x170>)
 8002010:	f000 fef8 	bl	8002e04 <SDR_memcpy_f32>
		arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 8002014:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002018:	4a4c      	ldr	r2, [pc, #304]	; (800214c <HAL_GPIO_EXTI_Callback+0x174>)
 800201a:	4949      	ldr	r1, [pc, #292]	; (8002140 <HAL_GPIO_EXTI_Callback+0x168>)
 800201c:	484c      	ldr	r0, [pc, #304]	; (8002150 <HAL_GPIO_EXTI_Callback+0x178>)
 800201e:	f7ff fa01 	bl	8001424 <arm_fir_decimate_f32>
		arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 8002022:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002026:	4a4b      	ldr	r2, [pc, #300]	; (8002154 <HAL_GPIO_EXTI_Callback+0x17c>)
 8002028:	4947      	ldr	r1, [pc, #284]	; (8002148 <HAL_GPIO_EXTI_Callback+0x170>)
 800202a:	484b      	ldr	r0, [pc, #300]	; (8002158 <HAL_GPIO_EXTI_Callback+0x180>)
 800202c:	f7ff f9fa 	bl	8001424 <arm_fir_decimate_f32>
		SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8002030:	494a      	ldr	r1, [pc, #296]	; (800215c <HAL_GPIO_EXTI_Callback+0x184>)
 8002032:	f44f 6280 	mov.w	r2, #1024	; 0x400
		if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8002036:	4c4a      	ldr	r4, [pc, #296]	; (8002160 <HAL_GPIO_EXTI_Callback+0x188>)
		SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8002038:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
 800203c:	f000 fee2 	bl	8002e04 <SDR_memcpy_f32>
		SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 8002040:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002044:	4a45      	ldr	r2, [pc, #276]	; (800215c <HAL_GPIO_EXTI_Callback+0x184>)
 8002046:	4943      	ldr	r1, [pc, #268]	; (8002154 <HAL_GPIO_EXTI_Callback+0x17c>)
 8002048:	4840      	ldr	r0, [pc, #256]	; (800214c <HAL_GPIO_EXTI_Callback+0x174>)
 800204a:	f000 fdc7 	bl	8002bdc <SDR_2R_toC_f32>
		SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 800204e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002052:	4944      	ldr	r1, [pc, #272]	; (8002164 <HAL_GPIO_EXTI_Callback+0x18c>)
 8002054:	4844      	ldr	r0, [pc, #272]	; (8002168 <HAL_GPIO_EXTI_Callback+0x190>)
 8002056:	f000 fed5 	bl	8002e04 <SDR_memcpy_f32>
		arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 800205a:	2301      	movs	r3, #1
 800205c:	2200      	movs	r2, #0
 800205e:	4942      	ldr	r1, [pc, #264]	; (8002168 <HAL_GPIO_EXTI_Callback+0x190>)
 8002060:	4842      	ldr	r0, [pc, #264]	; (800216c <HAL_GPIO_EXTI_Callback+0x194>)
 8002062:	f7fe fe8f 	bl	8000d84 <arm_cfft_f32>
		if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8002066:	7823      	ldrb	r3, [r4, #0]
 8002068:	2b02      	cmp	r3, #2
 800206a:	d05a      	beq.n	8002122 <HAL_GPIO_EXTI_Callback+0x14a>
		arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 800206c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002070:	4a3f      	ldr	r2, [pc, #252]	; (8002170 <HAL_GPIO_EXTI_Callback+0x198>)
 8002072:	4940      	ldr	r1, [pc, #256]	; (8002174 <HAL_GPIO_EXTI_Callback+0x19c>)
 8002074:	483c      	ldr	r0, [pc, #240]	; (8002168 <HAL_GPIO_EXTI_Callback+0x190>)
 8002076:	f7ff f9b5 	bl	80013e4 <arm_cmplx_mult_cmplx_f32>
		arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 800207a:	2301      	movs	r3, #1
 800207c:	493c      	ldr	r1, [pc, #240]	; (8002170 <HAL_GPIO_EXTI_Callback+0x198>)
 800207e:	461a      	mov	r2, r3
 8002080:	483a      	ldr	r0, [pc, #232]	; (800216c <HAL_GPIO_EXTI_Callback+0x194>)
 8002082:	f7fe fe7f 	bl	8000d84 <arm_cfft_f32>
		SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 8002086:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800208a:	493b      	ldr	r1, [pc, #236]	; (8002178 <HAL_GPIO_EXTI_Callback+0x1a0>)
 800208c:	483b      	ldr	r0, [pc, #236]	; (800217c <HAL_GPIO_EXTI_Callback+0x1a4>)
 800208e:	f000 feb9 	bl	8002e04 <SDR_memcpy_f32>
		switch(CurrentMode)
 8002092:	7823      	ldrb	r3, [r4, #0]
 8002094:	2b02      	cmp	r3, #2
 8002096:	d93f      	bls.n	8002118 <HAL_GPIO_EXTI_Callback+0x140>
 8002098:	2b03      	cmp	r3, #3
 800209a:	d107      	bne.n	80020ac <HAL_GPIO_EXTI_Callback+0xd4>
			SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 800209c:	4938      	ldr	r1, [pc, #224]	; (8002180 <HAL_GPIO_EXTI_Callback+0x1a8>)
 800209e:	4837      	ldr	r0, [pc, #220]	; (800217c <HAL_GPIO_EXTI_Callback+0x1a4>)
 80020a0:	f001 f800 	bl	80030a4 <SDR_demodSSB_CW_AGC>
			if(bw[CW] == Narrow)
 80020a4:	4b37      	ldr	r3, [pc, #220]	; (8002184 <HAL_GPIO_EXTI_Callback+0x1ac>)
 80020a6:	78db      	ldrb	r3, [r3, #3]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d040      	beq.n	800212e <HAL_GPIO_EXTI_Callback+0x156>
		if (TXCarrierEnabled)
 80020ac:	4b36      	ldr	r3, [pc, #216]	; (8002188 <HAL_GPIO_EXTI_Callback+0x1b0>)
 80020ae:	7819      	ldrb	r1, [r3, #0]
 80020b0:	b309      	cbz	r1, 80020f6 <HAL_GPIO_EXTI_Callback+0x11e>
					fAudio[i] = -RXVolume * SIDETONE_VOLUME;
 80020b2:	4b36      	ldr	r3, [pc, #216]	; (800218c <HAL_GPIO_EXTI_Callback+0x1b4>)
 80020b4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002190 <HAL_GPIO_EXTI_Callback+0x1b8>
 80020b8:	edd3 7a00 	vldr	s15, [r3]
			for (int i=0; i<BSIZE; i++)
 80020bc:	2300      	movs	r3, #0
					fAudio[i] = RXVolume * SIDETONE_VOLUME; //Volume
 80020be:	eddf 6a35 	vldr	s13, [pc, #212]	; 8002194 <HAL_GPIO_EXTI_Callback+0x1bc>
					fAudio[i] = -RXVolume * SIDETONE_VOLUME;
 80020c2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020c6:	4a2e      	ldr	r2, [pc, #184]	; (8002180 <HAL_GPIO_EXTI_Callback+0x1a8>)
					fAudio[i] = RXVolume * SIDETONE_VOLUME; //Volume
 80020c8:	ee67 7aa6 	vmul.f32	s15, s15, s13
				if (i % 64 > 31)
 80020cc:	f013 0f20 	tst.w	r3, #32
			for (int i=0; i<BSIZE; i++)
 80020d0:	f103 0301 	add.w	r3, r3, #1
				if (i % 64 > 31)
 80020d4:	d109      	bne.n	80020ea <HAL_GPIO_EXTI_Callback+0x112>
			for (int i=0; i<BSIZE; i++)
 80020d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020da:	eca2 7a01 	vstmia	r2!, {s14}
 80020de:	d012      	beq.n	8002106 <HAL_GPIO_EXTI_Callback+0x12e>
				if (i % 64 > 31)
 80020e0:	f013 0f20 	tst.w	r3, #32
			for (int i=0; i<BSIZE; i++)
 80020e4:	f103 0301 	add.w	r3, r3, #1
				if (i % 64 > 31)
 80020e8:	d0f5      	beq.n	80020d6 <HAL_GPIO_EXTI_Callback+0xfe>
			for (int i=0; i<BSIZE; i++)
 80020ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020ee:	ece2 7a01 	vstmia	r2!, {s15}
 80020f2:	d1eb      	bne.n	80020cc <HAL_GPIO_EXTI_Callback+0xf4>
 80020f4:	e007      	b.n	8002106 <HAL_GPIO_EXTI_Callback+0x12e>
			if (TransmissionEnabled)
 80020f6:	4b28      	ldr	r3, [pc, #160]	; (8002198 <HAL_GPIO_EXTI_Callback+0x1c0>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	b123      	cbz	r3, 8002106 <HAL_GPIO_EXTI_Callback+0x12e>
					fAudio[i] = 0.;
 80020fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002100:	481f      	ldr	r0, [pc, #124]	; (8002180 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8002102:	f00f fd97 	bl	8011c34 <memset>
		SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8002106:	4b25      	ldr	r3, [pc, #148]	; (800219c <HAL_GPIO_EXTI_Callback+0x1c4>)
 8002108:	f44f 7200 	mov.w	r2, #512	; 0x200
 800210c:	481c      	ldr	r0, [pc, #112]	; (8002180 <HAL_GPIO_EXTI_Callback+0x1a8>)
 800210e:	6819      	ldr	r1, [r3, #0]
}
 8002110:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8002114:	f000 be00 	b.w	8002d18 <SDR_float_to_DAC_audio>
			SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 8002118:	4919      	ldr	r1, [pc, #100]	; (8002180 <HAL_GPIO_EXTI_Callback+0x1a8>)
 800211a:	4818      	ldr	r0, [pc, #96]	; (800217c <HAL_GPIO_EXTI_Callback+0x1a4>)
 800211c:	f000 ffc2 	bl	80030a4 <SDR_demodSSB_CW_AGC>
 8002120:	e7c4      	b.n	80020ac <HAL_GPIO_EXTI_Callback+0xd4>
		if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8002122:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002126:	4810      	ldr	r0, [pc, #64]	; (8002168 <HAL_GPIO_EXTI_Callback+0x190>)
 8002128:	f000 fe86 	bl	8002e38 <SDR_mirror_LSB>
 800212c:	e79e      	b.n	800206c <HAL_GPIO_EXTI_Callback+0x94>
				SDR_CWPeak(fAudio, BSIZE);
 800212e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002132:	4813      	ldr	r0, [pc, #76]	; (8002180 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8002134:	f000 ff2c 	bl	8002f90 <SDR_CWPeak>
 8002138:	e7b8      	b.n	80020ac <HAL_GPIO_EXTI_Callback+0xd4>
 800213a:	bf00      	nop
 800213c:	2000f800 	.word	0x2000f800
 8002140:	2000b800 	.word	0x2000b800
 8002144:	2000d800 	.word	0x2000d800
 8002148:	20009800 	.word	0x20009800
 800214c:	20009000 	.word	0x20009000
 8002150:	24006164 	.word	0x24006164
 8002154:	20008800 	.word	0x20008800
 8002158:	24006158 	.word	0x24006158
 800215c:	240092fc 	.word	0x240092fc
 8002160:	24000eec 	.word	0x24000eec
 8002164:	240082fc 	.word	0x240082fc
 8002168:	20004800 	.word	0x20004800
 800216c:	08018b68 	.word	0x08018b68
 8002170:	20002800 	.word	0x20002800
 8002174:	20006800 	.word	0x20006800
 8002178:	20003800 	.word	0x20003800
 800217c:	2400b780 	.word	0x2400b780
 8002180:	24007afc 	.word	0x24007afc
 8002184:	24007aec 	.word	0x24007aec
 8002188:	240061a4 	.word	0x240061a4
 800218c:	24006148 	.word	0x24006148
 8002190:	be4ccccd 	.word	0xbe4ccccd
 8002194:	3e4ccccd 	.word	0x3e4ccccd
 8002198:	240061b0 	.word	0x240061b0
 800219c:	240072c0 	.word	0x240072c0

080021a0 <ADC_Stream0_Handler>:

//#pragma GCC push_options
//#pragma GCC optimize ("O0")

void ADC_Stream0_Handler(uint8_t FullConversion)
{
 80021a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* It needs a delay between fract div disable and parameter setting.
	 * Reference manual says otherwise.
	 * So we disable at the top of the ISR and set the parameter near the bottom.
	 */
	if (TransmittingWSPR)
 80021a4:	4d95      	ldr	r5, [pc, #596]	; (80023fc <ADC_Stream0_Handler+0x25c>)
{
 80021a6:	ed2d 8b10 	vpush	{d8-d15}
	if (TransmittingWSPR)
 80021aa:	782b      	ldrb	r3, [r5, #0]
{
 80021ac:	b095      	sub	sp, #84	; 0x54
	if (TransmittingWSPR)
 80021ae:	b123      	cbz	r3, 80021ba <ADC_Stream0_Handler+0x1a>
	{
		__HAL_RCC_PLL2FRACN_DISABLE();
 80021b0:	4a93      	ldr	r2, [pc, #588]	; (8002400 <ADC_Stream0_Handler+0x260>)
 80021b2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80021b4:	f023 0310 	bic.w	r3, r3, #16
 80021b8:	62d3      	str	r3, [r2, #44]	; 0x2c

	// process the data contained in the just filled buffer
	if(FullConversion)
		pR =(uint16_t *) &aADCDualConvertedValues[BSIZE/2];
	else
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 80021ba:	4f92      	ldr	r7, [pc, #584]	; (8002404 <ADC_Stream0_Handler+0x264>)
	pR=TestSignalData;
#endif


	// compute the new NCO buffer, with the CWpitch offset if receiving CW
	if(CurrentMode == CW)
 80021bc:	4b92      	ldr	r3, [pc, #584]	; (8002408 <ADC_Stream0_Handler+0x268>)
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 80021be:	f5a7 6280 	sub.w	r2, r7, #1024	; 0x400
	if(CurrentMode == CW)
 80021c2:	781b      	ldrb	r3, [r3, #0]
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 80021c4:	2800      	cmp	r0, #0
 80021c6:	bf08      	it	eq
 80021c8:	4617      	moveq	r7, r2
	if(CurrentMode == CW)
 80021ca:	2b03      	cmp	r3, #3
 80021cc:	f000 8437 	beq.w	8002a3e <ADC_Stream0_Handler+0x89e>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
	else
		SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 80021d0:	4b8e      	ldr	r3, [pc, #568]	; (800240c <ADC_Stream0_Handler+0x26c>)
 80021d2:	ed93 0a00 	vldr	s0, [r3]
 80021d6:	f000 fc43 	bl	8002a60 <SDR_ComputeLO>
	// in the short words to floating point conversion routine

	//TODO Check if it should be BSIZE/2

	sum = 0; k = BSIZE;
	while(k)
 80021da:	f207 32fe 	addw	r2, r7, #1022	; 0x3fe
 80021de:	1eb8      	subs	r0, r7, #2
	sum = 0; k = BSIZE;
 80021e0:	ed9f 0a8b 	vldr	s0, [pc, #556]	; 8002410 <ADC_Stream0_Handler+0x270>
	{
		sum += pR[k-1];
 80021e4:	8814      	ldrh	r4, [r2, #0]
	while(k)
 80021e6:	3a08      	subs	r2, #8
		sum += pR[k-2];
 80021e8:	88d3      	ldrh	r3, [r2, #6]
		sum += pR[k-1];
 80021ea:	b2a4      	uxth	r4, r4
		sum += pR[k-3];
 80021ec:	8896      	ldrh	r6, [r2, #4]
		sum += pR[k-2];
 80021ee:	b29b      	uxth	r3, r3
		sum += pR[k-4];
 80021f0:	8851      	ldrh	r1, [r2, #2]
		sum += pR[k-1];
 80021f2:	ee07 4a90 	vmov	s15, r4
		sum += pR[k-3];
 80021f6:	b2b6      	uxth	r6, r6
		sum += pR[k-2];
 80021f8:	ee07 3a10 	vmov	s14, r3
		sum += pR[k-4];
 80021fc:	b289      	uxth	r1, r1
		sum += pR[k-1];
 80021fe:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
		sum += pR[k-3];
 8002202:	ee07 6a90 	vmov	s15, r6
		sum += pR[k-2];
 8002206:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		sum += pR[k-4];
 800220a:	ee06 1a90 	vmov	s13, r1
		sum += pR[k-3];
 800220e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	while(k)
 8002212:	4290      	cmp	r0, r2
		sum += pR[k-4];
 8002214:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002218:	ee77 7a27 	vadd.f32	s15, s14, s15
 800221c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002220:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002224:	ee30 0a27 	vadd.f32	s0, s0, s15
	while(k)
 8002228:	d1dc      	bne.n	80021e4 <ADC_Stream0_Handler+0x44>
		k-=4;
	}

	TestSampledValue=pR[BSIZE/2];
 800222a:	f8b7 3200 	ldrh.w	r3, [r7, #512]	; 0x200
 800222e:	2200      	movs	r2, #0

	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8002230:	eddf 7a78 	vldr	s15, [pc, #480]	; 8002414 <ADC_Stream0_Handler+0x274>

	// downconvert to zero IF, by multiplication by the exp(-jwt) signal
	// generated by the NCO, and at the same time convert to floating point
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8002234:	4638      	mov	r0, r7
	TestSampledValue=pR[BSIZE/2];
 8002236:	b29b      	uxth	r3, r3
 8002238:	4c77      	ldr	r4, [pc, #476]	; (8002418 <ADC_Stream0_Handler+0x278>)
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 800223a:	ee20 0a27 	vmul.f32	s0, s0, s15
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 800223e:	4977      	ldr	r1, [pc, #476]	; (800241c <ADC_Stream0_Handler+0x27c>)
	TestSampledValue=pR[BSIZE/2];
 8002240:	ee07 3a90 	vmov	s15, r3
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8002244:	4b76      	ldr	r3, [pc, #472]	; (8002420 <ADC_Stream0_Handler+0x280>)
 8002246:	8022      	strh	r2, [r4, #0]
	TestSampledValue=pR[BSIZE/2];
 8002248:	eef8 7a67 	vcvt.f32.u32	s15, s15
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 800224c:	ed83 0a00 	vstr	s0, [r3]
	TestSampledValue=pR[BSIZE/2];
 8002250:	4b74      	ldr	r3, [pc, #464]	; (8002424 <ADC_Stream0_Handler+0x284>)
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8002252:	4a75      	ldr	r2, [pc, #468]	; (8002428 <ADC_Stream0_Handler+0x288>)
	TestSampledValue=pR[BSIZE/2];
 8002254:	edc3 7a00 	vstr	s15, [r3]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8002258:	f000 fcec 	bl	8002c34 <SDR_downconvert_f32>


	ptDataR = ADC_Rdata;  ptDataI = ADC_Idata;


	if (TransmittingWSPR)
 800225c:	782b      	ldrb	r3, [r5, #0]
 800225e:	b30b      	cbz	r3, 80022a4 <ADC_Stream0_Handler+0x104>
	{
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 8002260:	4d72      	ldr	r5, [pc, #456]	; (800242c <ADC_Stream0_Handler+0x28c>)
 8002262:	4973      	ldr	r1, [pc, #460]	; (8002430 <ADC_Stream0_Handler+0x290>)
 8002264:	f9b5 2000 	ldrsh.w	r2, [r5]
 8002268:	4b72      	ldr	r3, [pc, #456]	; (8002434 <ADC_Stream0_Handler+0x294>)
 800226a:	7809      	ldrb	r1, [r1, #0]
 800226c:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 8002270:	1c53      	adds	r3, r2, #1
 8002272:	4282      	cmp	r2, r0
 8002274:	b21b      	sxth	r3, r3
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 8002276:	4862      	ldr	r0, [pc, #392]	; (8002400 <ADC_Stream0_Handler+0x260>)
 8002278:	4a6f      	ldr	r2, [pc, #444]	; (8002438 <ADC_Stream0_Handler+0x298>)
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 800227a:	802b      	strh	r3, [r5, #0]
 800227c:	f2c0 8361 	blt.w	8002942 <ADC_Stream0_Handler+0x7a2>
		}
		else
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8002280:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8002284:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
		}
		if (IntCounter == 8)
 8002286:	2b08      	cmp	r3, #8
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8002288:	4a6c      	ldr	r2, [pc, #432]	; (800243c <ADC_Stream0_Handler+0x29c>)
 800228a:	ea02 0206 	and.w	r2, r2, r6
 800228e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002292:	63c2      	str	r2, [r0, #60]	; 0x3c
		if (IntCounter == 8)
 8002294:	d101      	bne.n	800229a <ADC_Stream0_Handler+0xfa>
		{
			IntCounter = 0;
 8002296:	2300      	movs	r3, #0
 8002298:	802b      	strh	r3, [r5, #0]
		}
		__HAL_RCC_PLL2FRACN_ENABLE();
 800229a:	4a59      	ldr	r2, [pc, #356]	; (8002400 <ADC_Stream0_Handler+0x260>)
 800229c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800229e:	f043 0310 	orr.w	r3, r3, #16
 80022a2:	62d3      	str	r3, [r2, #44]	; 0x2c
	// A dividing by 16, order 4, CIC is used. Then a 4096-entry buffer is filled, and
	// passed to the baseband interrupt routine, where it is additionally filtered with a
	// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
	//-------------------------------------------------------------------------

	k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
 80022a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022a8:	8023      	strh	r3, [r4, #0]
	asm("nop");
 80022aa:	bf00      	nop
	while(k--)
 80022ac:	f9b4 3000 	ldrsh.w	r3, [r4]
 80022b0:	f103 3cff 	add.w	ip, r3, #4294967295
 80022b4:	fa0f fc8c 	sxth.w	ip, ip
 80022b8:	f8a4 c000 	strh.w	ip, [r4]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	f000 82ef 	beq.w	80028a0 <ADC_Stream0_Handler+0x700>
 80022c2:	4b5f      	ldr	r3, [pc, #380]	; (8002440 <ADC_Stream0_Handler+0x2a0>)
 80022c4:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 80022c8:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 80024c8 <ADC_Stream0_Handler+0x328>
 80022cc:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 80022d0:	edd3 2a00 	vldr	s5, [r3]
 80022d4:	4b5b      	ldr	r3, [pc, #364]	; (8002444 <ADC_Stream0_Handler+0x2a4>)
 80022d6:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 80024cc <ADC_Stream0_Handler+0x32c>
 80022da:	edd3 8a00 	vldr	s17, [r3]
 80022de:	4b5a      	ldr	r3, [pc, #360]	; (8002448 <ADC_Stream0_Handler+0x2a8>)
 80022e0:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 80024d0 <ADC_Stream0_Handler+0x330>
 80022e4:	ed93 5a00 	vldr	s10, [r3]
 80022e8:	4b58      	ldr	r3, [pc, #352]	; (800244c <ADC_Stream0_Handler+0x2ac>)
 80022ea:	4f59      	ldr	r7, [pc, #356]	; (8002450 <ADC_Stream0_Handler+0x2b0>)
 80022ec:	edd3 fa00 	vldr	s31, [r3]
 80022f0:	4b58      	ldr	r3, [pc, #352]	; (8002454 <ADC_Stream0_Handler+0x2b4>)
 80022f2:	4e59      	ldr	r6, [pc, #356]	; (8002458 <ADC_Stream0_Handler+0x2b8>)
 80022f4:	ed93 8a00 	vldr	s16, [r3]
 80022f8:	4b58      	ldr	r3, [pc, #352]	; (800245c <ADC_Stream0_Handler+0x2bc>)
 80022fa:	ed96 7a00 	vldr	s14, [r6]
 80022fe:	edd3 5a00 	vldr	s11, [r3]
 8002302:	4b57      	ldr	r3, [pc, #348]	; (8002460 <ADC_Stream0_Handler+0x2c0>)
 8002304:	eeb0 6a47 	vmov.f32	s12, s14
 8002308:	ed99 1a00 	vldr	s2, [r9]
 800230c:	ed93 fa00 	vldr	s30, [r3]
 8002310:	4b54      	ldr	r3, [pc, #336]	; (8002464 <ADC_Stream0_Handler+0x2c4>)
 8002312:	edd8 7a00 	vldr	s15, [r8]
 8002316:	edd3 ba00 	vldr	s23, [r3]
 800231a:	4b53      	ldr	r3, [pc, #332]	; (8002468 <ADC_Stream0_Handler+0x2c8>)
 800231c:	ed9e 2a00 	vldr	s4, [lr]
 8002320:	ed93 3a00 	vldr	s6, [r3]
 8002324:	4b51      	ldr	r3, [pc, #324]	; (800246c <ADC_Stream0_Handler+0x2cc>)
 8002326:	edd7 1a00 	vldr	s3, [r7]
 800232a:	edd3 9a00 	vldr	s19, [r3]
 800232e:	4b50      	ldr	r3, [pc, #320]	; (8002470 <ADC_Stream0_Handler+0x2d0>)
 8002330:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 80024d4 <ADC_Stream0_Handler+0x334>
 8002334:	ed93 ba00 	vldr	s22, [r3]
 8002338:	4b4e      	ldr	r3, [pc, #312]	; (8002474 <ADC_Stream0_Handler+0x2d4>)
 800233a:	f8df b19c 	ldr.w	fp, [pc, #412]	; 80024d8 <ADC_Stream0_Handler+0x338>
 800233e:	edd3 3a00 	vldr	s7, [r3]
 8002342:	4b4d      	ldr	r3, [pc, #308]	; (8002478 <ADC_Stream0_Handler+0x2d8>)
 8002344:	494d      	ldr	r1, [pc, #308]	; (800247c <ADC_Stream0_Handler+0x2dc>)
 8002346:	ed93 9a00 	vldr	s18, [r3]
 800234a:	4b4d      	ldr	r3, [pc, #308]	; (8002480 <ADC_Stream0_Handler+0x2e0>)
 800234c:	4a4d      	ldr	r2, [pc, #308]	; (8002484 <ADC_Stream0_Handler+0x2e4>)
 800234e:	edd3 ea00 	vldr	s29, [r3]
 8002352:	4b4d      	ldr	r3, [pc, #308]	; (8002488 <ADC_Stream0_Handler+0x2e8>)
 8002354:	edd3 6a00 	vldr	s13, [r3]
 8002358:	4b4c      	ldr	r3, [pc, #304]	; (800248c <ADC_Stream0_Handler+0x2ec>)
 800235a:	edcd 6a01 	vstr	s13, [sp, #4]
 800235e:	edd3 ca00 	vldr	s25, [r3]
 8002362:	4b4b      	ldr	r3, [pc, #300]	; (8002490 <ADC_Stream0_Handler+0x2f0>)
 8002364:	ed93 da00 	vldr	s26, [r3]
 8002368:	4b4a      	ldr	r3, [pc, #296]	; (8002494 <ADC_Stream0_Handler+0x2f4>)
 800236a:	edd3 6a00 	vldr	s13, [r3]
 800236e:	4b4a      	ldr	r3, [pc, #296]	; (8002498 <ADC_Stream0_Handler+0x2f8>)
 8002370:	edcd 6a02 	vstr	s13, [sp, #8]
 8002374:	ed93 ca00 	vldr	s24, [r3]
 8002378:	4b48      	ldr	r3, [pc, #288]	; (800249c <ADC_Stream0_Handler+0x2fc>)
 800237a:	edd3 6a00 	vldr	s13, [r3]
 800237e:	4b48      	ldr	r3, [pc, #288]	; (80024a0 <ADC_Stream0_Handler+0x300>)
 8002380:	edcd 6a05 	vstr	s13, [sp, #20]
 8002384:	edd3 6a00 	vldr	s13, [r3]
 8002388:	4b46      	ldr	r3, [pc, #280]	; (80024a4 <ADC_Stream0_Handler+0x304>)
 800238a:	edcd 6a08 	vstr	s13, [sp, #32]
 800238e:	edd3 6a00 	vldr	s13, [r3]
 8002392:	4b45      	ldr	r3, [pc, #276]	; (80024a8 <ADC_Stream0_Handler+0x308>)
 8002394:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 8002398:	edd3 6a00 	vldr	s13, [r3]
 800239c:	4b43      	ldr	r3, [pc, #268]	; (80024ac <ADC_Stream0_Handler+0x30c>)
 800239e:	edcd 6a00 	vstr	s13, [sp]
 80023a2:	edd3 6a00 	vldr	s13, [r3]
 80023a6:	4b42      	ldr	r3, [pc, #264]	; (80024b0 <ADC_Stream0_Handler+0x310>)
 80023a8:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 80023ac:	edd3 6a00 	vldr	s13, [r3]
 80023b0:	4b40      	ldr	r3, [pc, #256]	; (80024b4 <ADC_Stream0_Handler+0x314>)
 80023b2:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 80023b6:	edd3 6a00 	vldr	s13, [r3]
 80023ba:	4b3f      	ldr	r3, [pc, #252]	; (80024b8 <ADC_Stream0_Handler+0x318>)
 80023bc:	edcd 6a06 	vstr	s13, [sp, #24]
 80023c0:	edd3 6a00 	vldr	s13, [r3]
 80023c4:	4b3d      	ldr	r3, [pc, #244]	; (80024bc <ADC_Stream0_Handler+0x31c>)
 80023c6:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 80023ca:	edd3 6a00 	vldr	s13, [r3]
 80023ce:	4b3c      	ldr	r3, [pc, #240]	; (80024c0 <ADC_Stream0_Handler+0x320>)
 80023d0:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 80023d4:	edd3 6a00 	vldr	s13, [r3]
 80023d8:	4b3a      	ldr	r3, [pc, #232]	; (80024c4 <ADC_Stream0_Handler+0x324>)
 80023da:	edcd 6a07 	vstr	s13, [sp, #28]
 80023de:	edda 6a00 	vldr	s13, [sl]
 80023e2:	f9b3 0000 	ldrsh.w	r0, [r3]
 80023e6:	4663      	mov	r3, ip
 80023e8:	edcd 6a10 	vstr	s13, [sp, #64]	; 0x40
 80023ec:	eddb 6a00 	vldr	s13, [fp]
 80023f0:	4684      	mov	ip, r0
 80023f2:	4618      	mov	r0, r3
 80023f4:	edcd 6a11 	vstr	s13, [sp, #68]	; 0x44
 80023f8:	e173      	b.n	80026e2 <ADC_Stream0_Handler+0x542>
 80023fa:	bf00      	nop
 80023fc:	240061b1 	.word	0x240061b1
 8002400:	58024400 	.word	0x58024400
 8002404:	240076e0 	.word	0x240076e0
 8002408:	24000eec 	.word	0x24000eec
 800240c:	24006128 	.word	0x24006128
 8002410:	00000000 	.word	0x00000000
 8002414:	3b000000 	.word	0x3b000000
 8002418:	240005f0 	.word	0x240005f0
 800241c:	20001800 	.word	0x20001800
 8002420:	2400ace0 	.word	0x2400ace0
 8002424:	240061ac 	.word	0x240061ac
 8002428:	20001000 	.word	0x20001000
 800242c:	2400055c 	.word	0x2400055c
 8002430:	240072c6 	.word	0x240072c6
 8002434:	24005108 	.word	0x24005108
 8002438:	240050fc 	.word	0x240050fc
 800243c:	ffff0007 	.word	0xffff0007
 8002440:	24000560 	.word	0x24000560
 8002444:	240005a8 	.word	0x240005a8
 8002448:	240005ac 	.word	0x240005ac
 800244c:	2400056c 	.word	0x2400056c
 8002450:	24000590 	.word	0x24000590
 8002454:	240005a0 	.word	0x240005a0
 8002458:	24000594 	.word	0x24000594
 800245c:	240005a4 	.word	0x240005a4
 8002460:	24000568 	.word	0x24000568
 8002464:	240005b8 	.word	0x240005b8
 8002468:	240005bc 	.word	0x240005bc
 800246c:	24000574 	.word	0x24000574
 8002470:	240005b0 	.word	0x240005b0
 8002474:	240005b4 	.word	0x240005b4
 8002478:	24000570 	.word	0x24000570
 800247c:	20001808 	.word	0x20001808
 8002480:	240005c8 	.word	0x240005c8
 8002484:	20001008 	.word	0x20001008
 8002488:	240005cc 	.word	0x240005cc
 800248c:	2400057c 	.word	0x2400057c
 8002490:	240005c0 	.word	0x240005c0
 8002494:	240005c4 	.word	0x240005c4
 8002498:	24000578 	.word	0x24000578
 800249c:	240005d8 	.word	0x240005d8
 80024a0:	240005dc 	.word	0x240005dc
 80024a4:	24000584 	.word	0x24000584
 80024a8:	240005d0 	.word	0x240005d0
 80024ac:	240005d4 	.word	0x240005d4
 80024b0:	24000580 	.word	0x24000580
 80024b4:	240005e8 	.word	0x240005e8
 80024b8:	240005ec 	.word	0x240005ec
 80024bc:	2400058c 	.word	0x2400058c
 80024c0:	240005e0 	.word	0x240005e0
 80024c4:	2400055e 	.word	0x2400055e
 80024c8:	24000598 	.word	0x24000598
 80024cc:	2400059c 	.word	0x2400059c
 80024d0:	24000564 	.word	0x24000564
 80024d4:	240005e4 	.word	0x240005e4
 80024d8:	24000588 	.word	0x24000588
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 2
		// now compute the couple of elements for the next step

		inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 80024dc:	eea8 5a84 	vfma.f32	s10, s17, s8

		inE2Rold = inER;                           inE2Iold = inEI;
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 80024e0:	0798      	lsls	r0, r3, #30
 80024e2:	eee8 5a04 	vfma.f32	s11, s16, s8
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 80024e6:	ee7f faaa 	vadd.f32	s31, s31, s21
 80024ea:	ee3f fa0a 	vadd.f32	s30, s30, s20
 80024ee:	eeaf 5aa4 	vfma.f32	s10, s31, s9
 80024f2:	eeef 5a24 	vfma.f32	s11, s30, s9
 80024f6:	ee75 6a27 	vadd.f32	s13, s10, s15
 80024fa:	ee35 6a87 	vadd.f32	s12, s11, s14
		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 80024fe:	f100 8119 	bmi.w	8002734 <ADC_Stream0_Handler+0x594>
		// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 8002502:	eeab 3a84 	vfma.f32	s6, s23, s8

		inE3Rold  = inER;                          inE3Iold  = inEI;
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 8002506:	075d      	lsls	r5, r3, #29
 8002508:	eeeb 3a04 	vfma.f32	s7, s22, s8
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 800250c:	ee79 9a8e 	vadd.f32	s19, s19, s28
 8002510:	ee39 9a2d 	vadd.f32	s18, s18, s27
 8002514:	eea9 3aa4 	vfma.f32	s6, s19, s9
 8002518:	eee9 3a24 	vfma.f32	s7, s18, s9
 800251c:	ee33 9a26 	vadd.f32	s18, s6, s13
 8002520:	ee73 9a86 	vadd.f32	s19, s7, s12
		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 8002524:	f100 8117 	bmi.w	8002756 <ADC_Stream0_Handler+0x5b6>
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 8
		// now compute the couple of elements for the next step

		inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 8002528:	ed9d 5a01 	vldr	s10, [sp, #4]

		inE4Rold = inER;                           inE4Iold = inEI;
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 800252c:	0718      	lsls	r0, r3, #28
 800252e:	eddd 5a02 	vldr	s11, [sp, #8]
 8002532:	eeae 5a84 	vfma.f32	s10, s29, s8
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 8002536:	eddd 3a04 	vldr	s7, [sp, #16]
 800253a:	eeed 5a04 	vfma.f32	s11, s26, s8
 800253e:	ed9d 3a03 	vldr	s6, [sp, #12]
 8002542:	ee7c caa3 	vadd.f32	s25, s25, s7
 8002546:	ee33 ca0c 	vadd.f32	s24, s6, s24
 800254a:	eeac 5aa4 	vfma.f32	s10, s25, s9
 800254e:	eeec 5a24 	vfma.f32	s11, s24, s9
 8002552:	ee35 ca09 	vadd.f32	s24, s10, s18
 8002556:	ee75 caa9 	vadd.f32	s25, s11, s19
		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 800255a:	f100 81a6 	bmi.w	80028aa <ADC_Stream0_Handler+0x70a>
		// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 800255e:	ed9d fa08 	vldr	s30, [sp, #32]
		inE5Rold  = inER;                          inE5Iold  = inEI;
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;



		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8002562:	f013 0010 	ands.w	r0, r3, #16
 8002566:	ed9d 3a05 	vldr	s6, [sp, #20]
 800256a:	eddd 5a00 	vldr	s11, [sp]
 800256e:	eddd fa0a 	vldr	s31, [sp, #40]	; 0x28
 8002572:	eea3 fa04 	vfma.f32	s30, s6, s8
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8002576:	ed9d 5a0d 	vldr	s10, [sp, #52]	; 0x34
 800257a:	eee5 fa84 	vfma.f32	s31, s11, s8
 800257e:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
 8002582:	ee75 5a25 	vadd.f32	s11, s10, s11
 8002586:	ed9d 5a0c 	vldr	s10, [sp, #48]	; 0x30
 800258a:	eea5 faa4 	vfma.f32	s30, s11, s9
 800258e:	eddd 5a0b 	vldr	s11, [sp, #44]	; 0x2c
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8002592:	900b      	str	r0, [sp, #44]	; 0x2c
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8002594:	ee75 5a25 	vadd.f32	s11, s10, s11
 8002598:	eee5 faa4 	vfma.f32	s31, s11, s9
 800259c:	ee3f fa0c 	vadd.f32	s30, s30, s24
 80025a0:	ed8d fa09 	vstr	s30, [sp, #36]	; 0x24
 80025a4:	ee7f faac 	vadd.f32	s31, s31, s25
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80025a8:	f040 819c 	bne.w	80028e4 <ADC_Stream0_Handler+0x744>
		// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
		// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
		// a decimation by 16. Now compute the couple of elements for the next step

		inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80025ac:	eddd 3a06 	vldr	s7, [sp, #24]
		// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
		// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

		// create a block of BSIZE*4 entries, which will be then decimated by 4

		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80025b0:	ea4f 008c 	mov.w	r0, ip, lsl #2
 80025b4:	eddd 5a0e 	vldr	s11, [sp, #56]	; 0x38
 80025b8:	ed9d 5a10 	vldr	s10, [sp, #64]	; 0x40
 80025bc:	eee3 5a84 	vfma.f32	s11, s7, s8
 80025c0:	eddd 3a07 	vldr	s7, [sp, #28]
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80025c4:	ed9d fa0f 	vldr	s30, [sp, #60]	; 0x3c
 80025c8:	eea3 5a84 	vfma.f32	s10, s7, s8
 80025cc:	eddd 3a12 	vldr	s7, [sp, #72]	; 0x48
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80025d0:	4dde      	ldr	r5, [pc, #888]	; (800294c <ADC_Stream0_Handler+0x7ac>)
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80025d2:	ee73 3a8f 	vadd.f32	s7, s7, s30
 80025d6:	ed9d fa11 	vldr	s30, [sp, #68]	; 0x44
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80025da:	4428      	add	r0, r5
 80025dc:	4ddc      	ldr	r5, [pc, #880]	; (8002950 <ADC_Stream0_Handler+0x7b0>)
 80025de:	eee3 5aa4 	vfma.f32	s11, s7, s9
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80025e2:	eddd 3a13 	vldr	s7, [sp, #76]	; 0x4c
 80025e6:	ee73 3a8f 	vadd.f32	s7, s7, s30
 80025ea:	ed9d fa09 	vldr	s30, [sp, #36]	; 0x24
 80025ee:	eea3 5aa4 	vfma.f32	s10, s7, s9
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80025f2:	eddf 3ad8 	vldr	s7, [pc, #864]	; 8002954 <ADC_Stream0_Handler+0x7b4>
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80025f6:	ee7f 5a25 	vadd.f32	s11, s30, s11
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80025fa:	ee65 5aa3 	vmul.f32	s11, s11, s7
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80025fe:	ee3f 5a85 	vadd.f32	s10, s31, s10
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8002602:	ee25 5a23 	vmul.f32	s10, s10, s7
 8002606:	ed80 5a00 	vstr	s10, [r0]
 800260a:	f10c 0001 	add.w	r0, ip, #1
 800260e:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
 8002612:	edcc 5a00 	vstr	s11, [ip]
 8002616:	fa0f fc80 	sxth.w	ip, r0
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800261a:	eddd 5a07 	vldr	s11, [sp, #28]
		//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

		if(idx < BSIZE*4)
 800261e:	f5bc 6f00 	cmp.w	ip, #2048	; 0x800
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002622:	edcd 5a10 	vstr	s11, [sp, #64]	; 0x40
		if(idx < BSIZE*4)
 8002626:	f2c0 81d3 	blt.w	80029d0 <ADC_Stream0_Handler+0x830>
#endif


			// generate now an interrupt to signal the base band processing routine that it has a new buffer

		EXTI->SWIER1 |= GPIO_PIN_14;
 800262a:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800262e:	eddd 3a06 	vldr	s7, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002632:	eddd 5a00 	vldr	s11, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002636:	eeb0 5a68 	vmov.f32	s10, s17
		EXTI->SWIER1 |= GPIO_PIN_14;
 800263a:	68a8      	ldr	r0, [r5, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800263c:	eef0 8a67 	vmov.f32	s17, s15
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002640:	ed8d da02 	vstr	s26, [sp, #8]
 8002644:	eeb0 da69 	vmov.f32	s26, s19
 8002648:	edcd ea01 	vstr	s29, [sp, #4]
 800264c:	eef0 ea49 	vmov.f32	s29, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002650:	edcd 3a0e 	vstr	s7, [sp, #56]	; 0x38
		EXTI->SWIER1 |= GPIO_PIN_14;
 8002654:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002658:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800265c:	eef0 3a4b 	vmov.f32	s7, s22
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002660:	ed8d 3a08 	vstr	s6, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002664:	eef0 5a48 	vmov.f32	s11, s16
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002668:	eeb0 3a6b 	vmov.f32	s6, s23
		idx = 0;
 800266c:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002670:	eeb0 ba46 	vmov.f32	s22, s12
		inE6Rold = inER;                           inE6Iold = inEI;
 8002674:	ed9d 6a13 	vldr	s12, [sp, #76]	; 0x4c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002678:	eef0 ba66 	vmov.f32	s23, s13
		inE6Rold = inER;                           inE6Iold = inEI;
 800267c:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002680:	eeb0 8a47 	vmov.f32	s16, s14
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8002684:	ed9d 7a0c 	vldr	s14, [sp, #48]	; 0x30
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002688:	edcd fa07 	vstr	s31, [sp, #28]
 800268c:	ed8d fa06 	vstr	s30, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002690:	edcd ca00 	vstr	s25, [sp]
 8002694:	ed8d ca05 	vstr	s24, [sp, #20]
		EXTI->SWIER1 |= GPIO_PIN_14;
 8002698:	60a8      	str	r0, [r5, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 800269a:	ed8d 6a11 	vstr	s12, [sp, #68]	; 0x44
 800269e:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80026a2:	ed8d 7a0b 	vstr	s14, [sp, #44]	; 0x2c
 80026a6:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 80026aa:	edcd 7a09 	vstr	s15, [sp, #36]	; 0x24
		inE3Rold  = inER;                          inE3Iold  = inEI;
 80026ae:	eeb0 9a6d 	vmov.f32	s18, s27
		inE4Rold = inER;                           inE4Iold = inEI;
 80026b2:	ed9d ca03 	vldr	s24, [sp, #12]
		inE3Rold  = inER;                          inE3Iold  = inEI;
 80026b6:	eef0 9a4e 	vmov.f32	s19, s28
		inE4Rold = inER;                           inE4Iold = inEI;
 80026ba:	eddd ca04 	vldr	s25, [sp, #16]
		inE2Rold = inER;                           inE2Iold = inEI;
 80026be:	eeb0 fa4a 	vmov.f32	s30, s20
 80026c2:	eef0 fa6a 	vmov.f32	s31, s21
	while(k--)
 80026c6:	3b01      	subs	r3, #1
 80026c8:	eef0 7a41 	vmov.f32	s15, s2
 80026cc:	eeb0 6a61 	vmov.f32	s12, s3
 80026d0:	3108      	adds	r1, #8
 80026d2:	b218      	sxth	r0, r3
 80026d4:	3208      	adds	r2, #8
 80026d6:	1c43      	adds	r3, r0, #1
 80026d8:	d05a      	beq.n	8002790 <ADC_Stream0_Handler+0x5f0>
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 80026da:	eef0 1a60 	vmov.f32	s3, s1
 80026de:	eeb0 1a40 	vmov.f32	s2, s0
 80026e2:	eeb0 7a42 	vmov.f32	s14, s4
 80026e6:	ed11 0a01 	vldr	s0, [r1, #-4]
 80026ea:	ed11 2a02 	vldr	s4, [r1, #-8]
 80026ee:	eef0 6a62 	vmov.f32	s13, s5
 80026f2:	ed52 0a01 	vldr	s1, [r2, #-4]
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 80026f6:	07c5      	lsls	r5, r0, #31
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 80026f8:	ee72 2a07 	vadd.f32	s5, s4, s14
 80026fc:	b283      	uxth	r3, r0
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 80026fe:	eeb0 7a40 	vmov.f32	s14, s0
 8002702:	eea1 7a04 	vfma.f32	s14, s2, s8
 8002706:	eea2 7aa4 	vfma.f32	s14, s5, s9
 800270a:	ed52 2a02 	vldr	s5, [r2, #-8]
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 800270e:	ee76 6aa2 	vadd.f32	s13, s13, s5
 8002712:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002716:	eeb0 7a60 	vmov.f32	s14, s1
 800271a:	eea1 7a84 	vfma.f32	s14, s3, s8
 800271e:	eea6 7aa4 	vfma.f32	s14, s13, s9
 8002722:	ee36 7a07 	vadd.f32	s14, s12, s14
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8002726:	f57f aed9 	bpl.w	80024dc <ADC_Stream0_Handler+0x33c>
			tmp1R = outR; tmp1I = outI;  // save the even element produced
 800272a:	eeb0 aa47 	vmov.f32	s20, s14
 800272e:	eef0 aa67 	vmov.f32	s21, s15
 8002732:	e7c8      	b.n	80026c6 <ADC_Stream0_Handler+0x526>
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002734:	eef0 5a48 	vmov.f32	s11, s16
 8002738:	eeb0 5a68 	vmov.f32	s10, s17
 800273c:	eeb0 8a47 	vmov.f32	s16, s14
 8002740:	eef0 8a67 	vmov.f32	s17, s15
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 8002744:	eef0 da46 	vmov.f32	s27, s12
 8002748:	eeb0 ea66 	vmov.f32	s28, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 800274c:	eeb0 fa4a 	vmov.f32	s30, s20
 8002750:	eef0 fa6a 	vmov.f32	s31, s21
 8002754:	e7b7      	b.n	80026c6 <ADC_Stream0_Handler+0x526>
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002756:	eef0 3a4b 	vmov.f32	s7, s22
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 800275a:	edcd 9a03 	vstr	s19, [sp, #12]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800275e:	eeb0 3a6b 	vmov.f32	s6, s23
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8002762:	ed8d 9a04 	vstr	s18, [sp, #16]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002766:	eef0 5a48 	vmov.f32	s11, s16
 800276a:	eeb0 5a68 	vmov.f32	s10, s17
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800276e:	eeb0 ba46 	vmov.f32	s22, s12
 8002772:	eef0 ba66 	vmov.f32	s23, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002776:	eeb0 8a47 	vmov.f32	s16, s14
 800277a:	eef0 8a67 	vmov.f32	s17, s15
		inE3Rold  = inER;                          inE3Iold  = inEI;
 800277e:	eeb0 9a6d 	vmov.f32	s18, s27
 8002782:	eef0 9a4e 	vmov.f32	s19, s28
		inE2Rold = inER;                           inE2Iold = inEI;
 8002786:	eeb0 fa4a 	vmov.f32	s30, s20
 800278a:	eef0 fa6a 	vmov.f32	s31, s21
 800278e:	e79a      	b.n	80026c6 <ADC_Stream0_Handler+0x526>
 8002790:	4603      	mov	r3, r0
 8002792:	4660      	mov	r0, ip
 8002794:	eddd 7a01 	vldr	s15, [sp, #4]
 8002798:	469c      	mov	ip, r3
 800279a:	4b6f      	ldr	r3, [pc, #444]	; (8002958 <ADC_Stream0_Handler+0x7b8>)
 800279c:	ed89 0a00 	vstr	s0, [r9]
 80027a0:	edc3 2a00 	vstr	s5, [r3]
 80027a4:	4b6d      	ldr	r3, [pc, #436]	; (800295c <ADC_Stream0_Handler+0x7bc>)
 80027a6:	ed88 1a00 	vstr	s2, [r8]
 80027aa:	edc3 8a00 	vstr	s17, [r3]
 80027ae:	4b6c      	ldr	r3, [pc, #432]	; (8002960 <ADC_Stream0_Handler+0x7c0>)
 80027b0:	ed8e 2a00 	vstr	s4, [lr]
 80027b4:	ed83 5a00 	vstr	s10, [r3]
 80027b8:	4b6a      	ldr	r3, [pc, #424]	; (8002964 <ADC_Stream0_Handler+0x7c4>)
 80027ba:	edc7 0a00 	vstr	s1, [r7]
 80027be:	edc3 fa00 	vstr	s31, [r3]
 80027c2:	4b69      	ldr	r3, [pc, #420]	; (8002968 <ADC_Stream0_Handler+0x7c8>)
 80027c4:	edc6 1a00 	vstr	s3, [r6]
 80027c8:	ed83 8a00 	vstr	s16, [r3]
 80027cc:	4b67      	ldr	r3, [pc, #412]	; (800296c <ADC_Stream0_Handler+0x7cc>)
 80027ce:	edc3 5a00 	vstr	s11, [r3]
 80027d2:	4b67      	ldr	r3, [pc, #412]	; (8002970 <ADC_Stream0_Handler+0x7d0>)
 80027d4:	ed83 fa00 	vstr	s30, [r3]
 80027d8:	4b66      	ldr	r3, [pc, #408]	; (8002974 <ADC_Stream0_Handler+0x7d4>)
 80027da:	edc3 ba00 	vstr	s23, [r3]
 80027de:	4b66      	ldr	r3, [pc, #408]	; (8002978 <ADC_Stream0_Handler+0x7d8>)
 80027e0:	ed83 3a00 	vstr	s6, [r3]
 80027e4:	4b65      	ldr	r3, [pc, #404]	; (800297c <ADC_Stream0_Handler+0x7dc>)
 80027e6:	edc3 9a00 	vstr	s19, [r3]
 80027ea:	4b65      	ldr	r3, [pc, #404]	; (8002980 <ADC_Stream0_Handler+0x7e0>)
 80027ec:	ed83 ba00 	vstr	s22, [r3]
 80027f0:	4b64      	ldr	r3, [pc, #400]	; (8002984 <ADC_Stream0_Handler+0x7e4>)
 80027f2:	edc3 3a00 	vstr	s7, [r3]
 80027f6:	4b64      	ldr	r3, [pc, #400]	; (8002988 <ADC_Stream0_Handler+0x7e8>)
 80027f8:	ed83 9a00 	vstr	s18, [r3]
 80027fc:	4b63      	ldr	r3, [pc, #396]	; (800298c <ADC_Stream0_Handler+0x7ec>)
 80027fe:	edc3 ea00 	vstr	s29, [r3]
 8002802:	4b63      	ldr	r3, [pc, #396]	; (8002990 <ADC_Stream0_Handler+0x7f0>)
 8002804:	edc3 7a00 	vstr	s15, [r3]
 8002808:	4b62      	ldr	r3, [pc, #392]	; (8002994 <ADC_Stream0_Handler+0x7f4>)
 800280a:	eddd 7a02 	vldr	s15, [sp, #8]
 800280e:	edc3 ca00 	vstr	s25, [r3]
 8002812:	4b61      	ldr	r3, [pc, #388]	; (8002998 <ADC_Stream0_Handler+0x7f8>)
 8002814:	ed83 da00 	vstr	s26, [r3]
 8002818:	4b60      	ldr	r3, [pc, #384]	; (800299c <ADC_Stream0_Handler+0x7fc>)
 800281a:	edc3 7a00 	vstr	s15, [r3]
 800281e:	4b60      	ldr	r3, [pc, #384]	; (80029a0 <ADC_Stream0_Handler+0x800>)
 8002820:	eddd 7a05 	vldr	s15, [sp, #20]
 8002824:	ed83 ca00 	vstr	s24, [r3]
 8002828:	4b5e      	ldr	r3, [pc, #376]	; (80029a4 <ADC_Stream0_Handler+0x804>)
 800282a:	edc3 7a00 	vstr	s15, [r3]
 800282e:	eddd 7a08 	vldr	s15, [sp, #32]
 8002832:	4b5d      	ldr	r3, [pc, #372]	; (80029a8 <ADC_Stream0_Handler+0x808>)
 8002834:	edc3 7a00 	vstr	s15, [r3]
 8002838:	4b5c      	ldr	r3, [pc, #368]	; (80029ac <ADC_Stream0_Handler+0x80c>)
 800283a:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 800283e:	edc3 7a00 	vstr	s15, [r3]
 8002842:	eddd 7a00 	vldr	s15, [sp]
 8002846:	4b5a      	ldr	r3, [pc, #360]	; (80029b0 <ADC_Stream0_Handler+0x810>)
 8002848:	f8a4 c000 	strh.w	ip, [r4]
 800284c:	edc3 7a00 	vstr	s15, [r3]
 8002850:	4b58      	ldr	r3, [pc, #352]	; (80029b4 <ADC_Stream0_Handler+0x814>)
 8002852:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8002856:	edc3 7a00 	vstr	s15, [r3]
 800285a:	4b57      	ldr	r3, [pc, #348]	; (80029b8 <ADC_Stream0_Handler+0x818>)
 800285c:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 8002860:	edc3 7a00 	vstr	s15, [r3]
 8002864:	4b55      	ldr	r3, [pc, #340]	; (80029bc <ADC_Stream0_Handler+0x81c>)
 8002866:	eddd 7a06 	vldr	s15, [sp, #24]
 800286a:	edc3 7a00 	vstr	s15, [r3]
 800286e:	4b54      	ldr	r3, [pc, #336]	; (80029c0 <ADC_Stream0_Handler+0x820>)
 8002870:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 8002874:	edc3 7a00 	vstr	s15, [r3]
 8002878:	4b52      	ldr	r3, [pc, #328]	; (80029c4 <ADC_Stream0_Handler+0x824>)
 800287a:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 800287e:	edc3 7a00 	vstr	s15, [r3]
 8002882:	4b51      	ldr	r3, [pc, #324]	; (80029c8 <ADC_Stream0_Handler+0x828>)
 8002884:	eddd 7a07 	vldr	s15, [sp, #28]
 8002888:	8018      	strh	r0, [r3, #0]
 800288a:	4b50      	ldr	r3, [pc, #320]	; (80029cc <ADC_Stream0_Handler+0x82c>)
 800288c:	edc3 7a00 	vstr	s15, [r3]
 8002890:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 8002894:	edca 7a00 	vstr	s15, [sl]
 8002898:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 800289c:	edcb 7a00 	vstr	s15, [fp]
		}

		// LED_YELLOW_OFF;

	}
 80028a0:	b015      	add	sp, #84	; 0x54
 80028a2:	ecbd 8b10 	vpop	{d8-d15}
 80028a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80028aa:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80028ae:	ed8d da02 	vstr	s26, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80028b2:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80028b6:	edcd ea01 	vstr	s29, [sp, #4]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80028ba:	eef0 5a48 	vmov.f32	s11, s16
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 80028be:	edcd ca0c 	vstr	s25, [sp, #48]	; 0x30
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80028c2:	eeb0 5a68 	vmov.f32	s10, s17
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 80028c6:	ed8d ca0d 	vstr	s24, [sp, #52]	; 0x34
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80028ca:	eeb0 da69 	vmov.f32	s26, s19
 80028ce:	eef0 ea49 	vmov.f32	s29, s18
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80028d2:	eeb0 ba46 	vmov.f32	s22, s12
 80028d6:	eef0 ba66 	vmov.f32	s23, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80028da:	eeb0 8a47 	vmov.f32	s16, s14
 80028de:	eef0 8a67 	vmov.f32	s17, s15
 80028e2:	e6e4      	b.n	80026ae <ADC_Stream0_Handler+0x50e>
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80028e4:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80028e8:	eef0 3a4b 	vmov.f32	s7, s22
 80028ec:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80028f0:	ed8d da02 	vstr	s26, [sp, #8]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80028f4:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80028f8:	eeb0 da69 	vmov.f32	s26, s19
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80028fc:	eddd 5a05 	vldr	s11, [sp, #20]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002900:	eeb0 ba46 	vmov.f32	s22, s12
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002904:	edcd ea01 	vstr	s29, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002908:	eef0 ba66 	vmov.f32	s23, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800290c:	edcd 5a08 	vstr	s11, [sp, #32]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002910:	eef0 ea49 	vmov.f32	s29, s18
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002914:	eef0 5a48 	vmov.f32	s11, s16
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002918:	edcd ca00 	vstr	s25, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800291c:	eeb0 8a47 	vmov.f32	s16, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002920:	ed8d ca05 	vstr	s24, [sp, #20]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002924:	eeb0 5a68 	vmov.f32	s10, s17
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8002928:	edcd fa13 	vstr	s31, [sp, #76]	; 0x4c
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800292c:	eef0 8a67 	vmov.f32	s17, s15
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8002930:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8002934:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8002938:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 800293c:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
 8002940:	e6b1      	b.n	80026a6 <ADC_Stream0_Handler+0x506>
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 8002942:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8002946:	1c51      	adds	r1, r2, #1
 8002948:	e49c      	b.n	8002284 <ADC_Stream0_Handler+0xe4>
 800294a:	bf00      	nop
 800294c:	2000d800 	.word	0x2000d800
 8002950:	2000f800 	.word	0x2000f800
 8002954:	34000000 	.word	0x34000000
 8002958:	24000560 	.word	0x24000560
 800295c:	240005a8 	.word	0x240005a8
 8002960:	240005ac 	.word	0x240005ac
 8002964:	2400056c 	.word	0x2400056c
 8002968:	240005a0 	.word	0x240005a0
 800296c:	240005a4 	.word	0x240005a4
 8002970:	24000568 	.word	0x24000568
 8002974:	240005b8 	.word	0x240005b8
 8002978:	240005bc 	.word	0x240005bc
 800297c:	24000574 	.word	0x24000574
 8002980:	240005b0 	.word	0x240005b0
 8002984:	240005b4 	.word	0x240005b4
 8002988:	24000570 	.word	0x24000570
 800298c:	240005c8 	.word	0x240005c8
 8002990:	240005cc 	.word	0x240005cc
 8002994:	2400057c 	.word	0x2400057c
 8002998:	240005c0 	.word	0x240005c0
 800299c:	240005c4 	.word	0x240005c4
 80029a0:	24000578 	.word	0x24000578
 80029a4:	240005d8 	.word	0x240005d8
 80029a8:	240005dc 	.word	0x240005dc
 80029ac:	24000584 	.word	0x24000584
 80029b0:	240005d0 	.word	0x240005d0
 80029b4:	240005d4 	.word	0x240005d4
 80029b8:	24000580 	.word	0x24000580
 80029bc:	240005e8 	.word	0x240005e8
 80029c0:	240005ec 	.word	0x240005ec
 80029c4:	2400058c 	.word	0x2400058c
 80029c8:	2400055e 	.word	0x2400055e
 80029cc:	240005e0 	.word	0x240005e0
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80029d0:	eddd 5a06 	vldr	s11, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80029d4:	eeb0 5a68 	vmov.f32	s10, s17
 80029d8:	eef0 8a67 	vmov.f32	s17, s15
		inE6Rold = inER;                           inE6Iold = inEI;
 80029dc:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80029e0:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80029e4:	eef0 3a4b 	vmov.f32	s7, s22
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029e8:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80029ec:	eeb0 3a6b 	vmov.f32	s6, s23
		inE6Rold = inER;                           inE6Iold = inEI;
 80029f0:	edcd 7a11 	vstr	s15, [sp, #68]	; 0x44
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80029f4:	eeb0 ba46 	vmov.f32	s22, s12
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029f8:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80029fc:	eef0 ba66 	vmov.f32	s23, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002a00:	eddd 5a05 	vldr	s11, [sp, #20]
		inE6Rold = inER;                           inE6Iold = inEI;
 8002a04:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002a08:	edcd 5a08 	vstr	s11, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002a0c:	eef0 5a48 	vmov.f32	s11, s16
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002a10:	ed9d 8a09 	vldr	s16, [sp, #36]	; 0x24
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002a14:	ed8d da02 	vstr	s26, [sp, #8]
 8002a18:	eeb0 da69 	vmov.f32	s26, s19
 8002a1c:	edcd ea01 	vstr	s29, [sp, #4]
 8002a20:	eef0 ea49 	vmov.f32	s29, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002a24:	ed8d 8a06 	vstr	s16, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002a28:	eeb0 8a47 	vmov.f32	s16, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002a2c:	edcd fa07 	vstr	s31, [sp, #28]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002a30:	edcd ca00 	vstr	s25, [sp]
 8002a34:	ed8d ca05 	vstr	s24, [sp, #20]
		inE6Rold = inER;                           inE6Iold = inEI;
 8002a38:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 8002a3c:	e77c      	b.n	8002938 <ADC_Stream0_Handler+0x798>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
 8002a3e:	4a06      	ldr	r2, [pc, #24]	; (8002a58 <ADC_Stream0_Handler+0x8b8>)
 8002a40:	4b06      	ldr	r3, [pc, #24]	; (8002a5c <ADC_Stream0_Handler+0x8bc>)
 8002a42:	ed92 0a00 	vldr	s0, [r2]
 8002a46:	edd3 7a00 	vldr	s15, [r3]
 8002a4a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002a4e:	f000 f807 	bl	8002a60 <SDR_ComputeLO>
 8002a52:	f7ff bbc2 	b.w	80021da <ADC_Stream0_Handler+0x3a>
 8002a56:	bf00      	nop
 8002a58:	24006128 	.word	0x24006128
 8002a5c:	24007af4 	.word	0x24007af4

08002a60 <SDR_ComputeLO>:

#include <arm_const_structs.h>

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 8002a60:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
	static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f,
			ypi, ypq, tmpi, gain=1.f;

	if (oldfreq != freq)
 8002a62:	4b50      	ldr	r3, [pc, #320]	; (8002ba4 <SDR_ComputeLO+0x144>)
 8002a64:	edd3 7a00 	vldr	s15, [r3]
 8002a68:	eef4 7a40 	vcmp.f32	s15, s0
{
 8002a6c:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 8002a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a74:	d173      	bne.n	8002b5e <SDR_ComputeLO+0xfe>
	// Coupled Quadrature Oscillator with level stabilization
	while(k)
	{                    
		// loop partially unrolled for performance

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002a76:	4a4c      	ldr	r2, [pc, #304]	; (8002ba8 <SDR_ComputeLO+0x148>)
 8002a78:	4b4c      	ldr	r3, [pc, #304]	; (8002bac <SDR_ComputeLO+0x14c>)
 8002a7a:	ed92 8a00 	vldr	s16, [r2]
 8002a7e:	ed93 7a00 	vldr	s14, [r3]
 8002a82:	4d4b      	ldr	r5, [pc, #300]	; (8002bb0 <SDR_ComputeLO+0x150>)
 8002a84:	4c4b      	ldr	r4, [pc, #300]	; (8002bb4 <SDR_ComputeLO+0x154>)
 8002a86:	484c      	ldr	r0, [pc, #304]	; (8002bb8 <SDR_ComputeLO+0x158>)
 8002a88:	4b4c      	ldr	r3, [pc, #304]	; (8002bbc <SDR_ComputeLO+0x15c>)
 8002a8a:	edd5 5a00 	vldr	s11, [r5]
 8002a8e:	edd4 7a00 	vldr	s15, [r4]
 8002a92:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 8002a96:	edd0 6a00 	vldr	s13, [r0]
 8002a9a:	4a49      	ldr	r2, [pc, #292]	; (8002bc0 <SDR_ComputeLO+0x160>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002a9c:	ee27 6a88 	vmul.f32	s12, s15, s16
	while(k)
 8002aa0:	3210      	adds	r2, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002aa2:	ee67 7a67 	vnmul.f32	s15, s14, s15
	while(k)
 8002aa6:	3310      	adds	r3, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002aa8:	eea5 6a87 	vfma.f32	s12, s11, s14
	while(k)
 8002aac:	428b      	cmp	r3, r1
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002aae:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002ab2:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ab6:	ee67 7aa6 	vmul.f32	s15, s15, s13
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002aba:	ee26 5a08 	vmul.f32	s10, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002abe:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ac2:	ee67 5a46 	vnmul.f32	s11, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ac6:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002aca:	eea7 5a87 	vfma.f32	s10, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ace:	eee7 5a88 	vfma.f32	s11, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002ad2:	ee26 5a85 	vmul.f32	s10, s13, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ad6:	ee66 5aa5 	vmul.f32	s11, s13, s11
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002ada:	ee25 6a08 	vmul.f32	s12, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002ade:	ed02 5a07 	vstr	s10, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ae2:	ee67 7a45 	vnmul.f32	s15, s14, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ae6:	ed43 5a07 	vstr	s11, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002aea:	eea5 6a87 	vfma.f32	s12, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002aee:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002af2:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002af6:	ee66 7aa7 	vmul.f32	s15, s13, s15
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002afa:	ee66 5a08 	vmul.f32	s11, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002afe:	ed02 6a06 	vstr	s12, [r2, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b02:	ee27 5a46 	vnmul.f32	s10, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b06:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b0a:	eeb0 6a65 	vmov.f32	s12, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b0e:	eea7 5a88 	vfma.f32	s10, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b12:	eea7 6a87 	vfma.f32	s12, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b16:	ee66 5a85 	vmul.f32	s11, s13, s10
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b1a:	ee66 7a86 	vmul.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b1e:	ed43 5a05 	vstr	s11, [r3, #-20]	; 0xffffffec
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b22:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 8002b26:	d1b9      	bne.n	8002a9c <SDR_ComputeLO+0x3c>
		ym1i = tmpi;

		k--;
	}
	// compute the gain to be applied to stabilize the level
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8002b28:	ee66 6a06 	vmul.f32	s13, s12, s12
 8002b2c:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002bc4 <SDR_ComputeLO+0x164>
 8002b30:	edc4 7a00 	vstr	s15, [r4]
 8002b34:	eddf 4a24 	vldr	s9, [pc, #144]	; 8002bc8 <SDR_ComputeLO+0x168>
 8002b38:	eee5 6a05 	vfma.f32	s13, s10, s10
 8002b3c:	4a23      	ldr	r2, [pc, #140]	; (8002bcc <SDR_ComputeLO+0x16c>)
 8002b3e:	4b24      	ldr	r3, [pc, #144]	; (8002bd0 <SDR_ComputeLO+0x170>)
 8002b40:	edc5 5a00 	vstr	s11, [r5]
 8002b44:	ed82 5a00 	vstr	s10, [r2]
 8002b48:	ed83 6a00 	vstr	s12, [r3]
 8002b4c:	ee77 7a66 	vsub.f32	s15, s14, s13
}	
 8002b50:	ecbd 8b04 	vpop	{d8-d9}
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8002b54:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8002b58:	edc0 7a00 	vstr	s15, [r0]
}	
 8002b5c:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002b5e:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8002bd4 <SDR_ComputeLO+0x174>
 8002b62:	4a1d      	ldr	r2, [pc, #116]	; (8002bd8 <SDR_ComputeLO+0x178>)
 8002b64:	ee60 7a27 	vmul.f32	s15, s0, s15
		oldfreq  =  freq;
 8002b68:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002b6c:	ed92 7a00 	vldr	s14, [r2]
 8002b70:	ee87 9a87 	vdiv.f32	s18, s15, s14
 8002b74:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 8002b78:	eeb0 0b49 	vmov.f64	d0, d9
 8002b7c:	f012 f8e0 	bl	8014d40 <cos>
 8002b80:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 8002b84:	4b08      	ldr	r3, [pc, #32]	; (8002ba8 <SDR_ComputeLO+0x148>)
		sintheta = -sin(TWOPI * freq / SamplingRate);
 8002b86:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002b8a:	ed83 8a00 	vstr	s16, [r3]
		sintheta = -sin(TWOPI * freq / SamplingRate);
 8002b8e:	f012 f923 	bl	8014dd8 <sin>
 8002b92:	eeb7 7bc0 	vcvt.f32.f64	s14, d0
 8002b96:	4b05      	ldr	r3, [pc, #20]	; (8002bac <SDR_ComputeLO+0x14c>)
 8002b98:	eeb1 7a47 	vneg.f32	s14, s14
 8002b9c:	ed83 7a00 	vstr	s14, [r3]
 8002ba0:	e76f      	b.n	8002a82 <SDR_ComputeLO+0x22>
 8002ba2:	bf00      	nop
 8002ba4:	24000204 	.word	0x24000204
 8002ba8:	240005f4 	.word	0x240005f4
 8002bac:	240005fc 	.word	0x240005fc
 8002bb0:	24000208 	.word	0x24000208
 8002bb4:	24000610 	.word	0x24000610
 8002bb8:	24000200 	.word	0x24000200
 8002bbc:	24005938 	.word	0x24005938
 8002bc0:	24005138 	.word	0x24005138
 8002bc4:	46000200 	.word	0x46000200
 8002bc8:	39000000 	.word	0x39000000
 8002bcc:	24000614 	.word	0x24000614
 8002bd0:	24000618 	.word	0x24000618
 8002bd4:	40c90fdb 	.word	0x40c90fdb
 8002bd8:	24006150 	.word	0x24006150

08002bdc <SDR_2R_toC_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time
	while(blkCnt)
 8002bdc:	089b      	lsrs	r3, r3, #2
 8002bde:	d028      	beq.n	8002c32 <SDR_2R_toC_f32+0x56>
 8002be0:	3010      	adds	r0, #16
 8002be2:	3110      	adds	r1, #16
 8002be4:	3220      	adds	r2, #32
	{
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002be6:	f850 cc10 	ldr.w	ip, [r0, #-16]
	while(blkCnt)
 8002bea:	3110      	adds	r1, #16
 8002bec:	3010      	adds	r0, #16
 8002bee:	3b01      	subs	r3, #1
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002bf0:	f842 cc20 	str.w	ip, [r2, #-32]
	while(blkCnt)
 8002bf4:	f102 0220 	add.w	r2, r2, #32
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002bf8:	f851 cc20 	ldr.w	ip, [r1, #-32]
 8002bfc:	f842 cc3c 	str.w	ip, [r2, #-60]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002c00:	f850 cc1c 	ldr.w	ip, [r0, #-28]
 8002c04:	f842 cc38 	str.w	ip, [r2, #-56]
 8002c08:	f851 cc1c 	ldr.w	ip, [r1, #-28]
 8002c0c:	f842 cc34 	str.w	ip, [r2, #-52]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002c10:	f850 cc18 	ldr.w	ip, [r0, #-24]
 8002c14:	f842 cc30 	str.w	ip, [r2, #-48]
 8002c18:	f851 cc18 	ldr.w	ip, [r1, #-24]
 8002c1c:	f842 cc2c 	str.w	ip, [r2, #-44]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002c20:	f850 cc14 	ldr.w	ip, [r0, #-20]
 8002c24:	f842 cc28 	str.w	ip, [r2, #-40]
 8002c28:	f851 cc14 	ldr.w	ip, [r1, #-20]
 8002c2c:	f842 cc24 	str.w	ip, [r2, #-36]
	while(blkCnt)
 8002c30:	d1d9      	bne.n	8002be6 <SDR_2R_toC_f32+0xa>

		blkCnt--;
	}
}
 8002c32:	4770      	bx	lr

08002c34 <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 8002c34:	4b35      	ldr	r3, [pc, #212]	; (8002d0c <SDR_downconvert_f32+0xd8>)
	float  tmp1, tmp2, tmp3, tmp4, *LOI=LO_R, *LOR=LO_I;
	uint16_t *pt = signal;

	// loop Unrolling
	blkCnt = BSIZE >> 2u;   // loop unrolling.  Compute 4 outputs at a time
	while(blkCnt)
 8002c36:	3110      	adds	r1, #16
 8002c38:	3210      	adds	r2, #16
 8002c3a:	3008      	adds	r0, #8
		tmp2=((*(pt+1)-offset)) / 2048.f;
		tmp1 = tmp2;
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3 = tmp4;
#else
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002c3c:	eddf 5a34 	vldr	s11, [pc, #208]	; 8002d10 <SDR_downconvert_f32+0xdc>
 8002c40:	f503 6c00 	add.w	ip, r3, #2048	; 0x800
{
 8002c44:	b510      	push	{r4, lr}
 8002c46:	4c33      	ldr	r4, [pc, #204]	; (8002d14 <SDR_downconvert_f32+0xe0>)
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002c48:	f830 ec08 	ldrh.w	lr, [r0, #-8]
	while(blkCnt)
 8002c4c:	3110      	adds	r1, #16
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002c4e:	ed13 5a04 	vldr	s10, [r3, #-16]
	while(blkCnt)
 8002c52:	3410      	adds	r4, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002c54:	ee06 ea10 	vmov	s12, lr
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002c58:	f830 ec06 	ldrh.w	lr, [r0, #-6]
	while(blkCnt)
 8002c5c:	3310      	adds	r3, #16
 8002c5e:	3210      	adds	r2, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002c60:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002c64:	ee06 ea90 	vmov	s13, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002c68:	f830 ec02 	ldrh.w	lr, [r0, #-2]
	while(blkCnt)
 8002c6c:	4563      	cmp	r3, ip
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002c6e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	while(blkCnt)
 8002c72:	f100 0008 	add.w	r0, r0, #8
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002c76:	ee36 6a40 	vsub.f32	s12, s12, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002c7a:	ee07 ea90 	vmov	s15, lr
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002c7e:	f830 ec0c 	ldrh.w	lr, [r0, #-12]
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002c82:	ee76 6ac0 	vsub.f32	s13, s13, s0
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002c86:	ee26 6a25 	vmul.f32	s12, s12, s11
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002c8a:	ee07 ea10 	vmov	s14, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002c8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002c92:	ee66 6aa5 	vmul.f32	s13, s13, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002c96:	ee25 5a06 	vmul.f32	s10, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002c9a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002c9e:	ee77 7ac0 	vsub.f32	s15, s15, s0
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002ca2:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8002ca6:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002caa:	ee37 7a40 	vsub.f32	s14, s14, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002cae:	ee67 7aa5 	vmul.f32	s15, s15, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002cb2:	ee25 6a06 	vmul.f32	s12, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002cb6:	ee27 7a25 	vmul.f32	s14, s14, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002cba:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		*zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 8002cbe:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8002cc2:	ee26 6a26 	vmul.f32	s12, s12, s13
 8002cc6:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8002cca:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 8002cce:	ee66 6a26 	vmul.f32	s13, s12, s13
 8002cd2:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		*zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8002cd6:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8002cda:	ee66 6a87 	vmul.f32	s13, s13, s14
 8002cde:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 8002ce2:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8002ce6:	ee26 7a87 	vmul.f32	s14, s13, s14
 8002cea:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		*zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8002cee:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
 8002cf2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cf6:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8002cfa:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 8002cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d02:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(blkCnt)
 8002d06:	d19f      	bne.n	8002c48 <SDR_downconvert_f32+0x14>
		pt += 4;
		blkCnt--;
	}	
}
 8002d08:	bd10      	pop	{r4, pc}
 8002d0a:	bf00      	nop
 8002d0c:	24005138 	.word	0x24005138
 8002d10:	3a000000 	.word	0x3a000000
 8002d14:	24005938 	.word	0x24005938

08002d18 <SDR_float_to_DAC_audio>:
	short *AudioBuffer;

	AudioBuffer = pDst;

	/* loop Unrolling */
	blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8002d18:	0893      	lsrs	r3, r2, #2
	while(blkCnt--)
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d058      	beq.n	8002dd0 <SDR_float_to_DAC_audio+0xb8>
 8002d1e:	f103 3cff 	add.w	ip, r3, #4294967295
	{
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d22:	4b36      	ldr	r3, [pc, #216]	; (8002dfc <SDR_float_to_DAC_audio+0xe4>)
 8002d24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002d28:	fa1f fc8c 	uxth.w	ip, ip
 8002d2c:	edd3 7a00 	vldr	s15, [r3]
 8002d30:	f100 0310 	add.w	r3, r0, #16
 8002d34:	3020      	adds	r0, #32
 8002d36:	eb00 1c0c 	add.w	ip, r0, ip, lsl #4
 8002d3a:	f101 0008 	add.w	r0, r1, #8
{
 8002d3e:	b500      	push	{lr}
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d40:	eeb0 5a47 	vmov.f32	s10, s14
 8002d44:	ed53 5a04 	vldr	s11, [r3, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d48:	ed13 6a03 	vldr	s12, [r3, #-12]
	while(blkCnt--)
 8002d4c:	3008      	adds	r0, #8
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d4e:	ed53 6a02 	vldr	s13, [r3, #-8]
	while(blkCnt--)
 8002d52:	3310      	adds	r3, #16
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d54:	eea5 5aa7 	vfma.f32	s10, s11, s15
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d58:	ed53 4a05 	vldr	s9, [r3, #-20]	; 0xffffffec
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d5c:	eef0 5a47 	vmov.f32	s11, s14
	while(blkCnt--)
 8002d60:	459c      	cmp	ip, r3
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d62:	eee7 5a86 	vfma.f32	s11, s15, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d66:	eeb0 6a47 	vmov.f32	s12, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d6a:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d6e:	eea7 6aa6 	vfma.f32	s12, s15, s13
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d72:	eef0 6a47 	vmov.f32	s13, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d76:	ee15 ea10 	vmov	lr, s10
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d7a:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d7e:	f820 ec10 	strh.w	lr, [r0, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d82:	eee7 6aa4 	vfma.f32	s13, s15, s9
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d86:	ee15 ea90 	vmov	lr, s11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d8a:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d8e:	f820 ec0e 	strh.w	lr, [r0, #-14]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d92:	ee16 ea10 	vmov	lr, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d96:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d9a:	f820 ec0c 	strh.w	lr, [r0, #-12]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002d9e:	ee16 ea90 	vmov	lr, s13
 8002da2:	f820 ec0a 	strh.w	lr, [r0, #-10]
	while(blkCnt--)
 8002da6:	d1cb      	bne.n	8002d40 <SDR_float_to_DAC_audio+0x28>
	}	

	// SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
	SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8002da8:	0093      	lsls	r3, r2, #2
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8002daa:	f001 021f 	and.w	r2, r1, #31
 8002dae:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002db0:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002db4:	4812      	ldr	r0, [pc, #72]	; (8002e00 <SDR_float_to_DAC_audio+0xe8>)
 8002db6:	440a      	add	r2, r1
 8002db8:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002dbc:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8002dbe:	1a53      	subs	r3, r2, r1
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	dcf9      	bgt.n	8002db8 <SDR_float_to_DAC_audio+0xa0>
 8002dc4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002dc8:	f3bf 8f6f 	isb	sy
#endif
	return;
}	
 8002dcc:	f85d fb04 	ldr.w	pc, [sp], #4
    if ( dsize > 0 ) { 
 8002dd0:	0093      	lsls	r3, r2, #2
 8002dd2:	b902      	cbnz	r2, 8002dd6 <SDR_float_to_DAC_audio+0xbe>
 8002dd4:	4770      	bx	lr
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8002dd6:	f001 021f 	and.w	r2, r1, #31
 8002dda:	441a      	add	r2, r3
  __ASM volatile ("dsb 0xF":::"memory");
 8002ddc:	f3bf 8f4f 	dsb	sy
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002de0:	4807      	ldr	r0, [pc, #28]	; (8002e00 <SDR_float_to_DAC_audio+0xe8>)
 8002de2:	440a      	add	r2, r1
 8002de4:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002de8:	3120      	adds	r1, #32
      } while ( op_size > 0 );
 8002dea:	1a53      	subs	r3, r2, r1
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	dcf9      	bgt.n	8002de4 <SDR_float_to_DAC_audio+0xcc>
 8002df0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002df4:	f3bf 8f6f 	isb	sy
	return;
 8002df8:	e7ec      	b.n	8002dd4 <SDR_float_to_DAC_audio+0xbc>
 8002dfa:	bf00      	nop
 8002dfc:	24006148 	.word	0x24006148
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <SDR_memcpy_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time.
	while(blkCnt > 0u)
 8002e04:	0892      	lsrs	r2, r2, #2
 8002e06:	d016      	beq.n	8002e36 <SDR_memcpy_f32+0x32>
 8002e08:	3110      	adds	r1, #16
 8002e0a:	3010      	adds	r0, #16
	{
		/* Copy and then store the results in the destination buffer */
		in1 = *pSrc++;  *pDst++ = in1;
 8002e0c:	f851 3c10 	ldr.w	r3, [r1, #-16]
	while(blkCnt > 0u)
 8002e10:	3110      	adds	r1, #16
 8002e12:	3a01      	subs	r2, #1
 8002e14:	f100 0010 	add.w	r0, r0, #16
		in1 = *pSrc++;  *pDst++ = in1;
 8002e18:	f840 3c20 	str.w	r3, [r0, #-32]
		in2 = *pSrc++;  *pDst++ = in2;
 8002e1c:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 8002e20:	f840 3c1c 	str.w	r3, [r0, #-28]
		in3 = *pSrc++;  *pDst++ = in3;
 8002e24:	f851 3c18 	ldr.w	r3, [r1, #-24]
 8002e28:	f840 3c18 	str.w	r3, [r0, #-24]
		in4 = *pSrc++;  *pDst++ = in4;
 8002e2c:	f851 3c14 	ldr.w	r3, [r1, #-20]
 8002e30:	f840 3c14 	str.w	r3, [r0, #-20]
	while(blkCnt > 0u)
 8002e34:	d1ea      	bne.n	8002e0c <SDR_memcpy_f32+0x8>

		// Decrement the loop counter
		blkCnt--;
	}
}
 8002e36:	4770      	bx	lr

08002e38 <SDR_mirror_LSB>:
{
	uint32_t blkCnt;            /* loop counter */
	float *pbR, *pbI, *peR, *peI;

	// loop Unrolling */
	blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 8002e38:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8002e3a:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

	//  Compute 4 outputs at a time.
	while(blkCnt--)
 8002e3e:	2a01      	cmp	r2, #1
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8002e40:	440b      	add	r3, r1
	while(blkCnt--)
 8002e42:	f1a2 0102 	sub.w	r1, r2, #2
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8002e46:	ea4f 03c3 	mov.w	r3, r3, lsl #3
	while(blkCnt--)
 8002e4a:	d036      	beq.n	8002eba <SDR_mirror_LSB+0x82>
 8002e4c:	f1a3 0220 	sub.w	r2, r3, #32
 8002e50:	f1a3 0c1c 	sub.w	ip, r3, #28
 8002e54:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8002e58:	4402      	add	r2, r0
 8002e5a:	4460      	add	r0, ip
	{
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e5c:	f8d2 c020 	ldr.w	ip, [r2, #32]
	while(blkCnt--)
 8002e60:	3a20      	subs	r2, #32
 8002e62:	3820      	subs	r0, #32
 8002e64:	3901      	subs	r1, #1
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e66:	f843 cc20 	str.w	ip, [r3, #-32]
	while(blkCnt--)
 8002e6a:	3320      	adds	r3, #32
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e6c:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
	while(blkCnt--)
 8002e70:	f1b1 3fff 	cmp.w	r1, #4294967295
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e74:	eef1 7a67 	vneg.f32	s15, s15
 8002e78:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e7c:	f8d2 c038 	ldr.w	ip, [r2, #56]	; 0x38
 8002e80:	f843 cc38 	str.w	ip, [r3, #-56]
 8002e84:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8002e88:	eef1 7a67 	vneg.f32	s15, s15
 8002e8c:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002e90:	f8d2 c030 	ldr.w	ip, [r2, #48]	; 0x30
 8002e94:	f843 cc30 	str.w	ip, [r3, #-48]
 8002e98:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8002e9c:	eef1 7a67 	vneg.f32	s15, s15
 8002ea0:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002ea4:	f8d2 c028 	ldr.w	ip, [r2, #40]	; 0x28
 8002ea8:	f843 cc28 	str.w	ip, [r3, #-40]
 8002eac:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 8002eb0:	eef1 7a67 	vneg.f32	s15, s15
 8002eb4:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8002eb8:	d1d0      	bne.n	8002e5c <SDR_mirror_LSB+0x24>
	}
}
 8002eba:	4770      	bx	lr

08002ebc <SDR_compute_IIR_parms>:
#endif
	r = Qfactor;

	a1 = a2 = b0 = 0.f;
	r2 = r*r;
	wr = 2.f * cwpitch / rate * myPI;
 8002ebc:	492b      	ldr	r1, [pc, #172]	; (8002f6c <SDR_compute_IIR_parms+0xb0>)
 8002ebe:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8002f70 <SDR_compute_IIR_parms+0xb4>
 8002ec2:	edd1 7a00 	vldr	s15, [r1]
	float rate = SamplingRate/256; //SamplingRate / decimation
 8002ec6:	4a2b      	ldr	r2, [pc, #172]	; (8002f74 <SDR_compute_IIR_parms+0xb8>)
	wr = 2.f * cwpitch / rate * myPI;
 8002ec8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ecc:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 8002f78 <SDR_compute_IIR_parms+0xbc>
 8002ed0:	ed92 7a00 	vldr	s14, [r2]
{
 8002ed4:	b508      	push	{r3, lr}
 8002ed6:	ed2d 8b06 	vpush	{d8-d10}
	wr = 2.f * cwpitch / rate * myPI;
 8002eda:	eec7 8a87 	vdiv.f32	s17, s15, s14
	r = Qfactor;
 8002ede:	4b27      	ldr	r3, [pc, #156]	; (8002f7c <SDR_compute_IIR_parms+0xc0>)
 8002ee0:	edd3 9a00 	vldr	s19, [r3]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002ee4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	r2 = r*r;
 8002ee8:	ee69 aaa9 	vmul.f32	s21, s19, s19
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002eec:	ee39 aaa9 	vadd.f32	s20, s19, s19
 8002ef0:	ee3a 9a88 	vadd.f32	s18, s21, s16
	// (see the Proakis & Manolakis book)
	a1 = -2.f * r * cosw0;
	a2 = r2;
	// b0 is normalized for gain ~ 2dB on all the band
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002ef4:	ee38 8a69 	vsub.f32	s16, s16, s19
	wr = 2.f * cwpitch / rate * myPI;
 8002ef8:	ee68 8a80 	vmul.f32	s17, s17, s0
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002efc:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 8002f00:	f011 ff1e 	bl	8014d40 <cos>
 8002f04:	ee8a 5a09 	vdiv.f32	s10, s20, s18
	a1 = -2.f * r * cosw0;
 8002f08:	4b1d      	ldr	r3, [pc, #116]	; (8002f80 <SDR_compute_IIR_parms+0xc4>)
	a2 = r2;
 8002f0a:	4a1e      	ldr	r2, [pc, #120]	; (8002f84 <SDR_compute_IIR_parms+0xc8>)
 8002f0c:	edc2 aa00 	vstr	s21, [r2]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002f10:	eeb0 6b40 	vmov.f64	d6, d0
	a1 = -2.f * r * cosw0;
 8002f14:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002f18:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8002f1c:	eeb7 aaca 	vcvt.f64.f32	d10, s20
	a1 = -2.f * r * cosw0;
 8002f20:	ee69 7aa7 	vmul.f32	s15, s19, s15
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002f24:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002f28:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8002f2c:	ee25 6b06 	vmul.f64	d6, d5, d6
 8002f30:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
	a1 = -2.f * r * cosw0;
 8002f34:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002f38:	ed83 6a00 	vstr	s12, [r3]
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002f3c:	f011 ff00 	bl	8014d40 <cos>
 8002f40:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 8002f44:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002f88 <SDR_compute_IIR_parms+0xcc>
 8002f48:	4b10      	ldr	r3, [pc, #64]	; (8002f8c <SDR_compute_IIR_parms+0xd0>)
 8002f4a:	ee28 7a07 	vmul.f32	s14, s16, s14
 8002f4e:	eeaa 6b40 	vfms.f64	d6, d10, d0
 8002f52:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
}
 8002f56:	ecbd 8b06 	vpop	{d8-d10}
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002f5a:	eeb1 5bc6 	vsqrt.f64	d5, d6
 8002f5e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8002f62:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8002f66:	ed83 7a00 	vstr	s14, [r3]
}
 8002f6a:	bd08      	pop	{r3, pc}
 8002f6c:	24007af4 	.word	0x24007af4
 8002f70:	44000000 	.word	0x44000000
 8002f74:	24006150 	.word	0x24006150
 8002f78:	40490fdb 	.word	0x40490fdb
 8002f7c:	24006144 	.word	0x24006144
 8002f80:	240072cc 	.word	0x240072cc
 8002f84:	240072d0 	.word	0x240072d0
 8002f88:	3f99999a 	.word	0x3f99999a
 8002f8c:	24007ae8 	.word	0x24007ae8

08002f90 <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
	static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	register float x0, y0;
	uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8002f90:	0889      	lsrs	r1, r1, #2

	// Compute 4 outputs at a time, loop unrolled for performance
	while(blkCnt--)
 8002f92:	2900      	cmp	r1, #0
 8002f94:	d077      	beq.n	8003086 <SDR_CWPeak+0xf6>
 8002f96:	1e4b      	subs	r3, r1, #1
 8002f98:	f8df c104 	ldr.w	ip, [pc, #260]	; 80030a0 <SDR_CWPeak+0x110>
	{
		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002f9c:	493a      	ldr	r1, [pc, #232]	; (8003088 <SDR_CWPeak+0xf8>)
 8002f9e:	3010      	adds	r0, #16
 8002fa0:	4a3a      	ldr	r2, [pc, #232]	; (800308c <SDR_CWPeak+0xfc>)
 8002fa2:	eddc 2a00 	vldr	s5, [ip]
 8002fa6:	ed91 6a00 	vldr	s12, [r1]
 8002faa:	ed92 5a00 	vldr	s10, [r2]
{
 8002fae:	b4f0      	push	{r4, r5, r6, r7}
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fb0:	4c37      	ldr	r4, [pc, #220]	; (8003090 <SDR_CWPeak+0x100>)
 8002fb2:	4f38      	ldr	r7, [pc, #224]	; (8003094 <SDR_CWPeak+0x104>)
 8002fb4:	edd4 4a00 	vldr	s9, [r4]
 8002fb8:	4e37      	ldr	r6, [pc, #220]	; (8003098 <SDR_CWPeak+0x108>)
 8002fba:	4d38      	ldr	r5, [pc, #224]	; (800309c <SDR_CWPeak+0x10c>)
 8002fbc:	eeb1 2a64 	vneg.f32	s4, s9
 8002fc0:	ed97 7a00 	vldr	s14, [r7]
 8002fc4:	edd6 5a00 	vldr	s11, [r6]
 8002fc8:	edd5 6a00 	vldr	s13, [r5]
 8002fcc:	ee66 3a47 	vnmul.f32	s7, s12, s14
 8002fd0:	ed10 7a04 	vldr	s14, [r0, #-16]
		y2a = y1a;
		y1a = y0;
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002fd4:	ee26 4a66 	vnmul.f32	s8, s12, s13
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fd8:	ed50 7a03 	vldr	s15, [r0, #-12]
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fdc:	ed50 6a02 	vldr	s13, [r0, #-8]
	while(blkCnt--)
 8002fe0:	3010      	adds	r0, #16
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fe2:	eee2 3a22 	vfma.f32	s7, s4, s5
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002fe6:	ed10 3a05 	vldr	s6, [r0, #-20]	; 0xffffffec
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002fea:	eea2 4a25 	vfma.f32	s8, s4, s11
	while(blkCnt--)
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002ff4:	eee7 3a05 	vfma.f32	s7, s14, s10
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002ff8:	eea3 4a85 	vfma.f32	s8, s7, s10
		*buf++ = y0;
 8002ffc:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003000:	ed92 5a00 	vldr	s10, [r2]
 8003004:	ed91 6a00 	vldr	s12, [r1]
 8003008:	ee65 7a27 	vmul.f32	s15, s10, s15
 800300c:	edd4 4a00 	vldr	s9, [r4]
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003010:	ee25 7a26 	vmul.f32	s14, s10, s13
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003014:	ee65 6a03 	vmul.f32	s13, s10, s6
 8003018:	eee6 7a62 	vfms.f32	s15, s12, s5
 800301c:	eea6 7a63 	vfms.f32	s14, s12, s7
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003020:	eeb1 2a64 	vneg.f32	s4, s9
 8003024:	eee4 7ae3 	vfms.f32	s15, s9, s7
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003028:	eea4 7ae7 	vfms.f32	s14, s9, s15
 800302c:	eee6 6a67 	vfms.f32	s13, s12, s15
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003030:	ee65 7a27 	vmul.f32	s15, s10, s15
 8003034:	eee4 7ac4 	vfms.f32	s15, s9, s8
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003038:	eee4 6ac7 	vfms.f32	s13, s9, s14
 800303c:	eef0 2a66 	vmov.f32	s5, s13
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003040:	ee65 6a07 	vmul.f32	s13, s10, s14
 8003044:	eee6 6a44 	vfms.f32	s13, s12, s8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003048:	eeb0 4a67 	vmov.f32	s8, s15
 800304c:	eed6 7a25 	vfnms.f32	s15, s12, s11
 8003050:	eea6 4a65 	vfms.f32	s8, s12, s11
		y2a = y1a;
		y1a = y0;
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003054:	ee65 5a22 	vmul.f32	s11, s10, s5
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003058:	eee4 6aa7 	vfma.f32	s13, s9, s15
 800305c:	eee6 5a44 	vfms.f32	s11, s12, s8
		*buf++ = y0;
 8003060:	ed00 4a07 	vstr	s8, [r0, #-28]	; 0xffffffe4
		*buf++ = y0;
 8003064:	ed40 6a06 	vstr	s13, [r0, #-24]	; 0xffffffe8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003068:	eee4 5ae6 	vfms.f32	s11, s9, s13
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;
 800306c:	ed40 5a05 	vstr	s11, [r0, #-20]	; 0xffffffec
	while(blkCnt--)
 8003070:	d1ac      	bne.n	8002fcc <SDR_CWPeak+0x3c>
 8003072:	ed87 7a00 	vstr	s14, [r7]
 8003076:	edc6 5a00 	vstr	s11, [r6]
 800307a:	edc5 6a00 	vstr	s13, [r5]
 800307e:	edcc 2a00 	vstr	s5, [ip]
	}
}
 8003082:	bcf0      	pop	{r4, r5, r6, r7}
 8003084:	4770      	bx	lr
 8003086:	4770      	bx	lr
 8003088:	240072d0 	.word	0x240072d0
 800308c:	24007ae8 	.word	0x24007ae8
 8003090:	240072cc 	.word	0x240072cc
 8003094:	24000608 	.word	0x24000608
 8003098:	24000604 	.word	0x24000604
 800309c:	2400060c 	.word	0x2400060c
 80030a0:	24000600 	.word	0x24000600

080030a4 <SDR_demodSSB_CW_AGC>:
#endif

//---------------------------------------------------------------------------
// SSB and CW demodulation with AGC
void SDR_demodSSB_CW_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 80030a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		if(pk < sav)
		{
			pk = sav;
			if(CurrentMode == CW) hangcnt = Hcount[CW];
			else
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80030a8:	4b3a      	ldr	r3, [pc, #232]	; (8003194 <SDR_demodSSB_CW_AGC+0xf0>)
 80030aa:	f241 0e04 	movw	lr, #4100	; 0x1004
 80030ae:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 80031ac <SDR_demodSSB_CW_AGC+0x108>
		if(pk < sav)
 80030b2:	4a39      	ldr	r2, [pc, #228]	; (8003198 <SDR_demodSSB_CW_AGC+0xf4>)
 80030b4:	4486      	add	lr, r0
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80030b6:	889f      	ldrh	r7, [r3, #4]
 80030b8:	885e      	ldrh	r6, [r3, #2]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80030ba:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 80030be:	1d03      	adds	r3, r0, #4
		if(pk < sav)
 80030c0:	edd2 7a00 	vldr	s15, [r2]
 80030c4:	f8d8 0000 	ldr.w	r0, [r8]
 80030c8:	4d34      	ldr	r5, [pc, #208]	; (800319c <SDR_demodSSB_CW_AGC+0xf8>)
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80030ca:	4c35      	ldr	r4, [pc, #212]	; (80031a0 <SDR_demodSSB_CW_AGC+0xfc>)

		if(hangcnt == 0)
		{
			if(CurrentMode == CW) pk  *= Decay[CW];
			else
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 80030cc:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 80031b0 <SDR_demodSSB_CW_AGC+0x10c>
 80030d0:	e014      	b.n	80030fc <SDR_demodSSB_CW_AGC+0x58>
			if(CurrentMode == CW) pk  *= Decay[CW];
 80030d2:	f894 c000 	ldrb.w	ip, [r4]
 80030d6:	f1bc 0f03 	cmp.w	ip, #3
 80030da:	d052      	beq.n	8003182 <SDR_demodSSB_CW_AGC+0xde>
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 80030dc:	f1bc 0f01 	cmp.w	ip, #1
 80030e0:	ed92 7a00 	vldr	s14, [r2]
 80030e4:	bf0c      	ite	eq
 80030e6:	edda 7a01 	vldreq	s15, [sl, #4]
 80030ea:	edda 7a02 	vldrne	s15, [sl, #8]
 80030ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030f2:	edc2 7a00 	vstr	s15, [r2]
	for(k=j=0; k<BSIZE*2; k+=2)
 80030f6:	3308      	adds	r3, #8
 80030f8:	459e      	cmp	lr, r3
 80030fa:	d02d      	beq.n	8003158 <SDR_demodSSB_CW_AGC+0xb4>
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 80030fc:	ed93 7a00 	vldr	s14, [r3]
 8003100:	ed53 6a01 	vldr	s13, [r3, #-4]
 8003104:	ee27 7a07 	vmul.f32	s14, s14, s14
 8003108:	eea6 7aa6 	vfma.f32	s14, s13, s13
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 800310c:	eeb1 6ac7 	vsqrt.f32	s12, s14
		if(pk < sav)
 8003110:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8003114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003118:	dd0f      	ble.n	800313a <SDR_demodSSB_CW_AGC+0x96>
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 800311a:	f894 c000 	ldrb.w	ip, [r4]
			pk = sav;
 800311e:	ed82 6a00 	vstr	s12, [r2]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 8003122:	f1bc 0f03 	cmp.w	ip, #3
 8003126:	d026      	beq.n	8003176 <SDR_demodSSB_CW_AGC+0xd2>
 8003128:	eef0 7a46 	vmov.f32	s15, s12
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 800312c:	f1bc 0f01 	cmp.w	ip, #1
 8003130:	bf0c      	ite	eq
 8003132:	4630      	moveq	r0, r6
 8003134:	4638      	movne	r0, r7
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 8003136:	ed53 6a01 	vldr	s13, [r3, #-4]
 800313a:	ed95 7a00 	vldr	s14, [r5]
 800313e:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8003142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003146:	eca1 7a01 	vstmia	r1!, {s14}
		if(hangcnt == 0)
 800314a:	2800      	cmp	r0, #0
 800314c:	d0c1      	beq.n	80030d2 <SDR_demodSSB_CW_AGC+0x2e>
	for(k=j=0; k<BSIZE*2; k+=2)
 800314e:	3308      	adds	r3, #8
		}
	}
	PeakAudioValue=pk;
 8003150:	edd2 7a00 	vldr	s15, [r2]
	for(k=j=0; k<BSIZE*2; k+=2)
 8003154:	459e      	cmp	lr, r3
 8003156:	d1d1      	bne.n	80030fc <SDR_demodSSB_CW_AGC+0x58>
 8003158:	4a12      	ldr	r2, [pc, #72]	; (80031a4 <SDR_demodSSB_CW_AGC+0x100>)
	if(hangcnt > 0)  hangcnt--;
 800315a:	2800      	cmp	r0, #0
	PeakAudioValue=pk;
 800315c:	4b12      	ldr	r3, [pc, #72]	; (80031a8 <SDR_demodSSB_CW_AGC+0x104>)
 800315e:	f8c8 0000 	str.w	r0, [r8]
 8003162:	ed82 6a00 	vstr	s12, [r2]
 8003166:	edc3 7a00 	vstr	s15, [r3]
	if(hangcnt > 0)  hangcnt--;
 800316a:	dd02      	ble.n	8003172 <SDR_demodSSB_CW_AGC+0xce>
 800316c:	3801      	subs	r0, #1
 800316e:	f8c8 0000 	str.w	r0, [r8]
}
 8003172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003176:	eef0 7a46 	vmov.f32	s15, s12
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 800317a:	ed53 6a01 	vldr	s13, [r3, #-4]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 800317e:	4648      	mov	r0, r9
 8003180:	e7db      	b.n	800313a <SDR_demodSSB_CW_AGC+0x96>
			if(CurrentMode == CW) pk  *= Decay[CW];
 8003182:	ed92 7a00 	vldr	s14, [r2]
 8003186:	edda 7a03 	vldr	s15, [sl, #12]
 800318a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800318e:	edc2 7a00 	vstr	s15, [r2]
 8003192:	e7b0      	b.n	80030f6 <SDR_demodSSB_CW_AGC+0x52>
 8003194:	2400511c 	.word	0x2400511c
 8003198:	2400b014 	.word	0x2400b014
 800319c:	240006d0 	.word	0x240006d0
 80031a0:	24000eec 	.word	0x24000eec
 80031a4:	240005f8 	.word	0x240005f8
 80031a8:	24006140 	.word	0x24006140
 80031ac:	2400a428 	.word	0x2400a428
 80031b0:	24000ef0 	.word	0x24000ef0

080031b4 <pack_call>:
	return m;
}

static long
unsigned int pack_call(char const *callsign)
{
 80031b4:	b510      	push	{r4, lr}
	unsigned int i;
	long unsigned int n;
	char call6[6];
	memset(call6,' ',sizeof(call6));
 80031b6:	f04f 3320 	mov.w	r3, #538976288	; 0x20202020
{
 80031ba:	b082      	sub	sp, #8
 80031bc:	4604      	mov	r4, r0
	memset(call6,' ',sizeof(call6));
 80031be:	9300      	str	r3, [sp, #0]
 80031c0:	f8ad 3004 	strh.w	r3, [sp, #4]
	// callsign is 6 characters in length. Exactly.
	size_t call_len = strlen(callsign);
 80031c4:	f7fd f8ec 	bl	80003a0 <strlen>
	if( call_len > 6 ) {
 80031c8:	2806      	cmp	r0, #6
 80031ca:	f200 808f 	bhi.w	80032ec <pack_call+0x138>
		return 0;
	}
	if( isdigit((int) callsign[2]) ) {
 80031ce:	78a2      	ldrb	r2, [r4, #2]
 80031d0:	4b5b      	ldr	r3, [pc, #364]	; (8003340 <pack_call+0x18c>)
 80031d2:	5cd2      	ldrb	r2, [r2, r3]
 80031d4:	0752      	lsls	r2, r2, #29
 80031d6:	d57c      	bpl.n	80032d2 <pack_call+0x11e>
		for (i=0; i<call_len; i++) {
 80031d8:	b120      	cbz	r0, 80031e4 <pack_call+0x30>
			call6[i]=callsign[i];
 80031da:	4602      	mov	r2, r0
 80031dc:	4621      	mov	r1, r4
 80031de:	4668      	mov	r0, sp
 80031e0:	f00e fd1a 	bl	8011c18 <memcpy>
		for (i=1; i<call_len+1; i++) {
			call6[i]=callsign[i-1];
		}
	}
	for (i=0; i<6; i++) {
		call6[i]=get_callsign_character_code(call6[i]);
 80031e4:	f89d 3000 	ldrb.w	r3, [sp]
	if( ch >=48 && ch <=57 ) { //0-9
 80031e8:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 80031ec:	fa5f fe8c 	uxtb.w	lr, ip
 80031f0:	f1be 0f09 	cmp.w	lr, #9
 80031f4:	d908      	bls.n	8003208 <pack_call+0x54>
	if( ch == 32 ) {  //space
 80031f6:	2b20      	cmp	r3, #32
 80031f8:	f000 809a 	beq.w	8003330 <pack_call+0x17c>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80031fc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003200:	2a19      	cmp	r2, #25
 8003202:	d976      	bls.n	80032f2 <pack_call+0x13e>
	return -1;
 8003204:	f04f 0eff 	mov.w	lr, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8003208:	f89d 3001 	ldrb.w	r3, [sp, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 800320c:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8003210:	fa5f f48c 	uxtb.w	r4, ip
 8003214:	2c09      	cmp	r4, #9
 8003216:	d907      	bls.n	8003228 <pack_call+0x74>
	if( ch == 32 ) {  //space
 8003218:	2b20      	cmp	r3, #32
 800321a:	f000 8087 	beq.w	800332c <pack_call+0x178>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 800321e:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003222:	2a19      	cmp	r2, #25
 8003224:	d979      	bls.n	800331a <pack_call+0x166>
	return -1;
 8003226:	24ff      	movs	r4, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8003228:	f89d 3002 	ldrb.w	r3, [sp, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 800322c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003230:	b2d2      	uxtb	r2, r2
 8003232:	2a09      	cmp	r2, #9
 8003234:	d906      	bls.n	8003244 <pack_call+0x90>
	if( ch == 32 ) {  //space
 8003236:	2b20      	cmp	r3, #32
 8003238:	d076      	beq.n	8003328 <pack_call+0x174>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 800323a:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800323e:	2a19      	cmp	r2, #25
 8003240:	d968      	bls.n	8003314 <pack_call+0x160>
	return -1;
 8003242:	22ff      	movs	r2, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8003244:	f89d 1003 	ldrb.w	r1, [sp, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 8003248:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2b09      	cmp	r3, #9
 8003250:	d906      	bls.n	8003260 <pack_call+0xac>
	if( ch == 32 ) {  //space
 8003252:	2920      	cmp	r1, #32
 8003254:	d066      	beq.n	8003324 <pack_call+0x170>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003256:	f1a1 0341 	sub.w	r3, r1, #65	; 0x41
 800325a:	2b19      	cmp	r3, #25
 800325c:	d956      	bls.n	800330c <pack_call+0x158>
	return -1;
 800325e:	23ff      	movs	r3, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8003260:	f89d 0004 	ldrb.w	r0, [sp, #4]
	if( ch >=48 && ch <=57 ) { //0-9
 8003264:	f1a0 0130 	sub.w	r1, r0, #48	; 0x30
 8003268:	b2c9      	uxtb	r1, r1
 800326a:	2909      	cmp	r1, #9
 800326c:	d906      	bls.n	800327c <pack_call+0xc8>
	if( ch == 32 ) {  //space
 800326e:	2820      	cmp	r0, #32
 8003270:	d061      	beq.n	8003336 <pack_call+0x182>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003272:	f1a0 0141 	sub.w	r1, r0, #65	; 0x41
 8003276:	2919      	cmp	r1, #25
 8003278:	d940      	bls.n	80032fc <pack_call+0x148>
	return -1;
 800327a:	21ff      	movs	r1, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 800327c:	f89d c005 	ldrb.w	ip, [sp, #5]
	if( ch >=48 && ch <=57 ) { //0-9
 8003280:	f1ac 0030 	sub.w	r0, ip, #48	; 0x30
 8003284:	b2c0      	uxtb	r0, r0
 8003286:	2809      	cmp	r0, #9
 8003288:	d907      	bls.n	800329a <pack_call+0xe6>
	if( ch == 32 ) {  //space
 800328a:	f1bc 0f20 	cmp.w	ip, #32
 800328e:	d054      	beq.n	800333a <pack_call+0x186>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003290:	f1ac 0041 	sub.w	r0, ip, #65	; 0x41
 8003294:	2819      	cmp	r0, #25
 8003296:	d935      	bls.n	8003304 <pack_call+0x150>
	return -1;
 8003298:	20ff      	movs	r0, #255	; 0xff
	}
	n = call6[0];
	n = n*36+call6[1];
 800329a:	f04f 0c24 	mov.w	ip, #36	; 0x24
	n = n*10+call6[2];
	n = n*27+call6[3]-10;
 800329e:	3b0a      	subs	r3, #10
	n = n*27+call6[4]-10;
 80032a0:	390a      	subs	r1, #10
	n = n*27+call6[5]-10;
 80032a2:	380a      	subs	r0, #10
	n = n*36+call6[1];
 80032a4:	fb1c 4c0e 	smlabb	ip, ip, lr, r4
	n = n*10+call6[2];
 80032a8:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 80032ac:	eb02 024c 	add.w	r2, r2, ip, lsl #1
	n = n*27+call6[3]-10;
 80032b0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80032b4:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 80032b8:	4413      	add	r3, r2
	n = n*27+call6[4]-10;
 80032ba:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80032be:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80032c2:	440b      	add	r3, r1
	n = n*27+call6[5]-10;
 80032c4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80032c8:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80032cc:	4418      	add	r0, r3
	return n;
}
 80032ce:	b002      	add	sp, #8
 80032d0:	bd10      	pop	{r4, pc}
	} else if( isdigit((int) callsign[1]) ) {
 80032d2:	7862      	ldrb	r2, [r4, #1]
 80032d4:	5cd3      	ldrb	r3, [r2, r3]
 80032d6:	075b      	lsls	r3, r3, #29
 80032d8:	d584      	bpl.n	80031e4 <pack_call+0x30>
		for (i=1; i<call_len+1; i++) {
 80032da:	2800      	cmp	r0, #0
 80032dc:	d082      	beq.n	80031e4 <pack_call+0x30>
			call6[i]=callsign[i-1];
 80032de:	4602      	mov	r2, r0
 80032e0:	4621      	mov	r1, r4
 80032e2:	f10d 0001 	add.w	r0, sp, #1
 80032e6:	f00e fc97 	bl	8011c18 <memcpy>
 80032ea:	e77b      	b.n	80031e4 <pack_call+0x30>
		return 0;
 80032ec:	2000      	movs	r0, #0
}
 80032ee:	b002      	add	sp, #8
 80032f0:	bd10      	pop	{r4, pc}
		return ch-55;
 80032f2:	f1a3 0c37 	sub.w	ip, r3, #55	; 0x37
 80032f6:	fa5f fe8c 	uxtb.w	lr, ip
 80032fa:	e785      	b.n	8003208 <pack_call+0x54>
 80032fc:	f1a0 0137 	sub.w	r1, r0, #55	; 0x37
 8003300:	b2c9      	uxtb	r1, r1
 8003302:	e7bb      	b.n	800327c <pack_call+0xc8>
 8003304:	f1ac 0037 	sub.w	r0, ip, #55	; 0x37
 8003308:	b2c0      	uxtb	r0, r0
 800330a:	e7c6      	b.n	800329a <pack_call+0xe6>
 800330c:	f1a1 0337 	sub.w	r3, r1, #55	; 0x37
 8003310:	b2db      	uxtb	r3, r3
 8003312:	e7a5      	b.n	8003260 <pack_call+0xac>
 8003314:	3b37      	subs	r3, #55	; 0x37
 8003316:	b2da      	uxtb	r2, r3
 8003318:	e794      	b.n	8003244 <pack_call+0x90>
 800331a:	f1a3 0c37 	sub.w	ip, r3, #55	; 0x37
 800331e:	fa5f f48c 	uxtb.w	r4, ip
 8003322:	e781      	b.n	8003228 <pack_call+0x74>
		return 36;
 8003324:	2324      	movs	r3, #36	; 0x24
 8003326:	e79b      	b.n	8003260 <pack_call+0xac>
 8003328:	2224      	movs	r2, #36	; 0x24
 800332a:	e78b      	b.n	8003244 <pack_call+0x90>
 800332c:	2424      	movs	r4, #36	; 0x24
 800332e:	e77b      	b.n	8003228 <pack_call+0x74>
 8003330:	f04f 0e24 	mov.w	lr, #36	; 0x24
 8003334:	e768      	b.n	8003208 <pack_call+0x54>
 8003336:	2124      	movs	r1, #36	; 0x24
 8003338:	e7a0      	b.n	800327c <pack_call+0xc8>
 800333a:	2024      	movs	r0, #36	; 0x24
 800333c:	e7ad      	b.n	800329a <pack_call+0xe6>
 800333e:	bf00      	nop
 8003340:	0801d1f1 	.word	0x0801d1f1

08003344 <get_wspr_channel_symbols>:
	memcpy(sym, tmp, sizeof(tmp));
}

int
get_wspr_channel_symbols(char* rawmessage, uint8_t* symbols)
{
 8003344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			0,0,0,0,1,0,0,1,0,0,1,1,1,0,1,1,0,0,1,1,
			0,1,0,0,0,1,1,1,0,0,0,0,0,1,0,1,0,0,1,1,
			0,0,0,0,0,0,0,1,1,0,1,0,1,1,0,0,0,1,1,0,
			0,0
	};
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 8003348:	4abb      	ldr	r2, [pc, #748]	; (8003638 <get_wspr_channel_symbols+0x2f4>)
	char *callsign, *grid, *powstr;
	char grid4[5], message[23];

	memset(message,0,sizeof(char)*23);
 800334a:	2300      	movs	r3, #0
{
 800334c:	4605      	mov	r5, r0
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 800334e:	4614      	mov	r4, r2
{
 8003350:	ed2d 8b02 	vpush	{d8}
 8003354:	b0ed      	sub	sp, #436	; 0x1b4
 8003356:	af00      	add	r7, sp, #0
	i=0;
	while ( rawmessage[i] != 0 && i<23 ) {
 8003358:	f890 c000 	ldrb.w	ip, [r0]
	memset(message,0,sizeof(char)*23);
 800335c:	62fb      	str	r3, [r7, #44]	; 0x2c
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 800335e:	f107 0634 	add.w	r6, r7, #52	; 0x34
{
 8003362:	6039      	str	r1, [r7, #0]
	memset(message,0,sizeof(char)*23);
 8003364:	f8c7 302f 	str.w	r3, [r7, #47]	; 0x2f
 8003368:	e9c7 3307 	strd	r3, r3, [r7, #28]
 800336c:	e9c7 3309 	strd	r3, r3, [r7, #36]	; 0x24
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 8003370:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003372:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003374:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003376:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003378:	e894 0003 	ldmia.w	r4, {r0, r1}
 800337c:	e886 0003 	stmia.w	r6, {r0, r1}
	while ( rawmessage[i] != 0 && i<23 ) {
 8003380:	f1bc 0f00 	cmp.w	ip, #0
 8003384:	d00d      	beq.n	80033a2 <get_wspr_channel_symbols+0x5e>
 8003386:	f107 021c 	add.w	r2, r7, #28
 800338a:	1c6b      	adds	r3, r5, #1
 800338c:	43e8      	mvns	r0, r5
 800338e:	4664      	mov	r4, ip
 8003390:	e000      	b.n	8003394 <get_wspr_channel_symbols+0x50>
 8003392:	b134      	cbz	r4, 80033a2 <get_wspr_channel_symbols+0x5e>
		message[i]=rawmessage[i];
 8003394:	f802 4b01 	strb.w	r4, [r2], #1
	while ( rawmessage[i] != 0 && i<23 ) {
 8003398:	f813 4b01 	ldrb.w	r4, [r3], #1
 800339c:	18c1      	adds	r1, r0, r3
 800339e:	2917      	cmp	r1, #23
 80033a0:	d1f7      	bne.n	8003392 <get_wspr_channel_symbols+0x4e>
		i++;
	}

	size_t i1=strcspn(message," ");
 80033a2:	49a6      	ldr	r1, [pc, #664]	; (800363c <get_wspr_channel_symbols+0x2f8>)
 80033a4:	f107 001c 	add.w	r0, r7, #28
 80033a8:	f00f fa4e 	bl	8012848 <strcspn>
	size_t i2=strcspn(message,"/");
 80033ac:	49a4      	ldr	r1, [pc, #656]	; (8003640 <get_wspr_channel_symbols+0x2fc>)
	size_t i1=strcspn(message," ");
 80033ae:	4604      	mov	r4, r0
	size_t i2=strcspn(message,"/");
 80033b0:	f107 001c 	add.w	r0, r7, #28
 80033b4:	f00f fa48 	bl	8012848 <strcspn>
	size_t i3=strcspn(message,"<");
 80033b8:	49a2      	ldr	r1, [pc, #648]	; (8003644 <get_wspr_channel_symbols+0x300>)
	size_t i2=strcspn(message,"/");
 80033ba:	4606      	mov	r6, r0
	size_t i3=strcspn(message,"<");
 80033bc:	f107 001c 	add.w	r0, r7, #28
 80033c0:	f00f fa42 	bl	8012848 <strcspn>
	size_t mlen=strlen(message);

	// Use the presence and/or absence of "<" and "/" to decide what
	// type of message. No sanity checks! Beware!

	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 80033c4:	3c04      	subs	r4, #4
	size_t i4=strcspn(message,">");
 80033c6:	49a0      	ldr	r1, [pc, #640]	; (8003648 <get_wspr_channel_symbols+0x304>)
	size_t i3=strcspn(message,"<");
 80033c8:	4605      	mov	r5, r0
	size_t i4=strcspn(message,">");
 80033ca:	f107 001c 	add.w	r0, r7, #28
 80033ce:	f00f fa3b 	bl	8012848 <strcspn>
 80033d2:	4680      	mov	r8, r0
	size_t mlen=strlen(message);
 80033d4:	f107 001c 	add.w	r0, r7, #28
 80033d8:	f7fc ffe2 	bl	80003a0 <strlen>
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 80033dc:	2c02      	cmp	r4, #2
	size_t mlen=strlen(message);
 80033de:	4603      	mov	r3, r0
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 80033e0:	d804      	bhi.n	80033ec <get_wspr_channel_symbols+0xa8>
 80033e2:	4286      	cmp	r6, r0
 80033e4:	d102      	bne.n	80033ec <get_wspr_channel_symbols+0xa8>
 80033e6:	4285      	cmp	r5, r0
 80033e8:	f000 8136 	beq.w	8003658 <get_wspr_channel_symbols+0x314>
		for (i=0; i<4; i++) {
			grid4[i]=get_locator_character_code(*(grid+i));
		}
		m = pack_grid4_power(grid4,power);

	} else if ( i3 == 0 && i4 < mlen ) {
 80033ec:	b90d      	cbnz	r5, 80033f2 <get_wspr_channel_symbols+0xae>
 80033ee:	4598      	cmp	r8, r3
 80033f0:	d37e      	bcc.n	80034f0 <get_wspr_channel_symbols+0x1ac>
		for(i=0; i<j-1; i++) {
			grid6[i]=grid[i+1];
		}
		grid6[5]=grid[0];
		n = pack_call(grid6);
	} else if ( i2 < mlen ) {  // just looks for a right slash
 80033f2:	429e      	cmp	r6, r3
 80033f4:	d307      	bcc.n	8003406 <get_wspr_channel_symbols+0xc2>
		pack_prefix(callsign, &n1, &ng, &nadd);
		ntype=power + 1 + nadd;
		m=128*ng+ntype+64;
		n=n1;
	} else {
		return 0;
 80033f6:	2000      	movs	r0, #0

	for (i=0; i < 162; i++) {
		symbols[i] = 2 * channelbits[i] + pr3[i];
	}
	return 1;
}
 80033f8:	f507 77da 	add.w	r7, r7, #436	; 0x1b4
 80033fc:	46bd      	mov	sp, r7
 80033fe:	ecbd 8b02 	vpop	{d8}
 8003402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		callsign = strtok (message," ");
 8003406:	498d      	ldr	r1, [pc, #564]	; (800363c <get_wspr_channel_symbols+0x2f8>)
 8003408:	f107 001c 	add.w	r0, r7, #28
 800340c:	f00f fa2e 	bl	801286c <strtok>
 8003410:	4604      	mov	r4, r0
 8003412:	4682      	mov	sl, r0
		if( i2==0 || i2>strlen(callsign) ) return 0; //guards against pathological case
 8003414:	2e00      	cmp	r6, #0
 8003416:	d0ee      	beq.n	80033f6 <get_wspr_channel_symbols+0xb2>
 8003418:	f7fc ffc2 	bl	80003a0 <strlen>
 800341c:	42b0      	cmp	r0, r6
 800341e:	d3ea      	bcc.n	80033f6 <get_wspr_channel_symbols+0xb2>
		powstr = strtok (NULL," ");
 8003420:	4986      	ldr	r1, [pc, #536]	; (800363c <get_wspr_channel_symbols+0x2f8>)
 8003422:	2000      	movs	r0, #0
 8003424:	f00f fa22 	bl	801286c <strtok>
		int power = atoi (powstr);
 8003428:	f00e fbb6 	bl	8011b98 <atoi>
		if( power < 0 ) power=0;
 800342c:	283c      	cmp	r0, #60	; 0x3c
 800342e:	4605      	mov	r5, r0
		power=power+nu[power%10];
 8003430:	4b86      	ldr	r3, [pc, #536]	; (800364c <get_wspr_channel_symbols+0x308>)
 8003432:	bfa8      	it	ge
 8003434:	253c      	movge	r5, #60	; 0x3c
	size_t i1 = strcspn(callsign,"/");
 8003436:	4982      	ldr	r1, [pc, #520]	; (8003640 <get_wspr_channel_symbols+0x2fc>)
 8003438:	4620      	mov	r0, r4
 800343a:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
		power=power+nu[power%10];
 800343e:	fba3 2305 	umull	r2, r3, r3, r5
 8003442:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003446:	08db      	lsrs	r3, r3, #3
 8003448:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800344c:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
 8003450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003454:	441d      	add	r5, r3
	size_t i1 = strcspn(callsign,"/");
 8003456:	f00f f9f7 	bl	8012848 <strcspn>
	if( callsign[i1+2] == 0 ) {
 800345a:	f100 0802 	add.w	r8, r0, #2
	size_t i1 = strcspn(callsign,"/");
 800345e:	4606      	mov	r6, r0
	if( callsign[i1+2] == 0 ) {
 8003460:	f814 3008 	ldrb.w	r3, [r4, r8]
 8003464:	2b00      	cmp	r3, #0
 8003466:	f000 843f 	beq.w	8003ce8 <get_wspr_channel_symbols+0x9a4>
	} else if( callsign[i1+3]==0 ) {
 800346a:	eb04 0900 	add.w	r9, r4, r0
 800346e:	f899 3003 	ldrb.w	r3, [r9, #3]
 8003472:	2b00      	cmp	r3, #0
 8003474:	f040 8522 	bne.w	8003ebc <get_wspr_channel_symbols+0xb78>
		for (i=0; i<i1; i++) {
 8003478:	b300      	cbz	r0, 80034bc <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 800347a:	7823      	ldrb	r3, [r4, #0]
		for (i=0; i<i1; i++) {
 800347c:	2801      	cmp	r0, #1
			call6[i]=callsign[i];
 800347e:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8003482:	d01b      	beq.n	80034bc <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8003484:	7863      	ldrb	r3, [r4, #1]
		for (i=0; i<i1; i++) {
 8003486:	2802      	cmp	r0, #2
			call6[i]=callsign[i];
 8003488:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
		for (i=0; i<i1; i++) {
 800348c:	d016      	beq.n	80034bc <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 800348e:	78a3      	ldrb	r3, [r4, #2]
		for (i=0; i<i1; i++) {
 8003490:	2803      	cmp	r0, #3
			call6[i]=callsign[i];
 8003492:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
		for (i=0; i<i1; i++) {
 8003496:	d011      	beq.n	80034bc <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8003498:	78e3      	ldrb	r3, [r4, #3]
		for (i=0; i<i1; i++) {
 800349a:	2804      	cmp	r0, #4
			call6[i]=callsign[i];
 800349c:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		for (i=0; i<i1; i++) {
 80034a0:	d00c      	beq.n	80034bc <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 80034a2:	7923      	ldrb	r3, [r4, #4]
		for (i=0; i<i1; i++) {
 80034a4:	2805      	cmp	r0, #5
			call6[i]=callsign[i];
 80034a6:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		for (i=0; i<i1; i++) {
 80034aa:	d007      	beq.n	80034bc <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 80034ac:	7963      	ldrb	r3, [r4, #5]
		for (i=0; i<i1; i++) {
 80034ae:	2806      	cmp	r0, #6
			call6[i]=callsign[i];
 80034b0:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		for (i=0; i<i1; i++) {
 80034b4:	d002      	beq.n	80034bc <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 80034b6:	79a3      	ldrb	r3, [r4, #6]
 80034b8:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		*n=pack_call(call6);
 80034bc:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80034c0:	4618      	mov	r0, r3
 80034c2:	ee08 3a10 	vmov	s16, r3
 80034c6:	f7ff fe75 	bl	80031b4 <pack_call>
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 80034ca:	f899 3001 	ldrb.w	r3, [r9, #1]
 80034ce:	f81a 2008 	ldrb.w	r2, [sl, r8]
		*n=pack_call(call6);
 80034d2:	4604      	mov	r4, r0
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 80034d4:	3b30      	subs	r3, #48	; 0x30
 80034d6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80034da:	eb02 0243 	add.w	r2, r2, r3, lsl #1
		*m=60000 + 26 + *m;
 80034de:	f64e 234a 	movw	r3, #59978	; 0xea4a
 80034e2:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 80034e4:	01db      	lsls	r3, r3, #7
		*nadd=1;
 80034e6:	2001      	movs	r0, #1
		m=128*ng+ntype+64;
 80034e8:	3541      	adds	r5, #65	; 0x41
 80034ea:	4428      	add	r0, r5
 80034ec:	18c5      	adds	r5, r0, r3
		n=n1;
 80034ee:	e11a      	b.n	8003726 <get_wspr_channel_symbols+0x3e2>
		callsign=strtok(message,"<> ");
 80034f0:	4957      	ldr	r1, [pc, #348]	; (8003650 <get_wspr_channel_symbols+0x30c>)
 80034f2:	f107 001c 	add.w	r0, r7, #28
 80034f6:	f00f f9b9 	bl	801286c <strtok>
		grid=strtok(NULL," ");
 80034fa:	4950      	ldr	r1, [pc, #320]	; (800363c <get_wspr_channel_symbols+0x2f8>)
		callsign=strtok(message,"<> ");
 80034fc:	4606      	mov	r6, r0
		grid=strtok(NULL," ");
 80034fe:	2000      	movs	r0, #0
 8003500:	f00f f9b4 	bl	801286c <strtok>
		powstr=strtok(NULL," ");
 8003504:	494d      	ldr	r1, [pc, #308]	; (800363c <get_wspr_channel_symbols+0x2f8>)
		grid=strtok(NULL," ");
 8003506:	4604      	mov	r4, r0
		powstr=strtok(NULL," ");
 8003508:	2000      	movs	r0, #0
 800350a:	f00f f9af 	bl	801286c <strtok>
		callsign=strtok(message,"<> ");
 800350e:	46b0      	mov	r8, r6
		int power = atoi(powstr);
 8003510:	f00e fb42 	bl	8011b98 <atoi>
		if( power < 0 ) power=0;
 8003514:	283c      	cmp	r0, #60	; 0x3c
		power=power+nu[power%10];
 8003516:	4b4d      	ldr	r3, [pc, #308]	; (800364c <get_wspr_channel_symbols+0x308>)
 8003518:	bfa8      	it	ge
 800351a:	203c      	movge	r0, #60	; 0x3c
 800351c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
		ihash=nhash(callsign,strlen(callsign),(uint32_t)146);
 8003520:	4630      	mov	r0, r6
		power=power+nu[power%10];
 8003522:	fba3 1302 	umull	r1, r3, r3, r2
 8003526:	f107 0134 	add.w	r1, r7, #52	; 0x34
 800352a:	08db      	lsrs	r3, r3, #3
 800352c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003530:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
 8003534:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 8003538:	442a      	add	r2, r5
		ntype=-(power+1);
 800353a:	43d5      	mvns	r5, r2
		ihash=nhash(callsign,strlen(callsign),(uint32_t)146);
 800353c:	f7fc ff30 	bl	80003a0 <strlen>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003540:	4b44      	ldr	r3, [pc, #272]	; (8003654 <get_wspr_channel_symbols+0x310>)
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 8003542:	07b1      	lsls	r1, r6, #30
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003544:	4403      	add	r3, r0
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 8003546:	f000 8296 	beq.w	8003a76 <get_wspr_channel_symbols+0x732>
	} else if (HASH_LITTLE_ENDIAN && ((u.i & 0x1) == 0)) {
 800354a:	4632      	mov	r2, r6
 800354c:	07d2      	lsls	r2, r2, #31
 800354e:	f140 8366 	bpl.w	8003c1e <get_wspr_channel_symbols+0x8da>
		while (length > 12)
 8003552:	280c      	cmp	r0, #12
 8003554:	f240 8514 	bls.w	8003f80 <get_wspr_channel_symbols+0xc3c>
 8003558:	360c      	adds	r6, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 800355a:	461a      	mov	r2, r3
 800355c:	4619      	mov	r1, r3
 800355e:	46a1      	mov	r9, r4
 8003560:	469c      	mov	ip, r3
			c += ((uint32_t)k[10])<<16;
 8003562:	f816 ec02 	ldrb.w	lr, [r6, #-2]
			length -= 12;
 8003566:	380c      	subs	r0, #12
			c += ((uint32_t)k[9])<<8;
 8003568:	f816 3c03 	ldrb.w	r3, [r6, #-3]
			c += ((uint32_t)k[10])<<16;
 800356c:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
			c += ((uint32_t)k[11])<<24;
 8003570:	f816 8c01 	ldrb.w	r8, [r6, #-1]
		while (length > 12)
 8003574:	280c      	cmp	r0, #12
			c += ((uint32_t)k[11])<<24;
 8003576:	eb0e 2e03 	add.w	lr, lr, r3, lsl #8
			a += ((uint32_t)k[2])<<16;
 800357a:	f816 3c0a 	ldrb.w	r3, [r6, #-10]
 800357e:	ea4f 4403 	mov.w	r4, r3, lsl #16
			c += k[8];
 8003582:	f816 3c04 	ldrb.w	r3, [r6, #-4]
			c += ((uint32_t)k[11])<<24;
 8003586:	449e      	add	lr, r3
			a += ((uint32_t)k[1])<<8;
 8003588:	f816 3c0b 	ldrb.w	r3, [r6, #-11]
			c += ((uint32_t)k[11])<<24;
 800358c:	eb0e 6e08 	add.w	lr, lr, r8, lsl #24
			mix(a,b,c);
 8003590:	eb04 2403 	add.w	r4, r4, r3, lsl #8
			b += ((uint32_t)k[6])<<16;
 8003594:	f816 3c06 	ldrb.w	r3, [r6, #-6]
			c += ((uint32_t)k[11])<<24;
 8003598:	4472      	add	r2, lr
			a += k[0];
 800359a:	f816 ec0c 	ldrb.w	lr, [r6, #-12]
			b += ((uint32_t)k[6])<<16;
 800359e:	ea4f 4303 	mov.w	r3, r3, lsl #16
			mix(a,b,c);
 80035a2:	4474      	add	r4, lr
			b += ((uint32_t)k[5])<<8;
 80035a4:	f816 ec07 	ldrb.w	lr, [r6, #-7]
			b += ((uint32_t)k[7])<<24;
 80035a8:	eb03 230e 	add.w	r3, r3, lr, lsl #8
			a += ((uint32_t)k[3])<<24;
 80035ac:	f816 ec09 	ldrb.w	lr, [r6, #-9]
			mix(a,b,c);
 80035b0:	eb04 640e 	add.w	r4, r4, lr, lsl #24
 80035b4:	46b6      	mov	lr, r6
		while (length > 12)
 80035b6:	f106 060c 	add.w	r6, r6, #12
			mix(a,b,c);
 80035ba:	eba4 0402 	sub.w	r4, r4, r2
 80035be:	4464      	add	r4, ip
			b += k[4];
 80035c0:	f816 cc14 	ldrb.w	ip, [r6, #-20]
			b += ((uint32_t)k[7])<<24;
 80035c4:	4463      	add	r3, ip
 80035c6:	f816 cc11 	ldrb.w	ip, [r6, #-17]
			mix(a,b,c);
 80035ca:	ea84 7432 	eor.w	r4, r4, r2, ror #28
			b += ((uint32_t)k[7])<<24;
 80035ce:	eb03 630c 	add.w	r3, r3, ip, lsl #24
 80035d2:	440b      	add	r3, r1
			mix(a,b,c);
 80035d4:	4621      	mov	r1, r4
 80035d6:	441a      	add	r2, r3
 80035d8:	eba3 0304 	sub.w	r3, r3, r4
 80035dc:	ea83 63b4 	eor.w	r3, r3, r4, ror #26
 80035e0:	4411      	add	r1, r2
 80035e2:	eba2 0203 	sub.w	r2, r2, r3
 80035e6:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 80035ea:	440b      	add	r3, r1
 80035ec:	eba1 0102 	sub.w	r1, r1, r2
 80035f0:	ea81 4432 	eor.w	r4, r1, r2, ror #16
 80035f4:	441a      	add	r2, r3
 80035f6:	eba3 0304 	sub.w	r3, r3, r4
 80035fa:	eb04 0c02 	add.w	ip, r4, r2
 80035fe:	ea83 3174 	eor.w	r1, r3, r4, ror #13
 8003602:	eba2 0201 	sub.w	r2, r2, r1
 8003606:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 800360a:	4461      	add	r1, ip
		while (length > 12)
 800360c:	d8a9      	bhi.n	8003562 <get_wspr_channel_symbols+0x21e>
 800360e:	464c      	mov	r4, r9
 8003610:	4663      	mov	r3, ip
 8003612:	46f0      	mov	r8, lr
		switch(length)                   /* all the case statements fall through */
 8003614:	3801      	subs	r0, #1
 8003616:	280b      	cmp	r0, #11
 8003618:	f200 82bd 	bhi.w	8003b96 <get_wspr_channel_symbols+0x852>
 800361c:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003620:	029b029f 	.word	0x029b029f
 8003624:	02930297 	.word	0x02930297
 8003628:	028c0290 	.word	0x028c0290
 800362c:	02840288 	.word	0x02840288
 8003630:	027d0281 	.word	0x027d0281
 8003634:	02750279 	.word	0x02750279
 8003638:	08015d28 	.word	0x08015d28
 800363c:	0801ce28 	.word	0x0801ce28
 8003640:	0801cc50 	.word	0x0801cc50
 8003644:	0801cc54 	.word	0x0801cc54
 8003648:	0801cc58 	.word	0x0801cc58
 800364c:	cccccccd 	.word	0xcccccccd
 8003650:	0801cc5c 	.word	0x0801cc5c
 8003654:	deadbf81 	.word	0xdeadbf81
		callsign = strtok(message," ");
 8003658:	49ce      	ldr	r1, [pc, #824]	; (8003994 <get_wspr_channel_symbols+0x650>)
 800365a:	f107 001c 	add.w	r0, r7, #28
 800365e:	f00f f905 	bl	801286c <strtok>
		grid = strtok(NULL," ");
 8003662:	49cc      	ldr	r1, [pc, #816]	; (8003994 <get_wspr_channel_symbols+0x650>)
		callsign = strtok(message," ");
 8003664:	4604      	mov	r4, r0
		grid = strtok(NULL," ");
 8003666:	2000      	movs	r0, #0
 8003668:	f00f f900 	bl	801286c <strtok>
		powstr = strtok(NULL," ");
 800366c:	49c9      	ldr	r1, [pc, #804]	; (8003994 <get_wspr_channel_symbols+0x650>)
		grid = strtok(NULL," ");
 800366e:	4606      	mov	r6, r0
		powstr = strtok(NULL," ");
 8003670:	2000      	movs	r0, #0
 8003672:	f00f f8fb 	bl	801286c <strtok>
		int power = atoi(powstr);
 8003676:	f00e fa8f 	bl	8011b98 <atoi>
 800367a:	4605      	mov	r5, r0
		n = pack_call(callsign);
 800367c:	4620      	mov	r0, r4
 800367e:	f7ff fd99 	bl	80031b4 <pack_call>
			grid4[i]=get_locator_character_code(*(grid+i));
 8003682:	7833      	ldrb	r3, [r6, #0]
		n = pack_call(callsign);
 8003684:	4604      	mov	r4, r0
	if( ch >=48 && ch <=57 ) { //0-9
 8003686:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800368a:	b2d2      	uxtb	r2, r2
 800368c:	2a09      	cmp	r2, #9
 800368e:	d908      	bls.n	80036a2 <get_wspr_channel_symbols+0x35e>
	if( ch == 32 ) {  //space
 8003690:	2b20      	cmp	r3, #32
 8003692:	f000 845c 	beq.w	8003f4e <get_wspr_channel_symbols+0xc0a>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003696:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800369a:	b2d2      	uxtb	r2, r2
	return -1;
 800369c:	2a12      	cmp	r2, #18
 800369e:	bf28      	it	cs
 80036a0:	22ff      	movcs	r2, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 80036a2:	7871      	ldrb	r1, [r6, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 80036a4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b09      	cmp	r3, #9
 80036ac:	d908      	bls.n	80036c0 <get_wspr_channel_symbols+0x37c>
	if( ch == 32 ) {  //space
 80036ae:	2920      	cmp	r1, #32
 80036b0:	f000 844a 	beq.w	8003f48 <get_wspr_channel_symbols+0xc04>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 80036b4:	f1a1 0341 	sub.w	r3, r1, #65	; 0x41
 80036b8:	b2db      	uxtb	r3, r3
	return -1;
 80036ba:	2b12      	cmp	r3, #18
 80036bc:	bf28      	it	cs
 80036be:	23ff      	movcs	r3, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 80036c0:	78b1      	ldrb	r1, [r6, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 80036c2:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
 80036c6:	b2c0      	uxtb	r0, r0
 80036c8:	2809      	cmp	r0, #9
 80036ca:	d907      	bls.n	80036dc <get_wspr_channel_symbols+0x398>
	if( ch == 32 ) {  //space
 80036cc:	2920      	cmp	r1, #32
 80036ce:	f000 8441 	beq.w	8003f54 <get_wspr_channel_symbols+0xc10>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 80036d2:	3941      	subs	r1, #65	; 0x41
 80036d4:	b2c8      	uxtb	r0, r1
	return -1;
 80036d6:	2812      	cmp	r0, #18
 80036d8:	bf28      	it	cs
 80036da:	20ff      	movcs	r0, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 80036dc:	78f6      	ldrb	r6, [r6, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 80036de:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
 80036e2:	b2c9      	uxtb	r1, r1
 80036e4:	2909      	cmp	r1, #9
 80036e6:	d908      	bls.n	80036fa <get_wspr_channel_symbols+0x3b6>
	if( ch == 32 ) {  //space
 80036e8:	2e20      	cmp	r6, #32
 80036ea:	f000 8427 	beq.w	8003f3c <get_wspr_channel_symbols+0xbf8>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 80036ee:	f1a6 0141 	sub.w	r1, r6, #65	; 0x41
 80036f2:	b2c9      	uxtb	r1, r1
	return -1;
 80036f4:	2912      	cmp	r1, #18
 80036f6:	bf28      	it	cs
 80036f8:	21ff      	movcs	r1, #255	; 0xff
	m=(179-10*grid4[0]-grid4[2])*180+10*grid4[1]+grid4[3];
 80036fa:	f06f 0609 	mvn.w	r6, #9
 80036fe:	b21b      	sxth	r3, r3
 8003700:	fb06 f202 	mul.w	r2, r6, r2
 8003704:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003708:	32b3      	adds	r2, #179	; 0xb3
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	1a12      	subs	r2, r2, r0
 800370e:	20b4      	movs	r0, #180	; 0xb4
 8003710:	fb00 3302 	mla	r3, r0, r2, r3
 8003714:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8003718:	440b      	add	r3, r1
 800371a:	ee08 2a10 	vmov	s16, r2
 800371e:	eb05 13c3 	add.w	r3, r5, r3, lsl #7
	m=m*128+power+64;
 8003722:	f103 0540 	add.w	r5, r3, #64	; 0x40
	it=0xFF & (n>>20);
 8003726:	0d23      	lsrs	r3, r4, #20
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 8003728:	f3c5 4283 	ubfx	r2, r5, #18, #4
	memset(data,0,sizeof(data));
 800372c:	2600      	movs	r6, #0
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 800372e:	ee18 0a10 	vmov	r0, s16
	it=0xFF & (n>>20);
 8003732:	743b      	strb	r3, [r7, #16]
	it=0xFF & (n>>12);
 8003734:	0b23      	lsrs	r3, r4, #12
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 8003736:	eb02 1204 	add.w	r2, r2, r4, lsl #4
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 800373a:	4631      	mov	r1, r6
	it=0xFF & (n>>12);
 800373c:	747b      	strb	r3, [r7, #17]
	it=0xFF & (m>>10);
 800373e:	12ab      	asrs	r3, r5, #10
	it=0xFF & (n>>4);
 8003740:	0924      	lsrs	r4, r4, #4
	data[3]=it;
 8003742:	74fa      	strb	r2, [r7, #19]
	it=0xFF & (m>>10);
 8003744:	753b      	strb	r3, [r7, #20]
	it=0xFF & (m>>2);
 8003746:	10ab      	asrs	r3, r5, #2
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003748:	22b0      	movs	r2, #176	; 0xb0
	it=0xFF & (n>>4);
 800374a:	74bc      	strb	r4, [r7, #18]
	it=0xFF & (m>>2);
 800374c:	757b      	strb	r3, [r7, #21]
	it=(m & 0x03)<<6 ;
 800374e:	01ab      	lsls	r3, r5, #6
	memset(data,0,sizeof(data));
 8003750:	f8c7 6017 	str.w	r6, [r7, #23]
	it=(m & 0x03)<<6 ;
 8003754:	75bb      	strb	r3, [r7, #22]
	uint8_t channelbits[nbytes*8*2]; /* 162 rounded up */
 8003756:	466b      	mov	r3, sp
			ENCODE(sym,encstate);
 8003758:	4d8f      	ldr	r5, [pc, #572]	; (8003998 <get_wspr_channel_symbols+0x654>)
	uint8_t channelbits[nbytes*8*2]; /* 162 rounded up */
 800375a:	ee08 3a90 	vmov	s17, r3
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 800375e:	f00e fa69 	bl	8011c34 <memset>
	while(nbytes-- != 0) {
 8003762:	f107 0310 	add.w	r3, r7, #16
 8003766:	4a8d      	ldr	r2, [pc, #564]	; (800399c <get_wspr_channel_symbols+0x658>)
			ENCODE(sym,encstate);
 8003768:	4c8d      	ldr	r4, [pc, #564]	; (80039a0 <get_wspr_channel_symbols+0x65c>)
 800376a:	60bb      	str	r3, [r7, #8]
 800376c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003770:	60fe      	str	r6, [r7, #12]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003772:	68b8      	ldr	r0, [r7, #8]
	while(nbytes-- != 0) {
 8003774:	3310      	adds	r3, #16
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003776:	68f9      	ldr	r1, [r7, #12]
 8003778:	f810 9b01 	ldrb.w	r9, [r0], #1
 800377c:	60b8      	str	r0, [r7, #8]
 800377e:	ea4f 10d9 	mov.w	r0, r9, lsr #7
 8003782:	f3c9 1880 	ubfx	r8, r9, #6, #1
 8003786:	f3c9 1e40 	ubfx	lr, r9, #5, #1
 800378a:	ea40 0141 	orr.w	r1, r0, r1, lsl #1
 800378e:	f3c9 1c00 	ubfx	ip, r9, #4, #1
 8003792:	f3c9 0680 	ubfx	r6, r9, #2, #1
 8003796:	ea48 0841 	orr.w	r8, r8, r1, lsl #1
			ENCODE(sym,encstate);
 800379a:	ea01 0005 	and.w	r0, r1, r5
 800379e:	4021      	ands	r1, r4
 80037a0:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 80037a4:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
			encstate = (encstate << 1) | ((*data >> i) & 1);
 80037a8:	ea4e 0e48 	orr.w	lr, lr, r8, lsl #1
			ENCODE(sym,encstate);
 80037ac:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
 80037b0:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 80037b4:	b2c9      	uxtb	r1, r1
			encstate = (encstate << 1) | ((*data >> i) & 1);
 80037b6:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
			ENCODE(sym,encstate);
 80037ba:	f812 a001 	ldrb.w	sl, [r2, r1]
 80037be:	b2c0      	uxtb	r0, r0
			encstate = (encstate << 1) | ((*data >> i) & 1);
 80037c0:	f3c9 01c0 	ubfx	r1, r9, #3, #1
			ENCODE(sym,encstate);
 80037c4:	5c10      	ldrb	r0, [r2, r0]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 80037c6:	ea41 014c 	orr.w	r1, r1, ip, lsl #1
			ENCODE(sym,encstate);
 80037ca:	ea4a 0a40 	orr.w	sl, sl, r0, lsl #1
			encstate = (encstate << 1) | ((*data >> i) & 1);
 80037ce:	f3c9 0040 	ubfx	r0, r9, #1, #1
 80037d2:	ea46 0641 	orr.w	r6, r6, r1, lsl #1
 80037d6:	6079      	str	r1, [r7, #4]
 80037d8:	f009 0101 	and.w	r1, r9, #1
			ENCODE(sym,encstate);
 80037dc:	ea08 0905 	and.w	r9, r8, r5
 80037e0:	ea08 0804 	and.w	r8, r8, r4
			encstate = (encstate << 1) | ((*data >> i) & 1);
 80037e4:	ea40 0046 	orr.w	r0, r0, r6, lsl #1
			ENCODE(sym,encstate);
 80037e8:	ea89 4919 	eor.w	r9, r9, r9, lsr #16
 80037ec:	ea88 4818 	eor.w	r8, r8, r8, lsr #16
 80037f0:	ea89 2919 	eor.w	r9, r9, r9, lsr #8
 80037f4:	ea88 2818 	eor.w	r8, r8, r8, lsr #8
 80037f8:	fa5f f989 	uxtb.w	r9, r9
 80037fc:	fa5f f888 	uxtb.w	r8, r8
 8003800:	f812 9009 	ldrb.w	r9, [r2, r9]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003804:	ea41 0140 	orr.w	r1, r1, r0, lsl #1
			ENCODE(sym,encstate);
 8003808:	f812 8008 	ldrb.w	r8, [r2, r8]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 800380c:	60f9      	str	r1, [r7, #12]
			ENCODE(sym,encstate);
 800380e:	ea48 0949 	orr.w	r9, r8, r9, lsl #1
 8003812:	ea0e 0805 	and.w	r8, lr, r5
 8003816:	ea0e 0e04 	and.w	lr, lr, r4
 800381a:	6879      	ldr	r1, [r7, #4]
 800381c:	ea88 4818 	eor.w	r8, r8, r8, lsr #16
 8003820:	ea8e 4e1e 	eor.w	lr, lr, lr, lsr #16
 8003824:	ea88 2818 	eor.w	r8, r8, r8, lsr #8
 8003828:	ea8e 2e1e 	eor.w	lr, lr, lr, lsr #8
 800382c:	fa5f f888 	uxtb.w	r8, r8
 8003830:	fa5f fe8e 	uxtb.w	lr, lr
 8003834:	f812 8008 	ldrb.w	r8, [r2, r8]
 8003838:	f812 e00e 	ldrb.w	lr, [r2, lr]
 800383c:	ea4e 0848 	orr.w	r8, lr, r8, lsl #1
 8003840:	ea0c 0e05 	and.w	lr, ip, r5
 8003844:	ea0c 0c04 	and.w	ip, ip, r4
 8003848:	ea8e 4e1e 	eor.w	lr, lr, lr, lsr #16
 800384c:	ea8c 4c1c 	eor.w	ip, ip, ip, lsr #16
 8003850:	ea8e 2e1e 	eor.w	lr, lr, lr, lsr #8
 8003854:	ea8c 2c1c 	eor.w	ip, ip, ip, lsr #8
 8003858:	fa5f fe8e 	uxtb.w	lr, lr
 800385c:	fa5f fc8c 	uxtb.w	ip, ip
 8003860:	f812 e00e 	ldrb.w	lr, [r2, lr]
 8003864:	f812 c00c 	ldrb.w	ip, [r2, ip]
 8003868:	ea4c 0e4e 	orr.w	lr, ip, lr, lsl #1
 800386c:	ea01 0c05 	and.w	ip, r1, r5
 8003870:	4021      	ands	r1, r4
 8003872:	ea8c 4c1c 	eor.w	ip, ip, ip, lsr #16
 8003876:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
 800387a:	ea8c 2c1c 	eor.w	ip, ip, ip, lsr #8
 800387e:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
 8003882:	fa5f fc8c 	uxtb.w	ip, ip
 8003886:	b2c9      	uxtb	r1, r1
 8003888:	f812 c00c 	ldrb.w	ip, [r2, ip]
 800388c:	5c51      	ldrb	r1, [r2, r1]
 800388e:	ea41 0c4c 	orr.w	ip, r1, ip, lsl #1
 8003892:	ea06 0105 	and.w	r1, r6, r5
 8003896:	4026      	ands	r6, r4
 8003898:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
 800389c:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 80038a0:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
 80038a4:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 80038a8:	b2c9      	uxtb	r1, r1
 80038aa:	b2f6      	uxtb	r6, r6
 80038ac:	5c51      	ldrb	r1, [r2, r1]
 80038ae:	5d96      	ldrb	r6, [r2, r6]
 80038b0:	ea46 0141 	orr.w	r1, r6, r1, lsl #1
 80038b4:	ea00 0605 	and.w	r6, r0, r5
 80038b8:	4020      	ands	r0, r4
 80038ba:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 80038be:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 80038c2:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 80038c6:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 80038ca:	b2f6      	uxtb	r6, r6
 80038cc:	b2c0      	uxtb	r0, r0
 80038ce:	5d96      	ldrb	r6, [r2, r6]
 80038d0:	5c10      	ldrb	r0, [r2, r0]
 80038d2:	ea40 0646 	orr.w	r6, r0, r6, lsl #1
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	4028      	ands	r0, r5
 80038da:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 80038de:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 80038e2:	b2c0      	uxtb	r0, r0
 80038e4:	f812 b000 	ldrb.w	fp, [r2, r0]
 80038e8:	68f8      	ldr	r0, [r7, #12]
 80038ea:	4020      	ands	r0, r4
 80038ec:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 80038f0:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 80038f4:	b2c0      	uxtb	r0, r0
 80038f6:	5c10      	ldrb	r0, [r2, r0]
 80038f8:	ea40 0b4b 	orr.w	fp, r0, fp, lsl #1
			*symbols++ = sym >> 1;
 80038fc:	ea4f 006a 	mov.w	r0, sl, asr #1
			*symbols++ = sym & 1;
 8003900:	f00a 0a01 	and.w	sl, sl, #1
			*symbols++ = sym >> 1;
 8003904:	f803 0c20 	strb.w	r0, [r3, #-32]
 8003908:	ea4f 0069 	mov.w	r0, r9, asr #1
			*symbols++ = sym & 1;
 800390c:	f009 0901 	and.w	r9, r9, #1
 8003910:	f803 ac1f 	strb.w	sl, [r3, #-31]
			*symbols++ = sym >> 1;
 8003914:	f803 0c1e 	strb.w	r0, [r3, #-30]
 8003918:	ea4f 0068 	mov.w	r0, r8, asr #1
			*symbols++ = sym & 1;
 800391c:	f008 0801 	and.w	r8, r8, #1
 8003920:	f803 9c1d 	strb.w	r9, [r3, #-29]
			*symbols++ = sym >> 1;
 8003924:	f803 0c1c 	strb.w	r0, [r3, #-28]
 8003928:	ea4f 006e 	mov.w	r0, lr, asr #1
			*symbols++ = sym & 1;
 800392c:	f00e 0e01 	and.w	lr, lr, #1
 8003930:	f803 8c1b 	strb.w	r8, [r3, #-27]
			*symbols++ = sym >> 1;
 8003934:	f803 0c1a 	strb.w	r0, [r3, #-26]
 8003938:	ea4f 006c 	mov.w	r0, ip, asr #1
			*symbols++ = sym & 1;
 800393c:	f803 ec19 	strb.w	lr, [r3, #-25]
 8003940:	f00c 0c01 	and.w	ip, ip, #1
			*symbols++ = sym >> 1;
 8003944:	f803 0c18 	strb.w	r0, [r3, #-24]
 8003948:	1048      	asrs	r0, r1, #1
			*symbols++ = sym & 1;
 800394a:	f001 0101 	and.w	r1, r1, #1
 800394e:	f803 cc17 	strb.w	ip, [r3, #-23]
			*symbols++ = sym >> 1;
 8003952:	f803 0c16 	strb.w	r0, [r3, #-22]
 8003956:	1070      	asrs	r0, r6, #1
			*symbols++ = sym & 1;
 8003958:	f803 1c15 	strb.w	r1, [r3, #-21]
 800395c:	f006 0601 	and.w	r6, r6, #1
			*symbols++ = sym >> 1;
 8003960:	f803 0c14 	strb.w	r0, [r3, #-20]
 8003964:	ea4f 006b 	mov.w	r0, fp, asr #1
	while(nbytes-- != 0) {
 8003968:	f107 011b 	add.w	r1, r7, #27
			*symbols++ = sym & 1;
 800396c:	f00b 0b01 	and.w	fp, fp, #1
			*symbols++ = sym >> 1;
 8003970:	f803 0c12 	strb.w	r0, [r3, #-18]
	while(nbytes-- != 0) {
 8003974:	68b8      	ldr	r0, [r7, #8]
			*symbols++ = sym & 1;
 8003976:	f803 6c13 	strb.w	r6, [r3, #-19]
	while(nbytes-- != 0) {
 800397a:	4288      	cmp	r0, r1
			*symbols++ = sym & 1;
 800397c:	f803 bc11 	strb.w	fp, [r3, #-17]
	while(nbytes-- != 0) {
 8003980:	f47f aef7 	bne.w	8003772 <get_wspr_channel_symbols+0x42e>
 8003984:	f04f 0e00 	mov.w	lr, #0
 8003988:	f107 0b5c 	add.w	fp, r7, #92	; 0x5c
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 800398c:	f8df a014 	ldr.w	sl, [pc, #20]	; 80039a4 <get_wspr_channel_symbols+0x660>
	i = p = 0;
 8003990:	46f4      	mov	ip, lr
 8003992:	e009      	b.n	80039a8 <get_wspr_channel_symbols+0x664>
 8003994:	0801ce28 	.word	0x0801ce28
 8003998:	f2d05351 	.word	0xf2d05351
 800399c:	0801cc70 	.word	0x0801cc70
 80039a0:	e4613c47 	.word	0xe4613c47
 80039a4:	84422110 	.word	0x84422110
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 80039a8:	fa5f f58e 	uxtb.w	r5, lr
			tmp[j] = sym[p];
 80039ac:	f50c 72d0 	add.w	r2, ip, #416	; 0x1a0
 80039b0:	f107 0110 	add.w	r1, r7, #16
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 80039b4:	2300      	movs	r3, #0
			p++;
 80039b6:	f10c 0001 	add.w	r0, ip, #1
			tmp[j] = sym[p];
 80039ba:	1854      	adds	r4, r2, r1
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 80039bc:	462a      	mov	r2, r5
 80039be:	02ad      	lsls	r5, r5, #10
 80039c0:	18ad      	adds	r5, r5, r2
 80039c2:	f143 0300 	adc.w	r3, r3, #0
 80039c6:	052a      	lsls	r2, r5, #20
 80039c8:	051e      	lsls	r6, r3, #20
 80039ca:	18aa      	adds	r2, r5, r2
 80039cc:	ea46 3615 	orr.w	r6, r6, r5, lsr #12
 80039d0:	eb43 0306 	adc.w	r3, r3, r6
 80039d4:	1892      	adds	r2, r2, r2
 80039d6:	415b      	adcs	r3, r3
 80039d8:	ea02 060a 	and.w	r6, r2, sl
 80039dc:	f003 0308 	and.w	r3, r3, #8
 80039e0:	0235      	lsls	r5, r6, #8
 80039e2:	021a      	lsls	r2, r3, #8
 80039e4:	19ad      	adds	r5, r5, r6
 80039e6:	ea42 6216 	orr.w	r2, r2, r6, lsr #24
 80039ea:	ea4f 4105 	mov.w	r1, r5, lsl #16
 80039ee:	eb43 0202 	adc.w	r2, r3, r2
 80039f2:	1869      	adds	r1, r5, r1
 80039f4:	ea4f 4902 	mov.w	r9, r2, lsl #16
 80039f8:	ea4f 2801 	mov.w	r8, r1, lsl #8
 80039fc:	ea49 4915 	orr.w	r9, r9, r5, lsr #16
 8003a00:	eb42 0209 	adc.w	r2, r2, r9
 8003a04:	eb18 0606 	adds.w	r6, r8, r6
 8003a08:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003a0c:	ea42 6211 	orr.w	r2, r2, r1, lsr #24
 8003a10:	eb43 0302 	adc.w	r3, r3, r2
 8003a14:	b2db      	uxtb	r3, r3
		if (j < 162 ) {
 8003a16:	2ba1      	cmp	r3, #161	; 0xa1
 8003a18:	f200 80fa 	bhi.w	8003c10 <get_wspr_channel_symbols+0x8cc>
			p++;
 8003a1c:	fa5f fc80 	uxtb.w	ip, r0
			tmp[j] = sym[p];
 8003a20:	f814 2cb0 	ldrb.w	r2, [r4, #-176]
	while (p < 162) {
 8003a24:	f10e 0e01 	add.w	lr, lr, #1
 8003a28:	f1bc 0fa2 	cmp.w	ip, #162	; 0xa2
			tmp[j] = sym[p];
 8003a2c:	f80b 2003 	strb.w	r2, [fp, r3]
	while (p < 162) {
 8003a30:	d1ba      	bne.n	80039a8 <get_wspr_channel_symbols+0x664>
	memcpy(sym, tmp, sizeof(tmp));
 8003a32:	22a2      	movs	r2, #162	; 0xa2
 8003a34:	4659      	mov	r1, fp
 8003a36:	ee18 0a10 	vmov	r0, s16
 8003a3a:	f207 15a1 	addw	r5, r7, #417	; 0x1a1
 8003a3e:	f00e f8eb 	bl	8011c18 <memcpy>
	for (i=0; i < 162; i++) {
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	f107 02ff 	add.w	r2, r7, #255	; 0xff
 8003a48:	48d3      	ldr	r0, [pc, #844]	; (8003d98 <get_wspr_channel_symbols+0xa54>)
 8003a4a:	1e59      	subs	r1, r3, #1
		symbols[i] = 2 * channelbits[i] + pr3[i];
 8003a4c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8003a50:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 8003a54:	eb03 0344 	add.w	r3, r3, r4, lsl #1
	for (i=0; i < 162; i++) {
 8003a58:	42aa      	cmp	r2, r5
		symbols[i] = 2 * channelbits[i] + pr3[i];
 8003a5a:	f801 3f01 	strb.w	r3, [r1, #1]!
	for (i=0; i < 162; i++) {
 8003a5e:	d1f5      	bne.n	8003a4c <get_wspr_channel_symbols+0x708>
	return 1;
 8003a60:	ee18 3a90 	vmov	r3, s17
 8003a64:	2001      	movs	r0, #1
}
 8003a66:	f507 77da 	add.w	r7, r7, #436	; 0x1b4
 8003a6a:	469d      	mov	sp, r3
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	ecbd 8b02 	vpop	{d8}
 8003a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		while (length > 12)
 8003a76:	280c      	cmp	r0, #12
 8003a78:	f240 8263 	bls.w	8003f42 <get_wspr_channel_symbols+0xbfe>
 8003a7c:	360c      	adds	r6, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003a7e:	461a      	mov	r2, r3
 8003a80:	4619      	mov	r1, r3
 8003a82:	46a6      	mov	lr, r4
			c += k[2];
 8003a84:	f856 4c04 	ldr.w	r4, [r6, #-4]
			length -= 12;
 8003a88:	380c      	subs	r0, #12
 8003a8a:	46b4      	mov	ip, r6
		while (length > 12)
 8003a8c:	360c      	adds	r6, #12
			c += k[2];
 8003a8e:	4422      	add	r2, r4
			mix(a,b,c);
 8003a90:	f856 4c18 	ldr.w	r4, [r6, #-24]
		while (length > 12)
 8003a94:	280c      	cmp	r0, #12
			mix(a,b,c);
 8003a96:	eba4 0402 	sub.w	r4, r4, r2
 8003a9a:	4423      	add	r3, r4
 8003a9c:	ea83 7332 	eor.w	r3, r3, r2, ror #28
 8003aa0:	461c      	mov	r4, r3
			b += k[1];
 8003aa2:	f856 3c14 	ldr.w	r3, [r6, #-20]
 8003aa6:	440b      	add	r3, r1
			mix(a,b,c);
 8003aa8:	4621      	mov	r1, r4
 8003aaa:	441a      	add	r2, r3
 8003aac:	eba3 0304 	sub.w	r3, r3, r4
 8003ab0:	ea83 63b4 	eor.w	r3, r3, r4, ror #26
 8003ab4:	4411      	add	r1, r2
 8003ab6:	eba2 0203 	sub.w	r2, r2, r3
 8003aba:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 8003abe:	440b      	add	r3, r1
 8003ac0:	eba1 0102 	sub.w	r1, r1, r2
 8003ac4:	ea81 4132 	eor.w	r1, r1, r2, ror #16
 8003ac8:	441a      	add	r2, r3
 8003aca:	460c      	mov	r4, r1
 8003acc:	eba3 0301 	sub.w	r3, r3, r1
 8003ad0:	ea83 3171 	eor.w	r1, r3, r1, ror #13
 8003ad4:	4623      	mov	r3, r4
 8003ad6:	4413      	add	r3, r2
 8003ad8:	eba2 0201 	sub.w	r2, r2, r1
 8003adc:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8003ae0:	4419      	add	r1, r3
		while (length > 12)
 8003ae2:	d8cf      	bhi.n	8003a84 <get_wspr_channel_symbols+0x740>
 8003ae4:	4674      	mov	r4, lr
 8003ae6:	46e0      	mov	r8, ip
		switch(length)
 8003ae8:	3801      	subs	r0, #1
 8003aea:	280b      	cmp	r0, #11
 8003aec:	d853      	bhi.n	8003b96 <get_wspr_channel_symbols+0x852>
 8003aee:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003af2:	0036      	.short	0x0036
 8003af4:	017d013f 	.word	0x017d013f
 8003af8:	01720179 	.word	0x01720179
 8003afc:	0164016b 	.word	0x0164016b
 8003b00:	0159015d 	.word	0x0159015d
 8003b04:	014c0155 	.word	0x014c0155
 8003b08:	0143      	.short	0x0143
		case 12: c+=((uint32_t)k[11])<<24;
 8003b0a:	f898 000b 	ldrb.w	r0, [r8, #11]
 8003b0e:	eb02 6200 	add.w	r2, r2, r0, lsl #24
		case 11: c+=((uint32_t)k[10])<<16;
 8003b12:	f898 000a 	ldrb.w	r0, [r8, #10]
 8003b16:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		case 10: c+=((uint32_t)k[9])<<8;
 8003b1a:	f898 0009 	ldrb.w	r0, [r8, #9]
 8003b1e:	eb02 2200 	add.w	r2, r2, r0, lsl #8
		case 9 : c+=k[8];
 8003b22:	f898 0008 	ldrb.w	r0, [r8, #8]
 8003b26:	4402      	add	r2, r0
		case 8 : b+=((uint32_t)k[7])<<24;
 8003b28:	f898 0007 	ldrb.w	r0, [r8, #7]
 8003b2c:	eb01 6100 	add.w	r1, r1, r0, lsl #24
		case 7 : b+=((uint32_t)k[6])<<16;
 8003b30:	f898 0006 	ldrb.w	r0, [r8, #6]
 8003b34:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		case 6 : b+=((uint32_t)k[5])<<8;
 8003b38:	f898 0005 	ldrb.w	r0, [r8, #5]
 8003b3c:	eb01 2100 	add.w	r1, r1, r0, lsl #8
		case 5 : b+=k[4];
 8003b40:	f898 0004 	ldrb.w	r0, [r8, #4]
 8003b44:	4401      	add	r1, r0
		case 4 : a+=((uint32_t)k[3])<<24;
 8003b46:	f898 0003 	ldrb.w	r0, [r8, #3]
 8003b4a:	eb03 6300 	add.w	r3, r3, r0, lsl #24
		case 3 : a+=((uint32_t)k[2])<<16;
 8003b4e:	f898 0002 	ldrb.w	r0, [r8, #2]
 8003b52:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=((uint32_t)k[1])<<8;
 8003b56:	f898 0001 	ldrb.w	r0, [r8, #1]
 8003b5a:	eb03 2300 	add.w	r3, r3, r0, lsl #8
		case 1 : a+=k[0];
 8003b5e:	f898 0000 	ldrb.w	r0, [r8]
 8003b62:	4403      	add	r3, r0
	final(a,b,c);
 8003b64:	404a      	eors	r2, r1
 8003b66:	eba2 40b1 	sub.w	r0, r2, r1, ror #18
 8003b6a:	4043      	eors	r3, r0
 8003b6c:	eba3 5370 	sub.w	r3, r3, r0, ror #21
 8003b70:	4059      	eors	r1, r3
 8003b72:	eba1 12f3 	sub.w	r2, r1, r3, ror #7
 8003b76:	ea80 0102 	eor.w	r1, r0, r2
 8003b7a:	eba1 4132 	sub.w	r1, r1, r2, ror #16
 8003b7e:	404b      	eors	r3, r1
 8003b80:	eba3 7331 	sub.w	r3, r3, r1, ror #28
 8003b84:	405a      	eors	r2, r3
 8003b86:	eba2 43b3 	sub.w	r3, r2, r3, ror #18
 8003b8a:	ea81 0203 	eor.w	r2, r1, r3
 8003b8e:	eba2 2333 	sub.w	r3, r2, r3, ror #8
	c=(32767&c);
 8003b92:	f3c3 020e 	ubfx	r2, r3, #0, #15
		m=128*ihash + ntype + 64;
 8003b96:	eb05 13c2 	add.w	r3, r5, r2, lsl #7
		memset(grid6,0,sizeof(char)*7);
 8003b9a:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8003b9e:	2200      	movs	r2, #0
		j=strlen(grid);
 8003ba0:	4620      	mov	r0, r4
		memset(grid6,0,sizeof(char)*7);
 8003ba2:	ee08 1a10 	vmov	s16, r1
		m=128*ihash + ntype + 64;
 8003ba6:	f103 0540 	add.w	r5, r3, #64	; 0x40
		memset(grid6,0,sizeof(char)*7);
 8003baa:	f8c7 2100 	str.w	r2, [r7, #256]	; 0x100
 8003bae:	f8c7 2103 	str.w	r2, [r7, #259]	; 0x103
		j=strlen(grid);
 8003bb2:	f7fc fbf5 	bl	80003a0 <strlen>
		for(i=0; i<j-1; i++) {
 8003bb6:	3801      	subs	r0, #1
 8003bb8:	2800      	cmp	r0, #0
 8003bba:	dd20      	ble.n	8003bfe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003bbc:	7863      	ldrb	r3, [r4, #1]
		for(i=0; i<j-1; i++) {
 8003bbe:	2801      	cmp	r0, #1
			grid6[i]=grid[i+1];
 8003bc0:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
		for(i=0; i<j-1; i++) {
 8003bc4:	d01b      	beq.n	8003bfe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003bc6:	78a3      	ldrb	r3, [r4, #2]
		for(i=0; i<j-1; i++) {
 8003bc8:	2802      	cmp	r0, #2
			grid6[i]=grid[i+1];
 8003bca:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
		for(i=0; i<j-1; i++) {
 8003bce:	d016      	beq.n	8003bfe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003bd0:	78e3      	ldrb	r3, [r4, #3]
		for(i=0; i<j-1; i++) {
 8003bd2:	2803      	cmp	r0, #3
			grid6[i]=grid[i+1];
 8003bd4:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
		for(i=0; i<j-1; i++) {
 8003bd8:	d011      	beq.n	8003bfe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003bda:	7923      	ldrb	r3, [r4, #4]
		for(i=0; i<j-1; i++) {
 8003bdc:	2804      	cmp	r0, #4
			grid6[i]=grid[i+1];
 8003bde:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		for(i=0; i<j-1; i++) {
 8003be2:	d00c      	beq.n	8003bfe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003be4:	7963      	ldrb	r3, [r4, #5]
		for(i=0; i<j-1; i++) {
 8003be6:	2805      	cmp	r0, #5
			grid6[i]=grid[i+1];
 8003be8:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		for(i=0; i<j-1; i++) {
 8003bec:	d007      	beq.n	8003bfe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003bee:	79a3      	ldrb	r3, [r4, #6]
		for(i=0; i<j-1; i++) {
 8003bf0:	2806      	cmp	r0, #6
			grid6[i]=grid[i+1];
 8003bf2:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		for(i=0; i<j-1; i++) {
 8003bf6:	d002      	beq.n	8003bfe <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003bf8:	79e3      	ldrb	r3, [r4, #7]
 8003bfa:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		grid6[5]=grid[0];
 8003bfe:	7823      	ldrb	r3, [r4, #0]
		n = pack_call(grid6);
 8003c00:	ee18 0a10 	vmov	r0, s16
		grid6[5]=grid[0];
 8003c04:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		n = pack_call(grid6);
 8003c08:	f7ff fad4 	bl	80031b4 <pack_call>
 8003c0c:	4604      	mov	r4, r0
 8003c0e:	e58a      	b.n	8003726 <get_wspr_channel_symbols+0x3e2>
	while (p < 162) {
 8003c10:	f1bc 0fa1 	cmp.w	ip, #161	; 0xa1
 8003c14:	f10e 0e01 	add.w	lr, lr, #1
 8003c18:	f67f aec6 	bls.w	80039a8 <get_wspr_channel_symbols+0x664>
 8003c1c:	e709      	b.n	8003a32 <get_wspr_channel_symbols+0x6ee>
		while (length > 12)
 8003c1e:	280c      	cmp	r0, #12
 8003c20:	f240 81ab 	bls.w	8003f7a <get_wspr_channel_symbols+0xc36>
 8003c24:	360c      	adds	r6, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003c26:	461a      	mov	r2, r3
 8003c28:	4619      	mov	r1, r3
 8003c2a:	46a6      	mov	lr, r4
			c += k[4] + (((uint32_t)k[5])<<16);
 8003c2c:	f836 cc02 	ldrh.w	ip, [r6, #-2]
			length -= 12;
 8003c30:	380c      	subs	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 8003c32:	f836 4c04 	ldrh.w	r4, [r6, #-4]
		while (length > 12)
 8003c36:	280c      	cmp	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 8003c38:	eb04 440c 	add.w	r4, r4, ip, lsl #16
			a += k[0] + (((uint32_t)k[1])<<16);
 8003c3c:	f836 cc0a 	ldrh.w	ip, [r6, #-10]
			c += k[4] + (((uint32_t)k[5])<<16);
 8003c40:	4422      	add	r2, r4
 8003c42:	4614      	mov	r4, r2
			a += k[0] + (((uint32_t)k[1])<<16);
 8003c44:	f836 2c0c 	ldrh.w	r2, [r6, #-12]
			mix(a,b,c);
 8003c48:	eb02 420c 	add.w	r2, r2, ip, lsl #16
			b += k[2] + (((uint32_t)k[3])<<16);
 8003c4c:	f836 cc06 	ldrh.w	ip, [r6, #-6]
			mix(a,b,c);
 8003c50:	eba2 0204 	sub.w	r2, r2, r4
 8003c54:	441a      	add	r2, r3
			b += k[2] + (((uint32_t)k[3])<<16);
 8003c56:	f836 3c08 	ldrh.w	r3, [r6, #-8]
 8003c5a:	eb03 430c 	add.w	r3, r3, ip, lsl #16
 8003c5e:	46b4      	mov	ip, r6
			mix(a,b,c);
 8003c60:	ea82 7234 	eor.w	r2, r2, r4, ror #28
		while (length > 12)
 8003c64:	f106 060c 	add.w	r6, r6, #12
			b += k[2] + (((uint32_t)k[3])<<16);
 8003c68:	440b      	add	r3, r1
			mix(a,b,c);
 8003c6a:	eb03 0104 	add.w	r1, r3, r4
 8003c6e:	eba3 0302 	sub.w	r3, r3, r2
 8003c72:	ea83 63b2 	eor.w	r3, r3, r2, ror #26
 8003c76:	440a      	add	r2, r1
 8003c78:	eba1 0103 	sub.w	r1, r1, r3
 8003c7c:	ea81 6133 	eor.w	r1, r1, r3, ror #24
 8003c80:	4413      	add	r3, r2
 8003c82:	eba2 0201 	sub.w	r2, r2, r1
 8003c86:	eb01 0403 	add.w	r4, r1, r3
 8003c8a:	ea82 4231 	eor.w	r2, r2, r1, ror #16
 8003c8e:	eba3 0302 	sub.w	r3, r3, r2
 8003c92:	ea83 3172 	eor.w	r1, r3, r2, ror #13
 8003c96:	eb02 0304 	add.w	r3, r2, r4
 8003c9a:	eba4 0201 	sub.w	r2, r4, r1
 8003c9e:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8003ca2:	4419      	add	r1, r3
		while (length > 12)
 8003ca4:	d8c2      	bhi.n	8003c2c <get_wspr_channel_symbols+0x8e8>
 8003ca6:	4674      	mov	r4, lr
 8003ca8:	46e0      	mov	r8, ip
		switch(length)
 8003caa:	3801      	subs	r0, #1
 8003cac:	280b      	cmp	r0, #11
 8003cae:	f63f af72 	bhi.w	8003b96 <get_wspr_channel_symbols+0x852>
 8003cb2:	a601      	add	r6, pc, #4	; (adr r6, 8003cb8 <get_wspr_channel_symbols+0x974>)
 8003cb4:	f856 f020 	ldr.w	pc, [r6, r0, lsl #2]
 8003cb8:	08003b5f 	.word	0x08003b5f
 8003cbc:	08003d71 	.word	0x08003d71
 8003cc0:	08003d69 	.word	0x08003d69
 8003cc4:	08003e6d 	.word	0x08003e6d
 8003cc8:	08003e67 	.word	0x08003e67
 8003ccc:	08003e51 	.word	0x08003e51
 8003cd0:	08003e49 	.word	0x08003e49
 8003cd4:	08003e2b 	.word	0x08003e2b
 8003cd8:	08003e25 	.word	0x08003e25
 8003cdc:	08003e01 	.word	0x08003e01
 8003ce0:	08003df9 	.word	0x08003df9
 8003ce4:	08003e7d 	.word	0x08003e7d
		for (i=0; i<i1; i++) {
 8003ce8:	b300      	cbz	r0, 8003d2c <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003cea:	7823      	ldrb	r3, [r4, #0]
		for (i=0; i<i1; i++) {
 8003cec:	2801      	cmp	r0, #1
			call6[i]=callsign[i];
 8003cee:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8003cf2:	d01b      	beq.n	8003d2c <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003cf4:	7863      	ldrb	r3, [r4, #1]
		for (i=0; i<i1; i++) {
 8003cf6:	2802      	cmp	r0, #2
			call6[i]=callsign[i];
 8003cf8:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
		for (i=0; i<i1; i++) {
 8003cfc:	d016      	beq.n	8003d2c <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003cfe:	78a3      	ldrb	r3, [r4, #2]
		for (i=0; i<i1; i++) {
 8003d00:	2803      	cmp	r0, #3
			call6[i]=callsign[i];
 8003d02:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
		for (i=0; i<i1; i++) {
 8003d06:	d011      	beq.n	8003d2c <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003d08:	78e3      	ldrb	r3, [r4, #3]
		for (i=0; i<i1; i++) {
 8003d0a:	2804      	cmp	r0, #4
			call6[i]=callsign[i];
 8003d0c:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		for (i=0; i<i1; i++) {
 8003d10:	d00c      	beq.n	8003d2c <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003d12:	7923      	ldrb	r3, [r4, #4]
		for (i=0; i<i1; i++) {
 8003d14:	2805      	cmp	r0, #5
			call6[i]=callsign[i];
 8003d16:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		for (i=0; i<i1; i++) {
 8003d1a:	d007      	beq.n	8003d2c <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003d1c:	7963      	ldrb	r3, [r4, #5]
		for (i=0; i<i1; i++) {
 8003d1e:	2806      	cmp	r0, #6
			call6[i]=callsign[i];
 8003d20:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		for (i=0; i<i1; i++) {
 8003d24:	d002      	beq.n	8003d2c <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003d26:	79a3      	ldrb	r3, [r4, #6]
 8003d28:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		call6[i] = '\0';
 8003d2c:	f107 0210 	add.w	r2, r7, #16
 8003d30:	f506 73d0 	add.w	r3, r6, #416	; 0x1a0
 8003d34:	4413      	add	r3, r2
		*n=pack_call(call6);
 8003d36:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8003d3a:	4610      	mov	r0, r2
 8003d3c:	ee08 2a10 	vmov	s16, r2
		call6[i] = '\0';
 8003d40:	2200      	movs	r2, #0
 8003d42:	f803 2cb0 	strb.w	r2, [r3, #-176]
		*n=pack_call(call6);
 8003d46:	f7ff fa35 	bl	80031b4 <pack_call>
		int nc = callsign[i1+1];
 8003d4a:	4653      	mov	r3, sl
		*n=pack_call(call6);
 8003d4c:	4604      	mov	r4, r0
		int nc = callsign[i1+1];
 8003d4e:	4433      	add	r3, r6
 8003d50:	785a      	ldrb	r2, [r3, #1]
		if( nc >= 48 && nc <= 57 ) {
 8003d52:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8003d56:	2b09      	cmp	r3, #9
 8003d58:	f200 80a6 	bhi.w	8003ea8 <get_wspr_channel_symbols+0xb64>
		*m=60000-32768+*m;
 8003d5c:	f646 2330 	movw	r3, #27184	; 0x6a30
 8003d60:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 8003d62:	01db      	lsls	r3, r3, #7
 8003d64:	f7ff bbbf 	b.w	80034e6 <get_wspr_channel_symbols+0x1a2>
		case 3 : a+=((uint32_t)k8[2])<<16;      /* fall through */
 8003d68:	f898 0002 	ldrb.w	r0, [r8, #2]
 8003d6c:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=k[0];
 8003d70:	f8b8 0000 	ldrh.w	r0, [r8]
 8003d74:	4403      	add	r3, r0
		break;
 8003d76:	e6f5      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
		case 12: c+=k[2]; b+=k[1]; a+=k[0]; break;
 8003d78:	4646      	mov	r6, r8
 8003d7a:	f8d8 0008 	ldr.w	r0, [r8, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 8003d7e:	4402      	add	r2, r0
 8003d80:	6870      	ldr	r0, [r6, #4]
 8003d82:	4401      	add	r1, r0
 8003d84:	6830      	ldr	r0, [r6, #0]
 8003d86:	4403      	add	r3, r0
 8003d88:	e6ec      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
 8003d8a:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8003d8e:	4646      	mov	r6, r8
 8003d90:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003d94:	e7f3      	b.n	8003d7e <get_wspr_channel_symbols+0xa3a>
 8003d96:	bf00      	nop
 8003d98:	0801cd6f 	.word	0x0801cd6f
		case 10: c+=k[2]&0xffff; b+=k[1]; a+=k[0]; break;
 8003d9c:	4646      	mov	r6, r8
 8003d9e:	f8b8 0008 	ldrh.w	r0, [r8, #8]
 8003da2:	e7ec      	b.n	8003d7e <get_wspr_channel_symbols+0xa3a>
		case 9 : c+=k[2]&0xff; b+=k[1]; a+=k[0]; break;
 8003da4:	4646      	mov	r6, r8
 8003da6:	f898 0008 	ldrb.w	r0, [r8, #8]
 8003daa:	e7e8      	b.n	8003d7e <get_wspr_channel_symbols+0xa3a>
		case 8 : b+=k[1]; a+=k[0]; break;
 8003dac:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8003db0:	4401      	add	r1, r0
 8003db2:	f8d8 0000 	ldr.w	r0, [r8]
 8003db6:	4403      	add	r3, r0
 8003db8:	e6d4      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
		case 7 : b+=k[1]&0xffffff; a+=k[0]; break;
 8003dba:	e9d8 6000 	ldrd	r6, r0, [r8]
 8003dbe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003dc2:	4433      	add	r3, r6
 8003dc4:	4401      	add	r1, r0
 8003dc6:	e6cd      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
		case 6 : b+=k[1]&0xffff; a+=k[0]; break;
 8003dc8:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8003dcc:	4401      	add	r1, r0
 8003dce:	f8d8 0000 	ldr.w	r0, [r8]
 8003dd2:	4403      	add	r3, r0
 8003dd4:	e6c6      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
		case 5 : b+=k[1]&0xff; a+=k[0]; break;
 8003dd6:	f898 0004 	ldrb.w	r0, [r8, #4]
 8003dda:	4401      	add	r1, r0
 8003ddc:	f8d8 0000 	ldr.w	r0, [r8]
 8003de0:	4403      	add	r3, r0
 8003de2:	e6bf      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
		case 4 : a+=k[0]; break;
 8003de4:	f8d8 0000 	ldr.w	r0, [r8]
 8003de8:	4403      	add	r3, r0
 8003dea:	e6bb      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
		case 3 : a+=k[0]&0xffffff; break;
 8003dec:	f8d8 0000 	ldr.w	r0, [r8]
 8003df0:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003df4:	4403      	add	r3, r0
 8003df6:	e6b5      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
		case 11: c+=((uint32_t)k8[10])<<16;     /* fall through */
 8003df8:	f898 000a 	ldrb.w	r0, [r8, #10]
 8003dfc:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		b+=k[2]+(((uint32_t)k[3])<<16);
 8003e00:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8003e04:	4401      	add	r1, r0
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003e06:	f8b8 0000 	ldrh.w	r0, [r8]
 8003e0a:	4418      	add	r0, r3
		case 10: c+=k[4];
 8003e0c:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8003e10:	441a      	add	r2, r3
		b+=k[2]+(((uint32_t)k[3])<<16);
 8003e12:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8003e16:	eb01 4103 	add.w	r1, r1, r3, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003e1a:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003e1e:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003e22:	e69f      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
		case 9 : c+=k8[8];                      /* fall through */
 8003e24:	f898 0008 	ldrb.w	r0, [r8, #8]
 8003e28:	4402      	add	r2, r0
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 8003e2a:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8003e2e:	4401      	add	r1, r0
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003e30:	f8b8 0000 	ldrh.w	r0, [r8]
 8003e34:	4418      	add	r0, r3
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 8003e36:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8003e3a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003e3e:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003e42:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003e46:	e68d      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
		case 7 : b+=((uint32_t)k8[6])<<16;      /* fall through */
 8003e48:	f898 0006 	ldrb.w	r0, [r8, #6]
 8003e4c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003e50:	f8b8 0000 	ldrh.w	r0, [r8]
 8003e54:	4418      	add	r0, r3
		case 6 : b+=k[2];
 8003e56:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 8003e5a:	4419      	add	r1, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003e5c:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003e60:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003e64:	e67e      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
		case 5 : b+=k8[4];                      /* fall through */
 8003e66:	f898 0004 	ldrb.w	r0, [r8, #4]
 8003e6a:	4401      	add	r1, r0
		case 4 : a+=k[0]+(((uint32_t)k[1])<<16);
 8003e6c:	f8b8 0000 	ldrh.w	r0, [r8]
 8003e70:	4418      	add	r0, r3
 8003e72:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003e76:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003e7a:	e673      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 8003e7c:	f8b8 0008 	ldrh.w	r0, [r8, #8]
 8003e80:	4402      	add	r2, r0
		b+=k[2]+(((uint32_t)k[3])<<16);
 8003e82:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8003e86:	4401      	add	r1, r0
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003e88:	f8b8 0000 	ldrh.w	r0, [r8]
 8003e8c:	4418      	add	r0, r3
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 8003e8e:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 8003e92:	eb02 4203 	add.w	r2, r2, r3, lsl #16
		b+=k[2]+(((uint32_t)k[3])<<16);
 8003e96:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8003e9a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003e9e:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003ea2:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003ea6:	e65d      	b.n	8003b64 <get_wspr_channel_symbols+0x820>
		} else if ( nc >= 65 && nc <= 90 ) {
 8003ea8:	f1a2 0341 	sub.w	r3, r2, #65	; 0x41
 8003eac:	2b19      	cmp	r3, #25
 8003eae:	d854      	bhi.n	8003f5a <get_wspr_channel_symbols+0xc16>
		*m=60000-32768+*m;
 8003eb0:	f646 2329 	movw	r3, #27177	; 0x6a29
 8003eb4:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 8003eb6:	01db      	lsls	r3, r3, #7
 8003eb8:	f7ff bb15 	b.w	80034e6 <get_wspr_channel_symbols+0x1a2>
		char const * pfx = strtok (callsign,"/");
 8003ebc:	4936      	ldr	r1, [pc, #216]	; (8003f98 <get_wspr_channel_symbols+0xc54>)
 8003ebe:	4620      	mov	r0, r4
 8003ec0:	f00e fcd4 	bl	801286c <strtok>
		char const * call = strtok(NULL," ");
 8003ec4:	4935      	ldr	r1, [pc, #212]	; (8003f9c <get_wspr_channel_symbols+0xc58>)
		char const * pfx = strtok (callsign,"/");
 8003ec6:	4606      	mov	r6, r0
		char const * call = strtok(NULL," ");
 8003ec8:	2000      	movs	r0, #0
 8003eca:	f00e fccf 	bl	801286c <strtok>
		*n = pack_call (call);
 8003ece:	f7ff f971 	bl	80031b4 <pack_call>
 8003ed2:	4604      	mov	r4, r0
		size_t plen=strlen (pfx);
 8003ed4:	4630      	mov	r0, r6
 8003ed6:	f7fc fa63 	bl	80003a0 <strlen>
		if( plen ==1 ) {
 8003eda:	2801      	cmp	r0, #1
 8003edc:	d042      	beq.n	8003f64 <get_wspr_channel_symbols+0xc20>
		} else if( plen == 2 ) {
 8003ede:	2802      	cmp	r0, #2
 8003ee0:	d03e      	beq.n	8003f60 <get_wspr_channel_symbols+0xc1c>
		for (i=0; i<plen; i++) {
 8003ee2:	2800      	cmp	r0, #0
 8003ee4:	d050      	beq.n	8003f88 <get_wspr_channel_symbols+0xc44>
			*m=0;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	f10a 3cff 	add.w	ip, sl, #4294967295
 8003eec:	46d0      	mov	r8, sl
			} else if ( nc >= 65 && nc <= 90 ) {
 8003eee:	4662      	mov	r2, ip
			int nc = callsign[i];
 8003ef0:	f81c 6f01 	ldrb.w	r6, [ip, #1]!
			if( nc >= 48 && nc <= 57 ) {
 8003ef4:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
			} else if ( nc >= 65 && nc <= 90 ) {
 8003ef8:	f1a6 0e41 	sub.w	lr, r6, #65	; 0x41
			if( nc >= 48 && nc <= 57 ) {
 8003efc:	2909      	cmp	r1, #9
 8003efe:	d906      	bls.n	8003f0e <get_wspr_channel_symbols+0xbca>
			} else if ( nc >= 65 && nc <= 90 ) {
 8003f00:	f1be 0f19 	cmp.w	lr, #25
				nc=36;
 8003f04:	f04f 0124 	mov.w	r1, #36	; 0x24
				nc=nc-65+10;
 8003f08:	bf98      	it	ls
 8003f0a:	f1a6 0137 	subls.w	r1, r6, #55	; 0x37
		for (i=0; i<plen; i++) {
 8003f0e:	4646      	mov	r6, r8
 8003f10:	3202      	adds	r2, #2
 8003f12:	1b92      	subs	r2, r2, r6
			*m=37*(*m)+nc;
 8003f14:	eb03 06c3 	add.w	r6, r3, r3, lsl #3
		for (i=0; i<plen; i++) {
 8003f18:	4290      	cmp	r0, r2
			*m=37*(*m)+nc;
 8003f1a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8003f1e:	440b      	add	r3, r1
		for (i=0; i<plen; i++) {
 8003f20:	d8e5      	bhi.n	8003eee <get_wspr_channel_symbols+0xbaa>
		if( *m > 32768 ) {
 8003f22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f26:	dd20      	ble.n	8003f6a <get_wspr_channel_symbols+0xc26>
			*m=*m-32768;
 8003f28:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8003f2c:	f507 7280 	add.w	r2, r7, #256	; 0x100
			*nadd=1;
 8003f30:	2001      	movs	r0, #1
		m=128*ng+ntype+64;
 8003f32:	01db      	lsls	r3, r3, #7
 8003f34:	ee08 2a10 	vmov	s16, r2
 8003f38:	f7ff bad6 	b.w	80034e8 <get_wspr_channel_symbols+0x1a4>
		return 36;
 8003f3c:	2124      	movs	r1, #36	; 0x24
 8003f3e:	f7ff bbdc 	b.w	80036fa <get_wspr_channel_symbols+0x3b6>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003f42:	461a      	mov	r2, r3
 8003f44:	4619      	mov	r1, r3
 8003f46:	e5cf      	b.n	8003ae8 <get_wspr_channel_symbols+0x7a4>
		return 36;
 8003f48:	2324      	movs	r3, #36	; 0x24
 8003f4a:	f7ff bbb9 	b.w	80036c0 <get_wspr_channel_symbols+0x37c>
 8003f4e:	2224      	movs	r2, #36	; 0x24
 8003f50:	f7ff bba7 	b.w	80036a2 <get_wspr_channel_symbols+0x35e>
 8003f54:	2024      	movs	r0, #36	; 0x24
 8003f56:	f7ff bbc1 	b.w	80036dc <get_wspr_channel_symbols+0x398>
 8003f5a:	4b11      	ldr	r3, [pc, #68]	; (8003fa0 <get_wspr_channel_symbols+0xc5c>)
		*m=60000-32768+*m;
 8003f5c:	f7ff bac3 	b.w	80034e6 <get_wspr_channel_symbols+0x1a2>
			*m=36;
 8003f60:	2324      	movs	r3, #36	; 0x24
		for (i=0; i<plen; i++) {
 8003f62:	e7c1      	b.n	8003ee8 <get_wspr_channel_symbols+0xba4>
			*m=37*(*m)+36;
 8003f64:	f44f 63ab 	mov.w	r3, #1368	; 0x558
 8003f68:	e7be      	b.n	8003ee8 <get_wspr_channel_symbols+0xba4>
 8003f6a:	f507 7280 	add.w	r2, r7, #256	; 0x100
		m=128*ng+ntype+64;
 8003f6e:	01db      	lsls	r3, r3, #7
		*nadd=0;
 8003f70:	2000      	movs	r0, #0
 8003f72:	ee08 2a10 	vmov	s16, r2
 8003f76:	f7ff bab7 	b.w	80034e8 <get_wspr_channel_symbols+0x1a4>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	e694      	b.n	8003caa <get_wspr_channel_symbols+0x966>
 8003f80:	461a      	mov	r2, r3
 8003f82:	4619      	mov	r1, r3
 8003f84:	f7ff bb46 	b.w	8003614 <get_wspr_channel_symbols+0x2d0>
 8003f88:	f507 7280 	add.w	r2, r7, #256	; 0x100
		for (i=0; i<plen; i++) {
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	ee08 2a10 	vmov	s16, r2
 8003f92:	f7ff baa9 	b.w	80034e8 <get_wspr_channel_symbols+0x1a4>
 8003f96:	bf00      	nop
 8003f98:	0801cc50 	.word	0x0801cc50
 8003f9c:	0801ce28 	.word	0x0801ce28
 8003fa0:	00354300 	.word	0x00354300
 8003fa4:	00000000 	.word	0x00000000

08003fa8 <SendWSPR>:
{
 8003fa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 8003fac:	496c      	ldr	r1, [pc, #432]	; (8004160 <SendWSPR+0x1b8>)
 8003fae:	486d      	ldr	r0, [pc, #436]	; (8004164 <SendWSPR+0x1bc>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003fb0:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 80041a0 <SendWSPR+0x1f8>
 8003fb4:	f8df b1ec 	ldr.w	fp, [pc, #492]	; 80041a4 <SendWSPR+0x1fc>
{
 8003fb8:	ed2d 8b02 	vpush	{d8}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 8003fbc:	f7ff f9c2 	bl	8003344 <get_wspr_channel_symbols>
	LOfreq = (double)WSPR_FREQ;
 8003fc0:	4b69      	ldr	r3, [pc, #420]	; (8004168 <SendWSPR+0x1c0>)
 8003fc2:	486a      	ldr	r0, [pc, #424]	; (800416c <SendWSPR+0x1c4>)
	LastTXFreq = LOfreq;
 8003fc4:	4a6a      	ldr	r2, [pc, #424]	; (8004170 <SendWSPR+0x1c8>)
	LOfreq = (double)WSPR_FREQ;
 8003fc6:	6003      	str	r3, [r0, #0]
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 8003fc8:	496a      	ldr	r1, [pc, #424]	; (8004174 <SendWSPR+0x1cc>)
 8003fca:	486b      	ldr	r0, [pc, #428]	; (8004178 <SendWSPR+0x1d0>)
	LastTXFreq = LOfreq;
 8003fcc:	6013      	str	r3, [r2, #0]
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 8003fce:	ed9f 0b62 	vldr	d0, [pc, #392]	; 8004158 <SendWSPR+0x1b0>
 8003fd2:	f000 fbf9 	bl	80047c8 <SetWSPRPLLCoeff>
	WSPRTXFraction = 20; //percentage
 8003fd6:	2214      	movs	r2, #20
 8003fd8:	4968      	ldr	r1, [pc, #416]	; (800417c <SendWSPR+0x1d4>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003fda:	f8d8 3000 	ldr.w	r3, [r8]
	WSPRTXFraction = 20; //percentage
 8003fde:	700a      	strb	r2, [r1, #0]
				LED_GREEN_ON;
 8003fe0:	4d67      	ldr	r5, [pc, #412]	; (8004180 <SendWSPR+0x1d8>)
			if(KEYER_DASH || KEYER_DOT)
 8003fe2:	4c68      	ldr	r4, [pc, #416]	; (8004184 <SendWSPR+0x1dc>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003fe4:	e014      	b.n	8004010 <SendWSPR+0x68>
 8003fe6:	f8db 3000 	ldr.w	r3, [fp]
 8003fea:	07da      	lsls	r2, r3, #31
 8003fec:	d51e      	bpl.n	800402c <SendWSPR+0x84>
				LED_GREEN_ON;
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f006 f8c0 	bl	800a174 <HAL_GPIO_WritePin>
			if(KEYER_DASH || KEYER_DOT)
 8003ff4:	2140      	movs	r1, #64	; 0x40
 8003ff6:	4620      	mov	r0, r4
 8003ff8:	f006 f8b6 	bl	800a168 <HAL_GPIO_ReadPin>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2180      	movs	r1, #128	; 0x80
 8004000:	4620      	mov	r0, r4
 8004002:	2b00      	cmp	r3, #0
 8004004:	d036      	beq.n	8004074 <SendWSPR+0xcc>
 8004006:	f006 f8af 	bl	800a168 <HAL_GPIO_ReadPin>
 800400a:	b398      	cbz	r0, 8004074 <SendWSPR+0xcc>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 800400c:	f8d8 3000 	ldr.w	r3, [r8]
				LED_GREEN_OFF;
 8004010:	2200      	movs	r2, #0
				LED_GREEN_ON;
 8004012:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004016:	4628      	mov	r0, r5
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8004018:	2b00      	cmp	r3, #0
 800401a:	d0e4      	beq.n	8003fe6 <SendWSPR+0x3e>
			if (SystemSeconds % 2 == 0)
 800401c:	07de      	lsls	r6, r3, #31
 800401e:	d5e6      	bpl.n	8003fee <SendWSPR+0x46>
				LED_GREEN_OFF;
 8004020:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004024:	4628      	mov	r0, r5
 8004026:	f006 f8a5 	bl	800a174 <HAL_GPIO_WritePin>
 800402a:	e7e3      	b.n	8003ff4 <SendWSPR+0x4c>
		if (((rand() % 101) > WSPRTXFraction) && (!WSPRFirstTime))
 800402c:	f00e fba6 	bl	801277c <rand>
 8004030:	4b52      	ldr	r3, [pc, #328]	; (800417c <SendWSPR+0x1d4>)
 8004032:	2165      	movs	r1, #101	; 0x65
 8004034:	781a      	ldrb	r2, [r3, #0]
 8004036:	4b54      	ldr	r3, [pc, #336]	; (8004188 <SendWSPR+0x1e0>)
 8004038:	fb83 3400 	smull	r3, r4, r3, r0
 800403c:	17c3      	asrs	r3, r0, #31
 800403e:	ebc3 1324 	rsb	r3, r3, r4, asr #4
 8004042:	4c52      	ldr	r4, [pc, #328]	; (800418c <SendWSPR+0x1e4>)
 8004044:	fb01 0013 	mls	r0, r1, r3, r0
 8004048:	4290      	cmp	r0, r2
 800404a:	dd17      	ble.n	800407c <SendWSPR+0xd4>
 800404c:	7823      	ldrb	r3, [r4, #0]
 800404e:	b9ab      	cbnz	r3, 800407c <SendWSPR+0xd4>
				if(KEYER_DASH || KEYER_DOT)
 8004050:	4c4c      	ldr	r4, [pc, #304]	; (8004184 <SendWSPR+0x1dc>)
 8004052:	e002      	b.n	800405a <SendWSPR+0xb2>
 8004054:	f006 f888 	bl	800a168 <HAL_GPIO_ReadPin>
 8004058:	b160      	cbz	r0, 8004074 <SendWSPR+0xcc>
			while (SystemSeconds != 1)
 800405a:	f8d8 3000 	ldr.w	r3, [r8]
				if(KEYER_DASH || KEYER_DOT)
 800405e:	2140      	movs	r1, #64	; 0x40
 8004060:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 8004062:	2b01      	cmp	r3, #1
 8004064:	d0bc      	beq.n	8003fe0 <SendWSPR+0x38>
				if(KEYER_DASH || KEYER_DOT)
 8004066:	f006 f87f 	bl	800a168 <HAL_GPIO_ReadPin>
 800406a:	4603      	mov	r3, r0
 800406c:	2180      	movs	r1, #128	; 0x80
 800406e:	4620      	mov	r0, r4
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1ef      	bne.n	8004054 <SendWSPR+0xac>
}
 8004074:	ecbd 8b02 	vpop	{d8}
 8004078:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (HAL_ADCEx_MultiModeStart_DMA(HAdc1,
 800407c:	4b44      	ldr	r3, [pc, #272]	; (8004190 <SendWSPR+0x1e8>)
 800407e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004082:	4944      	ldr	r1, [pc, #272]	; (8004194 <SendWSPR+0x1ec>)
 8004084:	6818      	ldr	r0, [r3, #0]
 8004086:	f004 f8b5 	bl	80081f4 <HAL_ADCEx_MultiModeStart_DMA>
 800408a:	2800      	cmp	r0, #0
 800408c:	d161      	bne.n	8004152 <SendWSPR+0x1aa>
			WSPRFirstTime = 0;
 800408e:	2300      	movs	r3, #0
			TXSwitch(1);
 8004090:	2001      	movs	r0, #1
			WSPRFirstTime = 0;
 8004092:	7023      	strb	r3, [r4, #0]
			TXSwitch(1);
 8004094:	f000 fe20 	bl	8004cd8 <TXSwitch>
			CarrierEnable(1);
 8004098:	2001      	movs	r0, #1
				if(KEYER_DASH || KEYER_DOT)
 800409a:	4c3a      	ldr	r4, [pc, #232]	; (8004184 <SendWSPR+0x1dc>)
			CarrierEnable(1);
 800409c:	f000 fe80 	bl	8004da0 <CarrierEnable>
			while (SystemSeconds != 1)
 80040a0:	e00a      	b.n	80040b8 <SendWSPR+0x110>
				if(KEYER_DASH || KEYER_DOT)
 80040a2:	f006 f861 	bl	800a168 <HAL_GPIO_ReadPin>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2180      	movs	r1, #128	; 0x80
 80040aa:	4620      	mov	r0, r4
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d0e1      	beq.n	8004074 <SendWSPR+0xcc>
 80040b0:	f006 f85a 	bl	800a168 <HAL_GPIO_ReadPin>
 80040b4:	2800      	cmp	r0, #0
 80040b6:	d0dd      	beq.n	8004074 <SendWSPR+0xcc>
			while (SystemSeconds != 1)
 80040b8:	f8d8 7000 	ldr.w	r7, [r8]
				if(KEYER_DASH || KEYER_DOT)
 80040bc:	2140      	movs	r1, #64	; 0x40
 80040be:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 80040c0:	2f01      	cmp	r7, #1
 80040c2:	d1ee      	bne.n	80040a2 <SendWSPR+0xfa>
			WSPRTone = syms[txIndex++];
 80040c4:	4b26      	ldr	r3, [pc, #152]	; (8004160 <SendWSPR+0x1b8>)
 80040c6:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 80041a8 <SendWSPR+0x200>
 80040ca:	781a      	ldrb	r2, [r3, #0]
 80040cc:	4699      	mov	r9, r3
			WSPRStartTick = HAL_GetTick();
 80040ce:	4d32      	ldr	r5, [pc, #200]	; (8004198 <SendWSPR+0x1f0>)
						LED_GREEN_OFF;
 80040d0:	ed9f 8a2b 	vldr	s16, [pc, #172]	; 8004180 <SendWSPR+0x1d8>
			WSPRTone = syms[txIndex++];
 80040d4:	f88a 2000 	strb.w	r2, [sl]
			WSPRStartTick = HAL_GetTick();
 80040d8:	f002 fe6e 	bl	8006db8 <HAL_GetTick>
 80040dc:	6028      	str	r0, [r5, #0]
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80040de:	4b2f      	ldr	r3, [pc, #188]	; (800419c <SendWSPR+0x1f4>)
 80040e0:	037c      	lsls	r4, r7, #13
 80040e2:	fba3 3404 	umull	r3, r4, r3, r4
 80040e6:	07fb      	lsls	r3, r7, #31
 80040e8:	ea4f 04d4 	mov.w	r4, r4, lsr #3
 80040ec:	d524      	bpl.n	8004138 <SendWSPR+0x190>
 80040ee:	e001      	b.n	80040f4 <SendWSPR+0x14c>
						LED_GREEN_OFF;
 80040f0:	f006 f840 	bl	800a174 <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80040f4:	f002 fe60 	bl	8006db8 <HAL_GetTick>
 80040f8:	682e      	ldr	r6, [r5, #0]
 80040fa:	4603      	mov	r3, r0
						LED_GREEN_OFF;
 80040fc:	2200      	movs	r2, #0
 80040fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004102:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 8004106:	1b9b      	subs	r3, r3, r6
 8004108:	429c      	cmp	r4, r3
 800410a:	d8f1      	bhi.n	80040f0 <SendWSPR+0x148>
				WSPRTone = syms[txIndex++];
 800410c:	3701      	adds	r7, #1
 800410e:	f819 3f01 	ldrb.w	r3, [r9, #1]!
			while (txIndex < 162) {
 8004112:	2fa2      	cmp	r7, #162	; 0xa2
				WSPRTone = syms[txIndex++];
 8004114:	f88a 3000 	strb.w	r3, [sl]
			while (txIndex < 162) {
 8004118:	d1e1      	bne.n	80040de <SendWSPR+0x136>
			TXSwitch(0);
 800411a:	2000      	movs	r0, #0
 800411c:	f000 fddc 	bl	8004cd8 <TXSwitch>
			CarrierEnable(0);
 8004120:	2000      	movs	r0, #0
 8004122:	f000 fe3d 	bl	8004da0 <CarrierEnable>
			HAL_ADCEx_MultiModeStop_DMA(HAdc1);
 8004126:	4b1a      	ldr	r3, [pc, #104]	; (8004190 <SendWSPR+0x1e8>)
 8004128:	6818      	ldr	r0, [r3, #0]
 800412a:	f004 f8df 	bl	80082ec <HAL_ADCEx_MultiModeStop_DMA>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 800412e:	f8d8 3000 	ldr.w	r3, [r8]
 8004132:	e755      	b.n	8003fe0 <SendWSPR+0x38>
						LED_GREEN_ON;
 8004134:	f006 f81e 	bl	800a174 <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 8004138:	f002 fe3e 	bl	8006db8 <HAL_GetTick>
 800413c:	682e      	ldr	r6, [r5, #0]
 800413e:	4603      	mov	r3, r0
						LED_GREEN_ON;
 8004140:	2201      	movs	r2, #1
 8004142:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004146:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 800414a:	1b9b      	subs	r3, r3, r6
 800414c:	42a3      	cmp	r3, r4
 800414e:	d3f1      	bcc.n	8004134 <SendWSPR+0x18c>
 8004150:	e7dc      	b.n	800410c <SendWSPR+0x164>
				Error_Handler();
 8004152:	f000 fe83 	bl	8004e5c <Error_Handler>
 8004156:	e79a      	b.n	800408e <SendWSPR+0xe6>
 8004158:	c0000000 	.word	0xc0000000
 800415c:	415adb21 	.word	0x415adb21
 8004160:	24000620 	.word	0x24000620
 8004164:	0801cc60 	.word	0x0801cc60
 8004168:	4ad6d90e 	.word	0x4ad6d90e
 800416c:	24006128 	.word	0x24006128
 8004170:	24006130 	.word	0x24006130
 8004174:	24005108 	.word	0x24005108
 8004178:	240050fc 	.word	0x240050fc
 800417c:	240072c5 	.word	0x240072c5
 8004180:	58020400 	.word	0x58020400
 8004184:	58020000 	.word	0x58020000
 8004188:	288df0cb 	.word	0x288df0cb
 800418c:	2400020c 	.word	0x2400020c
 8004190:	24005114 	.word	0x24005114
 8004194:	240072e0 	.word	0x240072e0
 8004198:	2400061c 	.word	0x2400061c
 800419c:	aaaaaaab 	.word	0xaaaaaaab
 80041a0:	240061a0 	.word	0x240061a0
 80041a4:	2400619c 	.word	0x2400619c
 80041a8:	240072c6 	.word	0x240072c6

080041ac <DisplayStatus.part.0>:
	static char StringStep[8];
	static char StringTxPower[8];

	if (!DisableDisplay)
	{
		switch(Fstep)
 80041ac:	4b7b      	ldr	r3, [pc, #492]	; (800439c <DisplayStatus.part.0+0x1f0>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
void DisplayStatus(void)
 80041b4:	b570      	push	{r4, r5, r6, lr}
 80041b6:	b084      	sub	sp, #16
		switch(Fstep)
 80041b8:	f000 80e7 	beq.w	800438a <DisplayStatus.part.0+0x1de>
 80041bc:	d81f      	bhi.n	80041fe <DisplayStatus.part.0+0x52>
 80041be:	2b0a      	cmp	r3, #10
 80041c0:	f000 80d5 	beq.w	800436e <DisplayStatus.part.0+0x1c2>
 80041c4:	2b64      	cmp	r3, #100	; 0x64
 80041c6:	d110      	bne.n	80041ea <DisplayStatus.part.0+0x3e>
		{
		case 1:			strcpy(StringStep,"   1 "); break;
		case 10: 		strcpy(StringStep,"  10 "); break;
		case 100: 		strcpy(StringStep," 100 "); break;
 80041c8:	4b75      	ldr	r3, [pc, #468]	; (80043a0 <DisplayStatus.part.0+0x1f4>)
 80041ca:	4a76      	ldr	r2, [pc, #472]	; (80043a4 <DisplayStatus.part.0+0x1f8>)
 80041cc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80041d0:	6010      	str	r0, [r2, #0]
 80041d2:	8091      	strh	r1, [r2, #4]
		case 9000: 		strcpy(StringStep,"   9K"); break;
		case 10000:		strcpy(StringStep,"  10K"); break;
		case 100000: 	strcpy(StringStep," 100K"); break;
		}

		switch(CurrentMode)
 80041d4:	4b74      	ldr	r3, [pc, #464]	; (80043a8 <DisplayStatus.part.0+0x1fc>)
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	2b03      	cmp	r3, #3
 80041da:	f200 80dd 	bhi.w	8004398 <DisplayStatus.part.0+0x1ec>
 80041de:	e8df f013 	tbh	[pc, r3, lsl #1]
 80041e2:	00bd      	.short	0x00bd
 80041e4:	009800b9 	.word	0x009800b9
 80041e8:	0029      	.short	0x0029
		switch(Fstep)
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	f040 80ba 	bne.w	8004364 <DisplayStatus.part.0+0x1b8>
		case 1:			strcpy(StringStep,"   1 "); break;
 80041f0:	4b6e      	ldr	r3, [pc, #440]	; (80043ac <DisplayStatus.part.0+0x200>)
 80041f2:	4a6c      	ldr	r2, [pc, #432]	; (80043a4 <DisplayStatus.part.0+0x1f8>)
 80041f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80041f8:	6010      	str	r0, [r2, #0]
 80041fa:	8091      	strh	r1, [r2, #4]
 80041fc:	e7ea      	b.n	80041d4 <DisplayStatus.part.0+0x28>
		switch(Fstep)
 80041fe:	f242 7210 	movw	r2, #10000	; 0x2710
 8004202:	4293      	cmp	r3, r2
 8004204:	f000 80ba 	beq.w	800437c <DisplayStatus.part.0+0x1d0>
 8004208:	4a69      	ldr	r2, [pc, #420]	; (80043b0 <DisplayStatus.part.0+0x204>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d106      	bne.n	800421c <DisplayStatus.part.0+0x70>
		case 100000: 	strcpy(StringStep," 100K"); break;
 800420e:	4b69      	ldr	r3, [pc, #420]	; (80043b4 <DisplayStatus.part.0+0x208>)
 8004210:	4a64      	ldr	r2, [pc, #400]	; (80043a4 <DisplayStatus.part.0+0x1f8>)
 8004212:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004216:	6010      	str	r0, [r2, #0]
 8004218:	8091      	strh	r1, [r2, #4]
 800421a:	e7db      	b.n	80041d4 <DisplayStatus.part.0+0x28>
		switch(Fstep)
 800421c:	f242 3228 	movw	r2, #9000	; 0x2328
 8004220:	4293      	cmp	r3, r2
 8004222:	f040 809f 	bne.w	8004364 <DisplayStatus.part.0+0x1b8>
		case 9000: 		strcpy(StringStep,"   9K"); break;
 8004226:	4b64      	ldr	r3, [pc, #400]	; (80043b8 <DisplayStatus.part.0+0x20c>)
 8004228:	4a5e      	ldr	r2, [pc, #376]	; (80043a4 <DisplayStatus.part.0+0x1f8>)
 800422a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800422e:	6010      	str	r0, [r2, #0]
 8004230:	8091      	strh	r1, [r2, #4]
 8004232:	e7cf      	b.n	80041d4 <DisplayStatus.part.0+0x28>
		{
		case LSB: strcpy(StringMode,"LSB"); break;
		case USB: strcpy(StringMode,"USB"); break;
		case AM: strcpy(StringMode,"AM"); break;
		case CW: strcpy(StringMode,"CW"); break;
 8004234:	4b61      	ldr	r3, [pc, #388]	; (80043bc <DisplayStatus.part.0+0x210>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4e61      	ldr	r6, [pc, #388]	; (80043c0 <DisplayStatus.part.0+0x214>)
 800423a:	0c19      	lsrs	r1, r3, #16
 800423c:	8033      	strh	r3, [r6, #0]
 800423e:	70b1      	strb	r1, [r6, #2]
		}
		switch (CurrentAGC)
 8004240:	4b60      	ldr	r3, [pc, #384]	; (80043c4 <DisplayStatus.part.0+0x218>)
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d06b      	beq.n	8004320 <DisplayStatus.part.0+0x174>
 8004248:	2b01      	cmp	r3, #1
 800424a:	d104      	bne.n	8004256 <DisplayStatus.part.0+0xaa>
		{
		case Fast: strcpy(StringAGC,"Fast"); break;
		case Slow: strcpy(StringAGC,"Slow"); break;
 800424c:	495e      	ldr	r1, [pc, #376]	; (80043c8 <DisplayStatus.part.0+0x21c>)
 800424e:	4b5f      	ldr	r3, [pc, #380]	; (80043cc <DisplayStatus.part.0+0x220>)
 8004250:	c903      	ldmia	r1, {r0, r1}
 8004252:	6018      	str	r0, [r3, #0]
 8004254:	7119      	strb	r1, [r3, #4]
		}
		switch (CurrentBW)
 8004256:	4b5e      	ldr	r3, [pc, #376]	; (80043d0 <DisplayStatus.part.0+0x224>)
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d069      	beq.n	8004332 <DisplayStatus.part.0+0x186>
 800425e:	2b01      	cmp	r3, #1
 8004260:	d17e      	bne.n	8004360 <DisplayStatus.part.0+0x1b4>
		{
		case Narrow: strcpy(StringWidth,"Narrow"); break;
		case Wide: strcpy(StringWidth,"Wide"); break;
 8004262:	4b5c      	ldr	r3, [pc, #368]	; (80043d4 <DisplayStatus.part.0+0x228>)
 8004264:	4c5c      	ldr	r4, [pc, #368]	; (80043d8 <DisplayStatus.part.0+0x22c>)
 8004266:	e893 0003 	ldmia.w	r3, {r0, r1}
 800426a:	6020      	str	r0, [r4, #0]
 800426c:	7121      	strb	r1, [r4, #4]
		}
		switch (TxPowerOut)
 800426e:	4b5b      	ldr	r3, [pc, #364]	; (80043dc <DisplayStatus.part.0+0x230>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004276:	d069      	beq.n	800434c <DisplayStatus.part.0+0x1a0>
 8004278:	f640 71ff 	movw	r1, #4095	; 0xfff
 800427c:	4d58      	ldr	r5, [pc, #352]	; (80043e0 <DisplayStatus.part.0+0x234>)
 800427e:	428b      	cmp	r3, r1
 8004280:	d072      	beq.n	8004368 <DisplayStatus.part.0+0x1bc>
 8004282:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
		{
		case LOW_POWER_OUT: strcpy(StringTxPower,"Low"); break;
 8004286:	bf04      	itt	eq
 8004288:	4b56      	ldreq	r3, [pc, #344]	; (80043e4 <DisplayStatus.part.0+0x238>)
 800428a:	602b      	streq	r3, [r5, #0]
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
		}
		//		sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s AGGprovaprova %s ERR %d WPM %d PWR %s Volume %1.1f   \r", LOfreq/1000.f, StringStep, StringMode, StringWidth, StringAGC, TXFreqError, keyer_speed, StringTxPower, RXVolume);
		//sprintf((char *)UartTXString, "\e[6;1H123456789012345678901234567890123456789012345678901234567890\r");
		sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s    \r", LOfreq/1000.f, StringStep, StringMode, StringWidth);
 800428c:	4b56      	ldr	r3, [pc, #344]	; (80043e8 <DisplayStatus.part.0+0x23c>)
 800428e:	9402      	str	r4, [sp, #8]
 8004290:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80043ec <DisplayStatus.part.0+0x240>
 8004294:	edd3 7a00 	vldr	s15, [r3]
 8004298:	4955      	ldr	r1, [pc, #340]	; (80043f0 <DisplayStatus.part.0+0x244>)
 800429a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800429e:	4855      	ldr	r0, [pc, #340]	; (80043f4 <DisplayStatus.part.0+0x248>)
 80042a0:	e9cd 2600 	strd	r2, r6, [sp]
 80042a4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80042a8:	ec53 2b17 	vmov	r2, r3, d7
 80042ac:	f00e faa4 	bl	80127f8 <siprintf>
	tud_cdc_write(UartTXString, strlen((char *)UartTXString));
 80042b0:	4850      	ldr	r0, [pc, #320]	; (80043f4 <DisplayStatus.part.0+0x248>)
 80042b2:	f7fc f875 	bl	80003a0 <strlen>
  return tud_cdc_n_write_char(0, ch);
}

static inline uint32_t tud_cdc_write (void const* buffer, uint32_t bufsize)
{
  return tud_cdc_n_write(0, buffer, bufsize);
 80042b6:	494f      	ldr	r1, [pc, #316]	; (80043f4 <DisplayStatus.part.0+0x248>)
 80042b8:	4602      	mov	r2, r0
 80042ba:	2000      	movs	r0, #0
 80042bc:	f00a fdd0 	bl	800ee60 <tud_cdc_n_write>
  return tud_cdc_n_write_str(0, str);
}

static inline uint32_t tud_cdc_write_flush (void)
{
  return tud_cdc_n_write_flush(0);
 80042c0:	2000      	movs	r0, #0
 80042c2:	f00a fd89 	bl	800edd8 <tud_cdc_n_write_flush>
	HAL_Delay(1);
 80042c6:	2001      	movs	r0, #1
 80042c8:	f002 fd7c 	bl	8006dc4 <HAL_Delay>
		//TODO: TinyUSB seems to have a 64 byte limit in USB out buffer. For now we split the string.
		//		Best solution would be to have an auto split write function

		PrintUI(UartTXString);
		sprintf((char *)UartTXString, "\e[6;1HAGC %s ERR %d WPM %d PWR %s Volume %1.1f   \r", StringAGC, TXFreqError, keyer_speed, StringTxPower, RXVolume);
 80042cc:	494a      	ldr	r1, [pc, #296]	; (80043f8 <DisplayStatus.part.0+0x24c>)
 80042ce:	4a4b      	ldr	r2, [pc, #300]	; (80043fc <DisplayStatus.part.0+0x250>)
 80042d0:	ed91 7a00 	vldr	s14, [r1]
 80042d4:	6810      	ldr	r0, [r2, #0]
 80042d6:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80042da:	4b49      	ldr	r3, [pc, #292]	; (8004400 <DisplayStatus.part.0+0x254>)
 80042dc:	4949      	ldr	r1, [pc, #292]	; (8004404 <DisplayStatus.part.0+0x258>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a3a      	ldr	r2, [pc, #232]	; (80043cc <DisplayStatus.part.0+0x220>)
 80042e2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80042e6:	e9cd 0500 	strd	r0, r5, [sp]
 80042ea:	4842      	ldr	r0, [pc, #264]	; (80043f4 <DisplayStatus.part.0+0x248>)
 80042ec:	f00e fa84 	bl	80127f8 <siprintf>
	tud_cdc_write(UartTXString, strlen((char *)UartTXString));
 80042f0:	4840      	ldr	r0, [pc, #256]	; (80043f4 <DisplayStatus.part.0+0x248>)
 80042f2:	f7fc f855 	bl	80003a0 <strlen>
  return tud_cdc_n_write(0, buffer, bufsize);
 80042f6:	493f      	ldr	r1, [pc, #252]	; (80043f4 <DisplayStatus.part.0+0x248>)
 80042f8:	4602      	mov	r2, r0
 80042fa:	2000      	movs	r0, #0
 80042fc:	f00a fdb0 	bl	800ee60 <tud_cdc_n_write>
  return tud_cdc_n_write_flush(0);
 8004300:	2000      	movs	r0, #0
 8004302:	f00a fd69 	bl	800edd8 <tud_cdc_n_write_flush>
	HAL_Delay(1);
 8004306:	2001      	movs	r0, #1
		PrintUI(UartTXString);
	}
}
 8004308:	b004      	add	sp, #16
 800430a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(1);
 800430e:	f002 bd59 	b.w	8006dc4 <HAL_Delay>
		case USB: strcpy(StringMode,"USB"); break;
 8004312:	4b3d      	ldr	r3, [pc, #244]	; (8004408 <DisplayStatus.part.0+0x25c>)
 8004314:	4e2a      	ldr	r6, [pc, #168]	; (80043c0 <DisplayStatus.part.0+0x214>)
 8004316:	6033      	str	r3, [r6, #0]
		switch (CurrentAGC)
 8004318:	4b2a      	ldr	r3, [pc, #168]	; (80043c4 <DisplayStatus.part.0+0x218>)
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d193      	bne.n	8004248 <DisplayStatus.part.0+0x9c>
		case Fast: strcpy(StringAGC,"Fast"); break;
 8004320:	493a      	ldr	r1, [pc, #232]	; (800440c <DisplayStatus.part.0+0x260>)
 8004322:	4b2a      	ldr	r3, [pc, #168]	; (80043cc <DisplayStatus.part.0+0x220>)
 8004324:	c903      	ldmia	r1, {r0, r1}
 8004326:	6018      	str	r0, [r3, #0]
 8004328:	7119      	strb	r1, [r3, #4]
		switch (CurrentBW)
 800432a:	4b29      	ldr	r3, [pc, #164]	; (80043d0 <DisplayStatus.part.0+0x224>)
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d195      	bne.n	800425e <DisplayStatus.part.0+0xb2>
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 8004332:	4b37      	ldr	r3, [pc, #220]	; (8004410 <DisplayStatus.part.0+0x264>)
 8004334:	4c28      	ldr	r4, [pc, #160]	; (80043d8 <DisplayStatus.part.0+0x22c>)
 8004336:	e893 0003 	ldmia.w	r3, {r0, r1}
 800433a:	0c0b      	lsrs	r3, r1, #16
 800433c:	6020      	str	r0, [r4, #0]
 800433e:	80a1      	strh	r1, [r4, #4]
 8004340:	71a3      	strb	r3, [r4, #6]
		switch (TxPowerOut)
 8004342:	4b26      	ldr	r3, [pc, #152]	; (80043dc <DisplayStatus.part.0+0x230>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800434a:	d195      	bne.n	8004278 <DisplayStatus.part.0+0xcc>
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
 800434c:	4d24      	ldr	r5, [pc, #144]	; (80043e0 <DisplayStatus.part.0+0x234>)
 800434e:	4b31      	ldr	r3, [pc, #196]	; (8004414 <DisplayStatus.part.0+0x268>)
 8004350:	602b      	str	r3, [r5, #0]
 8004352:	e79b      	b.n	800428c <DisplayStatus.part.0+0xe0>
		case LSB: strcpy(StringMode,"LSB"); break;
 8004354:	4e1a      	ldr	r6, [pc, #104]	; (80043c0 <DisplayStatus.part.0+0x214>)
 8004356:	4b30      	ldr	r3, [pc, #192]	; (8004418 <DisplayStatus.part.0+0x26c>)
 8004358:	6033      	str	r3, [r6, #0]
 800435a:	e771      	b.n	8004240 <DisplayStatus.part.0+0x94>
		case AM: strcpy(StringMode,"AM"); break;
 800435c:	4b2f      	ldr	r3, [pc, #188]	; (800441c <DisplayStatus.part.0+0x270>)
 800435e:	e76a      	b.n	8004236 <DisplayStatus.part.0+0x8a>
 8004360:	4c1d      	ldr	r4, [pc, #116]	; (80043d8 <DisplayStatus.part.0+0x22c>)
 8004362:	e784      	b.n	800426e <DisplayStatus.part.0+0xc2>
 8004364:	4a0f      	ldr	r2, [pc, #60]	; (80043a4 <DisplayStatus.part.0+0x1f8>)
 8004366:	e735      	b.n	80041d4 <DisplayStatus.part.0+0x28>
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
 8004368:	4b2d      	ldr	r3, [pc, #180]	; (8004420 <DisplayStatus.part.0+0x274>)
 800436a:	602b      	str	r3, [r5, #0]
 800436c:	e78e      	b.n	800428c <DisplayStatus.part.0+0xe0>
		case 10: 		strcpy(StringStep,"  10 "); break;
 800436e:	4b2d      	ldr	r3, [pc, #180]	; (8004424 <DisplayStatus.part.0+0x278>)
 8004370:	4a0c      	ldr	r2, [pc, #48]	; (80043a4 <DisplayStatus.part.0+0x1f8>)
 8004372:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004376:	6010      	str	r0, [r2, #0]
 8004378:	8091      	strh	r1, [r2, #4]
 800437a:	e72b      	b.n	80041d4 <DisplayStatus.part.0+0x28>
		case 10000:		strcpy(StringStep,"  10K"); break;
 800437c:	4b2a      	ldr	r3, [pc, #168]	; (8004428 <DisplayStatus.part.0+0x27c>)
 800437e:	4a09      	ldr	r2, [pc, #36]	; (80043a4 <DisplayStatus.part.0+0x1f8>)
 8004380:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004384:	6010      	str	r0, [r2, #0]
 8004386:	8091      	strh	r1, [r2, #4]
 8004388:	e724      	b.n	80041d4 <DisplayStatus.part.0+0x28>
		case 1000: 		strcpy(StringStep,"   1K"); break;
 800438a:	4b28      	ldr	r3, [pc, #160]	; (800442c <DisplayStatus.part.0+0x280>)
 800438c:	4a05      	ldr	r2, [pc, #20]	; (80043a4 <DisplayStatus.part.0+0x1f8>)
 800438e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004392:	6010      	str	r0, [r2, #0]
 8004394:	8091      	strh	r1, [r2, #4]
 8004396:	e71d      	b.n	80041d4 <DisplayStatus.part.0+0x28>
 8004398:	4e09      	ldr	r6, [pc, #36]	; (80043c0 <DisplayStatus.part.0+0x214>)
 800439a:	e751      	b.n	8004240 <DisplayStatus.part.0+0x94>
 800439c:	24005110 	.word	0x24005110
 80043a0:	0801ce24 	.word	0x0801ce24
 80043a4:	24006184 	.word	0x24006184
 80043a8:	24000eec 	.word	0x24000eec
 80043ac:	0801ce14 	.word	0x0801ce14
 80043b0:	000186a0 	.word	0x000186a0
 80043b4:	0801ce44 	.word	0x0801ce44
 80043b8:	0801ce34 	.word	0x0801ce34
 80043bc:	0801ce50 	.word	0x0801ce50
 80043c0:	2400617c 	.word	0x2400617c
 80043c4:	24000eea 	.word	0x24000eea
 80043c8:	0801ce5c 	.word	0x0801ce5c
 80043cc:	24006174 	.word	0x24006174
 80043d0:	24000eeb 	.word	0x24000eeb
 80043d4:	0801ce6c 	.word	0x0801ce6c
 80043d8:	24006194 	.word	0x24006194
 80043dc:	240061b4 	.word	0x240061b4
 80043e0:	2400618c 	.word	0x2400618c
 80043e4:	00776f4c 	.word	0x00776f4c
 80043e8:	24006128 	.word	0x24006128
 80043ec:	3a83126f 	.word	0x3a83126f
 80043f0:	0801ce74 	.word	0x0801ce74
 80043f4:	240062c0 	.word	0x240062c0
 80043f8:	24006148 	.word	0x24006148
 80043fc:	2400acd4 	.word	0x2400acd4
 8004400:	240061a8 	.word	0x240061a8
 8004404:	0801cea8 	.word	0x0801cea8
 8004408:	00425355 	.word	0x00425355
 800440c:	0801ce54 	.word	0x0801ce54
 8004410:	0801ce64 	.word	0x0801ce64
 8004414:	0064694d 	.word	0x0064694d
 8004418:	0042534c 	.word	0x0042534c
 800441c:	0801ce4c 	.word	0x0801ce4c
 8004420:	0078614d 	.word	0x0078614d
 8004424:	0801ce1c 	.word	0x0801ce1c
 8004428:	0801ce3c 	.word	0x0801ce3c
 800442c:	0801ce2c 	.word	0x0801ce2c

08004430 <tud_mount_cb>:
}
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop

08004434 <tud_umount_cb>:
}
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop

08004438 <tud_suspend_cb>:
}
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop

0800443c <tud_resume_cb>:
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop

08004440 <tud_audio_get_req_entity_cb>:
{
 8004440:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (request->bEntityID == UAC2_ENTITY_CLOCK)
 8004442:	794d      	ldrb	r5, [r1, #5]
{
 8004444:	b08f      	sub	sp, #60	; 0x3c
 8004446:	460c      	mov	r4, r1
 8004448:	4606      	mov	r6, r0
	if (request->bEntityID == UAC2_ENTITY_CLOCK)
 800444a:	2d04      	cmp	r5, #4
 800444c:	d004      	beq.n	8004458 <tud_audio_get_req_entity_cb+0x18>
	if (request->bEntityID == UAC2_ENTITY_SPK_FEATURE_UNIT)
 800444e:	2d02      	cmp	r5, #2
 8004450:	d010      	beq.n	8004474 <tud_audio_get_req_entity_cb+0x34>
	return false;
 8004452:	2000      	movs	r0, #0
}
 8004454:	b00f      	add	sp, #60	; 0x3c
 8004456:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (request->bControlSelector == AUDIO_CS_CTRL_SAM_FREQ)
 8004458:	78cf      	ldrb	r7, [r1, #3]
 800445a:	2f01      	cmp	r7, #1
 800445c:	d01e      	beq.n	800449c <tud_audio_get_req_entity_cb+0x5c>
	else if (request->bControlSelector == AUDIO_CS_CTRL_CLK_VALID &&
 800445e:	2f02      	cmp	r7, #2
 8004460:	d1f7      	bne.n	8004452 <tud_audio_get_req_entity_cb+0x12>
 8004462:	784b      	ldrb	r3, [r1, #1]
 8004464:	2b01      	cmp	r3, #1
 8004466:	d1f4      	bne.n	8004452 <tud_audio_get_req_entity_cb+0x12>
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_valid, sizeof(cur_valid));
 8004468:	aa01      	add	r2, sp, #4
		audio_control_cur_1_t cur_valid = { .bCur = 1 };
 800446a:	f88d 3004 	strb.w	r3, [sp, #4]
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_valid, sizeof(cur_valid));
 800446e:	f00a fbcd 	bl	800ec0c <tud_audio_buffer_and_schedule_control_xfer>
 8004472:	e7ef      	b.n	8004454 <tud_audio_get_req_entity_cb+0x14>
	if (request->bControlSelector == AUDIO_FU_CTRL_MUTE && request->bRequest == AUDIO_CS_REQ_CUR)
 8004474:	78cb      	ldrb	r3, [r1, #3]
 8004476:	2b01      	cmp	r3, #1
 8004478:	d04c      	beq.n	8004514 <tud_audio_get_req_entity_cb+0xd4>
	else if (UAC2_ENTITY_SPK_FEATURE_UNIT && request->bControlSelector == AUDIO_FU_CTRL_VOLUME)
 800447a:	2b02      	cmp	r3, #2
 800447c:	d1e9      	bne.n	8004452 <tud_audio_get_req_entity_cb+0x12>
		if (request->bRequest == AUDIO_CS_REQ_RANGE)
 800447e:	784a      	ldrb	r2, [r1, #1]
 8004480:	2a02      	cmp	r2, #2
 8004482:	d05b      	beq.n	800453c <tud_audio_get_req_entity_cb+0xfc>
		else if (request->bRequest == AUDIO_CS_REQ_CUR)
 8004484:	2a01      	cmp	r2, #1
 8004486:	d1e4      	bne.n	8004452 <tud_audio_get_req_entity_cb+0x12>
			audio_control_cur_2_t cur_vol = { .bCur = tu_htole16(volume[request->bChannelNumber]) };
 8004488:	788c      	ldrb	r4, [r1, #2]
 800448a:	4a32      	ldr	r2, [pc, #200]	; (8004554 <tud_audio_get_req_entity_cb+0x114>)
 800448c:	f832 4014 	ldrh.w	r4, [r2, r4, lsl #1]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_vol, sizeof(cur_vol));
 8004490:	aa01      	add	r2, sp, #4
			audio_control_cur_2_t cur_vol = { .bCur = tu_htole16(volume[request->bChannelNumber]) };
 8004492:	f8ad 4004 	strh.w	r4, [sp, #4]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_vol, sizeof(cur_vol));
 8004496:	f00a fbb9 	bl	800ec0c <tud_audio_buffer_and_schedule_control_xfer>
 800449a:	e7db      	b.n	8004454 <tud_audio_get_req_entity_cb+0x14>
		if (request->bRequest == AUDIO_CS_REQ_CUR)
 800449c:	784b      	ldrb	r3, [r1, #1]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d044      	beq.n	800452c <tud_audio_get_req_entity_cb+0xec>
		else if (request->bRequest == AUDIO_CS_REQ_RANGE)
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d1d5      	bne.n	8004452 <tud_audio_get_req_entity_cb+0x12>
			audio_control_range_4_n_t(N_SAMPLE_RATES) rangef =
 80044a6:	222a      	movs	r2, #42	; 0x2a
 80044a8:	2100      	movs	r1, #0
 80044aa:	a803      	add	r0, sp, #12
 80044ac:	f00d fbc2 	bl	8011c34 <memset>
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 80044b0:	2300      	movs	r3, #0
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 80044b2:	4621      	mov	r1, r4
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 80044b4:	f64a 4444 	movw	r4, #44100	; 0xac44
 80044b8:	f645 0288 	movw	r2, #22664	; 0x5888
 80044bc:	f8ad 3008 	strh.w	r3, [sp, #8]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 80044c0:	f8ad 300c 	strh.w	r3, [sp, #12]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 80044c4:	4630      	mov	r0, r6
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 80044c6:	f8ad 3014 	strh.w	r3, [sp, #20]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 80044ca:	f8ad 3018 	strh.w	r3, [sp, #24]
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 80044ce:	f44f 43ee 	mov.w	r3, #30464	; 0x7700
 80044d2:	f8ad 4006 	strh.w	r4, [sp, #6]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 80044d6:	f8ad 400a 	strh.w	r4, [sp, #10]
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 80044da:	f64b 3480 	movw	r4, #48000	; 0xbb80
 80044de:	f8ad 201e 	strh.w	r2, [sp, #30]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 80044e2:	f8ad 2022 	strh.w	r2, [sp, #34]	; 0x22
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 80044e6:	aa01      	add	r2, sp, #4
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 80044e8:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 80044ec:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 80044f0:	2332      	movs	r3, #50	; 0x32
			audio_control_range_4_n_t(N_SAMPLE_RATES) rangef =
 80044f2:	f8ad 5004 	strh.w	r5, [sp, #4]
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 80044f6:	f8ad 7020 	strh.w	r7, [sp, #32]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 80044fa:	f8ad 7024 	strh.w	r7, [sp, #36]	; 0x24
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 80044fe:	f8ad 702c 	strh.w	r7, [sp, #44]	; 0x2c
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 8004502:	f8ad 7030 	strh.w	r7, [sp, #48]	; 0x30
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 8004506:	f8ad 4012 	strh.w	r4, [sp, #18]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 800450a:	f8ad 4016 	strh.w	r4, [sp, #22]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 800450e:	f00a fb7d 	bl	800ec0c <tud_audio_buffer_and_schedule_control_xfer>
 8004512:	e79f      	b.n	8004454 <tud_audio_get_req_entity_cb+0x14>
	if (request->bControlSelector == AUDIO_FU_CTRL_MUTE && request->bRequest == AUDIO_CS_REQ_CUR)
 8004514:	784b      	ldrb	r3, [r1, #1]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d19b      	bne.n	8004452 <tud_audio_get_req_entity_cb+0x12>
		audio_control_cur_1_t mute1 = { .bCur = mute[request->bChannelNumber] };
 800451a:	788a      	ldrb	r2, [r1, #2]
 800451c:	4c0e      	ldr	r4, [pc, #56]	; (8004558 <tud_audio_get_req_entity_cb+0x118>)
 800451e:	5ca4      	ldrb	r4, [r4, r2]
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &mute1, sizeof(mute1));
 8004520:	aa01      	add	r2, sp, #4
		audio_control_cur_1_t mute1 = { .bCur = mute[request->bChannelNumber] };
 8004522:	f88d 4004 	strb.w	r4, [sp, #4]
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &mute1, sizeof(mute1));
 8004526:	f00a fb71 	bl	800ec0c <tud_audio_buffer_and_schedule_control_xfer>
 800452a:	e793      	b.n	8004454 <tud_audio_get_req_entity_cb+0x14>
			audio_control_cur_4_t curf = { (int32_t) tu_htole32(current_sample_rate) };
 800452c:	4c0b      	ldr	r4, [pc, #44]	; (800455c <tud_audio_get_req_entity_cb+0x11c>)
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &curf, sizeof(curf));
 800452e:	462b      	mov	r3, r5
 8004530:	aa01      	add	r2, sp, #4
			audio_control_cur_4_t curf = { (int32_t) tu_htole32(current_sample_rate) };
 8004532:	6824      	ldr	r4, [r4, #0]
 8004534:	9401      	str	r4, [sp, #4]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &curf, sizeof(curf));
 8004536:	f00a fb69 	bl	800ec0c <tud_audio_buffer_and_schedule_control_xfer>
 800453a:	e78b      	b.n	8004454 <tud_audio_get_req_entity_cb+0x14>
			audio_control_range_2_n_t(1) range_vol = {
 800453c:	4b08      	ldr	r3, [pc, #32]	; (8004560 <tud_audio_get_req_entity_cb+0x120>)
 800453e:	aa01      	add	r2, sp, #4
 8004540:	e893 0003 	ldmia.w	r3, {r0, r1}
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &range_vol, sizeof(range_vol));
 8004544:	2308      	movs	r3, #8
			audio_control_range_2_n_t(1) range_vol = {
 8004546:	e882 0003 	stmia.w	r2, {r0, r1}
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &range_vol, sizeof(range_vol));
 800454a:	4621      	mov	r1, r4
 800454c:	4630      	mov	r0, r6
 800454e:	f00a fb5d 	bl	800ec0c <tud_audio_buffer_and_schedule_control_xfer>
 8004552:	e77f      	b.n	8004454 <tud_audio_get_req_entity_cb+0x14>
 8004554:	2400c7b4 	.word	0x2400c7b4
 8004558:	2400b00c 	.word	0x2400b00c
 800455c:	24000310 	.word	0x24000310
 8004560:	08015d50 	.word	0x08015d50

08004564 <tud_audio_set_req_entity_cb>:
	if (request->bEntityID == UAC2_ENTITY_SPK_FEATURE_UNIT)
 8004564:	794b      	ldrb	r3, [r1, #5]
 8004566:	2b02      	cmp	r3, #2
 8004568:	d010      	beq.n	800458c <tud_audio_set_req_entity_cb+0x28>
	if (request->bEntityID == UAC2_ENTITY_CLOCK)
 800456a:	2b04      	cmp	r3, #4
 800456c:	d001      	beq.n	8004572 <tud_audio_set_req_entity_cb+0xe>
	TU_VERIFY(request->bRequest == AUDIO_CS_REQ_CUR);
 800456e:	2000      	movs	r0, #0
}
 8004570:	4770      	bx	lr
	TU_VERIFY(request->bRequest == AUDIO_CS_REQ_CUR);
 8004572:	784b      	ldrb	r3, [r1, #1]
 8004574:	2b01      	cmp	r3, #1
 8004576:	d1fa      	bne.n	800456e <tud_audio_set_req_entity_cb+0xa>
	if (request->bControlSelector == AUDIO_CS_CTRL_SAM_FREQ)
 8004578:	78c8      	ldrb	r0, [r1, #3]
 800457a:	2801      	cmp	r0, #1
 800457c:	d1f7      	bne.n	800456e <tud_audio_set_req_entity_cb+0xa>
		TU_VERIFY(request->wLength == sizeof(audio_control_cur_4_t));
 800457e:	88cb      	ldrh	r3, [r1, #6]
 8004580:	2b04      	cmp	r3, #4
 8004582:	d1f4      	bne.n	800456e <tud_audio_set_req_entity_cb+0xa>
		current_sample_rate = (uint32_t) ((audio_control_cur_4_t const *)buf)->bCur;
 8004584:	4b0f      	ldr	r3, [pc, #60]	; (80045c4 <tud_audio_set_req_entity_cb+0x60>)
 8004586:	6812      	ldr	r2, [r2, #0]
 8004588:	601a      	str	r2, [r3, #0]
		return true;
 800458a:	4770      	bx	lr
	TU_VERIFY(request->bRequest == AUDIO_CS_REQ_CUR);
 800458c:	7848      	ldrb	r0, [r1, #1]
 800458e:	2801      	cmp	r0, #1
 8004590:	d1ed      	bne.n	800456e <tud_audio_set_req_entity_cb+0xa>
	if (request->bControlSelector == AUDIO_FU_CTRL_MUTE)
 8004592:	78cb      	ldrb	r3, [r1, #3]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d00b      	beq.n	80045b0 <tud_audio_set_req_entity_cb+0x4c>
	else if (request->bControlSelector == AUDIO_FU_CTRL_VOLUME)
 8004598:	2b02      	cmp	r3, #2
 800459a:	d1e8      	bne.n	800456e <tud_audio_set_req_entity_cb+0xa>
		TU_VERIFY(request->wLength == sizeof(audio_control_cur_2_t));
 800459c:	88cb      	ldrh	r3, [r1, #6]
 800459e:	2b02      	cmp	r3, #2
 80045a0:	d1e5      	bne.n	800456e <tud_audio_set_req_entity_cb+0xa>
		volume[request->bChannelNumber] = ((audio_control_cur_2_t const *)buf)->bCur;
 80045a2:	f9b2 c000 	ldrsh.w	ip, [r2]
 80045a6:	4b08      	ldr	r3, [pc, #32]	; (80045c8 <tud_audio_set_req_entity_cb+0x64>)
 80045a8:	788a      	ldrb	r2, [r1, #2]
 80045aa:	f823 c012 	strh.w	ip, [r3, r2, lsl #1]
		return true;
 80045ae:	4770      	bx	lr
		TU_VERIFY(request->wLength == sizeof(audio_control_cur_1_t));
 80045b0:	88c8      	ldrh	r0, [r1, #6]
 80045b2:	2801      	cmp	r0, #1
 80045b4:	d1db      	bne.n	800456e <tud_audio_set_req_entity_cb+0xa>
		mute[request->bChannelNumber] = ((audio_control_cur_1_t const *)buf)->bCur;
 80045b6:	f992 c000 	ldrsb.w	ip, [r2]
 80045ba:	788b      	ldrb	r3, [r1, #2]
 80045bc:	4a03      	ldr	r2, [pc, #12]	; (80045cc <tud_audio_set_req_entity_cb+0x68>)
 80045be:	f802 c003 	strb.w	ip, [r2, r3]
		return true;
 80045c2:	4770      	bx	lr
 80045c4:	24000310 	.word	0x24000310
 80045c8:	2400c7b4 	.word	0x2400c7b4
 80045cc:	2400b00c 	.word	0x2400b00c

080045d0 <tud_audio_set_itf_close_EP_cb>:
}
 80045d0:	2001      	movs	r0, #1
 80045d2:	4770      	bx	lr

080045d4 <tud_audio_set_itf_cb>:
	uint8_t const alt = tu_u16_low(tu_le16toh(p_request->wValue));
 80045d4:	884b      	ldrh	r3, [r1, #2]
	spk_data_size = 0;
 80045d6:	2000      	movs	r0, #0
 80045d8:	4a05      	ldr	r2, [pc, #20]	; (80045f0 <tud_audio_set_itf_cb+0x1c>)

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_u32_high16(uint32_t ui32) { return (uint16_t) (ui32 >> 16); }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_u32_low16 (uint32_t ui32) { return (uint16_t) (ui32 & 0x0000ffffu); }

TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	6010      	str	r0, [r2, #0]
	if(alt != 0)
 80045de:	b12b      	cbz	r3, 80045ec <tud_audio_set_itf_cb+0x18>
		current_resolution = resolutions_per_format[alt-1];
 80045e0:	4a04      	ldr	r2, [pc, #16]	; (80045f4 <tud_audio_set_itf_cb+0x20>)
 80045e2:	4905      	ldr	r1, [pc, #20]	; (80045f8 <tud_audio_set_itf_cb+0x24>)
 80045e4:	4413      	add	r3, r2
 80045e6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80045ea:	700b      	strb	r3, [r1, #0]
}
 80045ec:	2001      	movs	r0, #1
 80045ee:	4770      	bx	lr
 80045f0:	2400b77c 	.word	0x2400b77c
 80045f4:	0801cf14 	.word	0x0801cf14
 80045f8:	24007af0 	.word	0x24007af0

080045fc <tud_audio_rx_done_pre_read_cb>:
{
 80045fc:	460a      	mov	r2, r1
  return tud_audio_n_available(0);
}

static inline uint16_t tud_audio_read(void* buffer, uint16_t bufsize)
{
  return tud_audio_n_read(0, buffer, bufsize);
 80045fe:	2000      	movs	r0, #0
 8004600:	4904      	ldr	r1, [pc, #16]	; (8004614 <tud_audio_rx_done_pre_read_cb+0x18>)
 8004602:	b508      	push	{r3, lr}
 8004604:	f009 ffa4 	bl	800e550 <tud_audio_n_read>
	spk_data_size = tud_audio_read(spk_buf, n_bytes_received);
 8004608:	4b03      	ldr	r3, [pc, #12]	; (8004618 <tud_audio_rx_done_pre_read_cb+0x1c>)
 800460a:	4602      	mov	r2, r0
}
 800460c:	2001      	movs	r0, #1
	spk_data_size = tud_audio_read(spk_buf, n_bytes_received);
 800460e:	601a      	str	r2, [r3, #0]
}
 8004610:	bd08      	pop	{r3, pc}
 8004612:	bf00      	nop
 8004614:	2400b16c 	.word	0x2400b16c
 8004618:	2400b77c 	.word	0x2400b77c

0800461c <tud_audio_tx_done_pre_load_cb>:
}
 800461c:	2001      	movs	r0, #1
 800461e:	4770      	bx	lr

08004620 <tud_audio_tx_done_post_load_cb>:
}
 8004620:	2001      	movs	r0, #1
 8004622:	4770      	bx	lr

08004624 <tud_cdc_line_state_cb>:
}
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop

08004628 <tud_cdc_rx_cb>:
}
 8004628:	4770      	bx	lr
 800462a:	bf00      	nop

0800462c <cdc_task>:
}
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop

08004630 <audio_task>:
{
 8004630:	b538      	push	{r3, r4, r5, lr}
	if (spk_data_size)
 8004632:	4c24      	ldr	r4, [pc, #144]	; (80046c4 <audio_task+0x94>)
 8004634:	6822      	ldr	r2, [r4, #0]
 8004636:	b12a      	cbz	r2, 8004644 <audio_task+0x14>
		if (current_resolution == 16)
 8004638:	4b23      	ldr	r3, [pc, #140]	; (80046c8 <audio_task+0x98>)
 800463a:	781b      	ldrb	r3, [r3, #0]
 800463c:	2b10      	cmp	r3, #16
 800463e:	d002      	beq.n	8004646 <audio_task+0x16>
		else if (current_resolution == 24)
 8004640:	2b18      	cmp	r3, #24
 8004642:	d01e      	beq.n	8004682 <audio_task+0x52>
}
 8004644:	bd38      	pop	{r3, r4, r5, pc}
			int16_t *limit = (int16_t*)spk_buf + spk_data_size / 2;
 8004646:	2a00      	cmp	r2, #0
 8004648:	4920      	ldr	r1, [pc, #128]	; (80046cc <audio_task+0x9c>)
 800464a:	bfb8      	it	lt
 800464c:	3201      	addlt	r2, #1
 800464e:	f022 0e01 	bic.w	lr, r2, #1
 8004652:	1052      	asrs	r2, r2, #1
 8004654:	448e      	add	lr, r1
			while (src < limit)
 8004656:	458e      	cmp	lr, r1
 8004658:	d90b      	bls.n	8004672 <audio_task+0x42>
			int16_t *dst = (int16_t*)mic_buf;
 800465a:	481d      	ldr	r0, [pc, #116]	; (80046d0 <audio_task+0xa0>)
				int32_t left = *src++;
 800465c:	f931 3b04 	ldrsh.w	r3, [r1], #4
				int32_t right = *src++;
 8004660:	f931 cc02 	ldrsh.w	ip, [r1, #-2]
				*dst++ = (int16_t) ((left >> 1) + (right >> 1));
 8004664:	105b      	asrs	r3, r3, #1
			while (src < limit)
 8004666:	458e      	cmp	lr, r1
				*dst++ = (int16_t) ((left >> 1) + (right >> 1));
 8004668:	eb03 036c 	add.w	r3, r3, ip, asr #1
 800466c:	f820 3b02 	strh.w	r3, [r0], #2
			while (src < limit)
 8004670:	d8f4      	bhi.n	800465c <audio_task+0x2c>

#if CFG_TUD_AUDIO_ENABLE_EP_IN && !CFG_TUD_AUDIO_ENABLE_ENCODING

static inline uint16_t tud_audio_write(const void * data, uint16_t len)
{
  return tud_audio_n_write(0, data, len);
 8004672:	b292      	uxth	r2, r2
 8004674:	4916      	ldr	r1, [pc, #88]	; (80046d0 <audio_task+0xa0>)
 8004676:	2000      	movs	r0, #0
 8004678:	f009 ff76 	bl	800e568 <tud_audio_n_write>
			spk_data_size = 0;
 800467c:	2300      	movs	r3, #0
 800467e:	6023      	str	r3, [r4, #0]
}
 8004680:	bd38      	pop	{r3, r4, r5, pc}
			int32_t *limit = spk_buf + spk_data_size / 4;
 8004682:	2a00      	cmp	r2, #0
 8004684:	4694      	mov	ip, r2
 8004686:	4911      	ldr	r1, [pc, #68]	; (80046cc <audio_task+0x9c>)
 8004688:	bfb8      	it	lt
 800468a:	f102 0c03 	addlt.w	ip, r2, #3
 800468e:	f02c 0c03 	bic.w	ip, ip, #3
 8004692:	448c      	add	ip, r1
			while (src < limit)
 8004694:	458c      	cmp	ip, r1
 8004696:	d90e      	bls.n	80046b6 <audio_task+0x86>
			int32_t *dst = mic_buf;
 8004698:	480d      	ldr	r0, [pc, #52]	; (80046d0 <audio_task+0xa0>)
			int32_t *src = spk_buf;
 800469a:	490c      	ldr	r1, [pc, #48]	; (80046cc <audio_task+0x9c>)
				int32_t left = *src++;
 800469c:	f851 3b08 	ldr.w	r3, [r1], #8
				*dst++ = (int32_t) ((uint32_t) ((left >> 1) + (right >> 1)) & 0xffffff00ul);
 80046a0:	105b      	asrs	r3, r3, #1
 80046a2:	f851 5c04 	ldr.w	r5, [r1, #-4]
			while (src < limit)
 80046a6:	458c      	cmp	ip, r1
				*dst++ = (int32_t) ((uint32_t) ((left >> 1) + (right >> 1)) & 0xffffff00ul);
 80046a8:	eb03 0365 	add.w	r3, r3, r5, asr #1
 80046ac:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80046b0:	f840 3b04 	str.w	r3, [r0], #4
			while (src < limit)
 80046b4:	d8f2      	bhi.n	800469c <audio_task+0x6c>
			tud_audio_write((uint8_t *)mic_buf, (uint16_t) (spk_data_size / 2));
 80046b6:	2a00      	cmp	r2, #0
 80046b8:	bfb8      	it	lt
 80046ba:	3201      	addlt	r2, #1
 80046bc:	f3c2 024f 	ubfx	r2, r2, #1, #16
 80046c0:	e7d8      	b.n	8004674 <audio_task+0x44>
 80046c2:	bf00      	nop
 80046c4:	2400b77c 	.word	0x2400b77c
 80046c8:	24007af0 	.word	0x24007af0
 80046cc:	2400b16c 	.word	0x2400b16c
 80046d0:	2400ace4 	.word	0x2400ace4

080046d4 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM13)
 80046d4:	4a07      	ldr	r2, [pc, #28]	; (80046f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80046d6:	6803      	ldr	r3, [r0, #0]
 80046d8:	4293      	cmp	r3, r2
 80046da:	d003      	beq.n	80046e4 <HAL_TIM_PeriodElapsedCallback+0x10>
	if (htim->Instance == TIM7)
 80046dc:	4a06      	ldr	r2, [pc, #24]	; (80046f8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d005      	beq.n	80046ee <HAL_TIM_PeriodElapsedCallback+0x1a>
}
 80046e2:	4770      	bx	lr
		MainLoopCounter++;  //used with debugger to check frequency of main loop
 80046e4:	4a05      	ldr	r2, [pc, #20]	; (80046fc <HAL_TIM_PeriodElapsedCallback+0x28>)
 80046e6:	6813      	ldr	r3, [r2, #0]
 80046e8:	3301      	adds	r3, #1
 80046ea:	6013      	str	r3, [r2, #0]
	if (htim->Instance == TIM7)
 80046ec:	4770      	bx	lr
		DoKeyer();
 80046ee:	f7fc bf0b 	b.w	8001508 <DoKeyer>
 80046f2:	bf00      	nop
 80046f4:	40001c00 	.word	0x40001c00
 80046f8:	40001400 	.word	0x40001400
 80046fc:	24006138 	.word	0x24006138

08004700 <HAL_ADC_ConvCpltCallback>:
{
 8004700:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004702:	4b0b      	ldr	r3, [pc, #44]	; (8004730 <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8004704:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004708:	490a      	ldr	r1, [pc, #40]	; (8004734 <HAL_ADC_ConvCpltCallback+0x34>)
 800470a:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800470e:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004712:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8004714:	4293      	cmp	r3, r2
 8004716:	d1fa      	bne.n	800470e <HAL_ADC_ConvCpltCallback+0xe>
 8004718:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800471c:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(1);
 8004720:	2001      	movs	r0, #1
 8004722:	f7fd fd3d 	bl	80021a0 <ADC_Stream0_Handler>
	ubADCDualConversionComplete = SET;
 8004726:	4b04      	ldr	r3, [pc, #16]	; (8004738 <HAL_ADC_ConvCpltCallback+0x38>)
 8004728:	2201      	movs	r2, #1
 800472a:	701a      	strb	r2, [r3, #0]
}
 800472c:	bd08      	pop	{r3, pc}
 800472e:	bf00      	nop
 8004730:	240076e0 	.word	0x240076e0
 8004734:	e000ed00 	.word	0xe000ed00
 8004738:	2400c7b2 	.word	0x2400c7b2

0800473c <HAL_ADC_ConvHalfCpltCallback>:
{
 800473c:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800473e:	4b0b      	ldr	r3, [pc, #44]	; (800476c <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8004740:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004744:	490a      	ldr	r1, [pc, #40]	; (8004770 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8004746:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800474a:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800474e:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8004750:	4293      	cmp	r3, r2
 8004752:	d1fa      	bne.n	800474a <HAL_ADC_ConvHalfCpltCallback+0xe>
 8004754:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004758:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(0);
 800475c:	2000      	movs	r0, #0
 800475e:	f7fd fd1f 	bl	80021a0 <ADC_Stream0_Handler>
	ubADCDualConversionComplete = RESET;
 8004762:	4b04      	ldr	r3, [pc, #16]	; (8004774 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8004764:	2200      	movs	r2, #0
 8004766:	701a      	strb	r2, [r3, #0]
}
 8004768:	bd08      	pop	{r3, pc}
 800476a:	bf00      	nop
 800476c:	240072e0 	.word	0x240072e0
 8004770:	e000ed00 	.word	0xe000ed00
 8004774:	2400c7b2 	.word	0x2400c7b2

08004778 <HAL_DAC_ConvCpltCallbackCh1>:
	ValidAudioHalf = &AudioOut[BSIZE];
 8004778:	4b01      	ldr	r3, [pc, #4]	; (8004780 <HAL_DAC_ConvCpltCallbackCh1+0x8>)
 800477a:	4a02      	ldr	r2, [pc, #8]	; (8004784 <HAL_DAC_ConvCpltCallbackCh1+0xc>)
 800477c:	601a      	str	r2, [r3, #0]
}
 800477e:	4770      	bx	lr
 8004780:	240072c0 	.word	0x240072c0
 8004784:	24000ae0 	.word	0x24000ae0

08004788 <HAL_DAC_ConvHalfCpltCallbackCh1>:
	ValidAudioHalf = &AudioOut[0];
 8004788:	4b01      	ldr	r3, [pc, #4]	; (8004790 <HAL_DAC_ConvHalfCpltCallbackCh1+0x8>)
 800478a:	4a02      	ldr	r2, [pc, #8]	; (8004794 <HAL_DAC_ConvHalfCpltCallbackCh1+0xc>)
 800478c:	601a      	str	r2, [r3, #0]
}
 800478e:	4770      	bx	lr
 8004790:	240072c0 	.word	0x240072c0
 8004794:	240006e0 	.word	0x240006e0

08004798 <HAL_ADC_LevelOutOfWindowCallback>:
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004798:	4907      	ldr	r1, [pc, #28]	; (80047b8 <HAL_ADC_LevelOutOfWindowCallback+0x20>)
	OVFDetected = OVF_TIMEOUT;
 800479a:	2002      	movs	r0, #2
 800479c:	4b07      	ldr	r3, [pc, #28]	; (80047bc <HAL_ADC_LevelOutOfWindowCallback+0x24>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 800479e:	6809      	ldr	r1, [r1, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80047a0:	4a07      	ldr	r2, [pc, #28]	; (80047c0 <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	OVFDetected = OVF_TIMEOUT;
 80047a2:	8018      	strh	r0, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80047a4:	684b      	ldr	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80047a6:	6812      	ldr	r2, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80047a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047ac:	604b      	str	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80047ae:	6853      	ldr	r3, [r2, #4]
 80047b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047b4:	6053      	str	r3, [r2, #4]
}
 80047b6:	4770      	bx	lr
 80047b8:	2400a2fc 	.word	0x2400a2fc
 80047bc:	2400613e 	.word	0x2400613e
 80047c0:	2400a360 	.word	0x2400a360
 80047c4:	00000000 	.word	0x00000000

080047c8 <SetWSPRPLLCoeff>:
 * for 7040.1 PLL coeffs are N 450, M 17, P 94, FracDiv 48
 */


void SetWSPRPLLCoeff(double TXFreq, uint16_t *FracDivCoeff, uint16_t *FracPWMCoeff)
{
 80047c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
	uint32_t m, n, p, od;
	volatile uint32_t fm, fn, fp, fod, FracDiv, i;
	LastTXFreq = (float)TXFreq;
#define TEST_COEFF 1
	for (i = 0; i < 4; i++) {
 80047cc:	2300      	movs	r3, #0
	LastTXFreq = (float)TXFreq;
 80047ce:	eef7 7bc0 	vcvt.f32.f64	s15, d0
 80047d2:	4aa3      	ldr	r2, [pc, #652]	; (8004a60 <SetWSPRPLLCoeff+0x298>)
{
 80047d4:	ed2d 8b02 	vpush	{d8}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 80047d8:	f20f 2974 	addw	r9, pc, #628	; 0x274
 80047dc:	e9d9 8900 	ldrd	r8, r9, [r9]
{
 80047e0:	b08f      	sub	sp, #60	; 0x3c
	LastTXFreq = (float)TXFreq;
 80047e2:	edc2 7a00 	vstr	s15, [r2]
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 80047e6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
	for (i = 0; i < 4; i++) {
 80047ea:	9305      	str	r3, [sp, #20]
 80047ec:	9b05      	ldr	r3, [sp, #20]
 80047ee:	2b03      	cmp	r3, #3
 80047f0:	f200 80ce 	bhi.w	8004990 <SetWSPRPLLCoeff+0x1c8>
		for (m = 2; m <= 25; m++) //was 64
		{
			for (n = 2; n <= 512; n++) //was 1
			{
				for (p = 2; p <= 128; p += 2) {
					OutF = XTalFreq * n / m / p / od;
 80047f4:	4b9b      	ldr	r3, [pc, #620]	; (8004a64 <SetWSPRPLLCoeff+0x29c>)
 80047f6:	4604      	mov	r4, r0
 80047f8:	460d      	mov	r5, r1
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 80047fa:	ed9f 8a9b 	vldr	s16, [pc, #620]	; 8004a68 <SetWSPRPLLCoeff+0x2a0>
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
							&& ((XTalFreq * n / m) > 150000000.0)
 80047fe:	ed9f 2a9b 	vldr	s4, [pc, #620]	; 8004a6c <SetWSPRPLLCoeff+0x2a4>
						MinDiff = fabs(OutF - TF);

						fp = p;
						fn = n;
						fm = m;
						fod = od;
 8004802:	2001      	movs	r0, #1
					OutF = XTalFreq * n / m / p / od;
 8004804:	edd3 2a00 	vldr	s5, [r3]
 8004808:	4f99      	ldr	r7, [pc, #612]	; (8004a70 <SetWSPRPLLCoeff+0x2a8>)
							&& ((XTalFreq * n / m) < 960000000.0)) {
 800480a:	ed9f 1a9a 	vldr	s2, [pc, #616]	; 8004a74 <SetWSPRPLLCoeff+0x2ac>
 800480e:	4e9a      	ldr	r6, [pc, #616]	; (8004a78 <SetWSPRPLLCoeff+0x2b0>)
		}
		if (fn < 511) {
			OutF = XTalFreq * fn / fm / fp / fod;
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
					* 8192 * 8); //FracDiv PWM has 8 levels
 8004810:	ed9f 3b91 	vldr	d3, [pc, #580]	; 8004a58 <SetWSPRPLLCoeff+0x290>
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004814:	ed9d 7a05 	vldr	s14, [sp, #20]
 8004818:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
		for (m = 2; m <= 25; m++) //was 64
 800481c:	2102      	movs	r1, #2
			for (n = 2; n <= 512; n++) //was 1
 800481e:	f240 2e01 	movw	lr, #513	; 0x201
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004822:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004826:	ee27 7a08 	vmul.f32	s14, s14, s16
 800482a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800482e:	ee37 7b00 	vadd.f64	d7, d7, d0
 8004832:	ed8d 7b06 	vstr	d7, [sp, #24]
		MinDiff = 999999999;
 8004836:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
					OutF = XTalFreq * n / m / p / od;
 800483a:	ee07 1a90 	vmov	s15, r1
			for (n = 2; n <= 512; n++) //was 1
 800483e:	2202      	movs	r2, #2
					OutF = XTalFreq * n / m / p / od;
 8004840:	eeb8 4ae7 	vcvt.f32.s32	s8, s15
 8004844:	eec8 1a84 	vdiv.f32	s3, s17, s8
 8004848:	ee07 2a90 	vmov	s15, r2
				for (p = 2; p <= 128; p += 2) {
 800484c:	2302      	movs	r3, #2
					OutF = XTalFreq * n / m / p / od;
 800484e:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 8004852:	ee64 4aa2 	vmul.f32	s9, s9, s5
							&& ((XTalFreq * n / m) > 150000000.0)
 8004856:	ee64 7aa1 	vmul.f32	s15, s9, s3
 800485a:	eef4 7a42 	vcmp.f32	s15, s4
 800485e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004862:	dd05      	ble.n	8004870 <SetWSPRPLLCoeff+0xa8>
 8004864:	eef4 7ac1 	vcmpe.f32	s15, s2
 8004868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800486c:	f100 80b1 	bmi.w	80049d2 <SetWSPRPLLCoeff+0x20a>
					OutF = XTalFreq * n / m / p / od;
 8004870:	ee07 3a90 	vmov	s15, r3
 8004874:	3302      	adds	r3, #2
 8004876:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800487a:	ee67 7a84 	vmul.f32	s15, s15, s8
 800487e:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 8004882:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004886:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 800488a:	ed9d 7b06 	vldr	d7, [sp, #24]
 800488e:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8004892:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8004896:	ee37 7b45 	vsub.f64	d7, d7, d5
 800489a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800489e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a2:	dd03      	ble.n	80048ac <SetWSPRPLLCoeff+0xe4>
 80048a4:	ed9d 7b06 	vldr	d7, [sp, #24]
 80048a8:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
				for (p = 2; p <= 128; p += 2) {
 80048ac:	2b82      	cmp	r3, #130	; 0x82
 80048ae:	d1df      	bne.n	8004870 <SetWSPRPLLCoeff+0xa8>
			for (n = 2; n <= 512; n++) //was 1
 80048b0:	3201      	adds	r2, #1
 80048b2:	4572      	cmp	r2, lr
 80048b4:	d1c8      	bne.n	8004848 <SetWSPRPLLCoeff+0x80>
		for (m = 2; m <= 25; m++) //was 64
 80048b6:	3101      	adds	r1, #1
 80048b8:	291a      	cmp	r1, #26
 80048ba:	d1be      	bne.n	800483a <SetWSPRPLLCoeff+0x72>
		if (fn < 511) {
 80048bc:	9b01      	ldr	r3, [sp, #4]
 80048be:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 80048c2:	f200 80c0 	bhi.w	8004a46 <SetWSPRPLLCoeff+0x27e>
			OutF = XTalFreq * fn / fm / fp / fod;
 80048c6:	ed9d 6a01 	vldr	s12, [sp, #4]
 80048ca:	eddd 6a00 	vldr	s13, [sp]
 80048ce:	eddd 7a02 	vldr	s15, [sp, #8]
 80048d2:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 80048d6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80048da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048de:	ee26 6a22 	vmul.f32	s12, s12, s5
 80048e2:	ee26 7aa7 	vmul.f32	s14, s13, s15
 80048e6:	eddd 7a03 	vldr	s15, [sp, #12]
 80048ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048f2:	ee86 7a27 	vdiv.f32	s14, s12, s15
 80048f6:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80048fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 80048fe:	9b01      	ldr	r3, [sp, #4]
 8004900:	eddd 6a00 	vldr	s13, [sp]
 8004904:	eddd 7a02 	vldr	s15, [sp, #8]
 8004908:	3301      	adds	r3, #1
 800490a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800490e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004912:	ee06 3a10 	vmov	s12, r3
 8004916:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 800491a:	ee26 7aa7 	vmul.f32	s14, s13, s15
 800491e:	eddd 7a03 	vldr	s15, [sp, #12]
 8004922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004926:	ee26 6a22 	vmul.f32	s12, s12, s5
 800492a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800492e:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8004932:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004936:	ed8d 7b08 	vstr	d7, [sp, #32]
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 800493a:	ed9d 5b06 	vldr	d5, [sp, #24]
 800493e:	ed9d 4b0a 	vldr	d4, [sp, #40]	; 0x28
 8004942:	ed9d 6b08 	vldr	d6, [sp, #32]
 8004946:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 800494a:	ee35 5b44 	vsub.f64	d5, d5, d4
 800494e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004952:	ee85 7b06 	vdiv.f64	d7, d5, d6
					* 8192 * 8); //FracDiv PWM has 8 levels
 8004956:	ee27 7b03 	vmul.f64	d7, d7, d3
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 800495a:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 800495e:	ed8d 7a04 	vstr	s14, [sp, #16]
		} else {
			FracDiv = 8191 * 8;
		}

		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 8004962:	9b04      	ldr	r3, [sp, #16]
 8004964:	f003 0307 	and.w	r3, r3, #7
 8004968:	8033      	strh	r3, [r6, #0]
 800496a:	803b      	strh	r3, [r7, #0]
		FracDiv >>= 0x03;
 800496c:	9b04      	ldr	r3, [sp, #16]
 800496e:	08db      	lsrs	r3, r3, #3
 8004970:	9304      	str	r3, [sp, #16]
		FracDivCoeff[i] = FracDiv;
 8004972:	9a04      	ldr	r2, [sp, #16]
 8004974:	9b05      	ldr	r3, [sp, #20]
 8004976:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]
		FracPWMCoeff[i] = FracDivPWM;
 800497a:	9a05      	ldr	r2, [sp, #20]
	for (i = 0; i < 4; i++) {
 800497c:	9b05      	ldr	r3, [sp, #20]
 800497e:	3301      	adds	r3, #1
 8004980:	9305      	str	r3, [sp, #20]
		FracPWMCoeff[i] = FracDivPWM;
 8004982:	8833      	ldrh	r3, [r6, #0]
 8004984:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
	for (i = 0; i < 4; i++) {
 8004988:	9b05      	ldr	r3, [sp, #20]
 800498a:	2b03      	cmp	r3, #3
 800498c:	f67f af42 	bls.w	8004814 <SetWSPRPLLCoeff+0x4c>
	}
	__HAL_RCC_PLL2_DISABLE();
 8004990:	4a3a      	ldr	r2, [pc, #232]	; (8004a7c <SetWSPRPLLCoeff+0x2b4>)
 8004992:	6813      	ldr	r3, [r2, #0]
 8004994:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004998:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1); //These parameters should stay the same for the 4 WSPR tones
 800499a:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800499c:	9900      	ldr	r1, [sp, #0]
 800499e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80049a2:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80049a6:	6293      	str	r3, [r2, #40]	; 0x28
 80049a8:	9901      	ldr	r1, [sp, #4]
 80049aa:	9b02      	ldr	r3, [sp, #8]
 80049ac:	3901      	subs	r1, #1
 80049ae:	3b01      	subs	r3, #1
 80049b0:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80049b4:	025b      	lsls	r3, r3, #9
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	430b      	orrs	r3, r1
 80049ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049be:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 80049c0:	6813      	ldr	r3, [r2, #0]
 80049c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80049c6:	6013      	str	r3, [r2, #0]
}
 80049c8:	b00f      	add	sp, #60	; 0x3c
 80049ca:	ecbd 8b02 	vpop	{d8}
 80049ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					OutF = XTalFreq * n / m / p / od;
 80049d2:	ee07 3a90 	vmov	s15, r3
 80049d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049da:	ee67 7a84 	vmul.f32	s15, s15, s8
 80049de:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 80049e2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80049e6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 80049ea:	ed9d 7b06 	vldr	d7, [sp, #24]
 80049ee:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 80049f2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80049f6:	ee37 7b45 	vsub.f64	d7, d7, d5
 80049fa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80049fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a02:	d518      	bpl.n	8004a36 <SetWSPRPLLCoeff+0x26e>
 8004a04:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004a08:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8004a0c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004a10:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a18:	dd0d      	ble.n	8004a36 <SetWSPRPLLCoeff+0x26e>
						MinDiff = fabs(OutF - TF);
 8004a1a:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8004a1e:	ed9d 6b06 	vldr	d6, [sp, #24]
 8004a22:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004a26:	eeb0 7bc7 	vabs.f64	d7, d7
 8004a2a:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
						fp = p;
 8004a2e:	9302      	str	r3, [sp, #8]
						fn = n;
 8004a30:	9201      	str	r2, [sp, #4]
						fm = m;
 8004a32:	9100      	str	r1, [sp, #0]
						fod = od;
 8004a34:	9003      	str	r0, [sp, #12]
				for (p = 2; p <= 128; p += 2) {
 8004a36:	3302      	adds	r3, #2
 8004a38:	2b82      	cmp	r3, #130	; 0x82
 8004a3a:	d1ca      	bne.n	80049d2 <SetWSPRPLLCoeff+0x20a>
			for (n = 2; n <= 512; n++) //was 1
 8004a3c:	3201      	adds	r2, #1
 8004a3e:	4572      	cmp	r2, lr
 8004a40:	f47f af02 	bne.w	8004848 <SetWSPRPLLCoeff+0x80>
 8004a44:	e737      	b.n	80048b6 <SetWSPRPLLCoeff+0xee>
			FracDiv = 8191 * 8;
 8004a46:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8004a4a:	9304      	str	r3, [sp, #16]
 8004a4c:	e789      	b.n	8004962 <SetWSPRPLLCoeff+0x19a>
 8004a4e:	bf00      	nop
 8004a50:	ff800000 	.word	0xff800000
 8004a54:	41cdcd64 	.word	0x41cdcd64
 8004a58:	00000000 	.word	0x00000000
 8004a5c:	40f00000 	.word	0x40f00000
 8004a60:	24006130 	.word	0x24006130
 8004a64:	240072c8 	.word	0x240072c8
 8004a68:	3fbb7e91 	.word	0x3fbb7e91
 8004a6c:	4d0f0d18 	.word	0x4d0f0d18
 8004a70:	24006134 	.word	0x24006134
 8004a74:	4e64e1c0 	.word	0x4e64e1c0
 8004a78:	24005104 	.word	0x24005104
 8004a7c:	58024400 	.word	0x58024400

08004a80 <SetTXPLL>:
	{
		for (n = 2; n <= 512; n++) //was 1
		{
			for (p = 2; p <= 128; p+=2)
			{
				OutF = XTalFreq * n / m / p / od;
 8004a80:	4a8c      	ldr	r2, [pc, #560]	; (8004cb4 <SetTXPLL+0x234>)
 8004a82:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 8004a86:	4b8c      	ldr	r3, [pc, #560]	; (8004cb8 <SetTXPLL+0x238>)
	for (m = 2; m <= 25; m++) //was 64
 8004a88:	2002      	movs	r0, #2
				OutF = XTalFreq * n / m / p / od;
 8004a8a:	edd2 5a00 	vldr	s11, [r2]
		for (n = 2; n <= 512; n++) //was 1
 8004a8e:	f240 2c01 	movw	ip, #513	; 0x201
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004a92:	ed9f 5a8a 	vldr	s10, [pc, #552]	; 8004cbc <SetTXPLL+0x23c>
 8004a96:	ed9f 4a8a 	vldr	s8, [pc, #552]	; 8004cc0 <SetTXPLL+0x240>
{
 8004a9a:	b410      	push	{r4}
					MinDiff = fabs(OutF - TF);

					fp = p;
					fn = n;
					fm = m;
					fod = od;
 8004a9c:	2401      	movs	r4, #1
{
 8004a9e:	b08b      	sub	sp, #44	; 0x2c
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 8004aa0:	9303      	str	r3, [sp, #12]
	MinDiff = 999999999;
 8004aa2:	9303      	str	r3, [sp, #12]
				OutF = XTalFreq * n / m / p / od;
 8004aa4:	ee07 0a90 	vmov	s15, r0
		for (n = 2; n <= 512; n++) //was 1
 8004aa8:	2102      	movs	r1, #2
				OutF = XTalFreq * n / m / p / od;
 8004aaa:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8004aae:	eec3 4a86 	vdiv.f32	s9, s7, s12
 8004ab2:	ee07 1a90 	vmov	s15, r1
			for (p = 2; p <= 128; p+=2)
 8004ab6:	2302      	movs	r3, #2
				OutF = XTalFreq * n / m / p / od;
 8004ab8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004abc:	ee66 6aa5 	vmul.f32	s13, s13, s11
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004ac0:	ee66 7aa4 	vmul.f32	s15, s13, s9
 8004ac4:	eef4 7a45 	vcmp.f32	s15, s10
 8004ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004acc:	dd05      	ble.n	8004ada <SetTXPLL+0x5a>
 8004ace:	eef4 7ac4 	vcmpe.f32	s15, s8
 8004ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ad6:	f100 80b6 	bmi.w	8004c46 <SetTXPLL+0x1c6>
				OutF = XTalFreq * n / m / p / od;
 8004ada:	ee07 3a90 	vmov	s15, r3
 8004ade:	3302      	adds	r3, #2
 8004ae0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ae4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004ae8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004aec:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004af0:	eddd 7a02 	vldr	s15, [sp, #8]
 8004af4:	ed9d 7a03 	vldr	s14, [sp, #12]
 8004af8:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004afc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b04:	dd00      	ble.n	8004b08 <SetTXPLL+0x88>
 8004b06:	9a02      	ldr	r2, [sp, #8]
			for (p = 2; p <= 128; p+=2)
 8004b08:	2b82      	cmp	r3, #130	; 0x82
 8004b0a:	d1e6      	bne.n	8004ada <SetTXPLL+0x5a>
		for (n = 2; n <= 512; n++) //was 1
 8004b0c:	3101      	adds	r1, #1
 8004b0e:	4561      	cmp	r1, ip
 8004b10:	d1cf      	bne.n	8004ab2 <SetTXPLL+0x32>
	for (m = 2; m <= 25; m++) //was 64
 8004b12:	3001      	adds	r0, #1
 8004b14:	281a      	cmp	r0, #26
 8004b16:	d1c5      	bne.n	8004aa4 <SetTXPLL+0x24>
				}
			}
		}
	}
	if (fn < 511)
 8004b18:	9b05      	ldr	r3, [sp, #20]
 8004b1a:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8004b1e:	f200 80c4 	bhi.w	8004caa <SetTXPLL+0x22a>
	{
		OutF = XTalFreq * fn / fm / fp / fod;
 8004b22:	eddd 6a05 	vldr	s13, [sp, #20]
 8004b26:	ed9d 7a04 	vldr	s14, [sp, #16]
 8004b2a:	eddd 7a06 	vldr	s15, [sp, #24]
 8004b2e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004b32:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004b36:	ed9d 6a07 	vldr	s12, [sp, #28]
 8004b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 8004b3e:	ed9f 5a61 	vldr	s10, [pc, #388]	; 8004cc4 <SetTXPLL+0x244>
		OutF = XTalFreq * fn / fm / fp / fod;
 8004b42:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8004b46:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8004b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b4e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b56:	ed8d 7a02 	vstr	s14, [sp, #8]
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 8004b5a:	9b05      	ldr	r3, [sp, #20]
 8004b5c:	ed9d 7a04 	vldr	s14, [sp, #16]
 8004b60:	eddd 7a06 	vldr	s15, [sp, #24]
 8004b64:	3301      	adds	r3, #1
 8004b66:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004b6a:	ed9d 6a07 	vldr	s12, [sp, #28]
 8004b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b72:	ee06 3a90 	vmov	s13, r3
 8004b76:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8004b7a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b82:	ee66 5aa5 	vmul.f32	s11, s13, s11
 8004b86:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004b8a:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8004b8e:	ed8d 7a01 	vstr	s14, [sp, #4]
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 8004b92:	eddd 6a02 	vldr	s13, [sp, #8]
 8004b96:	ed9d 7a01 	vldr	s14, [sp, #4]
 8004b9a:	eddd 7a02 	vldr	s15, [sp, #8]
 8004b9e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8004ba2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004ba6:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8004baa:	ee67 7a85 	vmul.f32	s15, s15, s10
 8004bae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bb2:	edcd 7a08 	vstr	s15, [sp, #32]
	else
	{
		FracDiv = 8191;
	}

	TXFreqError = MinDiff;
 8004bb6:	eddd 7a03 	vldr	s15, [sp, #12]
	for (i=0; i< 50; i++)
 8004bba:	2000      	movs	r0, #0
	__HAL_RCC_PLL2_DISABLE();
 8004bbc:	4a42      	ldr	r2, [pc, #264]	; (8004cc8 <SetTXPLL+0x248>)
	TXFreqError = MinDiff;
 8004bbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004bc2:	4b42      	ldr	r3, [pc, #264]	; (8004ccc <SetTXPLL+0x24c>)
 8004bc4:	edc3 7a00 	vstr	s15, [r3]
	__HAL_RCC_PLL2_DISABLE();
 8004bc8:	6813      	ldr	r3, [r2, #0]
 8004bca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004bce:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8004bd0:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004bd2:	9904      	ldr	r1, [sp, #16]
 8004bd4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004bd8:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8004bdc:	6293      	str	r3, [r2, #40]	; 0x28
 8004bde:	9905      	ldr	r1, [sp, #20]
 8004be0:	9b06      	ldr	r3, [sp, #24]
 8004be2:	3901      	subs	r1, #1
 8004be4:	3b01      	subs	r3, #1
 8004be6:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004bea:	025b      	lsls	r3, r3, #9
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	430b      	orrs	r3, r1
 8004bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bf4:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8004bf6:	6813      	ldr	r3, [r2, #0]
 8004bf8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004bfc:	6013      	str	r3, [r2, #0]

	SetFracPLL(FracDiv);
 8004bfe:	9908      	ldr	r1, [sp, #32]
	__HAL_RCC_PLL2FRACN_DISABLE();
 8004c00:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004c02:	f023 0310 	bic.w	r3, r3, #16
 8004c06:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 8004c08:	9009      	str	r0, [sp, #36]	; 0x24
 8004c0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c0c:	2b31      	cmp	r3, #49	; 0x31
 8004c0e:	d80b      	bhi.n	8004c28 <SetTXPLL+0x1a8>
		i++;
 8004c10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c12:	3301      	adds	r3, #1
 8004c14:	9309      	str	r3, [sp, #36]	; 0x24
		i--;
 8004c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c18:	3b01      	subs	r3, #1
 8004c1a:	9309      	str	r3, [sp, #36]	; 0x24
	for (i=0; i< 50; i++)
 8004c1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c1e:	3301      	adds	r3, #1
 8004c20:	9309      	str	r3, [sp, #36]	; 0x24
 8004c22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c24:	2b31      	cmp	r3, #49	; 0x31
 8004c26:	d9f3      	bls.n	8004c10 <SetTXPLL+0x190>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 8004c28:	4a27      	ldr	r2, [pc, #156]	; (8004cc8 <SetTXPLL+0x248>)
 8004c2a:	4b29      	ldr	r3, [pc, #164]	; (8004cd0 <SetTXPLL+0x250>)
 8004c2c:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
 8004c2e:	4003      	ands	r3, r0
 8004c30:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004c34:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 8004c36:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004c38:	f043 0310 	orr.w	r3, r3, #16
 8004c3c:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif

}
 8004c3e:	b00b      	add	sp, #44	; 0x2c
 8004c40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c44:	4770      	bx	lr
				OutF = XTalFreq * n / m / p / od;
 8004c46:	ee07 3a90 	vmov	s15, r3
 8004c4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c4e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004c52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c56:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004c5a:	eddd 7a02 	vldr	s15, [sp, #8]
 8004c5e:	ed9d 7a03 	vldr	s14, [sp, #12]
 8004c62:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004c66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c6e:	d514      	bpl.n	8004c9a <SetTXPLL+0x21a>
 8004c70:	eddd 7a02 	vldr	s15, [sp, #8]
 8004c74:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004c78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c80:	dd0b      	ble.n	8004c9a <SetTXPLL+0x21a>
					MinDiff = fabs(OutF - TF);
 8004c82:	eddd 7a02 	vldr	s15, [sp, #8]
 8004c86:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8004c8a:	eef0 7ae7 	vabs.f32	s15, s15
 8004c8e:	edcd 7a03 	vstr	s15, [sp, #12]
					fp = p;
 8004c92:	9306      	str	r3, [sp, #24]
					fn = n;
 8004c94:	9105      	str	r1, [sp, #20]
					fm = m;
 8004c96:	9004      	str	r0, [sp, #16]
					fod = od;
 8004c98:	9407      	str	r4, [sp, #28]
			for (p = 2; p <= 128; p+=2)
 8004c9a:	3302      	adds	r3, #2
 8004c9c:	2b82      	cmp	r3, #130	; 0x82
 8004c9e:	d1d2      	bne.n	8004c46 <SetTXPLL+0x1c6>
		for (n = 2; n <= 512; n++) //was 1
 8004ca0:	3101      	adds	r1, #1
 8004ca2:	4561      	cmp	r1, ip
 8004ca4:	f47f af05 	bne.w	8004ab2 <SetTXPLL+0x32>
 8004ca8:	e733      	b.n	8004b12 <SetTXPLL+0x92>
		FracDiv = 8191;
 8004caa:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8004cae:	9308      	str	r3, [sp, #32]
 8004cb0:	e781      	b.n	8004bb6 <SetTXPLL+0x136>
 8004cb2:	bf00      	nop
 8004cb4:	240072c8 	.word	0x240072c8
 8004cb8:	4e6e6b28 	.word	0x4e6e6b28
 8004cbc:	4d0f0d18 	.word	0x4d0f0d18
 8004cc0:	4e64e1c0 	.word	0x4e64e1c0
 8004cc4:	46000000 	.word	0x46000000
 8004cc8:	58024400 	.word	0x58024400
 8004ccc:	240061a8 	.word	0x240061a8
 8004cd0:	ffff0007 	.word	0xffff0007
 8004cd4:	00000000 	.word	0x00000000

08004cd8 <TXSwitch>:


void TXSwitch(uint8_t Status)
{
 8004cd8:	b530      	push	{r4, r5, lr}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cda:	2300      	movs	r3, #0
{
 8004cdc:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cde:	e9cd 3300 	strd	r3, r3, [sp]
 8004ce2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004ce6:	9304      	str	r3, [sp, #16]

	if (Status)
 8004ce8:	b378      	cbz	r0, 8004d4a <TXSwitch+0x72>
	{
		TransmissionEnabled = 1;
		//TODO: TXFreq should be calculated in a low priority task every time F is changed, during RX. In this way TX would start immediately and without
		// audio noise caused by RX starving
		if (LastTXFreq != LOfreq)
 8004cea:	4d27      	ldr	r5, [pc, #156]	; (8004d88 <TXSwitch+0xb0>)
		TransmissionEnabled = 1;
 8004cec:	2201      	movs	r2, #1
		if (LastTXFreq != LOfreq)
 8004cee:	4c27      	ldr	r4, [pc, #156]	; (8004d8c <TXSwitch+0xb4>)
 8004cf0:	ed95 0a00 	vldr	s0, [r5]
 8004cf4:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 8004cf8:	4b25      	ldr	r3, [pc, #148]	; (8004d90 <TXSwitch+0xb8>)
		if (LastTXFreq != LOfreq)
 8004cfa:	eef4 7a40 	vcmp.f32	s15, s0
		TransmissionEnabled = 1;
 8004cfe:	701a      	strb	r2, [r3, #0]
		if (LastTXFreq != LOfreq)
 8004d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d04:	d11c      	bne.n	8004d40 <TXSwitch+0x68>
			SetTXPLL(LOfreq);
			LastTXFreq = LOfreq;
		}

		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d06:	2200      	movs	r2, #0
 8004d08:	2303      	movs	r3, #3
 8004d0a:	f44f 7400 	mov.w	r4, #512	; 0x200
 8004d0e:	2502      	movs	r5, #2
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d10:	4669      	mov	r1, sp
 8004d12:	4820      	ldr	r0, [pc, #128]	; (8004d94 <TXSwitch+0xbc>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d14:	e9cd 2302 	strd	r2, r3, [sp, #8]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004d18:	2300      	movs	r3, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d1a:	e9cd 4500 	strd	r4, r5, [sp]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004d1e:	9304      	str	r3, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d20:	f005 f8e8 	bl	8009ef4 <HAL_GPIO_Init>

		RELAY_TX_ON;
 8004d24:	2201      	movs	r2, #1
 8004d26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d2a:	481b      	ldr	r0, [pc, #108]	; (8004d98 <TXSwitch+0xc0>)
 8004d2c:	f005 fa22 	bl	800a174 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 8004d30:	2201      	movs	r2, #1
 8004d32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004d36:	4819      	ldr	r0, [pc, #100]	; (8004d9c <TXSwitch+0xc4>)
 8004d38:	f005 fa1c 	bl	800a174 <HAL_GPIO_WritePin>
		RELAY_TX_OFF;
		LED_YELLOW_OFF;
		TransmissionEnabled = 0;

	}
}
 8004d3c:	b007      	add	sp, #28
 8004d3e:	bd30      	pop	{r4, r5, pc}
			SetTXPLL(LOfreq);
 8004d40:	f7ff fe9e 	bl	8004a80 <SetTXPLL>
			LastTXFreq = LOfreq;
 8004d44:	682b      	ldr	r3, [r5, #0]
 8004d46:	6023      	str	r3, [r4, #0]
 8004d48:	e7dd      	b.n	8004d06 <TXSwitch+0x2e>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d4a:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8004d80 <TXSwitch+0xa8>
 8004d4e:	4604      	mov	r4, r0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004d50:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d52:	4669      	mov	r1, sp
 8004d54:	480f      	ldr	r0, [pc, #60]	; (8004d94 <TXSwitch+0xbc>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004d56:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d58:	ed8d 7b00 	vstr	d7, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d5c:	f005 f8ca 	bl	8009ef4 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8004d60:	4622      	mov	r2, r4
 8004d62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d66:	480c      	ldr	r0, [pc, #48]	; (8004d98 <TXSwitch+0xc0>)
 8004d68:	f005 fa04 	bl	800a174 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8004d6c:	4622      	mov	r2, r4
 8004d6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004d72:	480a      	ldr	r0, [pc, #40]	; (8004d9c <TXSwitch+0xc4>)
 8004d74:	f005 f9fe 	bl	800a174 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8004d78:	4b05      	ldr	r3, [pc, #20]	; (8004d90 <TXSwitch+0xb8>)
 8004d7a:	701c      	strb	r4, [r3, #0]
}
 8004d7c:	b007      	add	sp, #28
 8004d7e:	bd30      	pop	{r4, r5, pc}
 8004d80:	00000200 	.word	0x00000200
 8004d84:	00000001 	.word	0x00000001
 8004d88:	24006128 	.word	0x24006128
 8004d8c:	24006130 	.word	0x24006130
 8004d90:	240061b0 	.word	0x240061b0
 8004d94:	58020800 	.word	0x58020800
 8004d98:	58020c00 	.word	0x58020c00
 8004d9c:	58020400 	.word	0x58020400

08004da0 <CarrierEnable>:


void CarrierEnable(uint8_t Status)
{
 8004da0:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004da2:	2400      	movs	r4, #0
{
 8004da4:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004da6:	e9cd 4400 	strd	r4, r4, [sp]
 8004daa:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8004dae:	9404      	str	r4, [sp, #16]
	if (Status)
 8004db0:	b320      	cbz	r0, 8004dfc <CarrierEnable+0x5c>
	{
		//TODO: Ramping
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8004db2:	4622      	mov	r2, r4
 8004db4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004db8:	4822      	ldr	r0, [pc, #136]	; (8004e44 <CarrierEnable+0xa4>)
 8004dba:	f005 f9db 	bl	800a174 <HAL_GPIO_WritePin>
		//approx bias vs. VRMS 50 Ohm out vs power
		//4095 17.1  5.8
		//2048 13.1  3.4
		//1024 7.5	 1.1
		// 256 3.8   0.3
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 8004dbe:	4b22      	ldr	r3, [pc, #136]	; (8004e48 <CarrierEnable+0xa8>)
 8004dc0:	4622      	mov	r2, r4
 8004dc2:	2110      	movs	r1, #16
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4821      	ldr	r0, [pc, #132]	; (8004e4c <CarrierEnable+0xac>)
 8004dc8:	f003 fcdc 	bl	8008784 <HAL_DAC_SetValue>
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004dcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004dd0:	2302      	movs	r3, #2
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004dd2:	4669      	mov	r1, sp
 8004dd4:	481e      	ldr	r0, [pc, #120]	; (8004e50 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004dd6:	9404      	str	r4, [sp, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004dd8:	e9cd 2300 	strd	r2, r3, [sp]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	2303      	movs	r3, #3
 8004de0:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004de4:	f005 f886 	bl	8009ef4 <HAL_GPIO_Init>

		TXCarrierEnabled = 1;
 8004de8:	2201      	movs	r2, #1
 8004dea:	4b1a      	ldr	r3, [pc, #104]	; (8004e54 <CarrierEnable+0xb4>)
		LED_GREEN_ON;
 8004dec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004df0:	4819      	ldr	r0, [pc, #100]	; (8004e58 <CarrierEnable+0xb8>)
		TXCarrierEnabled = 1;
 8004df2:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 8004df4:	f005 f9be 	bl	800a174 <HAL_GPIO_WritePin>
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
		LED_GREEN_OFF;
	}
}
 8004df8:	b007      	add	sp, #28
 8004dfa:	bd30      	pop	{r4, r5, pc}
 8004dfc:	4605      	mov	r5, r0
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8004dfe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004e02:	4810      	ldr	r0, [pc, #64]	; (8004e44 <CarrierEnable+0xa4>)
 8004e04:	2201      	movs	r2, #1
 8004e06:	f005 f9b5 	bl	800a174 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8004e0a:	462b      	mov	r3, r5
 8004e0c:	462a      	mov	r2, r5
 8004e0e:	2110      	movs	r1, #16
 8004e10:	480e      	ldr	r0, [pc, #56]	; (8004e4c <CarrierEnable+0xac>)
 8004e12:	f003 fcb7 	bl	8008784 <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004e16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e1a:	2301      	movs	r3, #1
		TXCarrierEnabled = 0;
 8004e1c:	480d      	ldr	r0, [pc, #52]	; (8004e54 <CarrierEnable+0xb4>)
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e1e:	4669      	mov	r1, sp
		TXCarrierEnabled = 0;
 8004e20:	7005      	strb	r5, [r0, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e22:	480b      	ldr	r0, [pc, #44]	; (8004e50 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004e24:	e9cd 2300 	strd	r2, r3, [sp]
 8004e28:	2300      	movs	r3, #0
 8004e2a:	2202      	movs	r2, #2
 8004e2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e30:	f005 f860 	bl	8009ef4 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 8004e34:	462a      	mov	r2, r5
 8004e36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004e3a:	4807      	ldr	r0, [pc, #28]	; (8004e58 <CarrierEnable+0xb8>)
 8004e3c:	f005 f99a 	bl	800a174 <HAL_GPIO_WritePin>
}
 8004e40:	b007      	add	sp, #28
 8004e42:	bd30      	pop	{r4, r5, pc}
 8004e44:	58020c00 	.word	0x58020c00
 8004e48:	240061b4 	.word	0x240061b4
 8004e4c:	2400a42c 	.word	0x2400a42c
 8004e50:	58020800 	.word	0x58020800
 8004e54:	240061a4 	.word	0x240061a4
 8004e58:	58020400 	.word	0x58020400

08004e5c <Error_Handler>:
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8004e5c:	4e09      	ldr	r6, [pc, #36]	; (8004e84 <Error_Handler+0x28>)
{
 8004e5e:	4d0a      	ldr	r5, [pc, #40]	; (8004e88 <Error_Handler+0x2c>)
 8004e60:	4c0a      	ldr	r4, [pc, #40]	; (8004e8c <Error_Handler+0x30>)
 8004e62:	b508      	push	{r3, lr}
 8004e64:	6833      	ldr	r3, [r6, #0]
 8004e66:	fb05 f303 	mul.w	r3, r5, r3
 8004e6a:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8004e6e:	d200      	bcs.n	8004e72 <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8004e70:	e7fe      	b.n	8004e70 <Error_Handler+0x14>
			LED_switch();
 8004e72:	f7fd f8af 	bl	8001fd4 <LED_switch>
 8004e76:	6833      	ldr	r3, [r6, #0]
 8004e78:	fb05 f303 	mul.w	r3, r5, r3
 8004e7c:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8004e80:	d2f7      	bcs.n	8004e72 <Error_Handler+0x16>
 8004e82:	e7f5      	b.n	8004e70 <Error_Handler+0x14>
 8004e84:	2400b010 	.word	0x2400b010
 8004e88:	c28f5c29 	.word	0xc28f5c29
 8004e8c:	051eb851 	.word	0x051eb851

08004e90 <SystemClock_Config_For_OC>:
{
 8004e90:	b530      	push	{r4, r5, lr}
 8004e92:	b0cf      	sub	sp, #316	; 0x13c
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004e94:	224c      	movs	r2, #76	; 0x4c
 8004e96:	2100      	movs	r1, #0
 8004e98:	a80a      	add	r0, sp, #40	; 0x28
 8004e9a:	f00c fecb 	bl	8011c34 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004e9e:	2220      	movs	r2, #32
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	a802      	add	r0, sp, #8
 8004ea4:	f00c fec6 	bl	8011c34 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004ea8:	22c0      	movs	r2, #192	; 0xc0
 8004eaa:	2100      	movs	r1, #0
 8004eac:	a81e      	add	r0, sp, #120	; 0x78
 8004eae:	f00c fec1 	bl	8011c34 <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004eb2:	2002      	movs	r0, #2
 8004eb4:	f005 fa90 	bl	800a3d8 <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8004eb8:	4a49      	ldr	r2, [pc, #292]	; (8004fe0 <SystemClock_Config_For_OC+0x150>)
 8004eba:	2300      	movs	r3, #0
 8004ebc:	9301      	str	r3, [sp, #4]
 8004ebe:	6991      	ldr	r1, [r2, #24]
 8004ec0:	4b48      	ldr	r3, [pc, #288]	; (8004fe4 <SystemClock_Config_For_OC+0x154>)
 8004ec2:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8004ec6:	6191      	str	r1, [r2, #24]
 8004ec8:	6991      	ldr	r1, [r2, #24]
 8004eca:	f401 4140 	and.w	r1, r1, #49152	; 0xc000
 8004ece:	9101      	str	r1, [sp, #4]
 8004ed0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004ed2:	f041 0101 	orr.w	r1, r1, #1
 8004ed6:	62d9      	str	r1, [r3, #44]	; 0x2c
 8004ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eda:	f003 0301 	and.w	r3, r3, #1
 8004ede:	9301      	str	r3, [sp, #4]
 8004ee0:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8004ee2:	6993      	ldr	r3, [r2, #24]
 8004ee4:	0499      	lsls	r1, r3, #18
 8004ee6:	d5fc      	bpl.n	8004ee2 <SystemClock_Config_For_OC+0x52>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8004ee8:	4a3f      	ldr	r2, [pc, #252]	; (8004fe8 <SystemClock_Config_For_OC+0x158>)
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8004eea:	2404      	movs	r4, #4
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8004eec:	2501      	movs	r5, #1
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004eee:	a80a      	add	r0, sp, #40	; 0x28
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8004ef0:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004ef2:	f023 0303 	bic.w	r3, r3, #3
 8004ef6:	f043 0302 	orr.w	r3, r3, #2
 8004efa:	6293      	str	r3, [r2, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004efc:	2302      	movs	r3, #2
	RCC_OscInitStruct.PLL.PLLM = 10;
 8004efe:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8004f02:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = 2;
 8004f04:	9317      	str	r3, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8004f06:	9319      	str	r3, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8004f08:	941a      	str	r4, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8004f0a:	9418      	str	r4, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004f0c:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8004f10:	2300      	movs	r3, #0
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8004f12:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 10;
 8004f16:	230a      	movs	r3, #10
 8004f18:	e9cd 3215 	strd	r3, r2, [sp, #84]	; 0x54
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 8004f1c:	4b33      	ldr	r3, [pc, #204]	; (8004fec <SystemClock_Config_For_OC+0x15c>)
 8004f1e:	4a34      	ldr	r2, [pc, #208]	; (8004ff0 <SystemClock_Config_For_OC+0x160>)
 8004f20:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8004f22:	2221      	movs	r2, #33	; 0x21
 8004f24:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8004f28:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004f2c:	f005 fb04 	bl	800a538 <HAL_RCC_OscConfig>
 8004f30:	2800      	cmp	r0, #0
 8004f32:	d152      	bne.n	8004fda <SystemClock_Config_For_OC+0x14a>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004f34:	223f      	movs	r2, #63	; 0x3f
 8004f36:	2303      	movs	r3, #3
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) //was FLASH_LATENCY_4
 8004f38:	4621      	mov	r1, r4
 8004f3a:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004f3c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f40:	2200      	movs	r2, #0
 8004f42:	2308      	movs	r3, #8
 8004f44:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004f48:	2240      	movs	r2, #64	; 0x40
 8004f4a:	2340      	movs	r3, #64	; 0x40
 8004f4c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004f50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f54:	2340      	movs	r3, #64	; 0x40
 8004f56:	e9cd 2308 	strd	r2, r3, [sp, #32]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) //was FLASH_LATENCY_4
 8004f5a:	f005 fed3 	bl	800ad04 <HAL_RCC_ClockConfig>
 8004f5e:	2800      	cmp	r0, #0
 8004f60:	d13b      	bne.n	8004fda <SystemClock_Config_For_OC+0x14a>
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8004f62:	4a24      	ldr	r2, [pc, #144]	; (8004ff4 <SystemClock_Config_For_OC+0x164>)
 8004f64:	2300      	movs	r3, #0
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004f66:	f44f 1140 	mov.w	r1, #3145728	; 0x300000
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004f6a:	903c      	str	r0, [sp, #240]	; 0xf0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f6c:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004f6e:	9140      	str	r1, [sp, #256]	; 0x100
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8004f70:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 8004f74:	2204      	movs	r2, #4
 8004f76:	2326      	movs	r3, #38	; 0x26
 8004f78:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 8004f7c:	2218      	movs	r2, #24
 8004f7e:	2302      	movs	r3, #2
 8004f80:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
 8004f84:	2202      	movs	r2, #2
 8004f86:	2380      	movs	r3, #128	; 0x80
 8004f88:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	2300      	movs	r3, #0
 8004f90:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
 8004f94:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8004f98:	f44f 6280 	mov.w	r2, #1024	; 0x400
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8004f9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8004fa0:	9245      	str	r2, [sp, #276]	; 0x114
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 8004fa2:	2205      	movs	r2, #5
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8004fa4:	9347      	str	r3, [sp, #284]	; 0x11c
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 8004fa6:	2380      	movs	r3, #128	; 0x80
 8004fa8:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
 8004fac:	2202      	movs	r2, #2
 8004fae:	2308      	movs	r3, #8
 8004fb0:	e9cd 232a 	strd	r2, r3, [sp, #168]	; 0xa8
 8004fb4:	2205      	movs	r2, #5
 8004fb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004fba:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004fbe:	f006 f98d 	bl	800b2dc <HAL_RCCEx_PeriphCLKConfig>
 8004fc2:	b950      	cbnz	r0, 8004fda <SystemClock_Config_For_OC+0x14a>
	HAL_PWREx_EnableUSBVoltageDetector();
 8004fc4:	f005 fa2c 	bl	800a420 <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 8004fc8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8004fcc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8004fd0:	4628      	mov	r0, r5
 8004fd2:	f005 fda5 	bl	800ab20 <HAL_RCC_MCOConfig>
}
 8004fd6:	b04f      	add	sp, #316	; 0x13c
 8004fd8:	bd30      	pop	{r4, r5, pc}
		Error_Handler();
 8004fda:	f7ff ff3f 	bl	8004e5c <Error_Handler>
 8004fde:	bf00      	nop
 8004fe0:	58024800 	.word	0x58024800
 8004fe4:	58000400 	.word	0x58000400
 8004fe8:	58024400 	.word	0x58024400
 8004fec:	240072c8 	.word	0x240072c8
 8004ff0:	4bbebbd3 	.word	0x4bbebbd3
 8004ff4:	000c0042 	.word	0x000c0042

08004ff8 <UserInput>:
{
 8004ff8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if (WSPRBeaconState == SEND_WSPR)
 8004ffc:	4d5f      	ldr	r5, [pc, #380]	; (800517c <UserInput+0x184>)
{
 8004ffe:	b08b      	sub	sp, #44	; 0x2c
	if (WSPRBeaconState == SEND_WSPR)
 8005000:	782e      	ldrb	r6, [r5, #0]
 8005002:	2e02      	cmp	r6, #2
 8005004:	f000 8159 	beq.w	80052ba <UserInput+0x2c2>
	if (USBRXLength)
 8005008:	4b5d      	ldr	r3, [pc, #372]	; (8005180 <UserInput+0x188>)
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	2a00      	cmp	r2, #0
 800500e:	d12f      	bne.n	8005070 <UserInput+0x78>
		result = HAL_ERROR;
 8005010:	2301      	movs	r3, #1
  return tud_cdc_n_connected(0);
 8005012:	2000      	movs	r0, #0
 8005014:	f88d 300f 	strb.w	r3, [sp, #15]
 8005018:	f009 fe80 	bl	800ed1c <tud_cdc_n_connected>
	if ( tud_cdc_connected() )
 800501c:	2800      	cmp	r0, #0
 800501e:	d130      	bne.n	8005082 <UserInput+0x8a>
		result = HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	f88d 300f 	strb.w	r3, [sp, #15]
	if (result == HAL_OK)
 8005026:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800502a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800502e:	2b00      	cmp	r3, #0
 8005030:	d03b      	beq.n	80050aa <UserInput+0xb2>
 8005032:	4c54      	ldr	r4, [pc, #336]	; (8005184 <UserInput+0x18c>)
	EncVal = TIM4->CNT;
 8005034:	4b54      	ldr	r3, [pc, #336]	; (8005188 <UserInput+0x190>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8005036:	4e55      	ldr	r6, [pc, #340]	; (800518c <UserInput+0x194>)
	EncVal = TIM4->CNT;
 8005038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 800503a:	8832      	ldrh	r2, [r6, #0]
	EncVal = TIM4->CNT;
 800503c:	b29b      	uxth	r3, r3
 800503e:	4f54      	ldr	r7, [pc, #336]	; (8005190 <UserInput+0x198>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8005040:	1a98      	subs	r0, r3, r2
	EncVal = TIM4->CNT;
 8005042:	803b      	strh	r3, [r7, #0]
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8005044:	b201      	sxth	r1, r0
 8005046:	b280      	uxth	r0, r0
	if (DiffEncVal < 0)
 8005048:	2900      	cmp	r1, #0
 800504a:	f2c0 812d 	blt.w	80052a8 <UserInput+0x2b0>
	if (DiffEncVal > 0)
 800504e:	f000 80a7 	beq.w	80051a0 <UserInput+0x1a8>
		FminusClicked(DiffEncVal); // One encoder click is two counts
 8005052:	f7fc ff3d 	bl	8001ed0 <FminusClicked>
	if (!DisableDisplay)
 8005056:	7825      	ldrb	r5, [r4, #0]
 8005058:	b915      	cbnz	r5, 8005060 <UserInput+0x68>
 800505a:	f7ff f8a7 	bl	80041ac <DisplayStatus.part.0>
	if (!DisableDisplay)
 800505e:	7825      	ldrb	r5, [r4, #0]
		LastEncVal = EncVal;
 8005060:	883b      	ldrh	r3, [r7, #0]
 8005062:	8033      	strh	r3, [r6, #0]
	if (!DisableDisplay)
 8005064:	2d00      	cmp	r5, #0
 8005066:	f000 809f 	beq.w	80051a8 <UserInput+0x1b0>
}
 800506a:	b00b      	add	sp, #44	; 0x2c
 800506c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		result = HAL_OK;
 8005070:	2200      	movs	r2, #0
 8005072:	2000      	movs	r0, #0
 8005074:	f88d 200f 	strb.w	r2, [sp, #15]
		USBRXLength = 0;
 8005078:	601a      	str	r2, [r3, #0]
 800507a:	f009 fe4f 	bl	800ed1c <tud_cdc_n_connected>
	if ( tud_cdc_connected() )
 800507e:	2800      	cmp	r0, #0
 8005080:	d0ce      	beq.n	8005020 <UserInput+0x28>
  return tud_cdc_n_available(0);
 8005082:	2000      	movs	r0, #0
 8005084:	f009 fe60 	bl	800ed48 <tud_cdc_n_available>
		if ( tud_cdc_available() )
 8005088:	2800      	cmp	r0, #0
 800508a:	d0cc      	beq.n	8005026 <UserInput+0x2e>
  return tud_cdc_n_read(0, buffer, bufsize);
 800508c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005090:	4940      	ldr	r1, [pc, #256]	; (8005194 <UserInput+0x19c>)
 8005092:	2000      	movs	r0, #0
 8005094:	f009 fe64 	bl	800ed60 <tud_cdc_n_read>
			result = HAL_OK;
 8005098:	2300      	movs	r3, #0
 800509a:	f88d 300f 	strb.w	r3, [sp, #15]
	if (result == HAL_OK)
 800509e:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80050a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d1c3      	bne.n	8005032 <UserInput+0x3a>
		switch (UartRXString[0])
 80050aa:	4b3a      	ldr	r3, [pc, #232]	; (8005194 <UserInput+0x19c>)
		UartRXDataReady = RESET;
 80050ac:	493a      	ldr	r1, [pc, #232]	; (8005198 <UserInput+0x1a0>)
		switch (UartRXString[0])
 80050ae:	781b      	ldrb	r3, [r3, #0]
		UartRXDataReady = RESET;
 80050b0:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 80050b2:	3b2b      	subs	r3, #43	; 0x2b
 80050b4:	2b4c      	cmp	r3, #76	; 0x4c
 80050b6:	d859      	bhi.n	800516c <UserInput+0x174>
 80050b8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80050bc:	0058016b 	.word	0x0058016b
 80050c0:	0058017d 	.word	0x0058017d
 80050c4:	00580058 	.word	0x00580058
 80050c8:	01960192 	.word	0x01960192
 80050cc:	019e019a 	.word	0x019e019a
 80050d0:	01a601a2 	.word	0x01a601a2
 80050d4:	01ae01aa 	.word	0x01ae01aa
 80050d8:	005801b2 	.word	0x005801b2
 80050dc:	00580058 	.word	0x00580058
 80050e0:	00580058 	.word	0x00580058
 80050e4:	00580058 	.word	0x00580058
 80050e8:	01b60058 	.word	0x01b60058
 80050ec:	01be01ba 	.word	0x01be01ba
 80050f0:	00580058 	.word	0x00580058
 80050f4:	00580058 	.word	0x00580058
 80050f8:	01c20058 	.word	0x01c20058
 80050fc:	01cc01c7 	.word	0x01cc01c7
 8005100:	00580058 	.word	0x00580058
 8005104:	00580058 	.word	0x00580058
 8005108:	00580058 	.word	0x00580058
 800510c:	00580058 	.word	0x00580058
 8005110:	00580058 	.word	0x00580058
 8005114:	005801d1 	.word	0x005801d1
 8005118:	030801d9 	.word	0x030801d9
 800511c:	00580058 	.word	0x00580058
 8005120:	00580058 	.word	0x00580058
 8005124:	00580058 	.word	0x00580058
 8005128:	02f30310 	.word	0x02f30310
 800512c:	005802f7 	.word	0x005802f7
 8005130:	02fb0058 	.word	0x02fb0058
 8005134:	004d02ff 	.word	0x004d02ff
 8005138:	00580058 	.word	0x00580058
 800513c:	01e80058 	.word	0x01e80058
 8005140:	01ec0058 	.word	0x01ec0058
 8005144:	00580058 	.word	0x00580058
 8005148:	02340058 	.word	0x02340058
 800514c:	02780274 	.word	0x02780274
 8005150:	02d102cd 	.word	0x02d102cd
 8005154:	0167      	.short	0x0167
			keyer_speed += 1;
 8005156:	4b11      	ldr	r3, [pc, #68]	; (800519c <UserInput+0x1a4>)
 8005158:	6818      	ldr	r0, [r3, #0]
 800515a:	3001      	adds	r0, #1
			if (keyer_speed > 50)
 800515c:	2832      	cmp	r0, #50	; 0x32
 800515e:	f340 82c1 	ble.w	80056e4 <UserInput+0x6ec>
				keyer_speed = 50;
 8005162:	2232      	movs	r2, #50	; 0x32
 8005164:	4610      	mov	r0, r2
 8005166:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 8005168:	f7fc f9c0 	bl	80014ec <loadWPM>
	if (!DisableDisplay)
 800516c:	4c05      	ldr	r4, [pc, #20]	; (8005184 <UserInput+0x18c>)
 800516e:	7823      	ldrb	r3, [r4, #0]
 8005170:	2b00      	cmp	r3, #0
 8005172:	f47f af5f 	bne.w	8005034 <UserInput+0x3c>
 8005176:	f7ff f819 	bl	80041ac <DisplayStatus.part.0>
 800517a:	e75b      	b.n	8005034 <UserInput+0x3c>
 800517c:	240072c4 	.word	0x240072c4
 8005180:	240061b8 	.word	0x240061b8
 8005184:	24000f00 	.word	0x24000f00
 8005188:	40000800 	.word	0x40000800
 800518c:	2400612e 	.word	0x2400612e
 8005190:	24000f02 	.word	0x24000f02
 8005194:	240061c0 	.word	0x240061c0
 8005198:	240061be 	.word	0x240061be
 800519c:	2400acd4 	.word	0x2400acd4
	if (!DisableDisplay)
 80051a0:	7825      	ldrb	r5, [r4, #0]
 80051a2:	2d00      	cmp	r5, #0
 80051a4:	f47f af61 	bne.w	800506a <UserInput+0x72>
	HAL_ADC_Start(&hadc3);
 80051a8:	48c3      	ldr	r0, [pc, #780]	; (80054b8 <UserInput+0x4c0>)
 80051aa:	f002 fd27 	bl	8007bfc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc3, 100);
 80051ae:	2164      	movs	r1, #100	; 0x64
 80051b0:	48c1      	ldr	r0, [pc, #772]	; (80054b8 <UserInput+0x4c0>)
 80051b2:	f001 fe4b 	bl	8006e4c <HAL_ADC_PollForConversion>
	adcTempVal = HAL_ADC_GetValue(&hadc3);
 80051b6:	48c0      	ldr	r0, [pc, #768]	; (80054b8 <UserInput+0x4c0>)
 80051b8:	f001 fed4 	bl	8006f64 <HAL_ADC_GetValue>
	HAL_ADC_PollForConversion(&hadc3, 100);
 80051bc:	2164      	movs	r1, #100	; 0x64
	adcTempVal = HAL_ADC_GetValue(&hadc3);
 80051be:	4607      	mov	r7, r0
	HAL_ADC_PollForConversion(&hadc3, 100);
 80051c0:	48bd      	ldr	r0, [pc, #756]	; (80054b8 <UserInput+0x4c0>)
 80051c2:	f001 fe43 	bl	8006e4c <HAL_ADC_PollForConversion>
	adcVRefVal = HAL_ADC_GetValue(&hadc3);
 80051c6:	48bc      	ldr	r0, [pc, #752]	; (80054b8 <UserInput+0x4c0>)
 80051c8:	f001 fecc 	bl	8006f64 <HAL_ADC_GetValue>
 80051cc:	4680      	mov	r8, r0
	HAL_ADC_Stop(&hadc3);
 80051ce:	48ba      	ldr	r0, [pc, #744]	; (80054b8 <UserInput+0x4c0>)
 80051d0:	f002 fdce 	bl	8007d70 <HAL_ADC_Stop>
	HAL_ADC_Start(&hadc3);
 80051d4:	48b8      	ldr	r0, [pc, #736]	; (80054b8 <UserInput+0x4c0>)
 80051d6:	f002 fd11 	bl	8007bfc <HAL_ADC_Start>
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 80051da:	4ab8      	ldr	r2, [pc, #736]	; (80054bc <UserInput+0x4c4>)
 80051dc:	8c13      	ldrh	r3, [r2, #32]
 80051de:	f8b2 4040 	ldrh.w	r4, [r2, #64]	; 0x40
	VRefMilliVoltsValue = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(adcVRefVal, ADC_RESOLUTION_16B);
 80051e2:	f8b2 1060 	ldrh.w	r1, [r2, #96]	; 0x60
 80051e6:	f640 42e4 	movw	r2, #3300	; 0xce4
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 80051ea:	1ae6      	subs	r6, r4, r3
	VRefMilliVoltsValue = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(adcVRefVal, ADC_RESOLUTION_16B);
 80051ec:	fb02 f101 	mul.w	r1, r2, r1
 80051f0:	fbb1 f2f8 	udiv	r2, r1, r8
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 80051f4:	fb07 f002 	mul.w	r0, r7, r2
 80051f8:	4ab1      	ldr	r2, [pc, #708]	; (80054c0 <UserInput+0x4c8>)
 80051fa:	0880      	lsrs	r0, r0, #2
 80051fc:	fba2 2000 	umull	r2, r0, r2, r0
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005200:	4ab0      	ldr	r2, [pc, #704]	; (80054c4 <UserInput+0x4cc>)
 8005202:	ed92 7a00 	vldr	s14, [r2]
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 8005206:	ebc3 1050 	rsb	r0, r3, r0, lsr #5
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800520a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 800520e:	eb00 0480 	add.w	r4, r0, r0, lsl #2
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005212:	ed9f 0ba3 	vldr	d0, [pc, #652]	; 80054a0 <UserInput+0x4a8>
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 8005216:	0124      	lsls	r4, r4, #4
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005218:	ee27 0b00 	vmul.f64	d0, d7, d0
 800521c:	f00f fe28 	bl	8014e70 <log10>
 8005220:	4ba9      	ldr	r3, [pc, #676]	; (80054c8 <UserInput+0x4d0>)
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f TEMP %d      \r", SValue, (int)Temp);
 8005222:	49aa      	ldr	r1, [pc, #680]	; (80054cc <UserInput+0x4d4>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005224:	eeb1 7b00 	vmov.f64	d7, #16	; 0x40800000  4.0
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f TEMP %d      \r", SValue, (int)Temp);
 8005228:	48a9      	ldr	r0, [pc, #676]	; (80054d0 <UserInput+0x4d8>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800522a:	ed9f 6b9f 	vldr	d6, [pc, #636]	; 80054a8 <UserInput+0x4b0>
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 800522e:	fb94 f4f6 	sdiv	r4, r4, r6
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005232:	eea0 7b06 	vfma.f64	d7, d0, d6
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 8005236:	341e      	adds	r4, #30
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f TEMP %d      \r", SValue, (int)Temp);
 8005238:	9400      	str	r4, [sp, #0]
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800523a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800523e:	ed83 7a00 	vstr	s14, [r3]
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f TEMP %d      \r", SValue, (int)Temp);
 8005242:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8005246:	ec53 2b17 	vmov	r2, r3, d7
 800524a:	f00d fad5 	bl	80127f8 <siprintf>
	tud_cdc_write(UartTXString, strlen((char *)UartTXString));
 800524e:	48a0      	ldr	r0, [pc, #640]	; (80054d0 <UserInput+0x4d8>)
 8005250:	f7fb f8a6 	bl	80003a0 <strlen>
  return tud_cdc_n_write(0, buffer, bufsize);
 8005254:	499e      	ldr	r1, [pc, #632]	; (80054d0 <UserInput+0x4d8>)
 8005256:	4602      	mov	r2, r0
 8005258:	4628      	mov	r0, r5
 800525a:	f009 fe01 	bl	800ee60 <tud_cdc_n_write>
  return tud_cdc_n_write_flush(0);
 800525e:	4628      	mov	r0, r5
 8005260:	f009 fdba 	bl	800edd8 <tud_cdc_n_write_flush>
	HAL_Delay(1);
 8005264:	2001      	movs	r0, #1
 8005266:	f001 fdad 	bl	8006dc4 <HAL_Delay>
		if (OVFDetected)
 800526a:	4a9a      	ldr	r2, [pc, #616]	; (80054d4 <UserInput+0x4dc>)
 800526c:	8813      	ldrh	r3, [r2, #0]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d072      	beq.n	8005358 <UserInput+0x360>
			OVFDetected--;
 8005272:	3b01      	subs	r3, #1
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8005274:	4998      	ldr	r1, [pc, #608]	; (80054d8 <UserInput+0x4e0>)
 8005276:	4c96      	ldr	r4, [pc, #600]	; (80054d0 <UserInput+0x4d8>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8005278:	2580      	movs	r5, #128	; 0x80
			OVFDetected--;
 800527a:	b29b      	uxth	r3, r3
 800527c:	8013      	strh	r3, [r2, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800527e:	4a97      	ldr	r2, [pc, #604]	; (80054dc <UserInput+0x4e4>)
 8005280:	6816      	ldr	r6, [r2, #0]
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8005282:	c907      	ldmia	r1, {r0, r1, r2}
 8005284:	c403      	stmia	r4!, {r0, r1}
 8005286:	f824 2b02 	strh.w	r2, [r4], #2
 800528a:	0c12      	lsrs	r2, r2, #16
 800528c:	7022      	strb	r2, [r4, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 800528e:	4a94      	ldr	r2, [pc, #592]	; (80054e0 <UserInput+0x4e8>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8005290:	6035      	str	r5, [r6, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8005292:	6812      	ldr	r2, [r2, #0]
 8005294:	6015      	str	r5, [r2, #0]
			if (!OVFDetected)
 8005296:	2b00      	cmp	r3, #0
 8005298:	d166      	bne.n	8005368 <UserInput+0x370>
				__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 800529a:	6873      	ldr	r3, [r6, #4]
 800529c:	432b      	orrs	r3, r5
 800529e:	6073      	str	r3, [r6, #4]
				__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 80052a0:	6853      	ldr	r3, [r2, #4]
 80052a2:	432b      	orrs	r3, r5
 80052a4:	6053      	str	r3, [r2, #4]
 80052a6:	e05f      	b.n	8005368 <UserInput+0x370>
		FplusClicked(-DiffEncVal); // One encoder click is two counts
 80052a8:	1ad0      	subs	r0, r2, r3
 80052aa:	b280      	uxth	r0, r0
 80052ac:	f7fc fd8e 	bl	8001dcc <FplusClicked>
	if (!DisableDisplay)
 80052b0:	7825      	ldrb	r5, [r4, #0]
 80052b2:	2d00      	cmp	r5, #0
 80052b4:	f47f aed4 	bne.w	8005060 <UserInput+0x68>
 80052b8:	e6cf      	b.n	800505a <UserInput+0x62>
		HAL_ADCEx_MultiModeStop_DMA(&hadc1);
 80052ba:	4888      	ldr	r0, [pc, #544]	; (80054dc <UserInput+0x4e4>)
 80052bc:	f003 f816 	bl	80082ec <HAL_ADCEx_MultiModeStop_DMA>
		SendWSPR(); //endless loop, only way to exit is by CW keying.
 80052c0:	f7fe fe72 	bl	8003fa8 <SendWSPR>
		if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 80052c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052c8:	4986      	ldr	r1, [pc, #536]	; (80054e4 <UserInput+0x4ec>)
 80052ca:	4884      	ldr	r0, [pc, #528]	; (80054dc <UserInput+0x4e4>)
 80052cc:	f002 ff92 	bl	80081f4 <HAL_ADCEx_MultiModeStart_DMA>
 80052d0:	4604      	mov	r4, r0
 80052d2:	2800      	cmp	r0, #0
 80052d4:	f040 8210 	bne.w	80056f8 <UserInput+0x700>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80052d8:	f44f 7800 	mov.w	r8, #512	; 0x200
 80052dc:	f04f 0901 	mov.w	r9, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052e0:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80052e2:	9606      	str	r6, [sp, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052e4:	e9cd 0007 	strd	r0, r0, [sp, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052e8:	487f      	ldr	r0, [pc, #508]	; (80054e8 <UserInput+0x4f0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80052ea:	e9cd 8904 	strd	r8, r9, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052ee:	f004 fe01 	bl	8009ef4 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 80052f2:	4622      	mov	r2, r4
 80052f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80052f8:	487c      	ldr	r0, [pc, #496]	; (80054ec <UserInput+0x4f4>)
 80052fa:	f004 ff3b 	bl	800a174 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 80052fe:	4622      	mov	r2, r4
 8005300:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005304:	487a      	ldr	r0, [pc, #488]	; (80054f0 <UserInput+0x4f8>)
 8005306:	f004 ff35 	bl	800a174 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 800530a:	4b7a      	ldr	r3, [pc, #488]	; (80054f4 <UserInput+0x4fc>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 800530c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005310:	4876      	ldr	r0, [pc, #472]	; (80054ec <UserInput+0x4f4>)
 8005312:	2201      	movs	r2, #1
		TransmissionEnabled = 0;
 8005314:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005316:	9408      	str	r4, [sp, #32]
 8005318:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800531c:	e9cd 4406 	strd	r4, r4, [sp, #24]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005320:	f004 ff28 	bl	800a174 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8005324:	4623      	mov	r3, r4
 8005326:	4622      	mov	r2, r4
 8005328:	2110      	movs	r1, #16
 800532a:	4873      	ldr	r0, [pc, #460]	; (80054f8 <UserInput+0x500>)
 800532c:	f003 fa2a 	bl	8008784 <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005330:	2202      	movs	r2, #2
 8005332:	2300      	movs	r3, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005334:	a904      	add	r1, sp, #16
 8005336:	486c      	ldr	r0, [pc, #432]	; (80054e8 <UserInput+0x4f0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005338:	e9cd 2306 	strd	r2, r3, [sp, #24]
		TXCarrierEnabled = 0;
 800533c:	4b6f      	ldr	r3, [pc, #444]	; (80054fc <UserInput+0x504>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800533e:	e9cd 8904 	strd	r8, r9, [sp, #16]
		TXCarrierEnabled = 0;
 8005342:	701c      	strb	r4, [r3, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005344:	f004 fdd6 	bl	8009ef4 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 8005348:	4622      	mov	r2, r4
 800534a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800534e:	4868      	ldr	r0, [pc, #416]	; (80054f0 <UserInput+0x4f8>)
 8005350:	f004 ff10 	bl	800a174 <HAL_GPIO_WritePin>
		WSPRBeaconState = NO_FIX;
 8005354:	702c      	strb	r4, [r5, #0]
 8005356:	e657      	b.n	8005008 <UserInput+0x10>
			sprintf((char*)UartTXString, "\e[4;1H   \r");
 8005358:	4a69      	ldr	r2, [pc, #420]	; (8005500 <UserInput+0x508>)
 800535a:	4b5d      	ldr	r3, [pc, #372]	; (80054d0 <UserInput+0x4d8>)
 800535c:	ca07      	ldmia	r2, {r0, r1, r2}
 800535e:	0c14      	lsrs	r4, r2, #16
 8005360:	c303      	stmia	r3!, {r0, r1}
 8005362:	f823 2b02 	strh.w	r2, [r3], #2
 8005366:	701c      	strb	r4, [r3, #0]
	tud_cdc_write(UartTXString, strlen((char *)UartTXString));
 8005368:	4859      	ldr	r0, [pc, #356]	; (80054d0 <UserInput+0x4d8>)
 800536a:	f7fb f819 	bl	80003a0 <strlen>
  return tud_cdc_n_write(0, buffer, bufsize);
 800536e:	4958      	ldr	r1, [pc, #352]	; (80054d0 <UserInput+0x4d8>)
 8005370:	4602      	mov	r2, r0
 8005372:	2000      	movs	r0, #0
 8005374:	f009 fd74 	bl	800ee60 <tud_cdc_n_write>
  return tud_cdc_n_write_flush(0);
 8005378:	2000      	movs	r0, #0
 800537a:	f009 fd2d 	bl	800edd8 <tud_cdc_n_write_flush>
	HAL_Delay(1);
 800537e:	2001      	movs	r0, #1
}
 8005380:	b00b      	add	sp, #44	; 0x2c
 8005382:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	HAL_Delay(1);
 8005386:	f001 bd1d 	b.w	8006dc4 <HAL_Delay>
			SetBW((Bwidth)Wide);  break;
 800538a:	2001      	movs	r0, #1
 800538c:	f7fc fb78 	bl	8001a80 <SetBW>
 8005390:	e6ec      	b.n	800516c <UserInput+0x174>
			RXVolume += 0.1;
 8005392:	4b5c      	ldr	r3, [pc, #368]	; (8005504 <UserInput+0x50c>)
			if (RXVolume > 1.0)
 8005394:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			RXVolume += 0.1;
 8005398:	ed93 7a00 	vldr	s14, [r3]
 800539c:	ed9f 5b44 	vldr	d5, [pc, #272]	; 80054b0 <UserInput+0x4b8>
 80053a0:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80053a4:	ee37 7b05 	vadd.f64	d7, d7, d5
 80053a8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80053ac:	fec7 7ae6 	vminnm.f32	s15, s15, s13
 80053b0:	edc3 7a00 	vstr	s15, [r3]
 80053b4:	e6da      	b.n	800516c <UserInput+0x174>
			RXVolume -= 0.1;
 80053b6:	4b53      	ldr	r3, [pc, #332]	; (8005504 <UserInput+0x50c>)
			if (RXVolume < 0)
 80053b8:	2200      	movs	r2, #0
			RXVolume -= 0.1;
 80053ba:	ed93 7a00 	vldr	s14, [r3]
 80053be:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 80054b0 <UserInput+0x4b8>
 80053c2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80053c6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80053ca:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (RXVolume < 0)
 80053ce:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80053d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			RXVolume -= 0.1;
 80053d6:	bf54      	ite	pl
 80053d8:	ed83 7a00 	vstrpl	s14, [r3]
				RXVolume = 0;
 80053dc:	601a      	strmi	r2, [r3, #0]
 80053de:	e6c5      	b.n	800516c <UserInput+0x174>
			FminusClicked(1); break; //change to 2 for step equal to selection
 80053e0:	2001      	movs	r0, #1
 80053e2:	f7fc fd75 	bl	8001ed0 <FminusClicked>
 80053e6:	e6c1      	b.n	800516c <UserInput+0x174>
			FplusClicked(1); break;  //change to 2 for step equal to selection
 80053e8:	2001      	movs	r0, #1
 80053ea:	f7fc fcef 	bl	8001dcc <FplusClicked>
 80053ee:	e6bd      	b.n	800516c <UserInput+0x174>
			SetFstep(5);  break;
 80053f0:	2005      	movs	r0, #5
 80053f2:	f7fc fcc9 	bl	8001d88 <SetFstep>
 80053f6:	e6b9      	b.n	800516c <UserInput+0x174>
			SetFstep(4);  break;
 80053f8:	2004      	movs	r0, #4
 80053fa:	f7fc fcc5 	bl	8001d88 <SetFstep>
 80053fe:	e6b5      	b.n	800516c <UserInput+0x174>
			SetFstep(3);  break;
 8005400:	2003      	movs	r0, #3
 8005402:	f7fc fcc1 	bl	8001d88 <SetFstep>
 8005406:	e6b1      	b.n	800516c <UserInput+0x174>
			SetFstep(2);  break;
 8005408:	2002      	movs	r0, #2
 800540a:	f7fc fcbd 	bl	8001d88 <SetFstep>
 800540e:	e6ad      	b.n	800516c <UserInput+0x174>
			SetFstep(1); break;
 8005410:	2001      	movs	r0, #1
 8005412:	f7fc fcb9 	bl	8001d88 <SetFstep>
 8005416:	e6a9      	b.n	800516c <UserInput+0x174>
			SetFstep(0); break;
 8005418:	2000      	movs	r0, #0
 800541a:	f7fc fcb5 	bl	8001d88 <SetFstep>
 800541e:	e6a5      	b.n	800516c <UserInput+0x174>
			SetFstep(9); break;
 8005420:	2009      	movs	r0, #9
 8005422:	f7fc fcb1 	bl	8001d88 <SetFstep>
 8005426:	e6a1      	b.n	800516c <UserInput+0x174>
			DisableDisplay = 1; break;
 8005428:	4c37      	ldr	r4, [pc, #220]	; (8005508 <UserInput+0x510>)
 800542a:	2301      	movs	r3, #1
 800542c:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 800542e:	e601      	b.n	8005034 <UserInput+0x3c>
			SendCWMessage(0); break;
 8005430:	2000      	movs	r0, #0
 8005432:	f7fc fae5 	bl	8001a00 <SendCWMessage>
 8005436:	e699      	b.n	800516c <UserInput+0x174>
			SendCWMessage(1); break;
 8005438:	2001      	movs	r0, #1
 800543a:	f7fc fae1 	bl	8001a00 <SendCWMessage>
 800543e:	e695      	b.n	800516c <UserInput+0x174>
			TxPowerOut = LOW_POWER_OUT;
 8005440:	4b32      	ldr	r3, [pc, #200]	; (800550c <UserInput+0x514>)
 8005442:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005446:	601a      	str	r2, [r3, #0]
			break;
 8005448:	e690      	b.n	800516c <UserInput+0x174>
			TxPowerOut = MID_POWER_OUT;
 800544a:	4b30      	ldr	r3, [pc, #192]	; (800550c <UserInput+0x514>)
 800544c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005450:	601a      	str	r2, [r3, #0]
			break;
 8005452:	e68b      	b.n	800516c <UserInput+0x174>
			TxPowerOut = MAX_POWER_OUT;
 8005454:	4b2d      	ldr	r3, [pc, #180]	; (800550c <UserInput+0x514>)
 8005456:	f640 72ff 	movw	r2, #4095	; 0xfff
 800545a:	601a      	str	r2, [r3, #0]
			break;
 800545c:	e686      	b.n	800516c <UserInput+0x174>
			if (ShowWF)
 800545e:	4b2c      	ldr	r3, [pc, #176]	; (8005510 <UserInput+0x518>)
 8005460:	781a      	ldrb	r2, [r3, #0]
 8005462:	2a00      	cmp	r2, #0
 8005464:	f000 8140 	beq.w	80056e8 <UserInput+0x6f0>
				ShowWF=0;
 8005468:	2200      	movs	r2, #0
 800546a:	701a      	strb	r2, [r3, #0]
 800546c:	e67e      	b.n	800516c <UserInput+0x174>
			SetWSPRPLLCoeff((double)LOfreq, FracDivCoeff, FracPWMCoeff);
 800546e:	4b29      	ldr	r3, [pc, #164]	; (8005514 <UserInput+0x51c>)
 8005470:	4929      	ldr	r1, [pc, #164]	; (8005518 <UserInput+0x520>)
 8005472:	ed93 0a00 	vldr	s0, [r3]
 8005476:	4829      	ldr	r0, [pc, #164]	; (800551c <UserInput+0x524>)
 8005478:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 800547c:	f7ff f9a4 	bl	80047c8 <SetWSPRPLLCoeff>
			TransmittingWSPR = 1;
 8005480:	4b27      	ldr	r3, [pc, #156]	; (8005520 <UserInput+0x528>)
 8005482:	2201      	movs	r2, #1
 8005484:	701a      	strb	r2, [r3, #0]
			SendWSPR();
 8005486:	f7fe fd8f 	bl	8003fa8 <SendWSPR>
			break;
 800548a:	e66f      	b.n	800516c <UserInput+0x174>
			SetMode((Mode)LSB); break;
 800548c:	2001      	movs	r0, #1
 800548e:	f7fc fc3d 	bl	8001d0c <SetMode>
 8005492:	e66b      	b.n	800516c <UserInput+0x174>
			SetBW((Bwidth)Narrow);  break;
 8005494:	2000      	movs	r0, #0
 8005496:	f7fc faf3 	bl	8001a80 <SetBW>
 800549a:	e667      	b.n	800516c <UserInput+0x174>
 800549c:	f3af 8000 	nop.w
 80054a0:	00000000 	.word	0x00000000
 80054a4:	409f4000 	.word	0x409f4000
 80054a8:	9916f6a6 	.word	0x9916f6a6
 80054ac:	400a93fc 	.word	0x400a93fc
 80054b0:	9999999a 	.word	0x9999999a
 80054b4:	3fb99999 	.word	0x3fb99999
 80054b8:	2400a3c4 	.word	0x2400a3c4
 80054bc:	1ff1e800 	.word	0x1ff1e800
 80054c0:	09ee009f 	.word	0x09ee009f
 80054c4:	24006140 	.word	0x24006140
 80054c8:	2400614c 	.word	0x2400614c
 80054cc:	0801cedc 	.word	0x0801cedc
 80054d0:	240062c0 	.word	0x240062c0
 80054d4:	2400613e 	.word	0x2400613e
 80054d8:	0801cefc 	.word	0x0801cefc
 80054dc:	2400a2fc 	.word	0x2400a2fc
 80054e0:	2400a360 	.word	0x2400a360
 80054e4:	240072e0 	.word	0x240072e0
 80054e8:	58020800 	.word	0x58020800
 80054ec:	58020c00 	.word	0x58020c00
 80054f0:	58020400 	.word	0x58020400
 80054f4:	240061b0 	.word	0x240061b0
 80054f8:	2400a42c 	.word	0x2400a42c
 80054fc:	240061a4 	.word	0x240061a4
 8005500:	0801cf08 	.word	0x0801cf08
 8005504:	24006148 	.word	0x24006148
 8005508:	24000f00 	.word	0x24000f00
 800550c:	240061b4 	.word	0x240061b4
 8005510:	24006170 	.word	0x24006170
 8005514:	24006128 	.word	0x24006128
 8005518:	24005108 	.word	0x24005108
 800551c:	240050fc 	.word	0x240050fc
 8005520:	240061b1 	.word	0x240061b1
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005524:	2400      	movs	r4, #0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005526:	2302      	movs	r3, #2
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005528:	f44f 7600 	mov.w	r6, #512	; 0x200
 800552c:	2701      	movs	r7, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800552e:	a904      	add	r1, sp, #16
 8005530:	4872      	ldr	r0, [pc, #456]	; (80056fc <UserInput+0x704>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005532:	9306      	str	r3, [sp, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005534:	e9cd 4407 	strd	r4, r4, [sp, #28]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005538:	e9cd 6704 	strd	r6, r7, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800553c:	f004 fcda 	bl	8009ef4 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8005540:	4622      	mov	r2, r4
 8005542:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005546:	486e      	ldr	r0, [pc, #440]	; (8005700 <UserInput+0x708>)
 8005548:	f004 fe14 	bl	800a174 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 800554c:	4622      	mov	r2, r4
 800554e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005552:	486c      	ldr	r0, [pc, #432]	; (8005704 <UserInput+0x70c>)
 8005554:	f004 fe0e 	bl	800a174 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8005558:	4b6b      	ldr	r3, [pc, #428]	; (8005708 <UserInput+0x710>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 800555a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800555e:	4868      	ldr	r0, [pc, #416]	; (8005700 <UserInput+0x708>)
 8005560:	2201      	movs	r2, #1
		TransmissionEnabled = 0;
 8005562:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005564:	9408      	str	r4, [sp, #32]
 8005566:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800556a:	e9cd 4406 	strd	r4, r4, [sp, #24]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 800556e:	f004 fe01 	bl	800a174 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8005572:	4623      	mov	r3, r4
 8005574:	4622      	mov	r2, r4
 8005576:	2110      	movs	r1, #16
 8005578:	4864      	ldr	r0, [pc, #400]	; (800570c <UserInput+0x714>)
 800557a:	f003 f903 	bl	8008784 <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800557e:	2202      	movs	r2, #2
 8005580:	2300      	movs	r3, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005582:	a904      	add	r1, sp, #16
 8005584:	485d      	ldr	r0, [pc, #372]	; (80056fc <UserInput+0x704>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005586:	e9cd 2306 	strd	r2, r3, [sp, #24]
		TXCarrierEnabled = 0;
 800558a:	4b61      	ldr	r3, [pc, #388]	; (8005710 <UserInput+0x718>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800558c:	e9cd 6704 	strd	r6, r7, [sp, #16]
		TXCarrierEnabled = 0;
 8005590:	701c      	strb	r4, [r3, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005592:	f004 fcaf 	bl	8009ef4 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 8005596:	4622      	mov	r2, r4
 8005598:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800559c:	4859      	ldr	r0, [pc, #356]	; (8005704 <UserInput+0x70c>)
 800559e:	f004 fde9 	bl	800a174 <HAL_GPIO_WritePin>
}
 80055a2:	e5e3      	b.n	800516c <UserInput+0x174>
			SetAGC((Agctype)Slow);  break;
 80055a4:	2001      	movs	r0, #1
 80055a6:	f7fc fabd 	bl	8001b24 <SetAGC>
 80055aa:	e5df      	b.n	800516c <UserInput+0x174>
		if (LastTXFreq != LOfreq)
 80055ac:	4d59      	ldr	r5, [pc, #356]	; (8005714 <UserInput+0x71c>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055ae:	2300      	movs	r3, #0
		if (LastTXFreq != LOfreq)
 80055b0:	4c59      	ldr	r4, [pc, #356]	; (8005718 <UserInput+0x720>)
		TransmissionEnabled = 1;
 80055b2:	2101      	movs	r1, #1
		if (LastTXFreq != LOfreq)
 80055b4:	ed95 0a00 	vldr	s0, [r5]
 80055b8:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 80055bc:	4a52      	ldr	r2, [pc, #328]	; (8005708 <UserInput+0x710>)
		if (LastTXFreq != LOfreq)
 80055be:	eef4 7a40 	vcmp.f32	s15, s0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055c2:	9308      	str	r3, [sp, #32]
		TransmissionEnabled = 1;
 80055c4:	7011      	strb	r1, [r2, #0]
		if (LastTXFreq != LOfreq)
 80055c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055ca:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80055ce:	e9cd 3306 	strd	r3, r3, [sp, #24]
		if (LastTXFreq != LOfreq)
 80055d2:	f040 808c 	bne.w	80056ee <UserInput+0x6f6>
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80055d6:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80055d8:	f44f 7800 	mov.w	r8, #512	; 0x200
 80055dc:	f04f 0902 	mov.w	r9, #2
 80055e0:	2600      	movs	r6, #0
 80055e2:	2703      	movs	r7, #3
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055e4:	a904      	add	r1, sp, #16
 80055e6:	4845      	ldr	r0, [pc, #276]	; (80056fc <UserInput+0x704>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80055e8:	9408      	str	r4, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80055ea:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80055ee:	e9cd 6706 	strd	r6, r7, [sp, #24]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055f2:	f004 fc7f 	bl	8009ef4 <HAL_GPIO_Init>
		RELAY_TX_ON;
 80055f6:	2201      	movs	r2, #1
 80055f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80055fc:	4840      	ldr	r0, [pc, #256]	; (8005700 <UserInput+0x708>)
 80055fe:	f004 fdb9 	bl	800a174 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 8005602:	2201      	movs	r2, #1
 8005604:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005608:	483e      	ldr	r0, [pc, #248]	; (8005704 <UserInput+0x70c>)
 800560a:	f004 fdb3 	bl	800a174 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 800560e:	4622      	mov	r2, r4
 8005610:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005614:	483a      	ldr	r0, [pc, #232]	; (8005700 <UserInput+0x708>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005616:	9408      	str	r4, [sp, #32]
 8005618:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800561c:	e9cd 4406 	strd	r4, r4, [sp, #24]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8005620:	f004 fda8 	bl	800a174 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 8005624:	4b3d      	ldr	r3, [pc, #244]	; (800571c <UserInput+0x724>)
 8005626:	4622      	mov	r2, r4
 8005628:	2110      	movs	r1, #16
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4837      	ldr	r0, [pc, #220]	; (800570c <UserInput+0x714>)
 800562e:	f003 f8a9 	bl	8008784 <HAL_DAC_SetValue>
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005632:	a904      	add	r1, sp, #16
 8005634:	4831      	ldr	r0, [pc, #196]	; (80056fc <UserInput+0x704>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005636:	9408      	str	r4, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005638:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800563c:	e9cd 6706 	strd	r6, r7, [sp, #24]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005640:	f004 fc58 	bl	8009ef4 <HAL_GPIO_Init>
		TXCarrierEnabled = 1;
 8005644:	2201      	movs	r2, #1
 8005646:	4b32      	ldr	r3, [pc, #200]	; (8005710 <UserInput+0x718>)
		LED_GREEN_ON;
 8005648:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800564c:	482d      	ldr	r0, [pc, #180]	; (8005704 <UserInput+0x70c>)
		TXCarrierEnabled = 1;
 800564e:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 8005650:	f004 fd90 	bl	800a174 <HAL_GPIO_WritePin>
}
 8005654:	e58a      	b.n	800516c <UserInput+0x174>
			SetMode((Mode)USB); break;
 8005656:	2002      	movs	r0, #2
 8005658:	f7fc fb58 	bl	8001d0c <SetMode>
 800565c:	e586      	b.n	800516c <UserInput+0x174>
	__HAL_RCC_PLL2FRACN_DISABLE();
 800565e:	4a30      	ldr	r2, [pc, #192]	; (8005720 <UserInput+0x728>)
	for (i=0; i< 50; i++)
 8005660:	2100      	movs	r1, #0
	__HAL_RCC_PLL2FRACN_DISABLE();
 8005662:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005664:	f023 0310 	bic.w	r3, r3, #16
 8005668:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 800566a:	9104      	str	r1, [sp, #16]
 800566c:	9b04      	ldr	r3, [sp, #16]
 800566e:	2b31      	cmp	r3, #49	; 0x31
 8005670:	d80b      	bhi.n	800568a <UserInput+0x692>
		i++;
 8005672:	9b04      	ldr	r3, [sp, #16]
 8005674:	3301      	adds	r3, #1
 8005676:	9304      	str	r3, [sp, #16]
		i--;
 8005678:	9b04      	ldr	r3, [sp, #16]
 800567a:	3b01      	subs	r3, #1
 800567c:	9304      	str	r3, [sp, #16]
	for (i=0; i< 50; i++)
 800567e:	9b04      	ldr	r3, [sp, #16]
 8005680:	3301      	adds	r3, #1
 8005682:	9304      	str	r3, [sp, #16]
 8005684:	9b04      	ldr	r3, [sp, #16]
 8005686:	2b31      	cmp	r3, #49	; 0x31
 8005688:	d9f3      	bls.n	8005672 <UserInput+0x67a>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 800568a:	4a25      	ldr	r2, [pc, #148]	; (8005720 <UserInput+0x728>)
 800568c:	4b25      	ldr	r3, [pc, #148]	; (8005724 <UserInput+0x72c>)
 800568e:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005690:	400b      	ands	r3, r1
 8005692:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8005696:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 8005698:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800569a:	f043 0310 	orr.w	r3, r3, #16
 800569e:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80056a0:	e564      	b.n	800516c <UserInput+0x174>
			DisableDisplay = 0; break;
 80056a2:	4c21      	ldr	r4, [pc, #132]	; (8005728 <UserInput+0x730>)
 80056a4:	2300      	movs	r3, #0
 80056a6:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 80056a8:	e565      	b.n	8005176 <UserInput+0x17e>
			SetMode((Mode)CW); break;
 80056aa:	2003      	movs	r0, #3
 80056ac:	f7fc fb2e 	bl	8001d0c <SetMode>
 80056b0:	e55c      	b.n	800516c <UserInput+0x174>
			SetAGC((Agctype)Fast);  break;
 80056b2:	2000      	movs	r0, #0
 80056b4:	f7fc fa36 	bl	8001b24 <SetAGC>
 80056b8:	e558      	b.n	800516c <UserInput+0x174>
			keyer_speed -= 1;
 80056ba:	4b1c      	ldr	r3, [pc, #112]	; (800572c <UserInput+0x734>)
 80056bc:	6818      	ldr	r0, [r3, #0]
 80056be:	3801      	subs	r0, #1
			if (keyer_speed < 3)
 80056c0:	2802      	cmp	r0, #2
 80056c2:	dc0f      	bgt.n	80056e4 <UserInput+0x6ec>
				keyer_speed = 3;
 80056c4:	2203      	movs	r2, #3
 80056c6:	4610      	mov	r0, r2
 80056c8:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 80056ca:	e54d      	b.n	8005168 <UserInput+0x170>
			uwTick = SystemSeconds = SystemMinutes = 0;
 80056cc:	2300      	movs	r3, #0
 80056ce:	4818      	ldr	r0, [pc, #96]	; (8005730 <UserInput+0x738>)
 80056d0:	4918      	ldr	r1, [pc, #96]	; (8005734 <UserInput+0x73c>)
 80056d2:	4a19      	ldr	r2, [pc, #100]	; (8005738 <UserInput+0x740>)
 80056d4:	6003      	str	r3, [r0, #0]
 80056d6:	600b      	str	r3, [r1, #0]
 80056d8:	6013      	str	r3, [r2, #0]
			break;
 80056da:	e547      	b.n	800516c <UserInput+0x174>
			SetMode((Mode)AM); break;
 80056dc:	2000      	movs	r0, #0
 80056de:	f7fc fb15 	bl	8001d0c <SetMode>
 80056e2:	e543      	b.n	800516c <UserInput+0x174>
			keyer_speed += 1;
 80056e4:	6018      	str	r0, [r3, #0]
 80056e6:	e53f      	b.n	8005168 <UserInput+0x170>
				ShowWF=1;
 80056e8:	2201      	movs	r2, #1
 80056ea:	701a      	strb	r2, [r3, #0]
 80056ec:	e53e      	b.n	800516c <UserInput+0x174>
			SetTXPLL(LOfreq);
 80056ee:	f7ff f9c7 	bl	8004a80 <SetTXPLL>
			LastTXFreq = LOfreq;
 80056f2:	682b      	ldr	r3, [r5, #0]
 80056f4:	6023      	str	r3, [r4, #0]
 80056f6:	e76e      	b.n	80055d6 <UserInput+0x5de>
			Error_Handler();
 80056f8:	f7ff fbb0 	bl	8004e5c <Error_Handler>
 80056fc:	58020800 	.word	0x58020800
 8005700:	58020c00 	.word	0x58020c00
 8005704:	58020400 	.word	0x58020400
 8005708:	240061b0 	.word	0x240061b0
 800570c:	2400a42c 	.word	0x2400a42c
 8005710:	240061a4 	.word	0x240061a4
 8005714:	24006128 	.word	0x24006128
 8005718:	24006130 	.word	0x24006130
 800571c:	240061b4 	.word	0x240061b4
 8005720:	58024400 	.word	0x58024400
 8005724:	ffff0007 	.word	0xffff0007
 8005728:	24000f00 	.word	0x24000f00
 800572c:	2400acd4 	.word	0x2400acd4
 8005730:	2400619c 	.word	0x2400619c
 8005734:	240061a0 	.word	0x240061a0
 8005738:	2400c804 	.word	0x2400c804

0800573c <MX_TIM6_Init_Custom_Rate>:
{
 800573c:	b510      	push	{r4, lr}
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800573e:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 8005740:	4c0f      	ldr	r4, [pc, #60]	; (8005780 <MX_TIM6_Init_Custom_Rate+0x44>)
 8005742:	4810      	ldr	r0, [pc, #64]	; (8005784 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 8005744:	b084      	sub	sp, #16
	htim6.Init.Period = 9599; //
 8005746:	f242 517f 	movw	r1, #9599	; 0x257f
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800574a:	2280      	movs	r2, #128	; 0x80
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800574c:	9301      	str	r3, [sp, #4]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800574e:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 8005750:	e9c4 0300 	strd	r0, r3, [r4]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005754:	4620      	mov	r0, r4
	htim6.Init.Period = 9599; //
 8005756:	e9c4 3102 	strd	r3, r1, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800575a:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800575e:	f006 ff97 	bl	800c690 <HAL_TIM_Base_Init>
 8005762:	b950      	cbnz	r0, 800577a <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005764:	4603      	mov	r3, r0
 8005766:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005768:	a901      	add	r1, sp, #4
 800576a:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800576c:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800576e:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005770:	f007 fd5e 	bl	800d230 <HAL_TIMEx_MasterConfigSynchronization>
 8005774:	b908      	cbnz	r0, 800577a <MX_TIM6_Init_Custom_Rate+0x3e>
}
 8005776:	b004      	add	sp, #16
 8005778:	bd10      	pop	{r4, pc}
		Error_Handler();
 800577a:	f7ff fb6f 	bl	8004e5c <Error_Handler>
 800577e:	bf00      	nop
 8005780:	2400aba4 	.word	0x2400aba4
 8005784:	40001000 	.word	0x40001000

08005788 <main>:
{
 8005788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800578c:	ed2d 8b0a 	vpush	{d8-d12}
 8005790:	b0e1      	sub	sp, #388	; 0x184
  HAL_Init();
 8005792:	f001 fad5 	bl	8006d40 <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8005796:	4ad2      	ldr	r2, [pc, #840]	; (8005ae0 <main+0x358>)
 8005798:	6953      	ldr	r3, [r2, #20]
 800579a:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 800579e:	d111      	bne.n	80057c4 <main+0x3c>
  __ASM volatile ("dsb 0xF":::"memory");
 80057a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80057a4:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80057a8:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80057ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80057b0:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80057b4:	6953      	ldr	r3, [r2, #20]
 80057b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057ba:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80057bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80057c0:	f3bf 8f6f 	isb	sy
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057c4:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80057c6:	4dc7      	ldr	r5, [pc, #796]	; (8005ae4 <main+0x35c>)
	SystemClock_Config_For_OC();
 80057c8:	f7ff fb62 	bl	8004e90 <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB sometimes (and almost always on an Android phone) does not initialize
 80057cc:	2014      	movs	r0, #20
 80057ce:	f001 faf9 	bl	8006dc4 <HAL_Delay>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057d2:	945a      	str	r4, [sp, #360]	; 0x168
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 80057d4:	4622      	mov	r2, r4
 80057d6:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 80057da:	48c3      	ldr	r0, [pc, #780]	; (8005ae8 <main+0x360>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80057dc:	2601      	movs	r6, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80057de:	f44f 2b80 	mov.w	fp, #262144	; 0x40000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80057e2:	f04f 0a08 	mov.w	sl, #8
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80057e6:	f04f 0904 	mov.w	r9, #4
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80057ea:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057ee:	e9cd 4456 	strd	r4, r4, [sp, #344]	; 0x158
 80057f2:	e9cd 4458 	strd	r4, r4, [sp, #352]	; 0x160
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80057f6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80057fa:	f043 0304 	orr.w	r3, r3, #4
 80057fe:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8005802:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005806:	f003 0304 	and.w	r3, r3, #4
 800580a:	9305      	str	r3, [sp, #20]
 800580c:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800580e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005812:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005816:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800581a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800581e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005822:	9306      	str	r3, [sp, #24]
 8005824:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005826:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800582a:	f043 0301 	orr.w	r3, r3, #1
 800582e:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8005832:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005836:	f003 0301 	and.w	r3, r3, #1
 800583a:	9307      	str	r3, [sp, #28]
 800583c:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800583e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005842:	f043 0302 	orr.w	r3, r3, #2
 8005846:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800584a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800584e:	f003 0302 	and.w	r3, r3, #2
 8005852:	9308      	str	r3, [sp, #32]
 8005854:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005856:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800585a:	f043 0308 	orr.w	r3, r3, #8
 800585e:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8005862:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005866:	f003 0308 	and.w	r3, r3, #8
 800586a:	9309      	str	r3, [sp, #36]	; 0x24
 800586c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 800586e:	f004 fc81 	bl	800a174 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 8005872:	4622      	mov	r2, r4
 8005874:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005878:	489c      	ldr	r0, [pc, #624]	; (8005aec <main+0x364>)
 800587a:	f004 fc7b 	bl	800a174 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 800587e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005882:	2300      	movs	r3, #0
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8005884:	a956      	add	r1, sp, #344	; 0x158
 8005886:	489a      	ldr	r0, [pc, #616]	; (8005af0 <main+0x368>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005888:	9658      	str	r6, [sp, #352]	; 0x160
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 800588a:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 800588e:	f004 fb31 	bl	8009ef4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8005892:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005896:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 800589a:	a956      	add	r1, sp, #344	; 0x158
 800589c:	4894      	ldr	r0, [pc, #592]	; (8005af0 <main+0x368>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800589e:	9658      	str	r6, [sp, #352]	; 0x160
  GPIO_InitStruct.Pin = SwInt1_Pin;
 80058a0:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 80058a4:	f004 fb26 	bl	8009ef4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 80058a8:	22c0      	movs	r2, #192	; 0xc0
 80058aa:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058ac:	a956      	add	r1, sp, #344	; 0x158
 80058ae:	4891      	ldr	r0, [pc, #580]	; (8005af4 <main+0x36c>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80058b0:	9658      	str	r6, [sp, #352]	; 0x160
  GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 80058b2:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058b6:	f004 fb1d 	bl	8009ef4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 80058ba:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 80058be:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058c0:	a956      	add	r1, sp, #344	; 0x158
 80058c2:	4889      	ldr	r0, [pc, #548]	; (8005ae8 <main+0x360>)
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 80058c4:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
 80058c8:	2200      	movs	r2, #0
 80058ca:	2300      	movs	r3, #0
 80058cc:	e9cd 2358 	strd	r2, r3, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058d0:	f004 fb10 	bl	8009ef4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 80058d4:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80058d8:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80058da:	a956      	add	r1, sp, #344	; 0x158
 80058dc:	4883      	ldr	r0, [pc, #524]	; (8005aec <main+0x364>)
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 80058de:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
 80058e2:	2202      	movs	r2, #2
 80058e4:	2300      	movs	r3, #0
 80058e6:	e9cd 2358 	strd	r2, r3, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80058ea:	f004 fb03 	bl	8009ef4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ENC_BUTTON_Pin;
 80058ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80058f2:	2300      	movs	r3, #0
  HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80058f4:	a956      	add	r1, sp, #344	; 0x158
 80058f6:	487d      	ldr	r0, [pc, #500]	; (8005aec <main+0x364>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80058f8:	9658      	str	r6, [sp, #352]	; 0x160
  GPIO_InitStruct.Pin = ENC_BUTTON_Pin;
 80058fa:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
  HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80058fe:	f004 faf9 	bl	8009ef4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005902:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005906:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005908:	a956      	add	r1, sp, #344	; 0x158
 800590a:	4879      	ldr	r0, [pc, #484]	; (8005af0 <main+0x368>)
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800590c:	945a      	str	r4, [sp, #360]	; 0x168
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800590e:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
 8005912:	2200      	movs	r2, #0
 8005914:	2303      	movs	r3, #3
 8005916:	e9cd 2358 	strd	r2, r3, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800591a:	f004 faeb 	bl	8009ef4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TinyUSB_Pin;
 800591e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8005922:	2201      	movs	r2, #1
  HAL_GPIO_Init(TinyUSB_GPIO_Port, &GPIO_InitStruct);
 8005924:	a956      	add	r1, sp, #344	; 0x158
 8005926:	4871      	ldr	r0, [pc, #452]	; (8005aec <main+0x364>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005928:	9658      	str	r6, [sp, #352]	; 0x160
  GPIO_InitStruct.Pin = TinyUSB_Pin;
 800592a:	e9cd 2356 	strd	r2, r3, [sp, #344]	; 0x158
  HAL_GPIO_Init(TinyUSB_GPIO_Port, &GPIO_InitStruct);
 800592e:	f004 fae1 	bl	8009ef4 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 8005932:	4622      	mov	r2, r4
 8005934:	2102      	movs	r1, #2
 8005936:	2006      	movs	r0, #6
 8005938:	f002 fdec 	bl	8008514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800593c:	2006      	movs	r0, #6
 800593e:	f002 fe27 	bl	8008590 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8005942:	4622      	mov	r2, r4
 8005944:	2104      	movs	r1, #4
 8005946:	2028      	movs	r0, #40	; 0x28
 8005948:	f002 fde4 	bl	8008514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800594c:	2028      	movs	r0, #40	; 0x28
 800594e:	f002 fe1f 	bl	8008590 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005952:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8005956:	4622      	mov	r2, r4
 8005958:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800595a:	4333      	orrs	r3, r6
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800595c:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 800595e:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 8005962:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  hadc1.Instance = ADC1;
 8005966:	4d64      	ldr	r5, [pc, #400]	; (8005af8 <main+0x370>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005968:	4033      	ands	r3, r6
 800596a:	9304      	str	r3, [sp, #16]
 800596c:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800596e:	f002 fdd1 	bl	8008514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8005972:	200b      	movs	r0, #11
 8005974:	f002 fe0c 	bl	8008590 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8005978:	4622      	mov	r2, r4
 800597a:	2102      	movs	r1, #2
 800597c:	200c      	movs	r0, #12
 800597e:	f002 fdc9 	bl	8008514 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8005982:	200c      	movs	r0, #12
 8005984:	f002 fe04 	bl	8008590 <HAL_NVIC_EnableIRQ>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8005988:	4b5c      	ldr	r3, [pc, #368]	; (8005afc <main+0x374>)
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800598a:	942e      	str	r4, [sp, #184]	; 0xb8
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800598c:	4628      	mov	r0, r5
  ADC_ChannelConfTypeDef sConfig = {0};
 800598e:	9444      	str	r4, [sp, #272]	; 0x110
  ADC_MultiModeTypeDef multimode = {0};
 8005990:	940c      	str	r4, [sp, #48]	; 0x30
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005992:	9433      	str	r4, [sp, #204]	; 0xcc
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005994:	60ec      	str	r4, [r5, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005996:	772c      	strb	r4, [r5, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8005998:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800599a:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 800599e:	61ae      	str	r6, [r5, #24]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80059a0:	f8c5 a008 	str.w	sl, [r5, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80059a4:	f8c5 9010 	str.w	r9, [r5, #16]
  ADC_MultiModeTypeDef multimode = {0};
 80059a8:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80059ac:	e9cd 442f 	strd	r4, r4, [sp, #188]	; 0xbc
 80059b0:	e9cd 4431 	strd	r4, r4, [sp, #196]	; 0xc4
  ADC_ChannelConfTypeDef sConfig = {0};
 80059b4:	e9cd 4445 	strd	r4, r4, [sp, #276]	; 0x114
 80059b8:	e9cd 4447 	strd	r4, r4, [sp, #284]	; 0x11c
 80059bc:	e9cd 4449 	strd	r4, r4, [sp, #292]	; 0x124
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80059c0:	e9c5 4409 	strd	r4, r4, [r5, #36]	; 0x24
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80059c4:	f44f 7480 	mov.w	r4, #256	; 0x100
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80059c8:	e9c5 3b00 	strd	r3, fp, [r5]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80059cc:	2303      	movs	r3, #3
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80059ce:	82ac      	strh	r4, [r5, #20]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80059d0:	e9c5 380b 	strd	r3, r8, [r5, #44]	; 0x2c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80059d4:	f002 faae 	bl	8007f34 <HAL_ADC_Init>
 80059d8:	2800      	cmp	r0, #0
 80059da:	f040 845d 	bne.w	8006298 <main+0xb10>
  multimode.Mode = ADC_DUALMODE_INTERL;
 80059de:	2207      	movs	r2, #7
 80059e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80059e4:	a90a      	add	r1, sp, #40	; 0x28
 80059e6:	4628      	mov	r0, r5
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 80059e8:	940c      	str	r4, [sp, #48]	; 0x30
  multimode.Mode = ADC_DUALMODE_INTERL;
 80059ea:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80059ee:	f002 fd17 	bl	8008420 <HAL_ADCEx_MultiModeConfigChannel>
 80059f2:	2800      	cmp	r0, #0
 80059f4:	f040 8450 	bne.w	8006298 <main+0xb10>
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 80059f8:	4b41      	ldr	r3, [pc, #260]	; (8005b00 <main+0x378>)
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80059fa:	a92e      	add	r1, sp, #184	; 0xb8
 80059fc:	4628      	mov	r0, r5
  AnalogWDGConfig.ITMode = ENABLE;
 80059fe:	f88d 60c4 	strb.w	r6, [sp, #196]	; 0xc4
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8005a02:	9330      	str	r3, [sp, #192]	; 0xc0
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8005a04:	ed9f cb2c 	vldr	d12, [pc, #176]	; 8005ab8 <main+0x330>
  AnalogWDGConfig.HighThreshold = 4094;
 8005a08:	ed9f bb2d 	vldr	d11, [pc, #180]	; 8005ac0 <main+0x338>
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8005a0c:	ed8d cb2e 	vstr	d12, [sp, #184]	; 0xb8
  AnalogWDGConfig.HighThreshold = 4094;
 8005a10:	ed8d bb32 	vstr	d11, [sp, #200]	; 0xc8
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8005a14:	f001 fe66 	bl	80076e4 <HAL_ADC_AnalogWDGConfig>
 8005a18:	2800      	cmp	r0, #0
 8005a1a:	f040 843d 	bne.w	8006298 <main+0xb10>
  sConfig.OffsetSignedSaturation = DISABLE;
 8005a1e:	f88d 0129 	strb.w	r0, [sp, #297]	; 0x129
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005a22:	a944      	add	r1, sp, #272	; 0x110
 8005a24:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_5;
 8005a26:	ed9f ab28 	vldr	d10, [pc, #160]	; 8005ac8 <main+0x340>
 8005a2a:	ed9f 9b29 	vldr	d9, [pc, #164]	; 8005ad0 <main+0x348>
 8005a2e:	ed9f 8b2a 	vldr	d8, [pc, #168]	; 8005ad8 <main+0x350>
 8005a32:	ed8d ab44 	vstr	d10, [sp, #272]	; 0x110
 8005a36:	ed8d 9b46 	vstr	d9, [sp, #280]	; 0x118
 8005a3a:	ed8d 8b48 	vstr	d8, [sp, #288]	; 0x120
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005a3e:	f001 fc21 	bl	8007284 <HAL_ADC_ConfigChannel>
 8005a42:	2800      	cmp	r0, #0
 8005a44:	f040 8428 	bne.w	8006298 <main+0xb10>
  hadc2.Instance = ADC2;
 8005a48:	4f2e      	ldr	r7, [pc, #184]	; (8005b04 <main+0x37c>)
 8005a4a:	4a2f      	ldr	r2, [pc, #188]	; (8005b08 <main+0x380>)
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005a4c:	9028      	str	r0, [sp, #160]	; 0xa0
  ADC_ChannelConfTypeDef sConfig = {0};
 8005a4e:	903c      	str	r0, [sp, #240]	; 0xf0
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005a50:	902d      	str	r0, [sp, #180]	; 0xb4
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005a52:	60f8      	str	r0, [r7, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005a54:	7738      	strb	r0, [r7, #28]
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8005a56:	62f8      	str	r0, [r7, #44]	; 0x2c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8005a58:	6378      	str	r0, [r7, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8005a5a:	f887 0038 	strb.w	r0, [r7, #56]	; 0x38
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8005a5e:	82bc      	strh	r4, [r7, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005a60:	f8c7 9010 	str.w	r9, [r7, #16]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005a64:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
  hadc2.Init.NbrOfConversion = 1;
 8005a68:	61be      	str	r6, [r7, #24]
  hadc2.Instance = ADC2;
 8005a6a:	603a      	str	r2, [r7, #0]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005a6c:	e9cd 0029 	strd	r0, r0, [sp, #164]	; 0xa4
 8005a70:	e9cd 002b 	strd	r0, r0, [sp, #172]	; 0xac
  ADC_ChannelConfTypeDef sConfig = {0};
 8005a74:	e9cd 003d 	strd	r0, r0, [sp, #244]	; 0xf4
 8005a78:	e9cd 003f 	strd	r0, r0, [sp, #252]	; 0xfc
 8005a7c:	e9cd 0041 	strd	r0, r0, [sp, #260]	; 0x104
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005a80:	4638      	mov	r0, r7
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005a82:	e9c7 ba01 	strd	fp, sl, [r7, #4]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005a86:	f002 fa55 	bl	8007f34 <HAL_ADC_Init>
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	f040 8404 	bne.w	8006298 <main+0xb10>
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8005a90:	4b1b      	ldr	r3, [pc, #108]	; (8005b00 <main+0x378>)
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8005a92:	a928      	add	r1, sp, #160	; 0xa0
 8005a94:	4638      	mov	r0, r7
  AnalogWDGConfig.ITMode = ENABLE;
 8005a96:	f88d 60ac 	strb.w	r6, [sp, #172]	; 0xac
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8005a9a:	932a      	str	r3, [sp, #168]	; 0xa8
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8005a9c:	ed8d cb28 	vstr	d12, [sp, #160]	; 0xa0
  AnalogWDGConfig.HighThreshold = 4094;
 8005aa0:	ed8d bb2c 	vstr	d11, [sp, #176]	; 0xb0
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8005aa4:	f001 fe1e 	bl	80076e4 <HAL_ADC_AnalogWDGConfig>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	2800      	cmp	r0, #0
 8005aac:	f040 83f4 	bne.w	8006298 <main+0xb10>
 8005ab0:	e02c      	b.n	8005b0c <main+0x384>
 8005ab2:	bf00      	nop
 8005ab4:	f3af 8000 	nop.w
 8005ab8:	7dc00000 	.word	0x7dc00000
 8005abc:	00c00000 	.word	0x00c00000
 8005ac0:	00000ffe 	.word	0x00000ffe
 8005ac4:	00000001 	.word	0x00000001
 8005ac8:	14f00020 	.word	0x14f00020
 8005acc:	00000006 	.word	0x00000006
 8005ad0:	00000000 	.word	0x00000000
 8005ad4:	000007ff 	.word	0x000007ff
 8005ad8:	00000004 	.word	0x00000004
 8005adc:	00000000 	.word	0x00000000
 8005ae0:	e000ed00 	.word	0xe000ed00
 8005ae4:	58024400 	.word	0x58024400
 8005ae8:	58020400 	.word	0x58020400
 8005aec:	58020c00 	.word	0x58020c00
 8005af0:	58020800 	.word	0x58020800
 8005af4:	58020000 	.word	0x58020000
 8005af8:	2400a2fc 	.word	0x2400a2fc
 8005afc:	40022000 	.word	0x40022000
 8005b00:	14f00020 	.word	0x14f00020
 8005b04:	2400a360 	.word	0x2400a360
 8005b08:	40022100 	.word	0x40022100
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005b0c:	a93c      	add	r1, sp, #240	; 0xf0
 8005b0e:	4638      	mov	r0, r7
  sConfig.OffsetSignedSaturation = DISABLE;
 8005b10:	f88d 2109 	strb.w	r2, [sp, #265]	; 0x109
  sConfig.Channel = ADC_CHANNEL_5;
 8005b14:	ed8d ab3c 	vstr	d10, [sp, #240]	; 0xf0
 8005b18:	ed8d 9b3e 	vstr	d9, [sp, #248]	; 0xf8
 8005b1c:	ed8d 8b40 	vstr	d8, [sp, #256]	; 0x100
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005b20:	f001 fbb0 	bl	8007284 <HAL_ADC_ConfigChannel>
 8005b24:	4601      	mov	r1, r0
 8005b26:	2800      	cmp	r0, #0
 8005b28:	f040 83b6 	bne.w	8006298 <main+0xb10>
  DAC_ChannelConfTypeDef sConfig = {0};
 8005b2c:	2224      	movs	r2, #36	; 0x24
  hdac1.Instance = DAC1;
 8005b2e:	4cbb      	ldr	r4, [pc, #748]	; (8005e1c <main+0x694>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8005b30:	a856      	add	r0, sp, #344	; 0x158
 8005b32:	f00c f87f 	bl	8011c34 <memset>
  hdac1.Instance = DAC1;
 8005b36:	4bba      	ldr	r3, [pc, #744]	; (8005e20 <main+0x698>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005b38:	4620      	mov	r0, r4
  hdac1.Instance = DAC1;
 8005b3a:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8005b3c:	f002 fd4c 	bl	80085d8 <HAL_DAC_Init>
 8005b40:	4602      	mov	r2, r0
 8005b42:	2800      	cmp	r0, #0
 8005b44:	f040 83a8 	bne.w	8006298 <main+0xb10>
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8005b48:	2116      	movs	r1, #22
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8005b4a:	905a      	str	r0, [sp, #360]	; 0x168
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8005b4c:	2000      	movs	r0, #0
 8005b4e:	e9cd 0156 	strd	r0, r1, [sp, #344]	; 0x158
 8005b52:	2000      	movs	r0, #0
 8005b54:	2101      	movs	r1, #1
 8005b56:	e9cd 0158 	strd	r0, r1, [sp, #352]	; 0x160
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005b5a:	a956      	add	r1, sp, #344	; 0x158
 8005b5c:	4620      	mov	r0, r4
 8005b5e:	f002 fe7b 	bl	8008858 <HAL_DAC_ConfigChannel>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2800      	cmp	r0, #0
 8005b66:	f040 8397 	bne.w	8006298 <main+0xb10>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8005b6a:	2210      	movs	r2, #16
 8005b6c:	a956      	add	r1, sp, #344	; 0x158
 8005b6e:	4620      	mov	r0, r4
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8005b70:	9357      	str	r3, [sp, #348]	; 0x15c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8005b72:	f002 fe71 	bl	8008858 <HAL_DAC_ConfigChannel>
 8005b76:	2800      	cmp	r0, #0
 8005b78:	f040 838e 	bne.w	8006298 <main+0xb10>
  hlptim2.Instance = LPTIM2;
 8005b7c:	48a9      	ldr	r0, [pc, #676]	; (8005e24 <main+0x69c>)
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8005b7e:	2300      	movs	r3, #0
  hlptim2.Instance = LPTIM2;
 8005b80:	4aa9      	ldr	r2, [pc, #676]	; (8005e28 <main+0x6a0>)
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8005b82:	f64f 76ff 	movw	r6, #65535	; 0xffff
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8005b86:	6303      	str	r3, [r0, #48]	; 0x30
  hlptim2.Instance = LPTIM2;
 8005b88:	6002      	str	r2, [r0, #0]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8005b8a:	2200      	movs	r2, #0
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8005b8c:	6146      	str	r6, [r0, #20]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8005b8e:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8005b92:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8005b96:	2300      	movs	r3, #0
 8005b98:	e9c0 2308 	strd	r2, r3, [r0, #32]
 8005b9c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8005ba6:	f004 faf7 	bl	800a198 <HAL_LPTIM_Init>
 8005baa:	2800      	cmp	r0, #0
 8005bac:	f040 8374 	bne.w	8006298 <main+0xb10>
  htim6.Instance = TIM6;
 8005bb0:	4c9e      	ldr	r4, [pc, #632]	; (8005e2c <main+0x6a4>)
  htim6.Init.Period = 8191;
 8005bb2:	f641 73ff 	movw	r3, #8191	; 0x1fff
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005bb6:	901b      	str	r0, [sp, #108]	; 0x6c
  htim6.Init.Period = 8191;
 8005bb8:	60e3      	str	r3, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005bba:	2380      	movs	r3, #128	; 0x80
  htim6.Init.Prescaler = 0;
 8005bbc:	6060      	str	r0, [r4, #4]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005bbe:	61a3      	str	r3, [r4, #24]
  htim6.Instance = TIM6;
 8005bc0:	4b9b      	ldr	r3, [pc, #620]	; (8005e30 <main+0x6a8>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bc2:	60a0      	str	r0, [r4, #8]
  htim6.Instance = TIM6;
 8005bc4:	6023      	str	r3, [r4, #0]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005bc6:	e9cd 0019 	strd	r0, r0, [sp, #100]	; 0x64
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005bca:	4620      	mov	r0, r4
 8005bcc:	f006 fd60 	bl	800c690 <HAL_TIM_Base_Init>
 8005bd0:	2800      	cmp	r0, #0
 8005bd2:	f040 8361 	bne.w	8006298 <main+0xb10>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005bd6:	2320      	movs	r3, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bd8:	901b      	str	r0, [sp, #108]	; 0x6c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005bda:	a919      	add	r1, sp, #100	; 0x64
 8005bdc:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005bde:	9319      	str	r3, [sp, #100]	; 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005be0:	f007 fb26 	bl	800d230 <HAL_TIMEx_MasterConfigSynchronization>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2800      	cmp	r0, #0
 8005be8:	f040 8356 	bne.w	8006298 <main+0xb10>
  huart3.Instance = USART3;
 8005bec:	4c91      	ldr	r4, [pc, #580]	; (8005e34 <main+0x6ac>)
 8005bee:	4a92      	ldr	r2, [pc, #584]	; (8005e38 <main+0x6b0>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005bf0:	60a0      	str	r0, [r4, #8]
  huart3.Instance = USART3;
 8005bf2:	6022      	str	r2, [r4, #0]
  huart3.Init.BaudRate = 115200;
 8005bf4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005bf8:	61a0      	str	r0, [r4, #24]
  huart3.Init.BaudRate = 115200;
 8005bfa:	6062      	str	r2, [r4, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005bfc:	220c      	movs	r2, #12
  huart3.Init.Parity = UART_PARITY_NONE;
 8005bfe:	e9c4 0003 	strd	r0, r0, [r4, #12]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005c02:	e9c4 0007 	strd	r0, r0, [r4, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005c06:	4620      	mov	r0, r4
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005c08:	6162      	str	r2, [r4, #20]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005c0a:	e9c4 3309 	strd	r3, r3, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005c0e:	f008 f961 	bl	800ded4 <HAL_UART_Init>
 8005c12:	4601      	mov	r1, r0
 8005c14:	2800      	cmp	r0, #0
 8005c16:	f040 833f 	bne.w	8006298 <main+0xb10>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c1a:	4620      	mov	r0, r4
 8005c1c:	f008 f9b2 	bl	800df84 <HAL_UARTEx_SetTxFifoThreshold>
 8005c20:	4601      	mov	r1, r0
 8005c22:	2800      	cmp	r0, #0
 8005c24:	f040 8338 	bne.w	8006298 <main+0xb10>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005c28:	4620      	mov	r0, r4
 8005c2a:	f008 f9ed 	bl	800e008 <HAL_UARTEx_SetRxFifoThreshold>
 8005c2e:	2800      	cmp	r0, #0
 8005c30:	f040 8332 	bne.w	8006298 <main+0xb10>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005c34:	4620      	mov	r0, r4
 8005c36:	f008 f987 	bl	800df48 <HAL_UARTEx_DisableFifoMode>
 8005c3a:	2800      	cmp	r0, #0
 8005c3c:	f040 832c 	bne.w	8006298 <main+0xb10>
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005c40:	2201      	movs	r2, #1
 8005c42:	2302      	movs	r3, #2
  htim4.Instance = TIM4;
 8005c44:	4c7d      	ldr	r4, [pc, #500]	; (8005e3c <main+0x6b4>)
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005c46:	a94c      	add	r1, sp, #304	; 0x130
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005c48:	904f      	str	r0, [sp, #316]	; 0x13c
 8005c4a:	9053      	str	r0, [sp, #332]	; 0x14c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c4c:	9018      	str	r0, [sp, #96]	; 0x60
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c4e:	6120      	str	r0, [r4, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c50:	61a0      	str	r0, [r4, #24]
  htim4.Init.Period = 65535;
 8005c52:	60e6      	str	r6, [r4, #12]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005c54:	e9cd 234c 	strd	r2, r3, [sp, #304]	; 0x130
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005c58:	2301      	movs	r3, #1
  sConfig.IC1Filter = 8;
 8005c5a:	2208      	movs	r2, #8
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005c5c:	934e      	str	r3, [sp, #312]	; 0x138
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005c5e:	9352      	str	r3, [sp, #328]	; 0x148
  sConfig.IC2Filter = 8;
 8005c60:	2308      	movs	r3, #8
 8005c62:	9354      	str	r3, [sp, #336]	; 0x150
  htim4.Instance = TIM4;
 8005c64:	4b76      	ldr	r3, [pc, #472]	; (8005e40 <main+0x6b8>)
 8005c66:	6023      	str	r3, [r4, #0]
  sConfig.IC1Filter = 8;
 8005c68:	2302      	movs	r3, #2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c6a:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c6e:	e9c4 0001 	strd	r0, r0, [r4, #4]
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005c72:	4620      	mov	r0, r4
  sConfig.IC1Filter = 8;
 8005c74:	e9cd 2350 	strd	r2, r3, [sp, #320]	; 0x140
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005c78:	f006 ff2c 	bl	800cad4 <HAL_TIM_Encoder_Init>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2800      	cmp	r0, #0
 8005c80:	f040 830a 	bne.w	8006298 <main+0xb10>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005c84:	a916      	add	r1, sp, #88	; 0x58
 8005c86:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c88:	9316      	str	r3, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c8a:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005c8c:	f007 fad0 	bl	800d230 <HAL_TIMEx_MasterConfigSynchronization>
 8005c90:	2800      	cmp	r0, #0
 8005c92:	f040 8301 	bne.w	8006298 <main+0xb10>
  htim7.Instance = TIM7;
 8005c96:	4c6b      	ldr	r4, [pc, #428]	; (8005e44 <main+0x6bc>)
 8005c98:	4b6b      	ldr	r3, [pc, #428]	; (8005e48 <main+0x6c0>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c9a:	9015      	str	r0, [sp, #84]	; 0x54
  htim7.Instance = TIM7;
 8005c9c:	6023      	str	r3, [r4, #0]
  htim7.Init.Period = 8192;
 8005c9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ca2:	61a0      	str	r0, [r4, #24]
  htim7.Init.Period = 8192;
 8005ca4:	60e3      	str	r3, [r4, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ca6:	e9cd 0013 	strd	r0, r0, [sp, #76]	; 0x4c
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005caa:	e9c4 0001 	strd	r0, r0, [r4, #4]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005cae:	4620      	mov	r0, r4
 8005cb0:	f006 fcee 	bl	800c690 <HAL_TIM_Base_Init>
 8005cb4:	2800      	cmp	r0, #0
 8005cb6:	f040 82ef 	bne.w	8006298 <main+0xb10>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005cba:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005cbc:	a913      	add	r1, sp, #76	; 0x4c
 8005cbe:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005cc0:	9313      	str	r3, [sp, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005cc2:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005cc4:	f007 fab4 	bl	800d230 <HAL_TIMEx_MasterConfigSynchronization>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	f040 82e5 	bne.w	8006298 <main+0xb10>
	htim7.Instance = TIM7;
 8005cce:	4b5e      	ldr	r3, [pc, #376]	; (8005e48 <main+0x6c0>)
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005cd0:	61a0      	str	r0, [r4, #24]
	htim7.Instance = TIM7;
 8005cd2:	6023      	str	r3, [r4, #0]
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 8005cd4:	f247 5330 	movw	r3, #30000	; 0x7530
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005cd8:	e9c4 0001 	strd	r0, r0, [r4, #4]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005cdc:	4620      	mov	r0, r4
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 8005cde:	60e3      	str	r3, [r4, #12]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005ce0:	f006 fcd6 	bl	800c690 <HAL_TIM_Base_Init>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2800      	cmp	r0, #0
 8005ce8:	f040 82d6 	bne.w	8006298 <main+0xb10>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005cec:	a913      	add	r1, sp, #76	; 0x4c
 8005cee:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005cf0:	9313      	str	r3, [sp, #76]	; 0x4c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005cf2:	9315      	str	r3, [sp, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005cf4:	f007 fa9c 	bl	800d230 <HAL_TIMEx_MasterConfigSynchronization>
 8005cf8:	2800      	cmp	r0, #0
 8005cfa:	f040 82cd 	bne.w	8006298 <main+0xb10>
  htim2.Instance = TIM2;
 8005cfe:	4c53      	ldr	r4, [pc, #332]	; (8005e4c <main+0x6c4>)
 8005d00:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  htim2.Init.Period = 10000;
 8005d04:	f242 7310 	movw	r3, #10000	; 0x2710
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d08:	9024      	str	r0, [sp, #144]	; 0x90
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d0a:	9012      	str	r0, [sp, #72]	; 0x48
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d0c:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d0e:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d10:	61a0      	str	r0, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d12:	9027      	str	r0, [sp, #156]	; 0x9c
  htim2.Init.Period = 10000;
 8005d14:	60e3      	str	r3, [r4, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d16:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  htim2.Init.Prescaler = 0;
 8005d1a:	e9c4 6000 	strd	r6, r0, [r4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d1e:	e9cd 0025 	strd	r0, r0, [sp, #148]	; 0x94
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005d22:	4620      	mov	r0, r4
 8005d24:	f006 fcb4 	bl	800c690 <HAL_TIM_Base_Init>
 8005d28:	2800      	cmp	r0, #0
 8005d2a:	f040 82b5 	bne.w	8006298 <main+0xb10>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d2e:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005d32:	a924      	add	r1, sp, #144	; 0x90
 8005d34:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d36:	9724      	str	r7, [sp, #144]	; 0x90
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005d38:	f007 f8ee 	bl	800cf18 <HAL_TIM_ConfigClockSource>
 8005d3c:	2800      	cmp	r0, #0
 8005d3e:	f040 82ab 	bne.w	8006298 <main+0xb10>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d42:	9010      	str	r0, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005d44:	a910      	add	r1, sp, #64	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d46:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005d48:	4620      	mov	r0, r4
 8005d4a:	f007 fa71 	bl	800d230 <HAL_TIMEx_MasterConfigSynchronization>
 8005d4e:	2800      	cmp	r0, #0
 8005d50:	f040 82a2 	bne.w	8006298 <main+0xb10>
	htim2.Init.Period = 15000;
 8005d54:	f643 2398 	movw	r3, #15000	; 0x3a98
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d58:	60a0      	str	r0, [r4, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d5a:	6120      	str	r0, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d5c:	61a0      	str	r0, [r4, #24]
	htim2.Init.Period = 15000;
 8005d5e:	60e3      	str	r3, [r4, #12]
	htim2.Init.Prescaler = 0;
 8005d60:	e9c4 6000 	strd	r6, r0, [r4]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005d64:	4620      	mov	r0, r4
 8005d66:	f006 fc93 	bl	800c690 <HAL_TIM_Base_Init>
 8005d6a:	2800      	cmp	r0, #0
 8005d6c:	f040 8294 	bne.w	8006298 <main+0xb10>
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005d70:	a924      	add	r1, sp, #144	; 0x90
 8005d72:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d74:	9724      	str	r7, [sp, #144]	; 0x90
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005d76:	f007 f8cf 	bl	800cf18 <HAL_TIM_ConfigClockSource>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	f040 828b 	bne.w	8006298 <main+0xb10>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005d82:	a910      	add	r1, sp, #64	; 0x40
 8005d84:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d86:	9310      	str	r3, [sp, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d88:	9312      	str	r3, [sp, #72]	; 0x48
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005d8a:	f007 fa51 	bl	800d230 <HAL_TIMEx_MasterConfigSynchronization>
 8005d8e:	2800      	cmp	r0, #0
 8005d90:	f040 8282 	bne.w	8006298 <main+0xb10>
  htim3.Instance = TIM3;
 8005d94:	4b2e      	ldr	r3, [pc, #184]	; (8005e50 <main+0x6c8>)
 8005d96:	4a2f      	ldr	r2, [pc, #188]	; (8005e54 <main+0x6cc>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d98:	9020      	str	r0, [sp, #128]	; 0x80
  htim3.Instance = TIM3;
 8005d9a:	601a      	str	r2, [r3, #0]
  htim3.Init.Period = 65535;
 8005d9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
  TIM_IC_InitTypeDef sConfigIC = {0};
 8005da0:	901c      	str	r0, [sp, #112]	; 0x70
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005da2:	900f      	str	r0, [sp, #60]	; 0x3c
  TIM_IC_InitTypeDef sConfigIC = {0};
 8005da4:	901f      	str	r0, [sp, #124]	; 0x7c
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005da6:	6118      	str	r0, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005da8:	6198      	str	r0, [r3, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005daa:	9023      	str	r0, [sp, #140]	; 0x8c
  htim3.Init.Period = 65535;
 8005dac:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005dae:	e9cd 000d 	strd	r0, r0, [sp, #52]	; 0x34
  TIM_IC_InitTypeDef sConfigIC = {0};
 8005db2:	e9cd 001d 	strd	r0, r0, [sp, #116]	; 0x74
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005db6:	e9c3 0001 	strd	r0, r0, [r3, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005dba:	e9cd 0021 	strd	r0, r0, [sp, #132]	; 0x84
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f006 fc66 	bl	800c690 <HAL_TIM_Base_Init>
 8005dc4:	2800      	cmp	r0, #0
 8005dc6:	f040 8267 	bne.w	8006298 <main+0xb10>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005dca:	a920      	add	r1, sp, #128	; 0x80
 8005dcc:	4820      	ldr	r0, [pc, #128]	; (8005e50 <main+0x6c8>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005dce:	463e      	mov	r6, r7
 8005dd0:	9720      	str	r7, [sp, #128]	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005dd2:	f007 f8a1 	bl	800cf18 <HAL_TIM_ConfigClockSource>
 8005dd6:	2800      	cmp	r0, #0
 8005dd8:	f040 825e 	bne.w	8006298 <main+0xb10>
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8005ddc:	481c      	ldr	r0, [pc, #112]	; (8005e50 <main+0x6c8>)
 8005dde:	f006 fdc3 	bl	800c968 <HAL_TIM_IC_Init>
 8005de2:	2800      	cmp	r0, #0
 8005de4:	f040 8258 	bne.w	8006298 <main+0xb10>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005de8:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005dea:	a90d      	add	r1, sp, #52	; 0x34
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005dec:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005dee:	4818      	ldr	r0, [pc, #96]	; (8005e50 <main+0x6c8>)
 8005df0:	f007 fa1e 	bl	800d230 <HAL_TIMEx_MasterConfigSynchronization>
 8005df4:	4602      	mov	r2, r0
 8005df6:	2800      	cmp	r0, #0
 8005df8:	f040 824e 	bne.w	8006298 <main+0xb10>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005dfc:	f04f 0800 	mov.w	r8, #0
 8005e00:	f04f 0901 	mov.w	r9, #1
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8005e04:	a91c      	add	r1, sp, #112	; 0x70
 8005e06:	4812      	ldr	r0, [pc, #72]	; (8005e50 <main+0x6c8>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005e08:	e9cd 891c 	strd	r8, r9, [sp, #112]	; 0x70
 8005e0c:	f04f 0800 	mov.w	r8, #0
 8005e10:	f04f 0900 	mov.w	r9, #0
 8005e14:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
 8005e18:	e01e      	b.n	8005e58 <main+0x6d0>
 8005e1a:	bf00      	nop
 8005e1c:	2400a42c 	.word	0x2400a42c
 8005e20:	40007400 	.word	0x40007400
 8005e24:	2400a530 	.word	0x2400a530
 8005e28:	58002400 	.word	0x58002400
 8005e2c:	2400aba4 	.word	0x2400aba4
 8005e30:	40001000 	.word	0x40001000
 8005e34:	2400ac3c 	.word	0x2400ac3c
 8005e38:	40004800 	.word	0x40004800
 8005e3c:	2400ab58 	.word	0x2400ab58
 8005e40:	40000800 	.word	0x40000800
 8005e44:	2400abf0 	.word	0x2400abf0
 8005e48:	40001400 	.word	0x40001400
 8005e4c:	2400aac0 	.word	0x2400aac0
 8005e50:	2400ab0c 	.word	0x2400ab0c
 8005e54:	40000400 	.word	0x40000400
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8005e58:	f006 ff80 	bl	800cd5c <HAL_TIM_IC_ConfigChannel>
 8005e5c:	2800      	cmp	r0, #0
 8005e5e:	f040 821b 	bne.w	8006298 <main+0xb10>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8005e62:	4bb1      	ldr	r3, [pc, #708]	; (8006128 <main+0x9a0>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8005e64:	2209      	movs	r2, #9
 8005e66:	f8df e384 	ldr.w	lr, [pc, #900]	; 80061ec <main+0xa64>
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8005e6a:	2702      	movs	r7, #2
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8005e6c:	60d8      	str	r0, [r3, #12]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8005e6e:	6318      	str	r0, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8005e70:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8005e72:	611f      	str	r7, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8005e74:	e9c3 8908 	strd	r8, r9, [r3, #32]
 8005e78:	e9c3 890a 	strd	r8, r9, [r3, #40]	; 0x28
 8005e7c:	f04f 0802 	mov.w	r8, #2
 8005e80:	f04f 0900 	mov.w	r9, #0
 8005e84:	e9c3 8906 	strd	r8, r9, [r3, #24]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8005e88:	e9c3 e200 	strd	lr, r2, [r3]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8005e8c:	f004 f9f6 	bl	800a27c <HAL_PCD_Init>
 8005e90:	2800      	cmp	r0, #0
 8005e92:	f040 8201 	bne.w	8006298 <main+0xb10>
  htim13.Instance = TIM13;
 8005e96:	4ba5      	ldr	r3, [pc, #660]	; (800612c <main+0x9a4>)
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005e98:	2280      	movs	r2, #128	; 0x80
  htim13.Init.Prescaler = 250;
 8005e9a:	f8df c354 	ldr.w	ip, [pc, #852]	; 80061f0 <main+0xa68>
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005e9e:	619a      	str	r2, [r3, #24]
  htim13.Init.Prescaler = 250;
 8005ea0:	22fa      	movs	r2, #250	; 0xfa
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ea2:	6098      	str	r0, [r3, #8]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ea4:	6118      	str	r0, [r3, #16]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8005ea6:	4618      	mov	r0, r3
  htim13.Init.Prescaler = 250;
 8005ea8:	e9c3 c200 	strd	ip, r2, [r3]
  htim13.Init.Period = 500;
 8005eac:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005eb0:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8005eb2:	f006 fbed 	bl	800c690 <HAL_TIM_Base_Init>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	f040 81ed 	bne.w	8006298 <main+0xb10>
	hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64; //TODO: the MX code generator does not generate this line for ADC3?
 8005ebe:	4c9c      	ldr	r4, [pc, #624]	; (8006130 <main+0x9a8>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8005ec0:	903a      	str	r0, [sp, #232]	; 0xe8
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8005ec2:	6363      	str	r3, [r4, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8005ec4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  hadc3.Instance = ADC3;
 8005ec8:	4b9a      	ldr	r3, [pc, #616]	; (8006134 <main+0x9ac>)
  hadc3.Init.NbrOfConversion = 2;
 8005eca:	61a7      	str	r7, [r4, #24]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005ecc:	2701      	movs	r7, #1
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8005ece:	60a0      	str	r0, [r4, #8]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8005ed0:	82a0      	strh	r0, [r4, #20]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8005ed2:	7720      	strb	r0, [r4, #28]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005ed4:	e9c4 060b 	strd	r0, r6, [r4, #44]	; 0x2c
  hadc3.Instance = ADC3;
 8005ed8:	f44f 1610 	mov.w	r6, #2359296	; 0x240000
 8005edc:	e9c4 3600 	strd	r3, r6, [r4]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005ee0:	2304      	movs	r3, #4
  ADC_ChannelConfTypeDef sConfig = {0};
 8005ee2:	e9cd 0034 	strd	r0, r0, [sp, #208]	; 0xd0
 8005ee6:	e9cd 0036 	strd	r0, r0, [sp, #216]	; 0xd8
 8005eea:	e9cd 0038 	strd	r0, r0, [sp, #224]	; 0xe0
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005eee:	e9c4 0009 	strd	r0, r0, [r4, #36]	; 0x24
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8005ef2:	4620      	mov	r0, r4
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005ef4:	e9c4 7303 	strd	r7, r3, [r4, #12]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8005ef8:	f002 f81c 	bl	8007f34 <HAL_ADC_Init>
 8005efc:	2800      	cmp	r0, #0
 8005efe:	f040 81cb 	bne.w	8006298 <main+0xb10>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8005f02:	4a8d      	ldr	r2, [pc, #564]	; (8006138 <main+0x9b0>)
 8005f04:	2306      	movs	r3, #6
  sConfig.OffsetSignedSaturation = DISABLE;
 8005f06:	f88d 00e9 	strb.w	r0, [sp, #233]	; 0xe9
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8005f0a:	a934      	add	r1, sp, #208	; 0xd0
 8005f0c:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8005f0e:	e9cd 2334 	strd	r2, r3, [sp, #208]	; 0xd0
 8005f12:	2205      	movs	r2, #5
 8005f14:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8005f18:	ed8d 8b38 	vstr	d8, [sp, #224]	; 0xe0
 8005f1c:	e9cd 2336 	strd	r2, r3, [sp, #216]	; 0xd8
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8005f20:	f001 f9b0 	bl	8007284 <HAL_ADC_ConfigChannel>
 8005f24:	2800      	cmp	r0, #0
 8005f26:	f040 81b7 	bne.w	8006298 <main+0xb10>
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8005f2a:	4a84      	ldr	r2, [pc, #528]	; (800613c <main+0x9b4>)
 8005f2c:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8005f2e:	a934      	add	r1, sp, #208	; 0xd0
 8005f30:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8005f32:	e9cd 2334 	strd	r2, r3, [sp, #208]	; 0xd0
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8005f36:	f001 f9a5 	bl	8007284 <HAL_ADC_ConfigChannel>
 8005f3a:	2800      	cmp	r0, #0
 8005f3c:	f040 81ac 	bne.w	8006298 <main+0xb10>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8005f40:	4b7f      	ldr	r3, [pc, #508]	; (8006140 <main+0x9b8>)
 8005f42:	695b      	ldr	r3, [r3, #20]
 8005f44:	03d9      	lsls	r1, r3, #15
 8005f46:	d426      	bmi.n	8005f96 <main+0x80e>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8005f48:	487d      	ldr	r0, [pc, #500]	; (8006140 <main+0x9b8>)
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8005f50:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8005f54:	f8d0 6080 	ldr.w	r6, [r0, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005f58:	f643 77e0 	movw	r7, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8005f5c:	f3c6 344e 	ubfx	r4, r6, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8005f60:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 8005f64:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005f66:	ea04 0107 	and.w	r1, r4, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8005f6a:	4633      	mov	r3, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005f6c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
      } while (ways-- != 0U);
 8005f70:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005f72:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8005f76:	1c5a      	adds	r2, r3, #1
 8005f78:	d1f8      	bne.n	8005f6c <main+0x7e4>
    } while(sets-- != 0U);
 8005f7a:	3c20      	subs	r4, #32
 8005f7c:	f114 0f20 	cmn.w	r4, #32
 8005f80:	d1f1      	bne.n	8005f66 <main+0x7de>
 8005f82:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8005f86:	6943      	ldr	r3, [r0, #20]
 8005f88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f8c:	6143      	str	r3, [r0, #20]
 8005f8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005f92:	f3bf 8f6f 	isb	sy
	TU_ASSERT(tusb_init());
 8005f96:	f00b fd47 	bl	8011a28 <tusb_init>
 8005f9a:	b960      	cbnz	r0, 8005fb6 <main+0x82e>
 8005f9c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005fa0:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8005fa4:	07db      	lsls	r3, r3, #31
 8005fa6:	d500      	bpl.n	8005faa <main+0x822>
 8005fa8:	be00      	bkpt	0x0000
}
 8005faa:	2000      	movs	r0, #0
 8005fac:	b061      	add	sp, #388	; 0x184
 8005fae:	ecbd 8b0a 	vpop	{d8-d12}
 8005fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	MX_TIM6_Init_Custom_Rate();
 8005fb6:	f7ff fbc1 	bl	800573c <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8005fba:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005fbe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005fc2:	4860      	ldr	r0, [pc, #384]	; (8006144 <main+0x9bc>)
 8005fc4:	f002 f8c4 	bl	8008150 <HAL_ADCEx_Calibration_Start>
 8005fc8:	2800      	cmp	r0, #0
 8005fca:	f040 8165 	bne.w	8006298 <main+0xb10>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8005fce:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005fd2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005fd6:	485c      	ldr	r0, [pc, #368]	; (8006148 <main+0x9c0>)
 8005fd8:	f002 f8ba 	bl	8008150 <HAL_ADCEx_Calibration_Start>
 8005fdc:	2800      	cmp	r0, #0
 8005fde:	f040 815b 	bne.w	8006298 <main+0xb10>
	if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8005fe2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005fe6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005fea:	4851      	ldr	r0, [pc, #324]	; (8006130 <main+0x9a8>)
 8005fec:	f002 f8b0 	bl	8008150 <HAL_ADCEx_Calibration_Start>
 8005ff0:	4604      	mov	r4, r0
 8005ff2:	2800      	cmp	r0, #0
 8005ff4:	f040 8150 	bne.w	8006298 <main+0xb10>
	HAL_Delay(1);
 8005ff8:	2001      	movs	r0, #1
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8005ffa:	4f54      	ldr	r7, [pc, #336]	; (800614c <main+0x9c4>)
	AMindex  = LSBindex = 1;
 8005ffc:	4606      	mov	r6, r0
	HAL_Delay(1);
 8005ffe:	f000 fee1 	bl	8006dc4 <HAL_Delay>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8006002:	4621      	mov	r1, r4
 8006004:	4852      	ldr	r0, [pc, #328]	; (8006150 <main+0x9c8>)
 8006006:	f006 fe49 	bl	800cc9c <HAL_TIM_Encoder_Start>
	RXVolume= 0.1;
 800600a:	4b52      	ldr	r3, [pc, #328]	; (8006154 <main+0x9cc>)
 800600c:	4a52      	ldr	r2, [pc, #328]	; (8006158 <main+0x9d0>)
	SetFstep(2);
 800600e:	2002      	movs	r0, #2
	RXVolume= 0.1;
 8006010:	601a      	str	r2, [r3, #0]
	SetFstep(2);
 8006012:	f7fb feb9 	bl	8001d88 <SetFstep>
	cwpitch = CWPITCH;
 8006016:	4b51      	ldr	r3, [pc, #324]	; (800615c <main+0x9d4>)
	meanavg = 0.f;
 8006018:	2100      	movs	r1, #0
	cwpitch = CWPITCH;
 800601a:	4a51      	ldr	r2, [pc, #324]	; (8006160 <main+0x9d8>)
	CarrierEnable(0);
 800601c:	4620      	mov	r0, r4
	cwpitch = CWPITCH;
 800601e:	601a      	str	r2, [r3, #0]
	meanavg = 0.f;
 8006020:	4a50      	ldr	r2, [pc, #320]	; (8006164 <main+0x9dc>)
	os_time = 0;
 8006022:	4b51      	ldr	r3, [pc, #324]	; (8006168 <main+0x9e0>)
	meanavg = 0.f;
 8006024:	6011      	str	r1, [r2, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8006026:	4a51      	ldr	r2, [pc, #324]	; (800616c <main+0x9e4>)
 8006028:	4951      	ldr	r1, [pc, #324]	; (8006170 <main+0x9e8>)
	os_time = 0;
 800602a:	601c      	str	r4, [r3, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 800602c:	6011      	str	r1, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 800602e:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
	Muted   = false;
 8006032:	4a50      	ldr	r2, [pc, #320]	; (8006174 <main+0x9ec>)
	AGC_decay[Fast] = 0.9995f;
 8006034:	4b50      	ldr	r3, [pc, #320]	; (8006178 <main+0x9f0>)
	Muted   = false;
 8006036:	7014      	strb	r4, [r2, #0]
	AMindex  = LSBindex = 1;
 8006038:	4a50      	ldr	r2, [pc, #320]	; (800617c <main+0x9f4>)
 800603a:	8016      	strh	r6, [r2, #0]
 800603c:	4a50      	ldr	r2, [pc, #320]	; (8006180 <main+0x9f8>)
 800603e:	8016      	strh	r6, [r2, #0]
	USBindex = CWindex  = 1;
 8006040:	4a50      	ldr	r2, [pc, #320]	; (8006184 <main+0x9fc>)
 8006042:	8016      	strh	r6, [r2, #0]
 8006044:	4a50      	ldr	r2, [pc, #320]	; (8006188 <main+0xa00>)
 8006046:	8016      	strh	r6, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8006048:	4a50      	ldr	r2, [pc, #320]	; (800618c <main+0xa04>)
 800604a:	6011      	str	r1, [r2, #0]
	agc[AM]  = agc[LSB] = Slow;
 800604c:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
 8006050:	4a4f      	ldr	r2, [pc, #316]	; (8006190 <main+0xa08>)
 8006052:	6011      	str	r1, [r2, #0]
	AGC_decay[Fast] = 0.9995f;
 8006054:	4a4f      	ldr	r2, [pc, #316]	; (8006194 <main+0xa0c>)
 8006056:	601a      	str	r2, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 8006058:	4a4f      	ldr	r2, [pc, #316]	; (8006198 <main+0xa10>)
 800605a:	605a      	str	r2, [r3, #4]
	Hangcount[Fast] = 2;
 800605c:	4b4f      	ldr	r3, [pc, #316]	; (800619c <main+0xa14>)
 800605e:	4a50      	ldr	r2, [pc, #320]	; (80061a0 <main+0xa18>)
 8006060:	601a      	str	r2, [r3, #0]
	AgcThreshold    = 1.92e-4f;
 8006062:	4b50      	ldr	r3, [pc, #320]	; (80061a4 <main+0xa1c>)
 8006064:	4a50      	ldr	r2, [pc, #320]	; (80061a8 <main+0xa20>)
 8006066:	601a      	str	r2, [r3, #0]
	pk = 0.02f;
 8006068:	4a50      	ldr	r2, [pc, #320]	; (80061ac <main+0xa24>)
 800606a:	4b51      	ldr	r3, [pc, #324]	; (80061b0 <main+0xa28>)
 800606c:	601a      	str	r2, [r3, #0]
	HAdc1 = &hadc1;
 800606e:	4b51      	ldr	r3, [pc, #324]	; (80061b4 <main+0xa2c>)
 8006070:	601d      	str	r5, [r3, #0]
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8006072:	f44f 6500 	mov.w	r5, #2048	; 0x800
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8006076:	4b50      	ldr	r3, [pc, #320]	; (80061b8 <main+0xa30>)
 8006078:	603b      	str	r3, [r7, #0]
	CarrierEnable(0);
 800607a:	f7fe fe91 	bl	8004da0 <CarrierEnable>
	TXSwitch(0);
 800607e:	4620      	mov	r0, r4
 8006080:	f7fe fe2a 	bl	8004cd8 <TXSwitch>
	__HAL_RCC_PLL2_DISABLE();
 8006084:	4b4d      	ldr	r3, [pc, #308]	; (80061bc <main+0xa34>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8006086:	221a      	movs	r2, #26
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8006088:	ed97 7a00 	vldr	s14, [r7]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800608c:	494c      	ldr	r1, [pc, #304]	; (80061c0 <main+0xa38>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 800608e:	9203      	str	r2, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8006090:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	__HAL_RCC_PLL2_DISABLE();
 8006094:	681a      	ldr	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8006096:	eddf 6a4b 	vldr	s13, [pc, #300]	; 80061c4 <main+0xa3c>
	__HAL_RCC_PLL2_DISABLE();
 800609a:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
	CWThreshold = 0.01;
 800609e:	484a      	ldr	r0, [pc, #296]	; (80061c8 <main+0xa40>)
	__HAL_RCC_PLL2_DISABLE();
 80060a0:	601a      	str	r2, [r3, #0]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80060a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80060a4:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 80060a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80060ac:	ed9f 5b1c 	vldr	d5, [pc, #112]	; 8006120 <main+0x998>
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80060b0:	629a      	str	r2, [r3, #40]	; 0x28
 80060b2:	9a03      	ldr	r2, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80060b4:	ee27 7b05 	vmul.f64	d7, d7, d5
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80060b8:	3a01      	subs	r2, #1
 80060ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060be:	4311      	orrs	r1, r2
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80060c0:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80060c4:	6399      	str	r1, [r3, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 80060c6:	681a      	ldr	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80060c8:	ee67 7a26 	vmul.f32	s15, s14, s13
	__HAL_RCC_PLL2_ENABLE();
 80060cc:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80060d0:	601a      	str	r2, [r3, #0]
	CWThreshold = 0.01;
 80060d2:	4a3e      	ldr	r2, [pc, #248]	; (80061cc <main+0xa44>)
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80060d4:	4b3e      	ldr	r3, [pc, #248]	; (80061d0 <main+0xa48>)
	CWThreshold = 0.01;
 80060d6:	6002      	str	r2, [r0, #0]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80060d8:	ed87 7a00 	vstr	s14, [r7]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80060dc:	edc3 7a00 	vstr	s15, [r3]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 80060e0:	f7fc feec 	bl	8002ebc <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 80060e4:	493b      	ldr	r1, [pc, #236]	; (80061d4 <main+0xa4c>)
 80060e6:	2204      	movs	r2, #4
 80060e8:	4f3b      	ldr	r7, [pc, #236]	; (80061d8 <main+0xa50>)
 80060ea:	4b3c      	ldr	r3, [pc, #240]	; (80061dc <main+0xa54>)
 80060ec:	483c      	ldr	r0, [pc, #240]	; (80061e0 <main+0xa58>)
 80060ee:	e9cd 1500 	strd	r1, r5, [sp]
 80060f2:	2140      	movs	r1, #64	; 0x40
 80060f4:	f7fb f9e0 	bl	80014b8 <arm_fir_decimate_init_f32>
 80060f8:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 80060fa:	b100      	cbz	r0, 80060fe <main+0x976>
 80060fc:	e7fe      	b.n	80060fc <main+0x974>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 80060fe:	4a39      	ldr	r2, [pc, #228]	; (80061e4 <main+0xa5c>)
 8006100:	2140      	movs	r1, #64	; 0x40
 8006102:	4b36      	ldr	r3, [pc, #216]	; (80061dc <main+0xa54>)
 8006104:	4838      	ldr	r0, [pc, #224]	; (80061e8 <main+0xa60>)
 8006106:	e9cd 2500 	strd	r2, r5, [sp]
 800610a:	2204      	movs	r2, #4
 800610c:	f7fb f9d4 	bl	80014b8 <arm_fir_decimate_init_f32>
 8006110:	4604      	mov	r4, r0
 8006112:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 8006114:	2800      	cmp	r0, #0
 8006116:	d06d      	beq.n	80061f4 <main+0xa6c>
 8006118:	e7fe      	b.n	8006118 <main+0x990>
 800611a:	bf00      	nop
 800611c:	f3af 8000 	nop.w
 8006120:	8f04fefd 	.word	0x8f04fefd
 8006124:	3feffff9 	.word	0x3feffff9
 8006128:	2400a568 	.word	0x2400a568
 800612c:	2400aa74 	.word	0x2400aa74
 8006130:	2400a3c4 	.word	0x2400a3c4
 8006134:	58026000 	.word	0x58026000
 8006138:	cb840000 	.word	0xcb840000
 800613c:	cfb80000 	.word	0xcfb80000
 8006140:	e000ed00 	.word	0xe000ed00
 8006144:	2400a2fc 	.word	0x2400a2fc
 8006148:	2400a360 	.word	0x2400a360
 800614c:	24006150 	.word	0x24006150
 8006150:	2400ab58 	.word	0x2400ab58
 8006154:	24006148 	.word	0x24006148
 8006158:	3dcccccd 	.word	0x3dcccccd
 800615c:	24007af4 	.word	0x24007af4
 8006160:	44228000 	.word	0x44228000
 8006164:	2400ace0 	.word	0x2400ace0
 8006168:	2400b010 	.word	0x2400b010
 800616c:	24006144 	.word	0x24006144
 8006170:	3f7cac08 	.word	0x3f7cac08
 8006174:	2400613c 	.word	0x2400613c
 8006178:	240006c4 	.word	0x240006c4
 800617c:	2400612c 	.word	0x2400612c
 8006180:	240006cc 	.word	0x240006cc
 8006184:	24000ee8 	.word	0x24000ee8
 8006188:	240061bc 	.word	0x240061bc
 800618c:	24007aec 	.word	0x24007aec
 8006190:	24007ae0 	.word	0x24007ae0
 8006194:	3f7fdf3b 	.word	0x3f7fdf3b
 8006198:	3f7ffcb9 	.word	0x3f7ffcb9
 800619c:	24005118 	.word	0x24005118
 80061a0:	001e0002 	.word	0x001e0002
 80061a4:	240006d0 	.word	0x240006d0
 80061a8:	3949539c 	.word	0x3949539c
 80061ac:	3ca3d70a 	.word	0x3ca3d70a
 80061b0:	2400b014 	.word	0x2400b014
 80061b4:	24005114 	.word	0x24005114
 80061b8:	4af42400 	.word	0x4af42400
 80061bc:	58024400 	.word	0x58024400
 80061c0:	01012e00 	.word	0x01012e00
 80061c4:	3b800000 	.word	0x3b800000
 80061c8:	24000ee4 	.word	0x24000ee4
 80061cc:	3c23d70a 	.word	0x3c23d70a
 80061d0:	24000ee0 	.word	0x24000ee0
 80061d4:	24003000 	.word	0x24003000
 80061d8:	24007ae4 	.word	0x24007ae4
 80061dc:	24000210 	.word	0x24000210
 80061e0:	24006164 	.word	0x24006164
 80061e4:	24000f04 	.word	0x24000f04
 80061e8:	24006158 	.word	0x24006158
 80061ec:	40080000 	.word	0x40080000
 80061f0:	40001c00 	.word	0x40001c00
	Load_Presets();
 80061f4:	f7fb fc1a 	bl	8001a2c <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 80061f8:	4630      	mov	r0, r6
 80061fa:	f7fb fced 	bl	8001bd8 <Tune_Preset>
	keyerState = IDLE;
 80061fe:	4a27      	ldr	r2, [pc, #156]	; (800629c <main+0xb14>)
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 8006200:	4b27      	ldr	r3, [pc, #156]	; (80062a0 <main+0xb18>)
	keyer_speed = 15;
 8006202:	200f      	movs	r0, #15
	keyerState = IDLE;
 8006204:	7014      	strb	r4, [r2, #0]
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 8006206:	2210      	movs	r2, #16
 8006208:	701a      	strb	r2, [r3, #0]
	keyer_speed = 15;
 800620a:	4b26      	ldr	r3, [pc, #152]	; (80062a4 <main+0xb1c>)
 800620c:	6018      	str	r0, [r3, #0]
	loadWPM(keyer_speed);        // Fix speed at 15 WPM
 800620e:	f7fb f96d 	bl	80014ec <loadWPM>
	keyer_mode = 1; //->  iambic
 8006212:	4a25      	ldr	r2, [pc, #148]	; (80062a8 <main+0xb20>)
	txdelay = 10;
 8006214:	200a      	movs	r0, #10
	if (!DisableDisplay)
 8006216:	4b25      	ldr	r3, [pc, #148]	; (80062ac <main+0xb24>)
	keyer_mode = 1; //->  iambic
 8006218:	7016      	strb	r6, [r2, #0]
	keyer_swap = 0; //->  DI/DAH
 800621a:	4a25      	ldr	r2, [pc, #148]	; (80062b0 <main+0xb28>)
	txdelay = 10;
 800621c:	4925      	ldr	r1, [pc, #148]	; (80062b4 <main+0xb2c>)
	keyer_swap = 0; //->  DI/DAH
 800621e:	7014      	strb	r4, [r2, #0]
	if (!DisableDisplay)
 8006220:	781b      	ldrb	r3, [r3, #0]
	TxPowerOut = MID_POWER_OUT;
 8006222:	4a25      	ldr	r2, [pc, #148]	; (80062b8 <main+0xb30>)
	txdelay = 10;
 8006224:	7008      	strb	r0, [r1, #0]
	TxPowerOut = MID_POWER_OUT;
 8006226:	6015      	str	r5, [r2, #0]
	if (!DisableDisplay)
 8006228:	b90b      	cbnz	r3, 800622e <main+0xaa6>
 800622a:	f7fd ffbf 	bl	80041ac <DisplayStatus.part.0>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 800622e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006232:	4922      	ldr	r1, [pc, #136]	; (80062bc <main+0xb34>)
 8006234:	4822      	ldr	r0, [pc, #136]	; (80062c0 <main+0xb38>)
 8006236:	f001 ffdd 	bl	80081f4 <HAL_ADCEx_MultiModeStart_DMA>
 800623a:	bb68      	cbnz	r0, 8006298 <main+0xb10>
	if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK)
 800623c:	4821      	ldr	r0, [pc, #132]	; (80062c4 <main+0xb3c>)
 800623e:	f006 fb35 	bl	800c8ac <HAL_TIM_Base_Start_IT>
 8006242:	4604      	mov	r4, r0
 8006244:	bb40      	cbnz	r0, 8006298 <main+0xb10>
	HAL_TIM_Base_Start(&htim6);
 8006246:	4820      	ldr	r0, [pc, #128]	; (80062c8 <main+0xb40>)
 8006248:	f006 fad8 	bl	800c7fc <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim2);
 800624c:	481f      	ldr	r0, [pc, #124]	; (80062cc <main+0xb44>)
 800624e:	f006 fad5 	bl	800c7fc <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8006252:	4621      	mov	r1, r4
 8006254:	481e      	ldr	r0, [pc, #120]	; (80062d0 <main+0xb48>)
 8006256:	f002 f9d5 	bl	8008604 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 800625a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800625e:	4a1d      	ldr	r2, [pc, #116]	; (80062d4 <main+0xb4c>)
 8006260:	4621      	mov	r1, r4
 8006262:	481b      	ldr	r0, [pc, #108]	; (80062d0 <main+0xb48>)
 8006264:	9400      	str	r4, [sp, #0]
 8006266:	f002 fa01 	bl	800866c <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 800626a:	4620      	mov	r0, r4
 800626c:	f000 fdc2 	bl	8006df4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8006270:	2110      	movs	r1, #16
 8006272:	4817      	ldr	r0, [pc, #92]	; (80062d0 <main+0xb48>)
 8006274:	f002 f9c6 	bl	8008604 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias
 8006278:	4623      	mov	r3, r4
 800627a:	4622      	mov	r2, r4
 800627c:	2110      	movs	r1, #16
 800627e:	4814      	ldr	r0, [pc, #80]	; (80062d0 <main+0xb48>)
 8006280:	f002 fa80 	bl	8008784 <HAL_DAC_SetValue>
	if (HAL_TIM_Base_Start_IT(&htim13) != HAL_OK)
 8006284:	4814      	ldr	r0, [pc, #80]	; (80062d8 <main+0xb50>)
 8006286:	f006 fb11 	bl	800c8ac <HAL_TIM_Base_Start_IT>
 800628a:	b928      	cbnz	r0, 8006298 <main+0xb10>
		UserInput();
 800628c:	f7fe feb4 	bl	8004ff8 <UserInput>
		HAL_Delay(50);
 8006290:	2032      	movs	r0, #50	; 0x32
 8006292:	f000 fd97 	bl	8006dc4 <HAL_Delay>
	while (1)
 8006296:	e7f9      	b.n	800628c <main+0xb04>
    Error_Handler();
 8006298:	f7fe fde0 	bl	8004e5c <Error_Handler>
 800629c:	2400acd1 	.word	0x2400acd1
 80062a0:	2400acd0 	.word	0x2400acd0
 80062a4:	2400acd4 	.word	0x2400acd4
 80062a8:	2400acd2 	.word	0x2400acd2
 80062ac:	24000f00 	.word	0x24000f00
 80062b0:	2400acd8 	.word	0x2400acd8
 80062b4:	2400c7b1 	.word	0x2400c7b1
 80062b8:	240061b4 	.word	0x240061b4
 80062bc:	240072e0 	.word	0x240072e0
 80062c0:	2400a2fc 	.word	0x2400a2fc
 80062c4:	2400abf0 	.word	0x2400abf0
 80062c8:	2400aba4 	.word	0x2400aba4
 80062cc:	2400aac0 	.word	0x2400aac0
 80062d0:	2400a42c 	.word	0x2400a42c
 80062d4:	240006e0 	.word	0x240006e0
 80062d8:	2400aa74 	.word	0x2400aa74

080062dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80062dc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062de:	4c14      	ldr	r4, [pc, #80]	; (8006330 <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 80062e0:	2102      	movs	r1, #2
{
 80062e2:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 80062e4:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062e6:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 80062ea:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062ee:	430b      	orrs	r3, r1
 80062f0:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 80062f4:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 80062f8:	400b      	ands	r3, r1
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 80062fe:	f002 f909 	bl	8008514 <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8006302:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8006306:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 8006308:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800630c:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8006310:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8006314:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006318:	9301      	str	r3, [sp, #4]
 800631a:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 800631c:	f000 fd6a 	bl	8006df4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8006320:	f000 fd7c 	bl	8006e1c <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8006324:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006326:	b002      	add	sp, #8
 8006328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 800632c:	f000 bd6c 	b.w	8006e08 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 8006330:	58024400 	.word	0x58024400

08006334 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8006334:	4956      	ldr	r1, [pc, #344]	; (8006490 <HAL_ADC_MspInit+0x15c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006336:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8006338:	6802      	ldr	r2, [r0, #0]
{
 800633a:	b570      	push	{r4, r5, r6, lr}
  if(hadc->Instance==ADC1)
 800633c:	428a      	cmp	r2, r1
{
 800633e:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006340:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8006344:	9308      	str	r3, [sp, #32]
 8006346:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 800634a:	d02d      	beq.n	80063a8 <HAL_ADC_MspInit+0x74>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800634c:	4b51      	ldr	r3, [pc, #324]	; (8006494 <HAL_ADC_MspInit+0x160>)
 800634e:	429a      	cmp	r2, r3
 8006350:	d005      	beq.n	800635e <HAL_ADC_MspInit+0x2a>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 8006352:	4b51      	ldr	r3, [pc, #324]	; (8006498 <HAL_ADC_MspInit+0x164>)
 8006354:	429a      	cmp	r2, r3
 8006356:	f000 8088 	beq.w	800646a <HAL_ADC_MspInit+0x136>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800635a:	b00c      	add	sp, #48	; 0x30
 800635c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 800635e:	4a4f      	ldr	r2, [pc, #316]	; (800649c <HAL_ADC_MspInit+0x168>)
 8006360:	6813      	ldr	r3, [r2, #0]
 8006362:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006364:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8006366:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006368:	d071      	beq.n	800644e <HAL_ADC_MspInit+0x11a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800636a:	4b4d      	ldr	r3, [pc, #308]	; (80064a0 <HAL_ADC_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800636c:	2402      	movs	r4, #2
 800636e:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006370:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006372:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006376:	484b      	ldr	r0, [pc, #300]	; (80064a4 <HAL_ADC_MspInit+0x170>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006378:	f042 0202 	orr.w	r2, r2, #2
 800637c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006380:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006384:	f003 0302 	and.w	r3, r3, #2
 8006388:	9304      	str	r3, [sp, #16]
 800638a:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800638c:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006390:	f003 fdb0 	bl	8009ef4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8006394:	2200      	movs	r2, #0
 8006396:	2012      	movs	r0, #18
 8006398:	4611      	mov	r1, r2
 800639a:	f002 f8bb 	bl	8008514 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800639e:	2012      	movs	r0, #18
 80063a0:	f002 f8f6 	bl	8008590 <HAL_NVIC_EnableIRQ>
}
 80063a4:	b00c      	add	sp, #48	; 0x30
 80063a6:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80063a8:	4a3c      	ldr	r2, [pc, #240]	; (800649c <HAL_ADC_MspInit+0x168>)
 80063aa:	4604      	mov	r4, r0
 80063ac:	6813      	ldr	r3, [r2, #0]
 80063ae:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80063b0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80063b2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80063b4:	d03d      	beq.n	8006432 <HAL_ADC_MspInit+0xfe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063b6:	4b3a      	ldr	r3, [pc, #232]	; (80064a0 <HAL_ADC_MspInit+0x16c>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063b8:	a906      	add	r1, sp, #24
 80063ba:	483a      	ldr	r0, [pc, #232]	; (80064a4 <HAL_ADC_MspInit+0x170>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063bc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    hdma_adc1.Instance = DMA1_Stream0;
 80063c0:	4d39      	ldr	r5, [pc, #228]	; (80064a8 <HAL_ADC_MspInit+0x174>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063c2:	f042 0202 	orr.w	r2, r2, #2
 80063c6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80063ca:	2202      	movs	r2, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80063d0:	f003 0302 	and.w	r3, r3, #2
 80063d4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80063d6:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063d8:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80063da:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063de:	f003 fd89 	bl	8009ef4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 80063e2:	4932      	ldr	r1, [pc, #200]	; (80064ac <HAL_ADC_MspInit+0x178>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80063e4:	2209      	movs	r2, #9
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80063e6:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80063e8:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80063ea:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80063ec:	e9c5 1200 	strd	r1, r2, [r5]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80063f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80063f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80063f8:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80063fc:	e9c5 1204 	strd	r1, r2, [r5, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006400:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006404:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006408:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800640c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006410:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006412:	f002 fbd7 	bl	8008bc4 <HAL_DMA_Init>
 8006416:	2800      	cmp	r0, #0
 8006418:	d137      	bne.n	800648a <HAL_ADC_MspInit+0x156>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800641a:	2200      	movs	r2, #0
 800641c:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800641e:	64e5      	str	r5, [r4, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8006420:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8006422:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8006424:	f002 f876 	bl	8008514 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8006428:	2012      	movs	r0, #18
 800642a:	f002 f8b1 	bl	8008590 <HAL_NVIC_EnableIRQ>
}
 800642e:	b00c      	add	sp, #48	; 0x30
 8006430:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 8006432:	4b1b      	ldr	r3, [pc, #108]	; (80064a0 <HAL_ADC_MspInit+0x16c>)
 8006434:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006438:	f042 0220 	orr.w	r2, r2, #32
 800643c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8006440:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8006444:	f003 0320 	and.w	r3, r3, #32
 8006448:	9301      	str	r3, [sp, #4]
 800644a:	9b01      	ldr	r3, [sp, #4]
 800644c:	e7b3      	b.n	80063b6 <HAL_ADC_MspInit+0x82>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800644e:	4b14      	ldr	r3, [pc, #80]	; (80064a0 <HAL_ADC_MspInit+0x16c>)
 8006450:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006454:	f042 0220 	orr.w	r2, r2, #32
 8006458:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800645c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8006460:	f003 0320 	and.w	r3, r3, #32
 8006464:	9303      	str	r3, [sp, #12]
 8006466:	9b03      	ldr	r3, [sp, #12]
 8006468:	e77f      	b.n	800636a <HAL_ADC_MspInit+0x36>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800646a:	f5a3 53e0 	sub.w	r3, r3, #7168	; 0x1c00
 800646e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006472:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8006476:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800647a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800647e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006482:	9305      	str	r3, [sp, #20]
 8006484:	9b05      	ldr	r3, [sp, #20]
}
 8006486:	b00c      	add	sp, #48	; 0x30
 8006488:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800648a:	f7fe fce7 	bl	8004e5c <Error_Handler>
 800648e:	e7c4      	b.n	800641a <HAL_ADC_MspInit+0xe6>
 8006490:	40022000 	.word	0x40022000
 8006494:	40022100 	.word	0x40022100
 8006498:	58026000 	.word	0x58026000
 800649c:	2400c7bc 	.word	0x2400c7bc
 80064a0:	58024400 	.word	0x58024400
 80064a4:	58020400 	.word	0x58020400
 80064a8:	2400a440 	.word	0x2400a440
 80064ac:	40020010 	.word	0x40020010

080064b0 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 80064b0:	4b2c      	ldr	r3, [pc, #176]	; (8006564 <HAL_DAC_MspInit+0xb4>)
 80064b2:	6802      	ldr	r2, [r0, #0]
{
 80064b4:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 80064b6:	429a      	cmp	r2, r3
{
 80064b8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064ba:	f04f 0400 	mov.w	r4, #0
 80064be:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80064c2:	9404      	str	r4, [sp, #16]
 80064c4:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 80064c8:	d001      	beq.n	80064ce <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80064ca:	b008      	add	sp, #32
 80064cc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 80064ce:	4b26      	ldr	r3, [pc, #152]	; (8006568 <HAL_DAC_MspInit+0xb8>)
 80064d0:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064d2:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 80064d4:	4e25      	ldr	r6, [pc, #148]	; (800656c <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 80064d6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80064da:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80064de:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80064e2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80064e6:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 80064ea:	9200      	str	r2, [sp, #0]
 80064ec:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80064ee:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80064f2:	f042 0201 	orr.w	r2, r2, #1
 80064f6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80064fa:	2230      	movs	r2, #48	; 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80064fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006506:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006508:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800650a:	4819      	ldr	r0, [pc, #100]	; (8006570 <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800650c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006510:	f003 fcf0 	bl	8009ef4 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8006514:	4a17      	ldr	r2, [pc, #92]	; (8006574 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8006516:	2343      	movs	r3, #67	; 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8006518:	4630      	mov	r0, r6
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 800651a:	6032      	str	r2, [r6, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800651c:	2240      	movs	r2, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 800651e:	6073      	str	r3, [r6, #4]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006520:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006524:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006526:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800652a:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800652c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006530:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006532:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006534:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006536:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800653a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800653e:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8006540:	f002 fb40 	bl	8008bc4 <HAL_DMA_Init>
 8006544:	b958      	cbnz	r0, 800655e <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006546:	2200      	movs	r2, #0
 8006548:	2101      	movs	r1, #1
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800654a:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800654c:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800654e:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006550:	f001 ffe0 	bl	8008514 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006554:	2036      	movs	r0, #54	; 0x36
 8006556:	f002 f81b 	bl	8008590 <HAL_NVIC_EnableIRQ>
}
 800655a:	b008      	add	sp, #32
 800655c:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800655e:	f7fe fc7d 	bl	8004e5c <Error_Handler>
 8006562:	e7f0      	b.n	8006546 <HAL_DAC_MspInit+0x96>
 8006564:	40007400 	.word	0x40007400
 8006568:	58024400 	.word	0x58024400
 800656c:	2400a4b8 	.word	0x2400a4b8
 8006570:	58020000 	.word	0x58020000
 8006574:	40020028 	.word	0x40020028

08006578 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 8006578:	4a1b      	ldr	r2, [pc, #108]	; (80065e8 <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800657a:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 800657c:	6801      	ldr	r1, [r0, #0]
{
 800657e:	b510      	push	{r4, lr}
  if(hlptim->Instance==LPTIM2)
 8006580:	4291      	cmp	r1, r2
{
 8006582:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006584:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006588:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800658c:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 800658e:	d001      	beq.n	8006594 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8006590:	b008      	add	sp, #32
 8006592:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8006594:	4b15      	ldr	r3, [pc, #84]	; (80065ec <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8006596:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006598:	a902      	add	r1, sp, #8
 800659a:	4815      	ldr	r0, [pc, #84]	; (80065f0 <HAL_LPTIM_MspInit+0x78>)
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 800659c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80065a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065a4:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 80065a8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80065ac:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80065b0:	9200      	str	r2, [sp, #0]
 80065b2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065b4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80065b8:	f042 0202 	orr.w	r2, r2, #2
 80065bc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80065c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 80065c4:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065c6:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80065ca:	ed9f 7b05 	vldr	d7, [pc, #20]	; 80065e0 <HAL_LPTIM_MspInit+0x68>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065ce:	9301      	str	r3, [sp, #4]
 80065d0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80065d2:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065d6:	f003 fc8d 	bl	8009ef4 <HAL_GPIO_Init>
}
 80065da:	b008      	add	sp, #32
 80065dc:	bd10      	pop	{r4, pc}
 80065de:	bf00      	nop
 80065e0:	00000400 	.word	0x00000400
 80065e4:	00000002 	.word	0x00000002
 80065e8:	58002400 	.word	0x58002400
 80065ec:	58024400 	.word	0x58024400
 80065f0:	58020400 	.word	0x58020400
 80065f4:	00000000 	.word	0x00000000

080065f8 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM2)
 80065f8:	6803      	ldr	r3, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065fa:	2200      	movs	r2, #0
{
 80065fc:	b510      	push	{r4, lr}
  if(htim_base->Instance==TIM2)
 80065fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8006602:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006604:	e9cd 2206 	strd	r2, r2, [sp, #24]
 8006608:	e9cd 2208 	strd	r2, r2, [sp, #32]
 800660c:	920a      	str	r2, [sp, #40]	; 0x28
  if(htim_base->Instance==TIM2)
 800660e:	d022      	beq.n	8006656 <HAL_TIM_Base_MspInit+0x5e>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8006610:	4945      	ldr	r1, [pc, #276]	; (8006728 <HAL_TIM_Base_MspInit+0x130>)
 8006612:	428b      	cmp	r3, r1
 8006614:	d035      	beq.n	8006682 <HAL_TIM_Base_MspInit+0x8a>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8006616:	4945      	ldr	r1, [pc, #276]	; (800672c <HAL_TIM_Base_MspInit+0x134>)
 8006618:	428b      	cmp	r3, r1
 800661a:	d053      	beq.n	80066c4 <HAL_TIM_Base_MspInit+0xcc>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 800661c:	4944      	ldr	r1, [pc, #272]	; (8006730 <HAL_TIM_Base_MspInit+0x138>)
 800661e:	428b      	cmp	r3, r1
 8006620:	d004      	beq.n	800662c <HAL_TIM_Base_MspInit+0x34>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM13)
 8006622:	4944      	ldr	r1, [pc, #272]	; (8006734 <HAL_TIM_Base_MspInit+0x13c>)
 8006624:	428b      	cmp	r3, r1
 8006626:	d063      	beq.n	80066f0 <HAL_TIM_Base_MspInit+0xf8>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8006628:	b00c      	add	sp, #48	; 0x30
 800662a:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM7_CLK_ENABLE();
 800662c:	4b42      	ldr	r3, [pc, #264]	; (8006738 <HAL_TIM_Base_MspInit+0x140>)
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 800662e:	2101      	movs	r1, #1
 8006630:	2037      	movs	r0, #55	; 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006632:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8006636:	f044 0420 	orr.w	r4, r4, #32
 800663a:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 800663e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006642:	f003 0320 	and.w	r3, r3, #32
 8006646:	9304      	str	r3, [sp, #16]
 8006648:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 800664a:	f001 ff63 	bl	8008514 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800664e:	2037      	movs	r0, #55	; 0x37
 8006650:	f001 ff9e 	bl	8008590 <HAL_NVIC_EnableIRQ>
 8006654:	e7e8      	b.n	8006628 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006656:	4b38      	ldr	r3, [pc, #224]	; (8006738 <HAL_TIM_Base_MspInit+0x140>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8006658:	2104      	movs	r1, #4
 800665a:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 800665c:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8006660:	f044 0401 	orr.w	r4, r4, #1
 8006664:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8006668:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800666c:	f003 0301 	and.w	r3, r3, #1
 8006670:	9300      	str	r3, [sp, #0]
 8006672:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8006674:	f001 ff4e 	bl	8008514 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006678:	201c      	movs	r0, #28
 800667a:	f001 ff89 	bl	8008590 <HAL_NVIC_EnableIRQ>
}
 800667e:	b00c      	add	sp, #48	; 0x30
 8006680:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006682:	4b2d      	ldr	r3, [pc, #180]	; (8006738 <HAL_TIM_Base_MspInit+0x140>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006684:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006686:	a906      	add	r1, sp, #24
 8006688:	482c      	ldr	r0, [pc, #176]	; (800673c <HAL_TIM_Base_MspInit+0x144>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 800668a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800668e:	4322      	orrs	r2, r4
 8006690:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006694:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006698:	4022      	ands	r2, r4
 800669a:	9201      	str	r2, [sp, #4]
 800669c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800669e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80066a2:	4322      	orrs	r2, r4
 80066a4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80066a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80066ac:	940a      	str	r4, [sp, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80066ae:	4023      	ands	r3, r4
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80066b0:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8006720 <HAL_TIM_Base_MspInit+0x128>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80066b4:	9302      	str	r3, [sp, #8]
 80066b6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80066b8:	ed8d 7b06 	vstr	d7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066bc:	f003 fc1a 	bl	8009ef4 <HAL_GPIO_Init>
}
 80066c0:	b00c      	add	sp, #48	; 0x30
 80066c2:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM6_CLK_ENABLE();
 80066c4:	4b1c      	ldr	r3, [pc, #112]	; (8006738 <HAL_TIM_Base_MspInit+0x140>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80066c6:	2101      	movs	r1, #1
 80066c8:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 80066ca:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 80066ce:	f044 0410 	orr.w	r4, r4, #16
 80066d2:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 80066d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80066da:	f003 0310 	and.w	r3, r3, #16
 80066de:	9303      	str	r3, [sp, #12]
 80066e0:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80066e2:	f001 ff17 	bl	8008514 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80066e6:	2036      	movs	r0, #54	; 0x36
 80066e8:	f001 ff52 	bl	8008590 <HAL_NVIC_EnableIRQ>
}
 80066ec:	b00c      	add	sp, #48	; 0x30
 80066ee:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM13_CLK_ENABLE();
 80066f0:	4b11      	ldr	r3, [pc, #68]	; (8006738 <HAL_TIM_Base_MspInit+0x140>)
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80066f2:	202c      	movs	r0, #44	; 0x2c
 80066f4:	4611      	mov	r1, r2
    __HAL_RCC_TIM13_CLK_ENABLE();
 80066f6:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 80066fa:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80066fe:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8006702:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800670a:	9305      	str	r3, [sp, #20]
 800670c:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800670e:	f001 ff01 	bl	8008514 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8006712:	202c      	movs	r0, #44	; 0x2c
 8006714:	f001 ff3c 	bl	8008590 <HAL_NVIC_EnableIRQ>
}
 8006718:	e786      	b.n	8006628 <HAL_TIM_Base_MspInit+0x30>
 800671a:	bf00      	nop
 800671c:	f3af 8000 	nop.w
 8006720:	00000010 	.word	0x00000010
 8006724:	00000002 	.word	0x00000002
 8006728:	40000400 	.word	0x40000400
 800672c:	40001000 	.word	0x40001000
 8006730:	40001400 	.word	0x40001400
 8006734:	40001c00 	.word	0x40001c00
 8006738:	58024400 	.word	0x58024400
 800673c:	58020400 	.word	0x58020400

08006740 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 8006740:	4a1d      	ldr	r2, [pc, #116]	; (80067b8 <HAL_TIM_Encoder_MspInit+0x78>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006742:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 8006744:	6801      	ldr	r1, [r0, #0]
{
 8006746:	b500      	push	{lr}
  if(htim_encoder->Instance==TIM4)
 8006748:	4291      	cmp	r1, r2
{
 800674a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800674c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006750:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8006754:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 8006756:	d002      	beq.n	800675e <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006758:	b009      	add	sp, #36	; 0x24
 800675a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 800675e:	4b17      	ldr	r3, [pc, #92]	; (80067bc <HAL_TIM_Encoder_MspInit+0x7c>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006760:	2001      	movs	r0, #1
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006762:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006764:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006768:	f042 0204 	orr.w	r2, r2, #4
 800676c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006770:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006774:	f002 0204 	and.w	r2, r2, #4
 8006778:	9200      	str	r2, [sp, #0]
 800677a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800677c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006780:	f042 0208 	orr.w	r2, r2, #8
 8006784:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006788:	2202      	movs	r2, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800678a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800678e:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006790:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006794:	480a      	ldr	r0, [pc, #40]	; (80067c0 <HAL_TIM_Encoder_MspInit+0x80>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006796:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006798:	9301      	str	r3, [sp, #4]
 800679a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800679c:	ed9f 7b04 	vldr	d7, [pc, #16]	; 80067b0 <HAL_TIM_Encoder_MspInit+0x70>
 80067a0:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80067a4:	f003 fba6 	bl	8009ef4 <HAL_GPIO_Init>
}
 80067a8:	b009      	add	sp, #36	; 0x24
 80067aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80067ae:	bf00      	nop
 80067b0:	00003000 	.word	0x00003000
 80067b4:	00000002 	.word	0x00000002
 80067b8:	40000800 	.word	0x40000800
 80067bc:	58024400 	.word	0x58024400
 80067c0:	58020c00 	.word	0x58020c00

080067c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80067c4:	b5d0      	push	{r4, r6, r7, lr}
 80067c6:	b0ba      	sub	sp, #232	; 0xe8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067c8:	2100      	movs	r1, #0
{
 80067ca:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80067cc:	22c0      	movs	r2, #192	; 0xc0
 80067ce:	a80a      	add	r0, sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067d0:	9108      	str	r1, [sp, #32]
 80067d2:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80067d6:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80067da:	f00b fa2b 	bl	8011c34 <memset>
  if(huart->Instance==USART3)
 80067de:	4b2e      	ldr	r3, [pc, #184]	; (8006898 <HAL_UART_MspInit+0xd4>)
 80067e0:	6822      	ldr	r2, [r4, #0]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d001      	beq.n	80067ea <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80067e6:	b03a      	add	sp, #232	; 0xe8
 80067e8:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80067ea:	2202      	movs	r2, #2
 80067ec:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80067ee:	a80a      	add	r0, sp, #40	; 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80067f0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80067f4:	f004 fd72 	bl	800b2dc <HAL_RCCEx_PeriphCLKConfig>
 80067f8:	2800      	cmp	r0, #0
 80067fa:	d149      	bne.n	8006890 <HAL_UART_MspInit+0xcc>
    __HAL_RCC_USART3_CLK_ENABLE();
 80067fc:	4b27      	ldr	r3, [pc, #156]	; (800689c <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80067fe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006802:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006804:	2407      	movs	r4, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 8006806:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800680a:	2600      	movs	r6, #0
 800680c:	2700      	movs	r7, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 800680e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006812:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006816:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800681a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800681e:	9201      	str	r2, [sp, #4]
 8006820:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006822:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006826:	f042 0202 	orr.w	r2, r2, #2
 800682a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800682e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006832:	f002 0202 	and.w	r2, r2, #2
 8006836:	9202      	str	r2, [sp, #8]
 8006838:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800683a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800683e:	f042 0208 	orr.w	r2, r2, #8
 8006842:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006846:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800684a:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800684c:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006850:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006854:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006856:	a904      	add	r1, sp, #16
 8006858:	4811      	ldr	r0, [pc, #68]	; (80068a0 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800685a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800685c:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006860:	f003 fb48 	bl	8009ef4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006864:	2302      	movs	r3, #2
 8006866:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800686a:	a904      	add	r1, sp, #16
 800686c:	480d      	ldr	r0, [pc, #52]	; (80068a4 <HAL_UART_MspInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800686e:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006870:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006874:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006878:	f003 fb3c 	bl	8009ef4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800687c:	2200      	movs	r2, #0
 800687e:	2101      	movs	r1, #1
 8006880:	2027      	movs	r0, #39	; 0x27
 8006882:	f001 fe47 	bl	8008514 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006886:	2027      	movs	r0, #39	; 0x27
 8006888:	f001 fe82 	bl	8008590 <HAL_NVIC_EnableIRQ>
}
 800688c:	b03a      	add	sp, #232	; 0xe8
 800688e:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 8006890:	f7fe fae4 	bl	8004e5c <Error_Handler>
 8006894:	e7b2      	b.n	80067fc <HAL_UART_MspInit+0x38>
 8006896:	bf00      	nop
 8006898:	40004800 	.word	0x40004800
 800689c:	58024400 	.word	0x58024400
 80068a0:	58020400 	.word	0x58020400
 80068a4:	58020c00 	.word	0x58020c00

080068a8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80068a8:	b510      	push	{r4, lr}
 80068aa:	b0b8      	sub	sp, #224	; 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068ac:	2100      	movs	r1, #0
{
 80068ae:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80068b0:	22c0      	movs	r2, #192	; 0xc0
 80068b2:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068b4:	9106      	str	r1, [sp, #24]
 80068b6:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80068ba:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80068be:	f00b f9b9 	bl	8011c34 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80068c2:	4b27      	ldr	r3, [pc, #156]	; (8006960 <HAL_PCD_MspInit+0xb8>)
 80068c4:	6822      	ldr	r2, [r4, #0]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d001      	beq.n	80068ce <HAL_PCD_MspInit+0x26>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80068ca:	b038      	add	sp, #224	; 0xe0
 80068cc:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80068ce:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8006950 <HAL_PCD_MspInit+0xa8>
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80068d2:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80068d6:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80068d8:	ed8d 7b08 	vstr	d7, [sp, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80068dc:	932a      	str	r3, [sp, #168]	; 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80068de:	f004 fcfd 	bl	800b2dc <HAL_RCCEx_PeriphCLKConfig>
 80068e2:	bb90      	cbnz	r0, 800694a <HAL_PCD_MspInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80068e4:	4c1f      	ldr	r4, [pc, #124]	; (8006964 <HAL_PCD_MspInit+0xbc>)
    HAL_PWREx_EnableUSBVoltageDetector();
 80068e6:	f003 fd9b 	bl	800a420 <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80068ea:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068ec:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80068ee:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068f2:	481d      	ldr	r0, [pc, #116]	; (8006968 <HAL_PCD_MspInit+0xc0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80068f4:	f043 0301 	orr.w	r3, r3, #1
 80068f8:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80068fc:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8006900:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006902:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006904:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006908:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8006958 <HAL_PCD_MspInit+0xb0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800690c:	9300      	str	r3, [sp, #0]
 800690e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006910:	2300      	movs	r3, #0
 8006912:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006916:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800691a:	f003 faeb 	bl	8009ef4 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800691e:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006922:	2200      	movs	r2, #0
 8006924:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006926:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800692a:	4611      	mov	r1, r2
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800692c:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8006930:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8006934:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006938:	9301      	str	r3, [sp, #4]
 800693a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800693c:	f001 fdea 	bl	8008514 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8006940:	2065      	movs	r0, #101	; 0x65
 8006942:	f001 fe25 	bl	8008590 <HAL_NVIC_EnableIRQ>
}
 8006946:	b038      	add	sp, #224	; 0xe0
 8006948:	bd10      	pop	{r4, pc}
      Error_Handler();
 800694a:	f7fe fa87 	bl	8004e5c <Error_Handler>
 800694e:	e7c9      	b.n	80068e4 <HAL_PCD_MspInit+0x3c>
 8006950:	00040000 	.word	0x00040000
 8006954:	00000000 	.word	0x00000000
 8006958:	00001800 	.word	0x00001800
 800695c:	00000002 	.word	0x00000002
 8006960:	40080000 	.word	0x40080000
 8006964:	58024400 	.word	0x58024400
 8006968:	58020000 	.word	0x58020000

0800696c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop

08006970 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006970:	e7fe      	b.n	8006970 <HardFault_Handler>
 8006972:	bf00      	nop

08006974 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006974:	e7fe      	b.n	8006974 <MemManage_Handler>
 8006976:	bf00      	nop

08006978 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006978:	e7fe      	b.n	8006978 <BusFault_Handler>
 800697a:	bf00      	nop

0800697c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800697c:	e7fe      	b.n	800697c <UsageFault_Handler>
 800697e:	bf00      	nop

08006980 <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 8006980:	f000 b9b6 	b.w	8006cf0 <ADC3_IRQHandler>

08006984 <DebugMon_Handler>:
 8006984:	4770      	bx	lr
 8006986:	bf00      	nop

08006988 <PendSV_Handler>:
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop

0800698c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800698c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
	extern uint32_t SystemSeconds, SystemMinutes;
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800698e:	f000 fa07 	bl	8006da0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	if ((uwTick % 1000) == 0)
 8006992:	4b0d      	ldr	r3, [pc, #52]	; (80069c8 <SysTick_Handler+0x3c>)
 8006994:	490d      	ldr	r1, [pc, #52]	; (80069cc <SysTick_Handler+0x40>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a0d      	ldr	r2, [pc, #52]	; (80069d0 <SysTick_Handler+0x44>)
 800699a:	fb01 f303 	mul.w	r3, r1, r3
 800699e:	ebb2 0ff3 	cmp.w	r2, r3, ror #3
 80069a2:	d310      	bcc.n	80069c6 <SysTick_Handler+0x3a>
	{
		SystemSeconds++;
 80069a4:	490b      	ldr	r1, [pc, #44]	; (80069d4 <SysTick_Handler+0x48>)
 80069a6:	4a0c      	ldr	r2, [pc, #48]	; (80069d8 <SysTick_Handler+0x4c>)
 80069a8:	680b      	ldr	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 80069aa:	480c      	ldr	r0, [pc, #48]	; (80069dc <SysTick_Handler+0x50>)
		SystemSeconds++;
 80069ac:	3301      	adds	r3, #1
 80069ae:	fb03 f202 	mul.w	r2, r3, r2
 80069b2:	600b      	str	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 80069b4:	ebb0 0fb2 	cmp.w	r0, r2, ror #2
 80069b8:	d305      	bcc.n	80069c6 <SysTick_Handler+0x3a>
		{
			SystemMinutes++;
 80069ba:	4a09      	ldr	r2, [pc, #36]	; (80069e0 <SysTick_Handler+0x54>)
			SystemSeconds = 0;
 80069bc:	2000      	movs	r0, #0
			SystemMinutes++;
 80069be:	6813      	ldr	r3, [r2, #0]
			SystemSeconds = 0;
 80069c0:	6008      	str	r0, [r1, #0]
			SystemMinutes++;
 80069c2:	3301      	adds	r3, #1
 80069c4:	6013      	str	r3, [r2, #0]
		}
	}

  /* USER CODE END SysTick_IRQn 1 */
}
 80069c6:	bd08      	pop	{r3, pc}
 80069c8:	2400c804 	.word	0x2400c804
 80069cc:	26e978d5 	.word	0x26e978d5
 80069d0:	00418937 	.word	0x00418937
 80069d4:	240061a0 	.word	0x240061a0
 80069d8:	eeeeeeef 	.word	0xeeeeeeef
 80069dc:	04444444 	.word	0x04444444
 80069e0:	2400619c 	.word	0x2400619c

080069e4 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TinyUSB_Pin);
 80069e4:	2001      	movs	r0, #1
 80069e6:	f003 bbc9 	b.w	800a17c <HAL_GPIO_EXTI_IRQHandler>
 80069ea:	bf00      	nop

080069ec <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80069ec:	4801      	ldr	r0, [pc, #4]	; (80069f4 <DMA1_Stream0_IRQHandler+0x8>)
 80069ee:	f002 bf31 	b.w	8009854 <HAL_DMA_IRQHandler>
 80069f2:	bf00      	nop
 80069f4:	2400a440 	.word	0x2400a440

080069f8 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80069f8:	4801      	ldr	r0, [pc, #4]	; (8006a00 <DMA1_Stream1_IRQHandler+0x8>)
 80069fa:	f002 bf2b 	b.w	8009854 <HAL_DMA_IRQHandler>
 80069fe:	bf00      	nop
 8006a00:	2400a4b8 	.word	0x2400a4b8

08006a04 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8006a04:	4804      	ldr	r0, [pc, #16]	; (8006a18 <ADC_IRQHandler+0x14>)
{
 8006a06:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 8006a08:	f000 fab8 	bl	8006f7c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8006a0c:	4803      	ldr	r0, [pc, #12]	; (8006a1c <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8006a0e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 8006a12:	f000 bab3 	b.w	8006f7c <HAL_ADC_IRQHandler>
 8006a16:	bf00      	nop
 8006a18:	2400a2fc 	.word	0x2400a2fc
 8006a1c:	2400a360 	.word	0x2400a360

08006a20 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006a20:	4801      	ldr	r0, [pc, #4]	; (8006a28 <TIM2_IRQHandler+0x8>)
 8006a22:	f006 bb4d 	b.w	800d0c0 <HAL_TIM_IRQHandler>
 8006a26:	bf00      	nop
 8006a28:	2400aac0 	.word	0x2400aac0

08006a2c <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006a2c:	4801      	ldr	r0, [pc, #4]	; (8006a34 <USART3_IRQHandler+0x8>)
 8006a2e:	f006 bc6f 	b.w	800d310 <HAL_UART_IRQHandler>
 8006a32:	bf00      	nop
 8006a34:	2400ac3c 	.word	0x2400ac3c

08006a38 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
HAL_GPIO_EXTI_IRQHandler(SwInt1_Pin);
 8006a38:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006a3c:	f003 bb9e 	b.w	800a17c <HAL_GPIO_EXTI_IRQHandler>

08006a40 <TIM8_UP_TIM13_IRQHandler>:
void TIM8_UP_TIM13_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8006a40:	4801      	ldr	r0, [pc, #4]	; (8006a48 <TIM8_UP_TIM13_IRQHandler+0x8>)
 8006a42:	f006 bb3d 	b.w	800d0c0 <HAL_TIM_IRQHandler>
 8006a46:	bf00      	nop
 8006a48:	2400aa74 	.word	0x2400aa74

08006a4c <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8006a4c:	4804      	ldr	r0, [pc, #16]	; (8006a60 <TIM6_DAC_IRQHandler+0x14>)
{
 8006a4e:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 8006a50:	f001 fece 	bl	80087f0 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8006a54:	4803      	ldr	r0, [pc, #12]	; (8006a64 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006a56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8006a5a:	f006 bb31 	b.w	800d0c0 <HAL_TIM_IRQHandler>
 8006a5e:	bf00      	nop
 8006a60:	2400a42c 	.word	0x2400a42c
 8006a64:	2400aba4 	.word	0x2400aba4

08006a68 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006a68:	4801      	ldr	r0, [pc, #4]	; (8006a70 <TIM7_IRQHandler+0x8>)
 8006a6a:	f006 bb29 	b.w	800d0c0 <HAL_TIM_IRQHandler>
 8006a6e:	bf00      	nop
 8006a70:	2400abf0 	.word	0x2400abf0

08006a74 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8006a74:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(BOARD_DEVICE_RHPORT_NUM);
 8006a76:	2000      	movs	r0, #0
 8006a78:	f00a fc22 	bl	80112c0 <dcd_int_handler>
	__HAL_GPIO_EXTI_GENERATE_SWIT(GPIO_PIN_0);  // Triggers a lower priority ISR
 8006a7c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006a80:	6893      	ldr	r3, [r2, #8]
 8006a82:	f043 0301 	orr.w	r3, r3, #1
 8006a86:	6093      	str	r3, [r2, #8]
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8006a88:	bd08      	pop	{r3, pc}
 8006a8a:	bf00      	nop

08006a8c <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8006a8c:	2001      	movs	r0, #1
 8006a8e:	4770      	bx	lr

08006a90 <_kill>:

int _kill(int pid, int sig)
{
 8006a90:	b508      	push	{r3, lr}
	errno = EINVAL;
 8006a92:	f00b f885 	bl	8011ba0 <__errno>
 8006a96:	2216      	movs	r2, #22
 8006a98:	4603      	mov	r3, r0
	return -1;
}
 8006a9a:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8006a9e:	601a      	str	r2, [r3, #0]
}
 8006aa0:	bd08      	pop	{r3, pc}
 8006aa2:	bf00      	nop

08006aa4 <_exit>:

void _exit (int status)
{
 8006aa4:	b508      	push	{r3, lr}
	errno = EINVAL;
 8006aa6:	f00b f87b 	bl	8011ba0 <__errno>
 8006aaa:	2316      	movs	r3, #22
 8006aac:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8006aae:	e7fe      	b.n	8006aae <_exit+0xa>

08006ab0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006ab0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ab2:	1e16      	subs	r6, r2, #0
 8006ab4:	dd07      	ble.n	8006ac6 <_read+0x16>
 8006ab6:	460c      	mov	r4, r1
 8006ab8:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8006aba:	f3af 8000 	nop.w
 8006abe:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ac2:	42a5      	cmp	r5, r4
 8006ac4:	d1f9      	bne.n	8006aba <_read+0xa>
	}

return len;
}
 8006ac6:	4630      	mov	r0, r6
 8006ac8:	bd70      	pop	{r4, r5, r6, pc}
 8006aca:	bf00      	nop

08006acc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006acc:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ace:	1e16      	subs	r6, r2, #0
 8006ad0:	dd07      	ble.n	8006ae2 <_write+0x16>
 8006ad2:	460c      	mov	r4, r1
 8006ad4:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8006ad6:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006ada:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ade:	42ac      	cmp	r4, r5
 8006ae0:	d1f9      	bne.n	8006ad6 <_write+0xa>
	}
	return len;
}
 8006ae2:	4630      	mov	r0, r6
 8006ae4:	bd70      	pop	{r4, r5, r6, pc}
 8006ae6:	bf00      	nop

08006ae8 <_close>:

int _close(int file)
{
	return -1;
}
 8006ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop

08006af0 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8006af0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8006af4:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8006af6:	604b      	str	r3, [r1, #4]
}
 8006af8:	4770      	bx	lr
 8006afa:	bf00      	nop

08006afc <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8006afc:	2001      	movs	r0, #1
 8006afe:	4770      	bx	lr

08006b00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8006b00:	2000      	movs	r0, #0
 8006b02:	4770      	bx	lr

08006b04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006b04:	b538      	push	{r3, r4, r5, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006b06:	4c0d      	ldr	r4, [pc, #52]	; (8006b3c <_sbrk+0x38>)
{
 8006b08:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006b0a:	490d      	ldr	r1, [pc, #52]	; (8006b40 <_sbrk+0x3c>)
 8006b0c:	4d0d      	ldr	r5, [pc, #52]	; (8006b44 <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 8006b0e:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006b10:	1b49      	subs	r1, r1, r5
  if (NULL == __sbrk_heap_end)
 8006b12:	b12a      	cbz	r2, 8006b20 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006b14:	4413      	add	r3, r2
 8006b16:	428b      	cmp	r3, r1
 8006b18:	d808      	bhi.n	8006b2c <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8006b1a:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 8006b1c:	6023      	str	r3, [r4, #0]
}
 8006b1e:	bd38      	pop	{r3, r4, r5, pc}
    __sbrk_heap_end = &_end;
 8006b20:	4809      	ldr	r0, [pc, #36]	; (8006b48 <_sbrk+0x44>)
 8006b22:	4602      	mov	r2, r0
 8006b24:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8006b26:	4413      	add	r3, r2
 8006b28:	428b      	cmp	r3, r1
 8006b2a:	d9f6      	bls.n	8006b1a <_sbrk+0x16>
    errno = ENOMEM;
 8006b2c:	f00b f838 	bl	8011ba0 <__errno>
 8006b30:	230c      	movs	r3, #12
    return (void *)-1;
 8006b32:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8006b36:	6003      	str	r3, [r0, #0]
}
 8006b38:	4610      	mov	r0, r2
 8006b3a:	bd38      	pop	{r3, r4, r5, pc}
 8006b3c:	2400c7c0 	.word	0x2400c7c0
 8006b40:	24080000 	.word	0x24080000
 8006b44:	00000620 	.word	0x00000620
 8006b48:	2400d560 	.word	0x2400d560

08006b4c <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006b4c:	4929      	ldr	r1, [pc, #164]	; (8006bf4 <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006b4e:	4a2a      	ldr	r2, [pc, #168]	; (8006bf8 <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006b50:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006b54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8006b58:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006b5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006b5e:	6813      	ldr	r3, [r2, #0]
 8006b60:	f003 030f 	and.w	r3, r3, #15
 8006b64:	2b06      	cmp	r3, #6
 8006b66:	d805      	bhi.n	8006b74 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8006b68:	6813      	ldr	r3, [r2, #0]
 8006b6a:	f023 030f 	bic.w	r3, r3, #15
 8006b6e:	f043 0307 	orr.w	r3, r3, #7
 8006b72:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8006b74:	4b21      	ldr	r3, [pc, #132]	; (8006bfc <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006b76:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8006b78:	4a21      	ldr	r2, [pc, #132]	; (8006c00 <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 8006b7a:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006b7c:	481e      	ldr	r0, [pc, #120]	; (8006bf8 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8006b7e:	f041 0101 	orr.w	r1, r1, #1
 8006b82:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8006b84:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8006b86:	6819      	ldr	r1, [r3, #0]
 8006b88:	400a      	ands	r2, r1
 8006b8a:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006b8c:	6803      	ldr	r3, [r0, #0]
 8006b8e:	071b      	lsls	r3, r3, #28
 8006b90:	d505      	bpl.n	8006b9e <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8006b92:	6803      	ldr	r3, [r0, #0]
 8006b94:	f023 030f 	bic.w	r3, r3, #15
 8006b98:	f043 0307 	orr.w	r3, r3, #7
 8006b9c:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8006b9e:	4b17      	ldr	r3, [pc, #92]	; (8006bfc <SystemInit+0xb0>)
 8006ba0:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8006ba2:	4918      	ldr	r1, [pc, #96]	; (8006c04 <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 8006ba4:	4c18      	ldr	r4, [pc, #96]	; (8006c08 <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 8006ba6:	4819      	ldr	r0, [pc, #100]	; (8006c0c <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 8006ba8:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8006baa:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8006bac:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8006bae:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8006bb0:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8006bb2:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8006bb4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8006bb6:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8006bb8:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8006bba:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8006bbc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006bbe:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006bc0:	4c13      	ldr	r4, [pc, #76]	; (8006c10 <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 8006bc2:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006bc6:	4913      	ldr	r1, [pc, #76]	; (8006c14 <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 8006bc8:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8006bca:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006bcc:	6823      	ldr	r3, [r4, #0]
 8006bce:	4019      	ands	r1, r3
 8006bd0:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8006bd4:	d203      	bcs.n	8006bde <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8006bd6:	4b10      	ldr	r3, [pc, #64]	; (8006c18 <SystemInit+0xcc>)
 8006bd8:	2201      	movs	r2, #1
 8006bda:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8006bde:	490f      	ldr	r1, [pc, #60]	; (8006c1c <SystemInit+0xd0>)
 8006be0:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006be4:	4b03      	ldr	r3, [pc, #12]	; (8006bf4 <SystemInit+0xa8>)
 8006be6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8006bea:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8006bec:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006bf0:	609a      	str	r2, [r3, #8]
}
 8006bf2:	4770      	bx	lr
 8006bf4:	e000ed00 	.word	0xe000ed00
 8006bf8:	52002000 	.word	0x52002000
 8006bfc:	58024400 	.word	0x58024400
 8006c00:	eaf6ed7f 	.word	0xeaf6ed7f
 8006c04:	01010280 	.word	0x01010280
 8006c08:	02020200 	.word	0x02020200
 8006c0c:	01ff0000 	.word	0x01ff0000
 8006c10:	5c001000 	.word	0x5c001000
 8006c14:	ffff0000 	.word	0xffff0000
 8006c18:	51008000 	.word	0x51008000
 8006c1c:	52004000 	.word	0x52004000

08006c20 <tud_descriptor_device_cb>:
// Invoked when received GET DEVICE DESCRIPTOR
// Application return pointer to descriptor
uint8_t const * tud_descriptor_device_cb(void)
{
	return (uint8_t const *)&desc_device;
}
 8006c20:	4800      	ldr	r0, [pc, #0]	; (8006c24 <tud_descriptor_device_cb+0x4>)
 8006c22:	4770      	bx	lr
 8006c24:	0801d104 	.word	0x0801d104

08006c28 <tud_descriptor_configuration_cb>:
// Descriptor contents must exist long enough for transfer to complete
uint8_t const * tud_descriptor_configuration_cb(uint8_t index)
{
	(void)index; // for multiple configurations
	return desc_configuration;
}
 8006c28:	4800      	ldr	r0, [pc, #0]	; (8006c2c <tud_descriptor_configuration_cb+0x4>)
 8006c2a:	4770      	bx	lr
 8006c2c:	0801cf80 	.word	0x0801cf80

08006c30 <tud_descriptor_string_cb>:
static uint16_t _desc_str[32];

// Invoked when received GET STRING DESCRIPTOR request
// Application return pointer to descriptor, whose contents must exist long enough for transfer to complete
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid)
{
 8006c30:	b538      	push	{r3, r4, r5, lr}
	(void)langid;

	uint8_t chr_count;

	if (index == 0)
 8006c32:	b948      	cbnz	r0, 8006c48 <tud_descriptor_string_cb+0x18>
	{
		memcpy(&_desc_str[1], string_desc_arr[0], 2);
 8006c34:	4a18      	ldr	r2, [pc, #96]	; (8006c98 <tud_descriptor_string_cb+0x68>)
 8006c36:	f44f 7341 	mov.w	r3, #772	; 0x304
 8006c3a:	4d18      	ldr	r5, [pc, #96]	; (8006c9c <tud_descriptor_string_cb+0x6c>)
 8006c3c:	6812      	ldr	r2, [r2, #0]
 8006c3e:	8812      	ldrh	r2, [r2, #0]
 8006c40:	806a      	strh	r2, [r5, #2]
	}

	// first byte is length (including header), second byte is string type
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));

	return _desc_str;
 8006c42:	4816      	ldr	r0, [pc, #88]	; (8006c9c <tud_descriptor_string_cb+0x6c>)
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));
 8006c44:	802b      	strh	r3, [r5, #0]
}
 8006c46:	bd38      	pop	{r3, r4, r5, pc}
		if (!(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0]))) return NULL;
 8006c48:	2806      	cmp	r0, #6
 8006c4a:	d81f      	bhi.n	8006c8c <tud_descriptor_string_cb+0x5c>
		const char* str = string_desc_arr[index];
 8006c4c:	4b12      	ldr	r3, [pc, #72]	; (8006c98 <tud_descriptor_string_cb+0x68>)
 8006c4e:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
		chr_count = (uint8_t) strlen(str);
 8006c52:	4620      	mov	r0, r4
 8006c54:	f7f9 fba4 	bl	80003a0 <strlen>
 8006c58:	b2c0      	uxtb	r0, r0
		if (chr_count > 31) chr_count = 31;
 8006c5a:	281f      	cmp	r0, #31
 8006c5c:	4602      	mov	r2, r0
 8006c5e:	bf28      	it	cs
 8006c60:	221f      	movcs	r2, #31
		for (uint8_t i = 0; i < chr_count; i++)
 8006c62:	b1a8      	cbz	r0, 8006c90 <tud_descriptor_string_cb+0x60>
 8006c64:	4d0d      	ldr	r5, [pc, #52]	; (8006c9c <tud_descriptor_string_cb+0x6c>)
 8006c66:	1e60      	subs	r0, r4, #1
 8006c68:	2300      	movs	r3, #0
 8006c6a:	4629      	mov	r1, r5
			_desc_str[1 + i] = str[i];
 8006c6c:	3301      	adds	r3, #1
 8006c6e:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	f821 4f02 	strh.w	r4, [r1, #2]!
		for (uint8_t i = 0; i < chr_count; i++)
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d8f7      	bhi.n	8006c6c <tud_descriptor_string_cb+0x3c>
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));
 8006c7c:	1c53      	adds	r3, r2, #1
	return _desc_str;
 8006c7e:	4807      	ldr	r0, [pc, #28]	; (8006c9c <tud_descriptor_string_cb+0x6c>)
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	005b      	lsls	r3, r3, #1
 8006c84:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006c88:	802b      	strh	r3, [r5, #0]
	return _desc_str;
 8006c8a:	e7dc      	b.n	8006c46 <tud_descriptor_string_cb+0x16>
		if (!(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0]))) return NULL;
 8006c8c:	2000      	movs	r0, #0
}
 8006c8e:	bd38      	pop	{r3, r4, r5, pc}
		for (uint8_t i = 0; i < chr_count; i++)
 8006c90:	f240 3302 	movw	r3, #770	; 0x302
 8006c94:	4d01      	ldr	r5, [pc, #4]	; (8006c9c <tud_descriptor_string_cb+0x6c>)
 8006c96:	e7d4      	b.n	8006c42 <tud_descriptor_string_cb+0x12>
 8006c98:	2400031c 	.word	0x2400031c
 8006c9c:	2400c7c4 	.word	0x2400c7c4

08006ca0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006ca0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006cd8 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8006ca4:	f7ff ff52 	bl	8006b4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006ca8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006caa:	e003      	b.n	8006cb4 <LoopCopyDataInit>

08006cac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006cac:	4b0b      	ldr	r3, [pc, #44]	; (8006cdc <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8006cae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006cb0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006cb2:	3104      	adds	r1, #4

08006cb4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006cb4:	480a      	ldr	r0, [pc, #40]	; (8006ce0 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8006cb6:	4b0b      	ldr	r3, [pc, #44]	; (8006ce4 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8006cb8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006cba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006cbc:	d3f6      	bcc.n	8006cac <CopyDataInit>
  ldr  r2, =_sbss
 8006cbe:	4a0a      	ldr	r2, [pc, #40]	; (8006ce8 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8006cc0:	e002      	b.n	8006cc8 <LoopFillZerobss>

08006cc2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006cc2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006cc4:	f842 3b04 	str.w	r3, [r2], #4

08006cc8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006cc8:	4b08      	ldr	r3, [pc, #32]	; (8006cec <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8006cca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006ccc:	d3f9      	bcc.n	8006cc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006cce:	f00a ff7f 	bl	8011bd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006cd2:	f7fe fd59 	bl	8005788 <main>
  bx  lr    
 8006cd6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006cd8:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8006cdc:	0801e938 	.word	0x0801e938
  ldr  r0, =_sdata
 8006ce0:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8006ce4:	24000524 	.word	0x24000524
  ldr  r2, =_sbss
 8006ce8:	24000540 	.word	0x24000540
  ldr  r3, = _ebss
 8006cec:	2400d560 	.word	0x2400d560

08006cf0 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006cf0:	e7fe      	b.n	8006cf0 <ADC3_IRQHandler>
	...

08006cf4 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8006cf4:	4b0f      	ldr	r3, [pc, #60]	; (8006d34 <HAL_InitTick+0x40>)
 8006cf6:	781b      	ldrb	r3, [r3, #0]
 8006cf8:	b90b      	cbnz	r3, 8006cfe <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8006cfa:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8006cfc:	4770      	bx	lr
{
 8006cfe:	b510      	push	{r4, lr}
 8006d00:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8006d02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006d06:	4a0c      	ldr	r2, [pc, #48]	; (8006d38 <HAL_InitTick+0x44>)
 8006d08:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d0c:	6810      	ldr	r0, [r2, #0]
 8006d0e:	fbb0 f0f3 	udiv	r0, r0, r3
 8006d12:	f001 fc4b 	bl	80085ac <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006d16:	2c0f      	cmp	r4, #15
 8006d18:	d800      	bhi.n	8006d1c <HAL_InitTick+0x28>
 8006d1a:	b108      	cbz	r0, 8006d20 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8006d1c:	2001      	movs	r0, #1
}
 8006d1e:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006d20:	2200      	movs	r2, #0
 8006d22:	4621      	mov	r1, r4
 8006d24:	f04f 30ff 	mov.w	r0, #4294967295
 8006d28:	f001 fbf4 	bl	8008514 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006d2c:	4b03      	ldr	r3, [pc, #12]	; (8006d3c <HAL_InitTick+0x48>)
 8006d2e:	2000      	movs	r0, #0
 8006d30:	601c      	str	r4, [r3, #0]
}
 8006d32:	bd10      	pop	{r4, pc}
 8006d34:	24000338 	.word	0x24000338
 8006d38:	24000314 	.word	0x24000314
 8006d3c:	2400033c 	.word	0x2400033c

08006d40 <HAL_Init>:
{
 8006d40:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006d42:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d44:	4c12      	ldr	r4, [pc, #72]	; (8006d90 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006d46:	f001 fbd3 	bl	80084f0 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d4a:	f003 ff3b 	bl	800abc4 <HAL_RCC_GetSysClockFreq>
 8006d4e:	4b11      	ldr	r3, [pc, #68]	; (8006d94 <HAL_Init+0x54>)
 8006d50:	4911      	ldr	r1, [pc, #68]	; (8006d98 <HAL_Init+0x58>)
 8006d52:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d54:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d56:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d5a:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d5e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d60:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d62:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8006d66:	490d      	ldr	r1, [pc, #52]	; (8006d9c <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d68:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d6c:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d6e:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8006d72:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006d74:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d76:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006d78:	f7ff ffbc 	bl	8006cf4 <HAL_InitTick>
 8006d7c:	b110      	cbz	r0, 8006d84 <HAL_Init+0x44>
    return HAL_ERROR;
 8006d7e:	2401      	movs	r4, #1
}
 8006d80:	4620      	mov	r0, r4
 8006d82:	bd10      	pop	{r4, pc}
 8006d84:	4604      	mov	r4, r0
  HAL_MspInit();
 8006d86:	f7ff faa9 	bl	80062dc <HAL_MspInit>
}
 8006d8a:	4620      	mov	r0, r4
 8006d8c:	bd10      	pop	{r4, pc}
 8006d8e:	bf00      	nop
 8006d90:	24000318 	.word	0x24000318
 8006d94:	58024400 	.word	0x58024400
 8006d98:	0801cf18 	.word	0x0801cf18
 8006d9c:	24000314 	.word	0x24000314

08006da0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8006da0:	4a03      	ldr	r2, [pc, #12]	; (8006db0 <HAL_IncTick+0x10>)
 8006da2:	4b04      	ldr	r3, [pc, #16]	; (8006db4 <HAL_IncTick+0x14>)
 8006da4:	6811      	ldr	r1, [r2, #0]
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	440b      	add	r3, r1
 8006daa:	6013      	str	r3, [r2, #0]
}
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	2400c804 	.word	0x2400c804
 8006db4:	24000338 	.word	0x24000338

08006db8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8006db8:	4b01      	ldr	r3, [pc, #4]	; (8006dc0 <HAL_GetTick+0x8>)
 8006dba:	6818      	ldr	r0, [r3, #0]
}
 8006dbc:	4770      	bx	lr
 8006dbe:	bf00      	nop
 8006dc0:	2400c804 	.word	0x2400c804

08006dc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006dc4:	b538      	push	{r3, r4, r5, lr}
 8006dc6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8006dc8:	f7ff fff6 	bl	8006db8 <HAL_GetTick>
 8006dcc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006dce:	1c63      	adds	r3, r4, #1
 8006dd0:	d002      	beq.n	8006dd8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8006dd2:	4b04      	ldr	r3, [pc, #16]	; (8006de4 <HAL_Delay+0x20>)
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006dd8:	f7ff ffee 	bl	8006db8 <HAL_GetTick>
 8006ddc:	1b43      	subs	r3, r0, r5
 8006dde:	42a3      	cmp	r3, r4
 8006de0:	d3fa      	bcc.n	8006dd8 <HAL_Delay+0x14>
  {
  }
}
 8006de2:	bd38      	pop	{r3, r4, r5, pc}
 8006de4:	24000338 	.word	0x24000338

08006de8 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8006de8:	4b01      	ldr	r3, [pc, #4]	; (8006df0 <HAL_GetREVID+0x8>)
 8006dea:	6818      	ldr	r0, [r3, #0]
}
 8006dec:	0c00      	lsrs	r0, r0, #16
 8006dee:	4770      	bx	lr
 8006df0:	5c001000 	.word	0x5c001000

08006df4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8006df4:	4a03      	ldr	r2, [pc, #12]	; (8006e04 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 8006df6:	6813      	ldr	r3, [r2, #0]
 8006df8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dfc:	4318      	orrs	r0, r3
 8006dfe:	6010      	str	r0, [r2, #0]
}
 8006e00:	4770      	bx	lr
 8006e02:	bf00      	nop
 8006e04:	58003c00 	.word	0x58003c00

08006e08 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8006e08:	4a03      	ldr	r2, [pc, #12]	; (8006e18 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 8006e0a:	6813      	ldr	r3, [r2, #0]
 8006e0c:	f023 0302 	bic.w	r3, r3, #2
 8006e10:	4318      	orrs	r0, r3
 8006e12:	6010      	str	r0, [r2, #0]
}
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	58003c00 	.word	0x58003c00

08006e1c <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8006e1c:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8006e1e:	4c0a      	ldr	r4, [pc, #40]	; (8006e48 <HAL_SYSCFG_EnableVREFBUF+0x2c>)
 8006e20:	6823      	ldr	r3, [r4, #0]
 8006e22:	f043 0301 	orr.w	r3, r3, #1
 8006e26:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006e28:	f7ff ffc6 	bl	8006db8 <HAL_GetTick>
 8006e2c:	4605      	mov	r5, r0

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8006e2e:	e004      	b.n	8006e3a <HAL_SYSCFG_EnableVREFBUF+0x1e>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8006e30:	f7ff ffc2 	bl	8006db8 <HAL_GetTick>
 8006e34:	1b40      	subs	r0, r0, r5
 8006e36:	280a      	cmp	r0, #10
 8006e38:	d804      	bhi.n	8006e44 <HAL_SYSCFG_EnableVREFBUF+0x28>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8006e3a:	6823      	ldr	r3, [r4, #0]
 8006e3c:	071b      	lsls	r3, r3, #28
 8006e3e:	d5f7      	bpl.n	8006e30 <HAL_SYSCFG_EnableVREFBUF+0x14>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8006e40:	2000      	movs	r0, #0
}
 8006e42:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8006e44:	2003      	movs	r0, #3
}
 8006e46:	bd38      	pop	{r3, r4, r5, pc}
 8006e48:	58003c00 	.word	0x58003c00

08006e4c <HAL_ADC_PollForConversion>:
{
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006e4c:	4a41      	ldr	r2, [pc, #260]	; (8006f54 <HAL_ADC_PollForConversion+0x108>)
 8006e4e:	6803      	ldr	r3, [r0, #0]
 8006e50:	4293      	cmp	r3, r2
{
 8006e52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e56:	4605      	mov	r5, r0
 8006e58:	460e      	mov	r6, r1
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006e5a:	d05a      	beq.n	8006f12 <HAL_ADC_PollForConversion+0xc6>
 8006e5c:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d056      	beq.n	8006f12 <HAL_ADC_PollForConversion+0xc6>
 8006e64:	4a3c      	ldr	r2, [pc, #240]	; (8006f58 <HAL_ADC_PollForConversion+0x10c>)

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006e66:	692c      	ldr	r4, [r5, #16]
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006e68:	6897      	ldr	r7, [r2, #8]
 8006e6a:	2c08      	cmp	r4, #8
 8006e6c:	f007 071f 	and.w	r7, r7, #31
 8006e70:	d00a      	beq.n	8006e88 <HAL_ADC_PollForConversion+0x3c>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006e72:	2f09      	cmp	r7, #9
 8006e74:	d84f      	bhi.n	8006f16 <HAL_ADC_PollForConversion+0xca>
 8006e76:	f240 2121 	movw	r1, #545	; 0x221
 8006e7a:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006e7c:	07c9      	lsls	r1, r1, #31
 8006e7e:	d54a      	bpl.n	8006f16 <HAL_ADC_PollForConversion+0xca>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	07da      	lsls	r2, r3, #31
 8006e84:	d44b      	bmi.n	8006f1e <HAL_ADC_PollForConversion+0xd2>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
        return HAL_ERROR;
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006e86:	2404      	movs	r4, #4
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006e88:	f7ff ff96 	bl	8006db8 <HAL_GetTick>

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006e8c:	682a      	ldr	r2, [r5, #0]
  tickstart = HAL_GetTick();
 8006e8e:	4680      	mov	r8, r0
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006e90:	1c73      	adds	r3, r6, #1
 8006e92:	d127      	bne.n	8006ee4 <HAL_ADC_PollForConversion+0x98>
 8006e94:	6813      	ldr	r3, [r2, #0]
 8006e96:	421c      	tst	r4, r3
 8006e98:	d0fc      	beq.n	8006e94 <HAL_ADC_PollForConversion+0x48>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006e9a:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8006e9c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006ea0:	656b      	str	r3, [r5, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006ea2:	68d3      	ldr	r3, [r2, #12]
 8006ea4:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8006ea8:	d10f      	bne.n	8006eca <HAL_ADC_PollForConversion+0x7e>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006eaa:	7d6b      	ldrb	r3, [r5, #21]
 8006eac:	b96b      	cbnz	r3, 8006eca <HAL_ADC_PollForConversion+0x7e>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006eae:	6813      	ldr	r3, [r2, #0]
 8006eb0:	0718      	lsls	r0, r3, #28
 8006eb2:	d50a      	bpl.n	8006eca <HAL_ADC_PollForConversion+0x7e>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006eb4:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8006eb6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006eba:	656b      	str	r3, [r5, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006ebc:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8006ebe:	04d9      	lsls	r1, r3, #19
 8006ec0:	d403      	bmi.n	8006eca <HAL_ADC_PollForConversion+0x7e>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006ec2:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8006ec4:	f043 0301 	orr.w	r3, r3, #1
 8006ec8:	656b      	str	r3, [r5, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006eca:	4b24      	ldr	r3, [pc, #144]	; (8006f5c <HAL_ADC_PollForConversion+0x110>)
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d031      	beq.n	8006f34 <HAL_ADC_PollForConversion+0xe8>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006ed0:	68d0      	ldr	r0, [r2, #12]
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006ed2:	2c08      	cmp	r4, #8
 8006ed4:	d02a      	beq.n	8006f2c <HAL_ADC_PollForConversion+0xe0>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006ed6:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8006eda:	d137      	bne.n	8006f4c <HAL_ADC_PollForConversion+0x100>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006edc:	230c      	movs	r3, #12
 8006ede:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8006ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006ee4:	6813      	ldr	r3, [r2, #0]
 8006ee6:	4223      	tst	r3, r4
 8006ee8:	d1d7      	bne.n	8006e9a <HAL_ADC_PollForConversion+0x4e>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006eea:	f7ff ff65 	bl	8006db8 <HAL_GetTick>
 8006eee:	eba0 0008 	sub.w	r0, r0, r8
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006ef2:	682a      	ldr	r2, [r5, #0]
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006ef4:	42b0      	cmp	r0, r6
 8006ef6:	d801      	bhi.n	8006efc <HAL_ADC_PollForConversion+0xb0>
 8006ef8:	2e00      	cmp	r6, #0
 8006efa:	d1c9      	bne.n	8006e90 <HAL_ADC_PollForConversion+0x44>
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006efc:	6813      	ldr	r3, [r2, #0]
 8006efe:	4023      	ands	r3, r4
 8006f00:	d1c6      	bne.n	8006e90 <HAL_ADC_PollForConversion+0x44>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006f02:	6d6a      	ldr	r2, [r5, #84]	; 0x54
          return HAL_TIMEOUT;
 8006f04:	2003      	movs	r0, #3
          __HAL_UNLOCK(hadc);
 8006f06:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006f0a:	f042 0204 	orr.w	r2, r2, #4
 8006f0e:	656a      	str	r2, [r5, #84]	; 0x54
          return HAL_TIMEOUT;
 8006f10:	e7e6      	b.n	8006ee0 <HAL_ADC_PollForConversion+0x94>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006f12:	4a13      	ldr	r2, [pc, #76]	; (8006f60 <HAL_ADC_PollForConversion+0x114>)
 8006f14:	e7a7      	b.n	8006e66 <HAL_ADC_PollForConversion+0x1a>
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8006f16:	6893      	ldr	r3, [r2, #8]
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006f18:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 8006f1c:	d0b3      	beq.n	8006e86 <HAL_ADC_PollForConversion+0x3a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006f1e:	6d6b      	ldr	r3, [r5, #84]	; 0x54
        return HAL_ERROR;
 8006f20:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006f22:	f043 0320 	orr.w	r3, r3, #32
 8006f26:	656b      	str	r3, [r5, #84]	; 0x54
}
 8006f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 8006f2c:	2000      	movs	r0, #0
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006f2e:	6014      	str	r4, [r2, #0]
}
 8006f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006f34:	2f09      	cmp	r7, #9
 8006f36:	d902      	bls.n	8006f3e <HAL_ADC_PollForConversion+0xf2>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006f38:	4b06      	ldr	r3, [pc, #24]	; (8006f54 <HAL_ADC_PollForConversion+0x108>)
 8006f3a:	68d8      	ldr	r0, [r3, #12]
 8006f3c:	e7c9      	b.n	8006ed2 <HAL_ADC_PollForConversion+0x86>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006f3e:	f240 2321 	movw	r3, #545	; 0x221
 8006f42:	fa23 f707 	lsr.w	r7, r3, r7
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006f46:	07fb      	lsls	r3, r7, #31
 8006f48:	d4c2      	bmi.n	8006ed0 <HAL_ADC_PollForConversion+0x84>
 8006f4a:	e7f5      	b.n	8006f38 <HAL_ADC_PollForConversion+0xec>
  return HAL_OK;
 8006f4c:	2000      	movs	r0, #0
}
 8006f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f52:	bf00      	nop
 8006f54:	40022000 	.word	0x40022000
 8006f58:	58026300 	.word	0x58026300
 8006f5c:	40022100 	.word	0x40022100
 8006f60:	40022300 	.word	0x40022300

08006f64 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006f64:	6803      	ldr	r3, [r0, #0]
 8006f66:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop

08006f6c <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006f6c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8006f6e:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006f70:	f7fd fbe4 	bl	800473c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006f74:	bd08      	pop	{r3, pc}
 8006f76:	bf00      	nop

08006f78 <HAL_ADC_ErrorCallback>:
 8006f78:	4770      	bx	lr
 8006f7a:	bf00      	nop

08006f7c <HAL_ADC_IRQHandler>:
{
 8006f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006f7e:	4a90      	ldr	r2, [pc, #576]	; (80071c0 <HAL_ADC_IRQHandler+0x244>)
{
 8006f80:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006f82:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006f84:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006f86:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006f88:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006f8a:	f000 8095 	beq.w	80070b8 <HAL_ADC_IRQHandler+0x13c>
 8006f8e:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006f92:	4293      	cmp	r3, r2
 8006f94:	f000 8090 	beq.w	80070b8 <HAL_ADC_IRQHandler+0x13c>
 8006f98:	4a8a      	ldr	r2, [pc, #552]	; (80071c4 <HAL_ADC_IRQHandler+0x248>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006f9a:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006f9c:	07a9      	lsls	r1, r5, #30
 8006f9e:	f007 071f 	and.w	r7, r7, #31
 8006fa2:	d502      	bpl.n	8006faa <HAL_ADC_IRQHandler+0x2e>
 8006fa4:	07b2      	lsls	r2, r6, #30
 8006fa6:	f100 80aa 	bmi.w	80070fe <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006faa:	0769      	lsls	r1, r5, #29
 8006fac:	d579      	bpl.n	80070a2 <HAL_ADC_IRQHandler+0x126>
 8006fae:	0772      	lsls	r2, r6, #29
 8006fb0:	d577      	bpl.n	80070a2 <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006fb2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006fb4:	06d2      	lsls	r2, r2, #27
 8006fb6:	d403      	bmi.n	8006fc0 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006fb8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006fba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fbe:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006fc0:	68da      	ldr	r2, [r3, #12]
 8006fc2:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8006fc6:	d11c      	bne.n	8007002 <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006fc8:	4a7f      	ldr	r2, [pc, #508]	; (80071c8 <HAL_ADC_IRQHandler+0x24c>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	f000 80e8 	beq.w	80071a0 <HAL_ADC_IRQHandler+0x224>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006fd0:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006fd2:	0490      	lsls	r0, r2, #18
 8006fd4:	d415      	bmi.n	8007002 <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	0711      	lsls	r1, r2, #28
 8006fda:	d512      	bpl.n	8007002 <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006fdc:	689a      	ldr	r2, [r3, #8]
 8006fde:	0752      	lsls	r2, r2, #29
 8006fe0:	f100 80f6 	bmi.w	80071d0 <HAL_ADC_IRQHandler+0x254>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006fe4:	685a      	ldr	r2, [r3, #4]
 8006fe6:	f022 020c 	bic.w	r2, r2, #12
 8006fea:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006fec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006fee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ff2:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006ff4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006ff6:	04db      	lsls	r3, r3, #19
 8006ff8:	d403      	bmi.n	8007002 <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006ffa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006ffc:	f043 0301 	orr.w	r3, r3, #1
 8007000:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8007002:	4620      	mov	r0, r4
 8007004:	f7fd fb7c 	bl	8004700 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8007008:	6823      	ldr	r3, [r4, #0]
 800700a:	220c      	movs	r2, #12
 800700c:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800700e:	06a8      	lsls	r0, r5, #26
 8007010:	d54d      	bpl.n	80070ae <HAL_ADC_IRQHandler+0x132>
 8007012:	06b1      	lsls	r1, r6, #26
 8007014:	d54b      	bpl.n	80070ae <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007016:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007018:	06d1      	lsls	r1, r2, #27
 800701a:	d403      	bmi.n	8007024 <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800701c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800701e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007022:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007024:	4968      	ldr	r1, [pc, #416]	; (80071c8 <HAL_ADC_IRQHandler+0x24c>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8007026:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007028:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800702a:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800702c:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8007030:	d073      	beq.n	800711a <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007032:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8007034:	b9d2      	cbnz	r2, 800706c <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8007036:	018a      	lsls	r2, r1, #6
 8007038:	f100 80aa 	bmi.w	8007190 <HAL_ADC_IRQHandler+0x214>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	0650      	lsls	r0, r2, #25
 8007040:	d514      	bpl.n	800706c <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8007042:	0289      	lsls	r1, r1, #10
 8007044:	d412      	bmi.n	800706c <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007046:	689a      	ldr	r2, [r3, #8]
 8007048:	0712      	lsls	r2, r2, #28
 800704a:	f100 80cc 	bmi.w	80071e6 <HAL_ADC_IRQHandler+0x26a>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800704e:	685a      	ldr	r2, [r3, #4]
 8007050:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007054:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8007056:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007058:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800705c:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800705e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007060:	05d8      	lsls	r0, r3, #23
 8007062:	d403      	bmi.n	800706c <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007064:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007066:	f043 0301 	orr.w	r3, r3, #1
 800706a:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800706c:	4620      	mov	r0, r4
 800706e:	f001 f9cd 	bl	800840c <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8007072:	6823      	ldr	r3, [r4, #0]
 8007074:	2260      	movs	r2, #96	; 0x60
 8007076:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8007078:	0629      	lsls	r1, r5, #24
 800707a:	d501      	bpl.n	8007080 <HAL_ADC_IRQHandler+0x104>
 800707c:	0632      	lsls	r2, r6, #24
 800707e:	d460      	bmi.n	8007142 <HAL_ADC_IRQHandler+0x1c6>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8007080:	05e8      	lsls	r0, r5, #23
 8007082:	d501      	bpl.n	8007088 <HAL_ADC_IRQHandler+0x10c>
 8007084:	05f1      	lsls	r1, r6, #23
 8007086:	d467      	bmi.n	8007158 <HAL_ADC_IRQHandler+0x1dc>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8007088:	05aa      	lsls	r2, r5, #22
 800708a:	d501      	bpl.n	8007090 <HAL_ADC_IRQHandler+0x114>
 800708c:	05b0      	lsls	r0, r6, #22
 800708e:	d44c      	bmi.n	800712a <HAL_ADC_IRQHandler+0x1ae>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8007090:	06e9      	lsls	r1, r5, #27
 8007092:	d501      	bpl.n	8007098 <HAL_ADC_IRQHandler+0x11c>
 8007094:	06f2      	lsls	r2, r6, #27
 8007096:	d411      	bmi.n	80070bc <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8007098:	0568      	lsls	r0, r5, #21
 800709a:	d501      	bpl.n	80070a0 <HAL_ADC_IRQHandler+0x124>
 800709c:	0571      	lsls	r1, r6, #21
 800709e:	d467      	bmi.n	8007170 <HAL_ADC_IRQHandler+0x1f4>
}
 80070a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80070a2:	0728      	lsls	r0, r5, #28
 80070a4:	d5b3      	bpl.n	800700e <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80070a6:	0731      	lsls	r1, r6, #28
 80070a8:	d483      	bmi.n	8006fb2 <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80070aa:	06a8      	lsls	r0, r5, #26
 80070ac:	d4b1      	bmi.n	8007012 <HAL_ADC_IRQHandler+0x96>
 80070ae:	066a      	lsls	r2, r5, #25
 80070b0:	d5e2      	bpl.n	8007078 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80070b2:	0670      	lsls	r0, r6, #25
 80070b4:	d5e0      	bpl.n	8007078 <HAL_ADC_IRQHandler+0xfc>
 80070b6:	e7ae      	b.n	8007016 <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80070b8:	4a44      	ldr	r2, [pc, #272]	; (80071cc <HAL_ADC_IRQHandler+0x250>)
 80070ba:	e76e      	b.n	8006f9a <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80070bc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80070be:	b17a      	cbz	r2, 80070e0 <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80070c0:	2f00      	cmp	r7, #0
 80070c2:	d072      	beq.n	80071aa <HAL_ADC_IRQHandler+0x22e>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80070c4:	4a3e      	ldr	r2, [pc, #248]	; (80071c0 <HAL_ADC_IRQHandler+0x244>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	f000 808b 	beq.w	80071e2 <HAL_ADC_IRQHandler+0x266>
 80070cc:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80070d0:	4293      	cmp	r3, r2
 80070d2:	f000 8086 	beq.w	80071e2 <HAL_ADC_IRQHandler+0x266>
 80070d6:	4a3b      	ldr	r2, [pc, #236]	; (80071c4 <HAL_ADC_IRQHandler+0x248>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80070d8:	6892      	ldr	r2, [r2, #8]
 80070da:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 80070de:	d00b      	beq.n	80070f8 <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80070e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 80070e2:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80070e4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80070e8:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80070ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070ec:	f043 0302 	orr.w	r3, r3, #2
 80070f0:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 80070f2:	f7ff ff41 	bl	8006f78 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80070f6:	6823      	ldr	r3, [r4, #0]
 80070f8:	2210      	movs	r2, #16
 80070fa:	601a      	str	r2, [r3, #0]
 80070fc:	e7cc      	b.n	8007098 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80070fe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007100:	06d8      	lsls	r0, r3, #27
 8007102:	d403      	bmi.n	800710c <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8007104:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007106:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800710a:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800710c:	4620      	mov	r0, r4
 800710e:	f001 f985 	bl	800841c <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8007112:	6823      	ldr	r3, [r4, #0]
 8007114:	2202      	movs	r2, #2
 8007116:	601a      	str	r2, [r3, #0]
 8007118:	e747      	b.n	8006faa <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800711a:	1fb9      	subs	r1, r7, #6
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800711c:	2901      	cmp	r1, #1
 800711e:	d988      	bls.n	8007032 <HAL_ADC_IRQHandler+0xb6>
 8007120:	2f00      	cmp	r7, #0
 8007122:	d086      	beq.n	8007032 <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007124:	4926      	ldr	r1, [pc, #152]	; (80071c0 <HAL_ADC_IRQHandler+0x244>)
 8007126:	68c9      	ldr	r1, [r1, #12]
 8007128:	e784      	b.n	8007034 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800712a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800712c:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800712e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007132:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8007134:	f001 f970 	bl	8008418 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8007138:	6823      	ldr	r3, [r4, #0]
 800713a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800713e:	601a      	str	r2, [r3, #0]
 8007140:	e7a6      	b.n	8007090 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007142:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007144:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007146:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800714a:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800714c:	f7fd fb24 	bl	8004798 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8007150:	6823      	ldr	r3, [r4, #0]
 8007152:	2280      	movs	r2, #128	; 0x80
 8007154:	601a      	str	r2, [r3, #0]
 8007156:	e793      	b.n	8007080 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007158:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800715a:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800715c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007160:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8007162:	f001 f957 	bl	8008414 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8007166:	6823      	ldr	r3, [r4, #0]
 8007168:	f44f 7280 	mov.w	r2, #256	; 0x100
 800716c:	601a      	str	r2, [r3, #0]
 800716e:	e78b      	b.n	8007088 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8007170:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8007172:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8007176:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8007178:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800717c:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800717e:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8007180:	f042 0208 	orr.w	r2, r2, #8
 8007184:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8007186:	6019      	str	r1, [r3, #0]
}
 8007188:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800718c:	f001 b940 	b.w	8008410 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007190:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8007194:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8007198:	4302      	orrs	r2, r0
 800719a:	f47f af67 	bne.w	800706c <HAL_ADC_IRQHandler+0xf0>
 800719e:	e74d      	b.n	800703c <HAL_ADC_IRQHandler+0xc0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80071a0:	2f09      	cmp	r7, #9
 80071a2:	d906      	bls.n	80071b2 <HAL_ADC_IRQHandler+0x236>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80071a4:	4a06      	ldr	r2, [pc, #24]	; (80071c0 <HAL_ADC_IRQHandler+0x244>)
 80071a6:	68d2      	ldr	r2, [r2, #12]
 80071a8:	e713      	b.n	8006fd2 <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80071aa:	68da      	ldr	r2, [r3, #12]
 80071ac:	0797      	lsls	r7, r2, #30
 80071ae:	d0a3      	beq.n	80070f8 <HAL_ADC_IRQHandler+0x17c>
 80071b0:	e796      	b.n	80070e0 <HAL_ADC_IRQHandler+0x164>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80071b2:	f240 2221 	movw	r2, #545	; 0x221
 80071b6:	40fa      	lsrs	r2, r7
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80071b8:	07d2      	lsls	r2, r2, #31
 80071ba:	f53f af09 	bmi.w	8006fd0 <HAL_ADC_IRQHandler+0x54>
 80071be:	e7f1      	b.n	80071a4 <HAL_ADC_IRQHandler+0x228>
 80071c0:	40022000 	.word	0x40022000
 80071c4:	58026300 	.word	0x58026300
 80071c8:	40022100 	.word	0x40022100
 80071cc:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80071d2:	f043 0310 	orr.w	r3, r3, #16
 80071d6:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80071da:	f043 0301 	orr.w	r3, r3, #1
 80071de:	65a3      	str	r3, [r4, #88]	; 0x58
 80071e0:	e70f      	b.n	8007002 <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80071e2:	4a05      	ldr	r2, [pc, #20]	; (80071f8 <HAL_ADC_IRQHandler+0x27c>)
 80071e4:	e778      	b.n	80070d8 <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071e6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80071e8:	f043 0310 	orr.w	r3, r3, #16
 80071ec:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80071f0:	f043 0301 	orr.w	r3, r3, #1
 80071f4:	65a3      	str	r3, [r4, #88]	; 0x58
 80071f6:	e739      	b.n	800706c <HAL_ADC_IRQHandler+0xf0>
 80071f8:	40022300 	.word	0x40022300

080071fc <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80071fe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007200:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007204:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 8007206:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007208:	d11d      	bne.n	8007246 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800720a:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800720c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007210:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007212:	680a      	ldr	r2, [r1, #0]
 8007214:	f012 0f08 	tst.w	r2, #8
 8007218:	68ca      	ldr	r2, [r1, #12]
 800721a:	d01b      	beq.n	8007254 <ADC_DMAConvCplt+0x58>
 800721c:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8007220:	d10d      	bne.n	800723e <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007222:	68ca      	ldr	r2, [r1, #12]
 8007224:	0494      	lsls	r4, r2, #18
 8007226:	d40a      	bmi.n	800723e <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007228:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800722a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800722e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007230:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007232:	04d1      	lsls	r1, r2, #19
 8007234:	d403      	bmi.n	800723e <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007236:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007238:	f042 0201 	orr.w	r2, r2, #1
 800723c:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 800723e:	4618      	mov	r0, r3
 8007240:	f7fd fa5e 	bl	8004700 <HAL_ADC_ConvCpltCallback>
}
 8007244:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007246:	06d2      	lsls	r2, r2, #27
 8007248:	d40a      	bmi.n	8007260 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800724a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800724c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007252:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8007254:	0790      	lsls	r0, r2, #30
 8007256:	d0e7      	beq.n	8007228 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8007258:	4618      	mov	r0, r3
 800725a:	f7fd fa51 	bl	8004700 <HAL_ADC_ConvCpltCallback>
 800725e:	e7f1      	b.n	8007244 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8007260:	4618      	mov	r0, r3
 8007262:	f7ff fe89 	bl	8006f78 <HAL_ADC_ErrorCallback>
}
 8007266:	bd10      	pop	{r4, pc}

08007268 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007268:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800726a:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800726c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800726e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007272:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007274:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8007276:	f043 0304 	orr.w	r3, r3, #4
 800727a:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800727c:	f7ff fe7c 	bl	8006f78 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007280:	bd08      	pop	{r3, pc}
 8007282:	bf00      	nop

08007284 <HAL_ADC_ConfigChannel>:
{
 8007284:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 8007286:	2200      	movs	r2, #0
{
 8007288:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 800728a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800728c:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8007290:	2a01      	cmp	r2, #1
 8007292:	f000 813b 	beq.w	800750c <HAL_ADC_ConfigChannel+0x288>
 8007296:	4603      	mov	r3, r0
 8007298:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800729a:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 800729c:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80072a0:	6894      	ldr	r4, [r2, #8]
 80072a2:	0764      	lsls	r4, r4, #29
 80072a4:	f100 8099 	bmi.w	80073da <HAL_ADC_ConfigChannel+0x156>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80072a8:	680c      	ldr	r4, [r1, #0]
 80072aa:	f3c4 0513 	ubfx	r5, r4, #0, #20
 80072ae:	2d00      	cmp	r5, #0
 80072b0:	f040 809e 	bne.w	80073f0 <HAL_ADC_ConfigChannel+0x16c>
 80072b4:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80072b8:	40a0      	lsls	r0, r4
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80072ba:	684d      	ldr	r5, [r1, #4]
  MODIFY_REG(*preg,
 80072bc:	f04f 0e1f 	mov.w	lr, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80072c0:	69d6      	ldr	r6, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80072c2:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 80072c6:	4330      	orrs	r0, r6
 80072c8:	f00c 0c0c 	and.w	ip, ip, #12
 80072cc:	61d0      	str	r0, [r2, #28]
  MODIFY_REG(*preg,
 80072ce:	f005 001f 	and.w	r0, r5, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80072d2:	f102 0530 	add.w	r5, r2, #48	; 0x30
  MODIFY_REG(*preg,
 80072d6:	4084      	lsls	r4, r0
 80072d8:	fa0e fe00 	lsl.w	lr, lr, r0
 80072dc:	f85c 0005 	ldr.w	r0, [ip, r5]
 80072e0:	ea20 000e 	bic.w	r0, r0, lr
 80072e4:	4304      	orrs	r4, r0
 80072e6:	f84c 4005 	str.w	r4, [ip, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80072ea:	6890      	ldr	r0, [r2, #8]
 80072ec:	0740      	lsls	r0, r0, #29
 80072ee:	d47d      	bmi.n	80073ec <HAL_ADC_ConfigChannel+0x168>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80072f0:	6895      	ldr	r5, [r2, #8]
 80072f2:	f015 0508 	ands.w	r5, r5, #8
 80072f6:	d156      	bne.n	80073a6 <HAL_ADC_ConfigChannel+0x122>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80072f8:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(*preg,
 80072fa:	2007      	movs	r0, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80072fc:	f102 0614 	add.w	r6, r2, #20
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007300:	4fb7      	ldr	r7, [pc, #732]	; (80075e0 <HAL_ADC_ConfigChannel+0x35c>)
 8007302:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 8007306:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800730a:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 800730e:	fa00 fe04 	lsl.w	lr, r0, r4
 8007312:	6888      	ldr	r0, [r1, #8]
 8007314:	fa00 f404 	lsl.w	r4, r0, r4
 8007318:	f85c 0006 	ldr.w	r0, [ip, r6]
 800731c:	ea20 000e 	bic.w	r0, r0, lr
 8007320:	4320      	orrs	r0, r4
 8007322:	f84c 0006 	str.w	r0, [ip, r6]
 8007326:	6838      	ldr	r0, [r7, #0]
 8007328:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 800732c:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007330:	f000 8095 	beq.w	800745e <HAL_ADC_ConfigChannel+0x1da>
 8007334:	68d0      	ldr	r0, [r2, #12]
 8007336:	68d6      	ldr	r6, [r2, #12]
 8007338:	06c7      	lsls	r7, r0, #27
 800733a:	f100 8107 	bmi.w	800754c <HAL_ADC_ConfigChannel+0x2c8>
 800733e:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8007342:	6948      	ldr	r0, [r1, #20]
 8007344:	0076      	lsls	r6, r6, #1
 8007346:	fa00 f606 	lsl.w	r6, r0, r6
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800734a:	690f      	ldr	r7, [r1, #16]
 800734c:	2f04      	cmp	r7, #4
 800734e:	f000 80e0 	beq.w	8007512 <HAL_ADC_ConfigChannel+0x28e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007352:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 8007356:	6808      	ldr	r0, [r1, #0]
 8007358:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 800735c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007360:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8007364:	ea40 000c 	orr.w	r0, r0, ip
 8007368:	4330      	orrs	r0, r6
 800736a:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800736e:	7e48      	ldrb	r0, [r1, #25]
 8007370:	690e      	ldr	r6, [r1, #16]
 8007372:	2801      	cmp	r0, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8007374:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8007378:	bf0c      	ite	eq
 800737a:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 800737e:	2700      	movne	r7, #0
 8007380:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007384:	4338      	orrs	r0, r7
 8007386:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800738a:	7e0c      	ldrb	r4, [r1, #24]
 800738c:	6908      	ldr	r0, [r1, #16]
 800738e:	2c01      	cmp	r4, #1
 8007390:	d104      	bne.n	800739c <HAL_ADC_ConfigChannel+0x118>
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8007392:	f000 001f 	and.w	r0, r0, #31
 8007396:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800739a:	4085      	lsls	r5, r0
 800739c:	6910      	ldr	r0, [r2, #16]
 800739e:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 80073a2:	4305      	orrs	r5, r0
 80073a4:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80073a6:	6890      	ldr	r0, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80073a8:	07c4      	lsls	r4, r0, #31
 80073aa:	d414      	bmi.n	80073d6 <HAL_ADC_ConfigChannel+0x152>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80073ac:	68ce      	ldr	r6, [r1, #12]
 80073ae:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80073b0:	f006 0718 	and.w	r7, r6, #24
 80073b4:	488b      	ldr	r0, [pc, #556]	; (80075e4 <HAL_ADC_ConfigChannel+0x360>)
 80073b6:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 80073ba:	40f8      	lsrs	r0, r7
 80073bc:	f3c4 0713 	ubfx	r7, r4, #0, #20
 80073c0:	4020      	ands	r0, r4
 80073c2:	ea25 0507 	bic.w	r5, r5, r7
 80073c6:	4328      	orrs	r0, r5
 80073c8:	f8c2 00c0 	str.w	r0, [r2, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80073cc:	4886      	ldr	r0, [pc, #536]	; (80075e8 <HAL_ADC_ConfigChannel+0x364>)
 80073ce:	4286      	cmp	r6, r0
 80073d0:	d04d      	beq.n	800746e <HAL_ADC_ConfigChannel+0x1ea>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80073d2:	2c00      	cmp	r4, #0
 80073d4:	db15      	blt.n	8007402 <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80073d6:	2000      	movs	r0, #0
 80073d8:	e003      	b.n	80073e2 <HAL_ADC_ConfigChannel+0x15e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80073da:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80073dc:	f042 0220 	orr.w	r2, r2, #32
 80073e0:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80073e2:	2200      	movs	r2, #0
 80073e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80073e8:	b003      	add	sp, #12
 80073ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80073ec:	6890      	ldr	r0, [r2, #8]
 80073ee:	e7da      	b.n	80073a6 <HAL_ADC_ConfigChannel+0x122>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073f0:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80073f4:	b115      	cbz	r5, 80073fc <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80073f6:	fab5 f585 	clz	r5, r5
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80073fa:	40a8      	lsls	r0, r5
 80073fc:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8007400:	e75b      	b.n	80072ba <HAL_ADC_ConfigChannel+0x36>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007402:	497a      	ldr	r1, [pc, #488]	; (80075ec <HAL_ADC_ConfigChannel+0x368>)
 8007404:	428a      	cmp	r2, r1
 8007406:	f000 80c7 	beq.w	8007598 <HAL_ADC_ConfigChannel+0x314>
 800740a:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800740e:	428a      	cmp	r2, r1
 8007410:	f000 80c2 	beq.w	8007598 <HAL_ADC_ConfigChannel+0x314>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007414:	4d76      	ldr	r5, [pc, #472]	; (80075f0 <HAL_ADC_ConfigChannel+0x36c>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007416:	4877      	ldr	r0, [pc, #476]	; (80075f4 <HAL_ADC_ConfigChannel+0x370>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007418:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800741a:	6880      	ldr	r0, [r0, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800741c:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007420:	43c0      	mvns	r0, r0
 8007422:	f000 0001 	and.w	r0, r0, #1
 8007426:	2800      	cmp	r0, #0
 8007428:	f000 80c5 	beq.w	80075b6 <HAL_ADC_ConfigChannel+0x332>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800742c:	4872      	ldr	r0, [pc, #456]	; (80075f8 <HAL_ADC_ConfigChannel+0x374>)
 800742e:	4284      	cmp	r4, r0
 8007430:	f000 810e 	beq.w	8007650 <HAL_ADC_ConfigChannel+0x3cc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007434:	4871      	ldr	r0, [pc, #452]	; (80075fc <HAL_ADC_ConfigChannel+0x378>)
 8007436:	4284      	cmp	r4, r0
 8007438:	f000 812d 	beq.w	8007696 <HAL_ADC_ConfigChannel+0x412>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800743c:	4870      	ldr	r0, [pc, #448]	; (8007600 <HAL_ADC_ConfigChannel+0x37c>)
 800743e:	4284      	cmp	r4, r0
 8007440:	d1c9      	bne.n	80073d6 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 8007442:	0249      	lsls	r1, r1, #9
 8007444:	d4c7      	bmi.n	80073d6 <HAL_ADC_ConfigChannel+0x152>
 8007446:	496b      	ldr	r1, [pc, #428]	; (80075f4 <HAL_ADC_ConfigChannel+0x370>)
 8007448:	428a      	cmp	r2, r1
 800744a:	d1c4      	bne.n	80073d6 <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800744c:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800744e:	2000      	movs	r0, #0
 8007450:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8007454:	4332      	orrs	r2, r6
 8007456:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800745a:	60aa      	str	r2, [r5, #8]
}
 800745c:	e7c1      	b.n	80073e2 <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800745e:	68d6      	ldr	r6, [r2, #12]
 8007460:	6948      	ldr	r0, [r1, #20]
 8007462:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8007466:	0076      	lsls	r6, r6, #1
 8007468:	fa00 f606 	lsl.w	r6, r0, r6
 800746c:	e76d      	b.n	800734a <HAL_ADC_ConfigChannel+0xc6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800746e:	2f00      	cmp	r7, #0
 8007470:	d073      	beq.n	800755a <HAL_ADC_ConfigChannel+0x2d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007472:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8007476:	2800      	cmp	r0, #0
 8007478:	f000 80c6 	beq.w	8007608 <HAL_ADC_ConfigChannel+0x384>
  return __builtin_clz(value);
 800747c:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007480:	3001      	adds	r0, #1
 8007482:	f000 001f 	and.w	r0, r0, #31
 8007486:	2809      	cmp	r0, #9
 8007488:	f240 80be 	bls.w	8007608 <HAL_ADC_ConfigChannel+0x384>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800748c:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8007490:	2800      	cmp	r0, #0
 8007492:	f000 8114 	beq.w	80076be <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8007496:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800749a:	3001      	adds	r0, #1
 800749c:	0680      	lsls	r0, r0, #26
 800749e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074a2:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80074a6:	2d00      	cmp	r5, #0
 80074a8:	f000 8107 	beq.w	80076ba <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 80074ac:	fab5 f585 	clz	r5, r5
 80074b0:	2601      	movs	r6, #1
 80074b2:	3501      	adds	r5, #1
 80074b4:	f005 051f 	and.w	r5, r5, #31
 80074b8:	fa06 f505 	lsl.w	r5, r6, r5
 80074bc:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074be:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80074c2:	2c00      	cmp	r4, #0
 80074c4:	f000 80f7 	beq.w	80076b6 <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 80074c8:	fab4 f484 	clz	r4, r4
 80074cc:	f06f 061d 	mvn.w	r6, #29
 80074d0:	1c60      	adds	r0, r4, #1
 80074d2:	f000 041f 	and.w	r4, r0, #31
 80074d6:	2003      	movs	r0, #3
 80074d8:	fb10 6004 	smlabb	r0, r0, r4, r6
 80074dc:	0500      	lsls	r0, r0, #20
 80074de:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80074e2:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 80074e4:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80074e6:	f102 0514 	add.w	r5, r2, #20
 80074ea:	0dc6      	lsrs	r6, r0, #23
  MODIFY_REG(*preg,
 80074ec:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80074f0:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 80074f4:	fa04 f700 	lsl.w	r7, r4, r0
 80074f8:	5974      	ldr	r4, [r6, r5]
 80074fa:	ea24 0407 	bic.w	r4, r4, r7
 80074fe:	688f      	ldr	r7, [r1, #8]
 8007500:	fa07 f000 	lsl.w	r0, r7, r0
 8007504:	4320      	orrs	r0, r4
 8007506:	5170      	str	r0, [r6, r5]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007508:	680c      	ldr	r4, [r1, #0]
}
 800750a:	e762      	b.n	80073d2 <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 800750c:	2002      	movs	r0, #2
}
 800750e:	b003      	add	sp, #12
 8007510:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007512:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8007514:	680c      	ldr	r4, [r1, #0]
 8007516:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800751a:	06a5      	lsls	r5, r4, #26
 800751c:	ebb0 6f84 	cmp.w	r0, r4, lsl #26
 8007520:	d030      	beq.n	8007584 <HAL_ADC_ConfigChannel+0x300>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007522:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8007524:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007528:	4285      	cmp	r5, r0
 800752a:	d026      	beq.n	800757a <HAL_ADC_ConfigChannel+0x2f6>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800752c:	6e90      	ldr	r0, [r2, #104]	; 0x68
 800752e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007532:	4285      	cmp	r5, r0
 8007534:	d02b      	beq.n	800758e <HAL_ADC_ConfigChannel+0x30a>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007536:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8007538:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800753c:	4285      	cmp	r5, r0
 800753e:	f47f af32 	bne.w	80073a6 <HAL_ADC_ConfigChannel+0x122>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8007542:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8007544:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007548:	66d0      	str	r0, [r2, #108]	; 0x6c
 800754a:	e72c      	b.n	80073a6 <HAL_ADC_ConfigChannel+0x122>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800754c:	0876      	lsrs	r6, r6, #1
 800754e:	6948      	ldr	r0, [r1, #20]
 8007550:	f006 0608 	and.w	r6, r6, #8
 8007554:	fa00 f606 	lsl.w	r6, r0, r6
 8007558:	e6f7      	b.n	800734a <HAL_ADC_ConfigChannel+0xc6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800755a:	0ea4      	lsrs	r4, r4, #26
 800755c:	3401      	adds	r4, #1
 800755e:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007562:	2e09      	cmp	r6, #9
 8007564:	d82d      	bhi.n	80075c2 <HAL_ADC_ConfigChannel+0x33e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007566:	06a5      	lsls	r5, r4, #26
 8007568:	2001      	movs	r0, #1
 800756a:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800756e:	40b0      	lsls	r0, r6
 8007570:	4305      	orrs	r5, r0
 8007572:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8007576:	0500      	lsls	r0, r0, #20
 8007578:	e7b3      	b.n	80074e2 <HAL_ADC_ConfigChannel+0x25e>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800757a:	6e50      	ldr	r0, [r2, #100]	; 0x64
 800757c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007580:	6650      	str	r0, [r2, #100]	; 0x64
 8007582:	e7d3      	b.n	800752c <HAL_ADC_ConfigChannel+0x2a8>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8007584:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8007586:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800758a:	6610      	str	r0, [r2, #96]	; 0x60
 800758c:	e7c9      	b.n	8007522 <HAL_ADC_ConfigChannel+0x29e>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800758e:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8007590:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007594:	6690      	str	r0, [r2, #104]	; 0x68
 8007596:	e7ce      	b.n	8007536 <HAL_ADC_ConfigChannel+0x2b2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007598:	4814      	ldr	r0, [pc, #80]	; (80075ec <HAL_ADC_ConfigChannel+0x368>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800759a:	4d1a      	ldr	r5, [pc, #104]	; (8007604 <HAL_ADC_ConfigChannel+0x380>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800759c:	f500 7080 	add.w	r0, r0, #256	; 0x100
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80075a0:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80075a2:	f850 6cf8 	ldr.w	r6, [r0, #-248]
 80075a6:	6880      	ldr	r0, [r0, #8]
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80075a8:	4330      	orrs	r0, r6
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80075aa:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
 80075ae:	43c0      	mvns	r0, r0
 80075b0:	f000 0001 	and.w	r0, r0, #1
 80075b4:	e737      	b.n	8007426 <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80075b6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80075b8:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80075ba:	f042 0220 	orr.w	r2, r2, #32
 80075be:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80075c0:	e70f      	b.n	80073e2 <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80075c2:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80075c6:	06a5      	lsls	r5, r4, #26
 80075c8:	2401      	movs	r4, #1
 80075ca:	381e      	subs	r0, #30
 80075cc:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80075d0:	fa04 f606 	lsl.w	r6, r4, r6
 80075d4:	0500      	lsls	r0, r0, #20
 80075d6:	4335      	orrs	r5, r6
 80075d8:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 80075dc:	e781      	b.n	80074e2 <HAL_ADC_ConfigChannel+0x25e>
 80075de:	bf00      	nop
 80075e0:	5c001000 	.word	0x5c001000
 80075e4:	000fffff 	.word	0x000fffff
 80075e8:	47ff0000 	.word	0x47ff0000
 80075ec:	40022000 	.word	0x40022000
 80075f0:	58026300 	.word	0x58026300
 80075f4:	58026000 	.word	0x58026000
 80075f8:	cb840000 	.word	0xcb840000
 80075fc:	c7520000 	.word	0xc7520000
 8007600:	cfb80000 	.word	0xcfb80000
 8007604:	40022300 	.word	0x40022300
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007608:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 800760c:	2800      	cmp	r0, #0
 800760e:	d05e      	beq.n	80076ce <HAL_ADC_ConfigChannel+0x44a>
  return __builtin_clz(value);
 8007610:	fab0 f080 	clz	r0, r0
 8007614:	3001      	adds	r0, #1
 8007616:	0680      	lsls	r0, r0, #26
 8007618:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800761c:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8007620:	2d00      	cmp	r5, #0
 8007622:	d052      	beq.n	80076ca <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8007624:	fab5 f585 	clz	r5, r5
 8007628:	2601      	movs	r6, #1
 800762a:	3501      	adds	r5, #1
 800762c:	f005 051f 	and.w	r5, r5, #31
 8007630:	fa06 f505 	lsl.w	r5, r6, r5
 8007634:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007636:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 800763a:	2c00      	cmp	r4, #0
 800763c:	d042      	beq.n	80076c4 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 800763e:	fab4 f484 	clz	r4, r4
 8007642:	3401      	adds	r4, #1
 8007644:	f004 041f 	and.w	r4, r4, #31
 8007648:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800764c:	0520      	lsls	r0, r4, #20
 800764e:	e748      	b.n	80074e2 <HAL_ADC_ConfigChannel+0x25e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007650:	0208      	lsls	r0, r1, #8
 8007652:	f53f aec0 	bmi.w	80073d6 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007656:	491f      	ldr	r1, [pc, #124]	; (80076d4 <HAL_ADC_ConfigChannel+0x450>)
 8007658:	428a      	cmp	r2, r1
 800765a:	f47f aebc 	bne.w	80073d6 <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800765e:	4a1e      	ldr	r2, [pc, #120]	; (80076d8 <HAL_ADC_ConfigChannel+0x454>)
 8007660:	481e      	ldr	r0, [pc, #120]	; (80076dc <HAL_ADC_ConfigChannel+0x458>)
 8007662:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007664:	68a9      	ldr	r1, [r5, #8]
 8007666:	0992      	lsrs	r2, r2, #6
 8007668:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800766c:	fba0 0202 	umull	r0, r2, r0, r2
 8007670:	4331      	orrs	r1, r6
 8007672:	0992      	lsrs	r2, r2, #6
 8007674:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8007678:	3201      	adds	r2, #1
 800767a:	60a9      	str	r1, [r5, #8]
 800767c:	0052      	lsls	r2, r2, #1
 800767e:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8007680:	9a01      	ldr	r2, [sp, #4]
 8007682:	2a00      	cmp	r2, #0
 8007684:	f43f aea7 	beq.w	80073d6 <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 8007688:	9a01      	ldr	r2, [sp, #4]
 800768a:	3a01      	subs	r2, #1
 800768c:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800768e:	9a01      	ldr	r2, [sp, #4]
 8007690:	2a00      	cmp	r2, #0
 8007692:	d1f9      	bne.n	8007688 <HAL_ADC_ConfigChannel+0x404>
 8007694:	e69f      	b.n	80073d6 <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007696:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 800769a:	f47f ae9c 	bne.w	80073d6 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800769e:	490d      	ldr	r1, [pc, #52]	; (80076d4 <HAL_ADC_ConfigChannel+0x450>)
 80076a0:	428a      	cmp	r2, r1
 80076a2:	f47f ae98 	bne.w	80073d6 <HAL_ADC_ConfigChannel+0x152>
 80076a6:	68aa      	ldr	r2, [r5, #8]
 80076a8:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80076ac:	4332      	orrs	r2, r6
 80076ae:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80076b2:	60aa      	str	r2, [r5, #8]
}
 80076b4:	e695      	b.n	80073e2 <HAL_ADC_ConfigChannel+0x15e>
 80076b6:	480a      	ldr	r0, [pc, #40]	; (80076e0 <HAL_ADC_ConfigChannel+0x45c>)
 80076b8:	e713      	b.n	80074e2 <HAL_ADC_ConfigChannel+0x25e>
 80076ba:	2502      	movs	r5, #2
 80076bc:	e6fe      	b.n	80074bc <HAL_ADC_ConfigChannel+0x238>
 80076be:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80076c2:	e6ee      	b.n	80074a2 <HAL_ADC_ConfigChannel+0x21e>
 80076c4:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80076c8:	e70b      	b.n	80074e2 <HAL_ADC_ConfigChannel+0x25e>
 80076ca:	2502      	movs	r5, #2
 80076cc:	e7b2      	b.n	8007634 <HAL_ADC_ConfigChannel+0x3b0>
 80076ce:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80076d2:	e7a3      	b.n	800761c <HAL_ADC_ConfigChannel+0x398>
 80076d4:	58026000 	.word	0x58026000
 80076d8:	24000314 	.word	0x24000314
 80076dc:	053e2d63 	.word	0x053e2d63
 80076e0:	fe500000 	.word	0xfe500000

080076e4 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 80076e4:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 80076e8:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80076ea:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 80076ec:	2a01      	cmp	r2, #1
 80076ee:	f000 80f3 	beq.w	80078d8 <HAL_ADC_AnalogWDGConfig+0x1f4>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80076f2:	681a      	ldr	r2, [r3, #0]
{
 80076f4:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hadc);
 80076f6:	2401      	movs	r4, #1
 80076f8:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80076fc:	6894      	ldr	r4, [r2, #8]
 80076fe:	0765      	lsls	r5, r4, #29
 8007700:	d428      	bmi.n	8007754 <HAL_ADC_AnalogWDGConfig+0x70>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007702:	6894      	ldr	r4, [r2, #8]
 8007704:	0724      	lsls	r4, r4, #28
 8007706:	d426      	bmi.n	8007756 <HAL_ADC_AnalogWDGConfig+0x72>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8007708:	680c      	ldr	r4, [r1, #0]
 800770a:	4db8      	ldr	r5, [pc, #736]	; (80079ec <HAL_ADC_AnalogWDGConfig+0x308>)
 800770c:	42ac      	cmp	r4, r5
 800770e:	f000 80a0 	beq.w	8007852 <HAL_ADC_AnalogWDGConfig+0x16e>
      switch (AnalogWDGConfig->WatchdogMode)
 8007712:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8007716:	d02e      	beq.n	8007776 <HAL_ADC_AnalogWDGConfig+0x92>
 8007718:	d827      	bhi.n	800776a <HAL_ADC_AnalogWDGConfig+0x86>
 800771a:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 800771e:	d02a      	beq.n	8007776 <HAL_ADC_AnalogWDGConfig+0x92>
 8007720:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8007724:	d027      	beq.n	8007776 <HAL_ADC_AnalogWDGConfig+0x92>
 8007726:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800772a:	d024      	beq.n	8007776 <HAL_ADC_AnalogWDGConfig+0x92>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 800772c:	f004 0001 	and.w	r0, r4, #1
 8007730:	f3c4 5501 	ubfx	r5, r4, #20, #2
  MODIFY_REG(*preg,
 8007734:	4eae      	ldr	r6, [pc, #696]	; (80079f0 <HAL_ADC_AnalogWDGConfig+0x30c>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8007736:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
  MODIFY_REG(*preg,
 800773a:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 800773c:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 8007740:	f102 000c 	add.w	r0, r2, #12
  MODIFY_REG(*preg,
 8007744:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
 8007748:	ea24 0406 	bic.w	r4, r4, r6
 800774c:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007750:	680c      	ldr	r4, [r1, #0]
}
 8007752:	e023      	b.n	800779c <HAL_ADC_AnalogWDGConfig+0xb8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007754:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007756:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8007758:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800775a:	f042 0220 	orr.w	r2, r2, #32
 800775e:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8007760:	2200      	movs	r2, #0
 8007762:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007766:	bc70      	pop	{r4, r5, r6}
 8007768:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 800776a:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 800776e:	d002      	beq.n	8007776 <HAL_ADC_AnalogWDGConfig+0x92>
 8007770:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8007774:	d1da      	bne.n	800772c <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007776:	489f      	ldr	r0, [pc, #636]	; (80079f4 <HAL_ADC_AnalogWDGConfig+0x310>)
 8007778:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 800777a:	6888      	ldr	r0, [r1, #8]
 800777c:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007780:	f000 80cb 	beq.w	800791a <HAL_ADC_AnalogWDGConfig+0x236>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007784:	2d00      	cmp	r5, #0
 8007786:	f040 80df 	bne.w	8007948 <HAL_ADC_AnalogWDGConfig+0x264>
 800778a:	f3c0 6084 	ubfx	r0, r0, #26, #5
 800778e:	2501      	movs	r5, #1
 8007790:	4085      	lsls	r5, r0
 8007792:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 8007796:	4328      	orrs	r0, r5
 8007798:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800779c:	4896      	ldr	r0, [pc, #600]	; (80079f8 <HAL_ADC_AnalogWDGConfig+0x314>)
 800779e:	6800      	ldr	r0, [r0, #0]
 80077a0:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80077a4:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80077a8:	68d0      	ldr	r0, [r2, #12]
 80077aa:	d04b      	beq.n	8007844 <HAL_ADC_AnalogWDGConfig+0x160>
 80077ac:	f010 0f10 	tst.w	r0, #16
 80077b0:	68d0      	ldr	r0, [r2, #12]
 80077b2:	d047      	beq.n	8007844 <HAL_ADC_AnalogWDGConfig+0x160>
 80077b4:	0840      	lsrs	r0, r0, #1
 80077b6:	690d      	ldr	r5, [r1, #16]
 80077b8:	f000 0008 	and.w	r0, r0, #8
 80077bc:	fa05 f000 	lsl.w	r0, r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80077c0:	4d8d      	ldr	r5, [pc, #564]	; (80079f8 <HAL_ADC_AnalogWDGConfig+0x314>)
 80077c2:	682d      	ldr	r5, [r5, #0]
 80077c4:	f005 4c70 	and.w	ip, r5, #4026531840	; 0xf0000000
 80077c8:	68d5      	ldr	r5, [r2, #12]
 80077ca:	f1bc 5f80 	cmp.w	ip, #268435456	; 0x10000000
 80077ce:	d031      	beq.n	8007834 <HAL_ADC_AnalogWDGConfig+0x150>
 80077d0:	f015 0f10 	tst.w	r5, #16
 80077d4:	68d5      	ldr	r5, [r2, #12]
 80077d6:	d02d      	beq.n	8007834 <HAL_ADC_AnalogWDGConfig+0x150>
 80077d8:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 80077dc:	694d      	ldr	r5, [r1, #20]
 80077de:	f00c 0c08 	and.w	ip, ip, #8
 80077e2:	fa05 fc0c 	lsl.w	ip, r5, ip
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80077e6:	4d83      	ldr	r5, [pc, #524]	; (80079f4 <HAL_ADC_AnalogWDGConfig+0x310>)
 80077e8:	42ac      	cmp	r4, r5
 80077ea:	d077      	beq.n	80078dc <HAL_ADC_AnalogWDGConfig+0x1f8>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 80077ec:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
 80077f0:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80077f4:	ea44 040c 	orr.w	r4, r4, ip
 80077f8:	f8c2 40b8 	str.w	r4, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 80077fc:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 8007800:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8007804:	4320      	orrs	r0, r4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8007806:	f44f 7400 	mov.w	r4, #512	; 0x200
 800780a:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800780e:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007810:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8007814:	6558      	str	r0, [r3, #84]	; 0x54
 8007816:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8007818:	7b09      	ldrb	r1, [r1, #12]
 800781a:	2901      	cmp	r1, #1
 800781c:	f000 808e 	beq.w	800793c <HAL_ADC_AnalogWDGConfig+0x258>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8007820:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007822:	2000      	movs	r0, #0
 8007824:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8007828:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 800782a:	2200      	movs	r2, #0
 800782c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007830:	bc70      	pop	{r4, r5, r6}
 8007832:	4770      	bx	lr
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8007834:	f3c5 0c82 	ubfx	ip, r5, #2, #3
 8007838:	694d      	ldr	r5, [r1, #20]
 800783a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800783e:	fa05 fc0c 	lsl.w	ip, r5, ip
 8007842:	e7d0      	b.n	80077e6 <HAL_ADC_AnalogWDGConfig+0x102>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007844:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007848:	690d      	ldr	r5, [r1, #16]
 800784a:	0040      	lsls	r0, r0, #1
 800784c:	fa05 f000 	lsl.w	r0, r5, r0
 8007850:	e7b6      	b.n	80077c0 <HAL_ADC_AnalogWDGConfig+0xdc>
      switch (AnalogWDGConfig->WatchdogMode)
 8007852:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8007856:	f000 80f0 	beq.w	8007a3a <HAL_ADC_AnalogWDGConfig+0x356>
 800785a:	d82a      	bhi.n	80078b2 <HAL_ADC_AnalogWDGConfig+0x1ce>
 800785c:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8007860:	f000 80e0 	beq.w	8007a24 <HAL_ADC_AnalogWDGConfig+0x340>
 8007864:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8007868:	d118      	bne.n	800789c <HAL_ADC_AnalogWDGConfig+0x1b8>
  MODIFY_REG(*preg,
 800786a:	68d4      	ldr	r4, [r2, #12]
 800786c:	4863      	ldr	r0, [pc, #396]	; (80079fc <HAL_ADC_AnalogWDGConfig+0x318>)
 800786e:	4020      	ands	r0, r4
 8007870:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 8007874:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007876:	4860      	ldr	r0, [pc, #384]	; (80079f8 <HAL_ADC_AnalogWDGConfig+0x314>)
 8007878:	6800      	ldr	r0, [r0, #0]
 800787a:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 800787e:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007882:	68d0      	ldr	r0, [r2, #12]
 8007884:	d069      	beq.n	800795a <HAL_ADC_AnalogWDGConfig+0x276>
 8007886:	f010 0f10 	tst.w	r0, #16
 800788a:	690d      	ldr	r5, [r1, #16]
 800788c:	68d0      	ldr	r0, [r2, #12]
 800788e:	f040 8099 	bne.w	80079c4 <HAL_ADC_AnalogWDGConfig+0x2e0>
 8007892:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007896:	0040      	lsls	r0, r0, #1
 8007898:	4085      	lsls	r5, r0
 800789a:	e063      	b.n	8007964 <HAL_ADC_AnalogWDGConfig+0x280>
      switch (AnalogWDGConfig->WatchdogMode)
 800789c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80078a0:	f040 80b4 	bne.w	8007a0c <HAL_ADC_AnalogWDGConfig+0x328>
 80078a4:	68d4      	ldr	r4, [r2, #12]
 80078a6:	4855      	ldr	r0, [pc, #340]	; (80079fc <HAL_ADC_AnalogWDGConfig+0x318>)
 80078a8:	4020      	ands	r0, r4
 80078aa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80078ae:	60d0      	str	r0, [r2, #12]
}
 80078b0:	e7e1      	b.n	8007876 <HAL_ADC_AnalogWDGConfig+0x192>
 80078b2:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80078b6:	f000 80ae 	beq.w	8007a16 <HAL_ADC_AnalogWDGConfig+0x332>
 80078ba:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 80078be:	f040 80a5 	bne.w	8007a0c <HAL_ADC_AnalogWDGConfig+0x328>
  MODIFY_REG(*preg,
 80078c2:	68d5      	ldr	r5, [r2, #12]
 80078c4:	6888      	ldr	r0, [r1, #8]
 80078c6:	4c4d      	ldr	r4, [pc, #308]	; (80079fc <HAL_ADC_AnalogWDGConfig+0x318>)
 80078c8:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80078cc:	402c      	ands	r4, r5
 80078ce:	4320      	orrs	r0, r4
 80078d0:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 80078d4:	60d0      	str	r0, [r2, #12]
}
 80078d6:	e7ce      	b.n	8007876 <HAL_ADC_AnalogWDGConfig+0x192>
  __HAL_LOCK(hadc);
 80078d8:	2002      	movs	r0, #2
}
 80078da:	4770      	bx	lr
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 80078dc:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 80078e0:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80078e4:	ea44 040c 	orr.w	r4, r4, ip
 80078e8:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 80078ec:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 80078f0:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80078f4:	4320      	orrs	r0, r4
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 80078f6:	f44f 7480 	mov.w	r4, #256	; 0x100
 80078fa:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80078fe:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007900:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 8007904:	6558      	str	r0, [r3, #84]	; 0x54
 8007906:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8007908:	7b09      	ldrb	r1, [r1, #12]
 800790a:	2901      	cmp	r1, #1
 800790c:	d078      	beq.n	8007a00 <HAL_ADC_AnalogWDGConfig+0x31c>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800790e:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007910:	2000      	movs	r0, #0
 8007912:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8007916:	6051      	str	r1, [r2, #4]
}
 8007918:	e722      	b.n	8007760 <HAL_ADC_AnalogWDGConfig+0x7c>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 800791a:	2d00      	cmp	r5, #0
 800791c:	d05e      	beq.n	80079dc <HAL_ADC_AnalogWDGConfig+0x2f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800791e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8007922:	2800      	cmp	r0, #0
 8007924:	f000 8094 	beq.w	8007a50 <HAL_ADC_AnalogWDGConfig+0x36c>
  return __builtin_clz(value);
 8007928:	fab0 f080 	clz	r0, r0
 800792c:	2501      	movs	r5, #1
 800792e:	4085      	lsls	r5, r0
 8007930:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 8007934:	4328      	orrs	r0, r5
 8007936:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 800793a:	e72f      	b.n	800779c <HAL_ADC_AnalogWDGConfig+0xb8>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800793c:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800793e:	2000      	movs	r0, #0
 8007940:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8007944:	6051      	str	r1, [r2, #4]
}
 8007946:	e70b      	b.n	8007760 <HAL_ADC_AnalogWDGConfig+0x7c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007948:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800794c:	2800      	cmp	r0, #0
 800794e:	d04a      	beq.n	80079e6 <HAL_ADC_AnalogWDGConfig+0x302>
  return __builtin_clz(value);
 8007950:	fab0 f080 	clz	r0, r0
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007954:	2501      	movs	r5, #1
 8007956:	4085      	lsls	r5, r0
 8007958:	e71b      	b.n	8007792 <HAL_ADC_AnalogWDGConfig+0xae>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800795a:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800795e:	690d      	ldr	r5, [r1, #16]
 8007960:	0040      	lsls	r0, r0, #1
 8007962:	4085      	lsls	r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8007964:	4824      	ldr	r0, [pc, #144]	; (80079f8 <HAL_ADC_AnalogWDGConfig+0x314>)
 8007966:	6800      	ldr	r0, [r0, #0]
 8007968:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 800796c:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007970:	68d0      	ldr	r0, [r2, #12]
 8007972:	d003      	beq.n	800797c <HAL_ADC_AnalogWDGConfig+0x298>
 8007974:	f010 0f10 	tst.w	r0, #16
 8007978:	68d0      	ldr	r0, [r2, #12]
 800797a:	d128      	bne.n	80079ce <HAL_ADC_AnalogWDGConfig+0x2ea>
 800797c:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007980:	694c      	ldr	r4, [r1, #20]
 8007982:	0040      	lsls	r0, r0, #1
 8007984:	fa04 f000 	lsl.w	r0, r4, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8007988:	6a14      	ldr	r4, [r2, #32]
 800798a:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800798e:	4304      	orrs	r4, r0
 8007990:	6214      	str	r4, [r2, #32]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8007992:	2480      	movs	r4, #128	; 0x80
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8007994:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8007996:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 800799a:	4328      	orrs	r0, r5
 800799c:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800799e:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80079a0:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80079a4:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80079a6:	2000      	movs	r0, #0
 80079a8:	6014      	str	r4, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 80079aa:	7b09      	ldrb	r1, [r1, #12]
 80079ac:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80079ae:	6851      	ldr	r1, [r2, #4]
 80079b0:	bf0c      	ite	eq
 80079b2:	4321      	orreq	r1, r4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80079b4:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 80079b8:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80079c0:	bc70      	pop	{r4, r5, r6}
 80079c2:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80079c4:	0840      	lsrs	r0, r0, #1
 80079c6:	f000 0008 	and.w	r0, r0, #8
 80079ca:	4085      	lsls	r5, r0
 80079cc:	e7ca      	b.n	8007964 <HAL_ADC_AnalogWDGConfig+0x280>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80079ce:	0840      	lsrs	r0, r0, #1
 80079d0:	694c      	ldr	r4, [r1, #20]
 80079d2:	f000 0008 	and.w	r0, r0, #8
 80079d6:	fa04 f000 	lsl.w	r0, r4, r0
 80079da:	e7d5      	b.n	8007988 <HAL_ADC_AnalogWDGConfig+0x2a4>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80079dc:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80079e0:	2501      	movs	r5, #1
 80079e2:	4085      	lsls	r5, r0
 80079e4:	e7a4      	b.n	8007930 <HAL_ADC_AnalogWDGConfig+0x24c>
 80079e6:	2501      	movs	r5, #1
 80079e8:	e6d3      	b.n	8007792 <HAL_ADC_AnalogWDGConfig+0xae>
 80079ea:	bf00      	nop
 80079ec:	7dc00000 	.word	0x7dc00000
 80079f0:	7dcfffff 	.word	0x7dcfffff
 80079f4:	001fffff 	.word	0x001fffff
 80079f8:	5c001000 	.word	0x5c001000
 80079fc:	823fffff 	.word	0x823fffff
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8007a00:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007a02:	2000      	movs	r0, #0
 8007a04:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8007a08:	6051      	str	r1, [r2, #4]
}
 8007a0a:	e6a9      	b.n	8007760 <HAL_ADC_AnalogWDGConfig+0x7c>
  MODIFY_REG(*preg,
 8007a0c:	68d4      	ldr	r4, [r2, #12]
 8007a0e:	4811      	ldr	r0, [pc, #68]	; (8007a54 <HAL_ADC_AnalogWDGConfig+0x370>)
 8007a10:	4020      	ands	r0, r4
 8007a12:	60d0      	str	r0, [r2, #12]
}
 8007a14:	e72f      	b.n	8007876 <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 8007a16:	68d4      	ldr	r4, [r2, #12]
 8007a18:	480e      	ldr	r0, [pc, #56]	; (8007a54 <HAL_ADC_AnalogWDGConfig+0x370>)
 8007a1a:	4020      	ands	r0, r4
 8007a1c:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 8007a20:	60d0      	str	r0, [r2, #12]
}
 8007a22:	e728      	b.n	8007876 <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 8007a24:	68d5      	ldr	r5, [r2, #12]
 8007a26:	6888      	ldr	r0, [r1, #8]
 8007a28:	4c0a      	ldr	r4, [pc, #40]	; (8007a54 <HAL_ADC_AnalogWDGConfig+0x370>)
 8007a2a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007a2e:	402c      	ands	r4, r5
 8007a30:	4320      	orrs	r0, r4
 8007a32:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8007a36:	60d0      	str	r0, [r2, #12]
}
 8007a38:	e71d      	b.n	8007876 <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 8007a3a:	68d5      	ldr	r5, [r2, #12]
 8007a3c:	6888      	ldr	r0, [r1, #8]
 8007a3e:	4c05      	ldr	r4, [pc, #20]	; (8007a54 <HAL_ADC_AnalogWDGConfig+0x370>)
 8007a40:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007a44:	402c      	ands	r4, r5
 8007a46:	4320      	orrs	r0, r4
 8007a48:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 8007a4c:	60d0      	str	r0, [r2, #12]
}
 8007a4e:	e712      	b.n	8007876 <HAL_ADC_AnalogWDGConfig+0x192>
 8007a50:	2501      	movs	r5, #1
 8007a52:	e76d      	b.n	8007930 <HAL_ADC_AnalogWDGConfig+0x24c>
 8007a54:	823fffff 	.word	0x823fffff

08007a58 <ADC_ConversionStop>:
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007a58:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007a5a:	689a      	ldr	r2, [r3, #8]
 8007a5c:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007a60:	689a      	ldr	r2, [r3, #8]
{
 8007a62:	b570      	push	{r4, r5, r6, lr}
 8007a64:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007a66:	d103      	bne.n	8007a70 <ADC_ConversionStop+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007a68:	0712      	lsls	r2, r2, #28
 8007a6a:	d401      	bmi.n	8007a70 <ADC_ConversionStop+0x18>
  return HAL_OK;
 8007a6c:	2000      	movs	r0, #0
}
 8007a6e:	bd70      	pop	{r4, r5, r6, pc}
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007a70:	68da      	ldr	r2, [r3, #12]
 8007a72:	0196      	lsls	r6, r2, #6
 8007a74:	d504      	bpl.n	8007a80 <ADC_ConversionStop+0x28>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8007a76:	8aa0      	ldrh	r0, [r4, #20]
 8007a78:	f240 1201 	movw	r2, #257	; 0x101
 8007a7c:	4290      	cmp	r0, r2
 8007a7e:	d01a      	beq.n	8007ab6 <ADC_ConversionStop+0x5e>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007a80:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007a82:	689a      	ldr	r2, [r3, #8]
 8007a84:	d040      	beq.n	8007b08 <ADC_ConversionStop+0xb0>
 8007a86:	0756      	lsls	r6, r2, #29
 8007a88:	d508      	bpl.n	8007a9c <ADC_ConversionStop+0x44>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007a8a:	689a      	ldr	r2, [r3, #8]
 8007a8c:	0790      	lsls	r0, r2, #30
 8007a8e:	d405      	bmi.n	8007a9c <ADC_ConversionStop+0x44>
  MODIFY_REG(ADCx->CR,
 8007a90:	6898      	ldr	r0, [r3, #8]
 8007a92:	4a2d      	ldr	r2, [pc, #180]	; (8007b48 <ADC_ConversionStop+0xf0>)
 8007a94:	4002      	ands	r2, r0
 8007a96:	f042 0210 	orr.w	r2, r2, #16
 8007a9a:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007a9c:	2901      	cmp	r1, #1
 8007a9e:	d019      	beq.n	8007ad4 <ADC_ConversionStop+0x7c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007aa0:	689a      	ldr	r2, [r3, #8]
 8007aa2:	0712      	lsls	r2, r2, #28
 8007aa4:	d502      	bpl.n	8007aac <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007aa6:	689a      	ldr	r2, [r3, #8]
 8007aa8:	0790      	lsls	r0, r2, #30
 8007aaa:	d534      	bpl.n	8007b16 <ADC_ConversionStop+0xbe>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007aac:	2903      	cmp	r1, #3
 8007aae:	bf14      	ite	ne
 8007ab0:	2504      	movne	r5, #4
 8007ab2:	250c      	moveq	r5, #12
 8007ab4:	e00f      	b.n	8007ad6 <ADC_ConversionStop+0x7e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	0650      	lsls	r0, r2, #25
 8007aba:	d406      	bmi.n	8007aca <ADC_ConversionStop+0x72>
 8007abc:	4a23      	ldr	r2, [pc, #140]	; (8007b4c <ADC_ConversionStop+0xf4>)
 8007abe:	e001      	b.n	8007ac4 <ADC_ConversionStop+0x6c>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007ac0:	3a01      	subs	r2, #1
 8007ac2:	d018      	beq.n	8007af6 <ADC_ConversionStop+0x9e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007ac4:	6819      	ldr	r1, [r3, #0]
 8007ac6:	0649      	lsls	r1, r1, #25
 8007ac8:	d5fa      	bpl.n	8007ac0 <ADC_ConversionStop+0x68>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8007aca:	2240      	movs	r2, #64	; 0x40
 8007acc:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007ace:	689a      	ldr	r2, [r3, #8]
 8007ad0:	0752      	lsls	r2, r2, #29
 8007ad2:	d427      	bmi.n	8007b24 <ADC_ConversionStop+0xcc>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007ad4:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 8007ad6:	f7ff f96f 	bl	8006db8 <HAL_GetTick>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007ada:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8007adc:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	421d      	tst	r5, r3
 8007ae2:	d0c3      	beq.n	8007a6c <ADC_ConversionStop+0x14>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007ae4:	f7ff f968 	bl	8006db8 <HAL_GetTick>
 8007ae8:	1b83      	subs	r3, r0, r6
 8007aea:	2b05      	cmp	r3, #5
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007aec:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007aee:	d9f6      	bls.n	8007ade <ADC_ConversionStop+0x86>
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007af0:	689a      	ldr	r2, [r3, #8]
 8007af2:	422a      	tst	r2, r5
 8007af4:	d0f3      	beq.n	8007ade <ADC_ConversionStop+0x86>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007af6:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8007af8:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007afa:	f043 0310 	orr.w	r3, r3, #16
 8007afe:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007b00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b02:	4303      	orrs	r3, r0
 8007b04:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8007b06:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007b08:	0715      	lsls	r5, r2, #28
 8007b0a:	d502      	bpl.n	8007b12 <ADC_ConversionStop+0xba>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007b0c:	689a      	ldr	r2, [r3, #8]
 8007b0e:	0792      	lsls	r2, r2, #30
 8007b10:	d513      	bpl.n	8007b3a <ADC_ConversionStop+0xe2>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007b12:	2508      	movs	r5, #8
        break;
 8007b14:	e7df      	b.n	8007ad6 <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 8007b16:	6898      	ldr	r0, [r3, #8]
 8007b18:	4a0b      	ldr	r2, [pc, #44]	; (8007b48 <ADC_ConversionStop+0xf0>)
 8007b1a:	4002      	ands	r2, r0
 8007b1c:	f042 0220 	orr.w	r2, r2, #32
 8007b20:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8007b22:	e7c3      	b.n	8007aac <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007b24:	689a      	ldr	r2, [r3, #8]
 8007b26:	0796      	lsls	r6, r2, #30
 8007b28:	d4d4      	bmi.n	8007ad4 <ADC_ConversionStop+0x7c>
  MODIFY_REG(ADCx->CR,
 8007b2a:	6899      	ldr	r1, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007b2c:	2504      	movs	r5, #4
 8007b2e:	4a06      	ldr	r2, [pc, #24]	; (8007b48 <ADC_ConversionStop+0xf0>)
 8007b30:	400a      	ands	r2, r1
 8007b32:	f042 0210 	orr.w	r2, r2, #16
 8007b36:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007b38:	e7cd      	b.n	8007ad6 <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 8007b3a:	6899      	ldr	r1, [r3, #8]
 8007b3c:	4a02      	ldr	r2, [pc, #8]	; (8007b48 <ADC_ConversionStop+0xf0>)
 8007b3e:	400a      	ands	r2, r1
 8007b40:	f042 0220 	orr.w	r2, r2, #32
 8007b44:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8007b46:	e7e4      	b.n	8007b12 <ADC_ConversionStop+0xba>
 8007b48:	7fffffc0 	.word	0x7fffffc0
 8007b4c:	000cdc00 	.word	0x000cdc00

08007b50 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007b50:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007b52:	689a      	ldr	r2, [r3, #8]
 8007b54:	07d1      	lsls	r1, r2, #31
 8007b56:	d501      	bpl.n	8007b5c <ADC_Enable+0xc>
  return HAL_OK;
 8007b58:	2000      	movs	r0, #0
}
 8007b5a:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007b5c:	6899      	ldr	r1, [r3, #8]
 8007b5e:	4a21      	ldr	r2, [pc, #132]	; (8007be4 <ADC_Enable+0x94>)
 8007b60:	4211      	tst	r1, r2
{
 8007b62:	b570      	push	{r4, r5, r6, lr}
 8007b64:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007b66:	d12c      	bne.n	8007bc2 <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 8007b68:	6899      	ldr	r1, [r3, #8]
 8007b6a:	4a1f      	ldr	r2, [pc, #124]	; (8007be8 <ADC_Enable+0x98>)
 8007b6c:	400a      	ands	r2, r1
 8007b6e:	f042 0201 	orr.w	r2, r2, #1
 8007b72:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8007b74:	f7ff f920 	bl	8006db8 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007b78:	6823      	ldr	r3, [r4, #0]
 8007b7a:	4a1c      	ldr	r2, [pc, #112]	; (8007bec <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 8007b7c:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d028      	beq.n	8007bd4 <ADC_Enable+0x84>
 8007b82:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d024      	beq.n	8007bd4 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007b8a:	4a19      	ldr	r2, [pc, #100]	; (8007bf0 <ADC_Enable+0xa0>)
 8007b8c:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	07d6      	lsls	r6, r2, #31
 8007b92:	d414      	bmi.n	8007bbe <ADC_Enable+0x6e>
  MODIFY_REG(ADCx->CR,
 8007b94:	4e14      	ldr	r6, [pc, #80]	; (8007be8 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007b96:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007b98:	07d0      	lsls	r0, r2, #31
 8007b9a:	d404      	bmi.n	8007ba6 <ADC_Enable+0x56>
  MODIFY_REG(ADCx->CR,
 8007b9c:	689a      	ldr	r2, [r3, #8]
 8007b9e:	4032      	ands	r2, r6
 8007ba0:	f042 0201 	orr.w	r2, r2, #1
 8007ba4:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007ba6:	f7ff f907 	bl	8006db8 <HAL_GetTick>
 8007baa:	1b43      	subs	r3, r0, r5
 8007bac:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007bae:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007bb0:	d902      	bls.n	8007bb8 <ADC_Enable+0x68>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	07d1      	lsls	r1, r2, #31
 8007bb6:	d504      	bpl.n	8007bc2 <ADC_Enable+0x72>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	07d2      	lsls	r2, r2, #31
 8007bbc:	d5eb      	bpl.n	8007b96 <ADC_Enable+0x46>
  return HAL_OK;
 8007bbe:	2000      	movs	r0, #0
}
 8007bc0:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007bc2:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 8007bc4:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007bc6:	f043 0310 	orr.w	r3, r3, #16
 8007bca:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007bcc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007bce:	4303      	orrs	r3, r0
 8007bd0:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8007bd2:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007bd4:	4a07      	ldr	r2, [pc, #28]	; (8007bf4 <ADC_Enable+0xa4>)
 8007bd6:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007bd8:	06d2      	lsls	r2, r2, #27
 8007bda:	d0d8      	beq.n	8007b8e <ADC_Enable+0x3e>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007bdc:	4a06      	ldr	r2, [pc, #24]	; (8007bf8 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d1d5      	bne.n	8007b8e <ADC_Enable+0x3e>
 8007be2:	e7ec      	b.n	8007bbe <ADC_Enable+0x6e>
 8007be4:	8000003f 	.word	0x8000003f
 8007be8:	7fffffc0 	.word	0x7fffffc0
 8007bec:	40022000 	.word	0x40022000
 8007bf0:	58026300 	.word	0x58026300
 8007bf4:	40022300 	.word	0x40022300
 8007bf8:	40022100 	.word	0x40022100

08007bfc <HAL_ADC_Start>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007bfc:	4a39      	ldr	r2, [pc, #228]	; (8007ce4 <HAL_ADC_Start+0xe8>)
 8007bfe:	6803      	ldr	r3, [r0, #0]
 8007c00:	4293      	cmp	r3, r2
{
 8007c02:	b570      	push	{r4, r5, r6, lr}
 8007c04:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007c06:	d046      	beq.n	8007c96 <HAL_ADC_Start+0x9a>
 8007c08:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d042      	beq.n	8007c96 <HAL_ADC_Start+0x9a>
 8007c10:	4a35      	ldr	r2, [pc, #212]	; (8007ce8 <HAL_ADC_Start+0xec>)
 8007c12:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007c14:	689d      	ldr	r5, [r3, #8]
 8007c16:	f015 0504 	ands.w	r5, r5, #4
 8007c1a:	d142      	bne.n	8007ca2 <HAL_ADC_Start+0xa6>
    __HAL_LOCK(hadc);
 8007c1c:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d03e      	beq.n	8007ca2 <HAL_ADC_Start+0xa6>
 8007c24:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8007c26:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8007c28:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8007c2c:	f7ff ff90 	bl	8007b50 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8007c30:	2800      	cmp	r0, #0
 8007c32:	d138      	bne.n	8007ca6 <HAL_ADC_Start+0xaa>
      ADC_STATE_CLR_SET(hadc->State,
 8007c34:	6d63      	ldr	r3, [r4, #84]	; 0x54
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007c36:	f006 061f 	and.w	r6, r6, #31
 8007c3a:	4a2c      	ldr	r2, [pc, #176]	; (8007cec <HAL_ADC_Start+0xf0>)
 8007c3c:	401a      	ands	r2, r3
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007c3e:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8007c40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c44:	6562      	str	r2, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007c46:	4a2a      	ldr	r2, [pc, #168]	; (8007cf0 <HAL_ADC_Start+0xf4>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d045      	beq.n	8007cd8 <HAL_ADC_Start+0xdc>
 8007c4c:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007c4e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007c50:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007c54:	6562      	str	r2, [r4, #84]	; 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007c56:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007c58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c5c:	d040      	beq.n	8007ce0 <HAL_ADC_Start+0xe4>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007c5e:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8007c60:	f022 0206 	bic.w	r2, r2, #6
 8007c64:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007c66:	221c      	movs	r2, #28
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007c68:	428b      	cmp	r3, r1
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007c6a:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8007c6c:	f04f 0200 	mov.w	r2, #0
 8007c70:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007c74:	d020      	beq.n	8007cb8 <HAL_ADC_Start+0xbc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007c76:	2e09      	cmp	r6, #9
 8007c78:	d918      	bls.n	8007cac <HAL_ADC_Start+0xb0>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007c7a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007c7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c80:	6563      	str	r3, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8007c82:	68cb      	ldr	r3, [r1, #12]
 8007c84:	019b      	lsls	r3, r3, #6
 8007c86:	d505      	bpl.n	8007c94 <HAL_ADC_Start+0x98>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007c88:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007c8a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007c8e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007c92:	6563      	str	r3, [r4, #84]	; 0x54
}
 8007c94:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007c96:	4a17      	ldr	r2, [pc, #92]	; (8007cf4 <HAL_ADC_Start+0xf8>)
 8007c98:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007c9a:	689d      	ldr	r5, [r3, #8]
 8007c9c:	f015 0504 	ands.w	r5, r5, #4
 8007ca0:	d0bc      	beq.n	8007c1c <HAL_ADC_Start+0x20>
    tmp_hal_status = HAL_BUSY;
 8007ca2:	2002      	movs	r0, #2
}
 8007ca4:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8007ca6:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
}
 8007caa:	bd70      	pop	{r4, r5, r6, pc}
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007cac:	f240 2221 	movw	r2, #545	; 0x221
 8007cb0:	fa22 f606 	lsr.w	r6, r2, r6
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007cb4:	07f5      	lsls	r5, r6, #31
 8007cb6:	d5e0      	bpl.n	8007c7a <HAL_ADC_Start+0x7e>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8007cb8:	68da      	ldr	r2, [r3, #12]
 8007cba:	0192      	lsls	r2, r2, #6
 8007cbc:	d505      	bpl.n	8007cca <HAL_ADC_Start+0xce>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007cbe:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007cc0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8007cc4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007cc8:	6562      	str	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8007cca:	6899      	ldr	r1, [r3, #8]
 8007ccc:	4a0a      	ldr	r2, [pc, #40]	; (8007cf8 <HAL_ADC_Start+0xfc>)
 8007cce:	400a      	ands	r2, r1
 8007cd0:	f042 0204 	orr.w	r2, r2, #4
 8007cd4:	609a      	str	r2, [r3, #8]
}
 8007cd6:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007cd8:	4902      	ldr	r1, [pc, #8]	; (8007ce4 <HAL_ADC_Start+0xe8>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007cda:	2e00      	cmp	r6, #0
 8007cdc:	d0b7      	beq.n	8007c4e <HAL_ADC_Start+0x52>
 8007cde:	e7ba      	b.n	8007c56 <HAL_ADC_Start+0x5a>
        ADC_CLEAR_ERRORCODE(hadc);
 8007ce0:	65a2      	str	r2, [r4, #88]	; 0x58
 8007ce2:	e7c0      	b.n	8007c66 <HAL_ADC_Start+0x6a>
 8007ce4:	40022000 	.word	0x40022000
 8007ce8:	58026300 	.word	0x58026300
 8007cec:	fffff0fe 	.word	0xfffff0fe
 8007cf0:	40022100 	.word	0x40022100
 8007cf4:	40022300 	.word	0x40022300
 8007cf8:	7fffffc0 	.word	0x7fffffc0

08007cfc <ADC_Disable>:
{
 8007cfc:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007cfe:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007d00:	689a      	ldr	r2, [r3, #8]
 8007d02:	0795      	lsls	r5, r2, #30
 8007d04:	d502      	bpl.n	8007d0c <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007d06:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8007d08:	2000      	movs	r0, #0
}
 8007d0a:	bd38      	pop	{r3, r4, r5, pc}
 8007d0c:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007d0e:	07d4      	lsls	r4, r2, #31
 8007d10:	d529      	bpl.n	8007d66 <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007d12:	689a      	ldr	r2, [r3, #8]
 8007d14:	4604      	mov	r4, r0
 8007d16:	f002 020d 	and.w	r2, r2, #13
 8007d1a:	2a01      	cmp	r2, #1
 8007d1c:	d008      	beq.n	8007d30 <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007d1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8007d20:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007d22:	f043 0310 	orr.w	r3, r3, #16
 8007d26:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007d28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d2a:	4303      	orrs	r3, r0
 8007d2c:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8007d2e:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8007d30:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007d32:	2103      	movs	r1, #3
 8007d34:	4a0d      	ldr	r2, [pc, #52]	; (8007d6c <ADC_Disable+0x70>)
 8007d36:	4002      	ands	r2, r0
 8007d38:	f042 0202 	orr.w	r2, r2, #2
 8007d3c:	609a      	str	r2, [r3, #8]
 8007d3e:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8007d40:	f7ff f83a 	bl	8006db8 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007d44:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8007d46:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	07d9      	lsls	r1, r3, #31
 8007d4c:	d50b      	bpl.n	8007d66 <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007d4e:	f7ff f833 	bl	8006db8 <HAL_GetTick>
 8007d52:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007d54:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007d56:	2802      	cmp	r0, #2
 8007d58:	d902      	bls.n	8007d60 <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007d5a:	689a      	ldr	r2, [r3, #8]
 8007d5c:	07d2      	lsls	r2, r2, #31
 8007d5e:	d4de      	bmi.n	8007d1e <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	07db      	lsls	r3, r3, #31
 8007d64:	d4f3      	bmi.n	8007d4e <ADC_Disable+0x52>
  return HAL_OK;
 8007d66:	2000      	movs	r0, #0
}
 8007d68:	bd38      	pop	{r3, r4, r5, pc}
 8007d6a:	bf00      	nop
 8007d6c:	7fffffc0 	.word	0x7fffffc0

08007d70 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8007d70:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d01b      	beq.n	8007db0 <HAL_ADC_Stop+0x40>
 8007d78:	2301      	movs	r3, #1
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8007d7a:	2103      	movs	r1, #3
{
 8007d7c:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8007d7e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8007d82:	4604      	mov	r4, r0
 8007d84:	f7ff fe68 	bl	8007a58 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8007d88:	b118      	cbz	r0, 8007d92 <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8007d90:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8007d92:	4620      	mov	r0, r4
 8007d94:	f7ff ffb2 	bl	8007cfc <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8007d98:	2800      	cmp	r0, #0
 8007d9a:	d1f6      	bne.n	8007d8a <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 8007d9c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007d9e:	4b05      	ldr	r3, [pc, #20]	; (8007db4 <HAL_ADC_Stop+0x44>)
 8007da0:	4013      	ands	r3, r2
 8007da2:	f043 0301 	orr.w	r3, r3, #1
 8007da6:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8007da8:	2300      	movs	r3, #0
 8007daa:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8007dae:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8007db0:	2002      	movs	r0, #2
}
 8007db2:	4770      	bx	lr
 8007db4:	ffffeefe 	.word	0xffffeefe

08007db8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8007db8:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007dba:	4a57      	ldr	r2, [pc, #348]	; (8007f18 <ADC_ConfigureBoostMode+0x160>)
{
 8007dbc:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007dbe:	6803      	ldr	r3, [r0, #0]
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d026      	beq.n	8007e12 <ADC_ConfigureBoostMode+0x5a>
 8007dc4:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d022      	beq.n	8007e12 <ADC_ConfigureBoostMode+0x5a>
 8007dcc:	4b53      	ldr	r3, [pc, #332]	; (8007f1c <ADC_ConfigureBoostMode+0x164>)
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8007dd4:	d022      	beq.n	8007e1c <ADC_ConfigureBoostMode+0x64>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8007dd6:	f003 f8bd 	bl	800af54 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8007dda:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8007ddc:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8007dde:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007de2:	f000 8088 	beq.w	8007ef6 <ADC_ConfigureBoostMode+0x13e>
 8007de6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007dea:	d06c      	beq.n	8007ec6 <ADC_ConfigureBoostMode+0x10e>
 8007dec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007df0:	f000 8081 	beq.w	8007ef6 <ADC_ConfigureBoostMode+0x13e>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007df4:	f7fe fff8 	bl	8006de8 <HAL_GetREVID>
 8007df8:	f241 0303 	movw	r3, #4099	; 0x1003
 8007dfc:	4298      	cmp	r0, r3
 8007dfe:	d84b      	bhi.n	8007e98 <ADC_ConfigureBoostMode+0xe0>
  {
    if (freq > 20000000UL)
 8007e00:	4b47      	ldr	r3, [pc, #284]	; (8007f20 <ADC_ConfigureBoostMode+0x168>)
 8007e02:	429d      	cmp	r5, r3
 8007e04:	d92a      	bls.n	8007e5c <ADC_ConfigureBoostMode+0xa4>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007e06:	6822      	ldr	r2, [r4, #0]
 8007e08:	6893      	ldr	r3, [r2, #8]
 8007e0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e0e:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007e10:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007e12:	4b44      	ldr	r3, [pc, #272]	; (8007f24 <ADC_ConfigureBoostMode+0x16c>)
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8007e1a:	d1dc      	bne.n	8007dd6 <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007e1c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007e20:	2100      	movs	r1, #0
 8007e22:	f004 fa6d 	bl	800c300 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8007e26:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007e28:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8007e2a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8007e2e:	d06c      	beq.n	8007f0a <ADC_ConfigureBoostMode+0x152>
 8007e30:	d808      	bhi.n	8007e44 <ADC_ConfigureBoostMode+0x8c>
 8007e32:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8007e36:	d050      	beq.n	8007eda <ADC_ConfigureBoostMode+0x122>
 8007e38:	d916      	bls.n	8007e68 <ADC_ConfigureBoostMode+0xb0>
 8007e3a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e3e:	d1d9      	bne.n	8007df4 <ADC_ConfigureBoostMode+0x3c>
        freq /= 32UL;
 8007e40:	0945      	lsrs	r5, r0, #5
        break;
 8007e42:	e7d7      	b.n	8007df4 <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8007e44:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8007e48:	d045      	beq.n	8007ed6 <ADC_ConfigureBoostMode+0x11e>
 8007e4a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8007e4e:	d1d1      	bne.n	8007df4 <ADC_ConfigureBoostMode+0x3c>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007e50:	f7fe ffca 	bl	8006de8 <HAL_GetREVID>
 8007e54:	f241 0303 	movw	r3, #4099	; 0x1003
 8007e58:	4298      	cmp	r0, r3
 8007e5a:	d840      	bhi.n	8007ede <ADC_ConfigureBoostMode+0x126>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007e5c:	6822      	ldr	r2, [r4, #0]
 8007e5e:	6893      	ldr	r3, [r2, #8]
 8007e60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e64:	6093      	str	r3, [r2, #8]
}
 8007e66:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8007e68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e6c:	d006      	beq.n	8007e7c <ADC_ConfigureBoostMode+0xc4>
 8007e6e:	d90a      	bls.n	8007e86 <ADC_ConfigureBoostMode+0xce>
 8007e70:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8007e74:	d002      	beq.n	8007e7c <ADC_ConfigureBoostMode+0xc4>
 8007e76:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8007e7a:	d1bb      	bne.n	8007df4 <ADC_ConfigureBoostMode+0x3c>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8007e7c:	0c9b      	lsrs	r3, r3, #18
 8007e7e:	005b      	lsls	r3, r3, #1
 8007e80:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8007e84:	e7b6      	b.n	8007df4 <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8007e86:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007e8a:	d0f7      	beq.n	8007e7c <ADC_ConfigureBoostMode+0xc4>
 8007e8c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007e90:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8007e94:	d0f2      	beq.n	8007e7c <ADC_ConfigureBoostMode+0xc4>
 8007e96:	e7ad      	b.n	8007df4 <ADC_ConfigureBoostMode+0x3c>
    if (freq <= 6250000UL)
 8007e98:	4b23      	ldr	r3, [pc, #140]	; (8007f28 <ADC_ConfigureBoostMode+0x170>)
 8007e9a:	429d      	cmp	r5, r3
 8007e9c:	d805      	bhi.n	8007eaa <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8007e9e:	6822      	ldr	r2, [r4, #0]
 8007ea0:	6893      	ldr	r3, [r2, #8]
 8007ea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ea6:	6093      	str	r3, [r2, #8]
}
 8007ea8:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 8007eaa:	4b20      	ldr	r3, [pc, #128]	; (8007f2c <ADC_ConfigureBoostMode+0x174>)
 8007eac:	429d      	cmp	r5, r3
 8007eae:	d91a      	bls.n	8007ee6 <ADC_ConfigureBoostMode+0x12e>
    else if (freq <= 25000000UL)
 8007eb0:	4b1f      	ldr	r3, [pc, #124]	; (8007f30 <ADC_ConfigureBoostMode+0x178>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007eb2:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 8007eb4:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007eb6:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 8007eb8:	d829      	bhi.n	8007f0e <ADC_ConfigureBoostMode+0x156>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007eba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ebe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007ec2:	6093      	str	r3, [r2, #8]
}
 8007ec4:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 8007ec6:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007ec8:	f7fe ff8e 	bl	8006de8 <HAL_GetREVID>
 8007ecc:	f241 0303 	movw	r3, #4099	; 0x1003
 8007ed0:	4298      	cmp	r0, r3
 8007ed2:	d8e1      	bhi.n	8007e98 <ADC_ConfigureBoostMode+0xe0>
 8007ed4:	e794      	b.n	8007e00 <ADC_ConfigureBoostMode+0x48>
        freq /= 128UL;
 8007ed6:	09c5      	lsrs	r5, r0, #7
        break;
 8007ed8:	e78c      	b.n	8007df4 <ADC_ConfigureBoostMode+0x3c>
        freq /= 16UL;
 8007eda:	0905      	lsrs	r5, r0, #4
        break;
 8007edc:	e78a      	b.n	8007df4 <ADC_ConfigureBoostMode+0x3c>
    if (freq <= 6250000UL)
 8007ede:	4b12      	ldr	r3, [pc, #72]	; (8007f28 <ADC_ConfigureBoostMode+0x170>)
 8007ee0:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8007ee4:	d2db      	bcs.n	8007e9e <ADC_ConfigureBoostMode+0xe6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8007ee6:	6822      	ldr	r2, [r4, #0]
 8007ee8:	6893      	ldr	r3, [r2, #8]
 8007eea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007eee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ef2:	6093      	str	r3, [r2, #8]
}
 8007ef4:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8007ef6:	0c1b      	lsrs	r3, r3, #16
 8007ef8:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007efc:	f7fe ff74 	bl	8006de8 <HAL_GetREVID>
 8007f00:	f241 0303 	movw	r3, #4099	; 0x1003
 8007f04:	4298      	cmp	r0, r3
 8007f06:	d8c7      	bhi.n	8007e98 <ADC_ConfigureBoostMode+0xe0>
 8007f08:	e77a      	b.n	8007e00 <ADC_ConfigureBoostMode+0x48>
        freq /= 64UL;
 8007f0a:	0985      	lsrs	r5, r0, #6
        break;
 8007f0c:	e772      	b.n	8007df4 <ADC_ConfigureBoostMode+0x3c>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8007f0e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007f12:	6093      	str	r3, [r2, #8]
}
 8007f14:	bd38      	pop	{r3, r4, r5, pc}
 8007f16:	bf00      	nop
 8007f18:	40022000 	.word	0x40022000
 8007f1c:	58026300 	.word	0x58026300
 8007f20:	01312d00 	.word	0x01312d00
 8007f24:	40022300 	.word	0x40022300
 8007f28:	00bebc21 	.word	0x00bebc21
 8007f2c:	017d7841 	.word	0x017d7841
 8007f30:	02faf081 	.word	0x02faf081

08007f34 <HAL_ADC_Init>:
{
 8007f34:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8007f36:	2300      	movs	r3, #0
{
 8007f38:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8007f3a:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8007f3c:	2800      	cmp	r0, #0
 8007f3e:	f000 80d1 	beq.w	80080e4 <HAL_ADC_Init+0x1b0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007f42:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8007f44:	4604      	mov	r4, r0
 8007f46:	2d00      	cmp	r5, #0
 8007f48:	f000 80bb 	beq.w	80080c2 <HAL_ADC_Init+0x18e>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007f4c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007f4e:	6893      	ldr	r3, [r2, #8]
 8007f50:	009d      	lsls	r5, r3, #2
 8007f52:	d503      	bpl.n	8007f5c <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007f54:	6891      	ldr	r1, [r2, #8]
 8007f56:	4b72      	ldr	r3, [pc, #456]	; (8008120 <HAL_ADC_Init+0x1ec>)
 8007f58:	400b      	ands	r3, r1
 8007f5a:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007f5c:	6893      	ldr	r3, [r2, #8]
 8007f5e:	00d8      	lsls	r0, r3, #3
 8007f60:	d416      	bmi.n	8007f90 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007f62:	4b70      	ldr	r3, [pc, #448]	; (8008124 <HAL_ADC_Init+0x1f0>)
 8007f64:	4970      	ldr	r1, [pc, #448]	; (8008128 <HAL_ADC_Init+0x1f4>)
 8007f66:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8007f68:	6890      	ldr	r0, [r2, #8]
 8007f6a:	099b      	lsrs	r3, r3, #6
 8007f6c:	fba1 1303 	umull	r1, r3, r1, r3
 8007f70:	496e      	ldr	r1, [pc, #440]	; (800812c <HAL_ADC_Init+0x1f8>)
 8007f72:	099b      	lsrs	r3, r3, #6
 8007f74:	4001      	ands	r1, r0
 8007f76:	3301      	adds	r3, #1
 8007f78:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8007f7c:	6091      	str	r1, [r2, #8]
 8007f7e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007f80:	9b01      	ldr	r3, [sp, #4]
 8007f82:	b12b      	cbz	r3, 8007f90 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8007f84:	9b01      	ldr	r3, [sp, #4]
 8007f86:	3b01      	subs	r3, #1
 8007f88:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007f8a:	9b01      	ldr	r3, [sp, #4]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d1f9      	bne.n	8007f84 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007f90:	6893      	ldr	r3, [r2, #8]
 8007f92:	00d9      	lsls	r1, r3, #3
 8007f94:	d424      	bmi.n	8007fe0 <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007f96:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8007f98:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007f9a:	f043 0310 	orr.w	r3, r3, #16
 8007f9e:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007fa0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007fa2:	432b      	orrs	r3, r5
 8007fa4:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007fa6:	6893      	ldr	r3, [r2, #8]
 8007fa8:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007fac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007fae:	d11d      	bne.n	8007fec <HAL_ADC_Init+0xb8>
 8007fb0:	06db      	lsls	r3, r3, #27
 8007fb2:	d41b      	bmi.n	8007fec <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8007fb4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007fb6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8007fba:	f043 0302 	orr.w	r3, r3, #2
 8007fbe:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007fc0:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007fc2:	07de      	lsls	r6, r3, #31
 8007fc4:	d428      	bmi.n	8008018 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007fc6:	4b5a      	ldr	r3, [pc, #360]	; (8008130 <HAL_ADC_Init+0x1fc>)
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d017      	beq.n	8007ffc <HAL_ADC_Init+0xc8>
 8007fcc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d013      	beq.n	8007ffc <HAL_ADC_Init+0xc8>
 8007fd4:	4b57      	ldr	r3, [pc, #348]	; (8008134 <HAL_ADC_Init+0x200>)
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	07d9      	lsls	r1, r3, #31
 8007fda:	d41d      	bmi.n	8008018 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007fdc:	4a56      	ldr	r2, [pc, #344]	; (8008138 <HAL_ADC_Init+0x204>)
 8007fde:	e015      	b.n	800800c <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007fe0:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007fe2:	2500      	movs	r5, #0
 8007fe4:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007fe8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007fea:	d0e1      	beq.n	8007fb0 <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007fec:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8007fee:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ff0:	f043 0310 	orr.w	r3, r3, #16
}
 8007ff4:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ff6:	6563      	str	r3, [r4, #84]	; 0x54
}
 8007ff8:	b002      	add	sp, #8
 8007ffa:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007ffc:	4a4c      	ldr	r2, [pc, #304]	; (8008130 <HAL_ADC_Init+0x1fc>)
 8007ffe:	4b4f      	ldr	r3, [pc, #316]	; (800813c <HAL_ADC_Init+0x208>)
 8008000:	6892      	ldr	r2, [r2, #8]
 8008002:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008004:	4313      	orrs	r3, r2
 8008006:	07d8      	lsls	r0, r3, #31
 8008008:	d406      	bmi.n	8008018 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800800a:	4a4d      	ldr	r2, [pc, #308]	; (8008140 <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800800c:	6893      	ldr	r3, [r2, #8]
 800800e:	6861      	ldr	r1, [r4, #4]
 8008010:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8008014:	430b      	orrs	r3, r1
 8008016:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8008018:	f7fe fee6 	bl	8006de8 <HAL_GetREVID>
 800801c:	f241 0303 	movw	r3, #4099	; 0x1003
 8008020:	68a1      	ldr	r1, [r4, #8]
 8008022:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008024:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8008026:	d852      	bhi.n	80080ce <HAL_ADC_Init+0x19a>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8008028:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800802c:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800802e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8008030:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8008034:	4302      	orrs	r2, r0
 8008036:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008038:	2b01      	cmp	r3, #1
 800803a:	d103      	bne.n	8008044 <HAL_ADC_Init+0x110>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800803c:	6a23      	ldr	r3, [r4, #32]
 800803e:	3b01      	subs	r3, #1
 8008040:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008044:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008046:	b123      	cbz	r3, 8008052 <HAL_ADC_Init+0x11e>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008048:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800804c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800804e:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008050:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8008052:	6823      	ldr	r3, [r4, #0]
 8008054:	493b      	ldr	r1, [pc, #236]	; (8008144 <HAL_ADC_Init+0x210>)
 8008056:	68d8      	ldr	r0, [r3, #12]
 8008058:	4001      	ands	r1, r0
 800805a:	430a      	orrs	r2, r1
 800805c:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800805e:	689a      	ldr	r2, [r3, #8]
 8008060:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008064:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008066:	d11c      	bne.n	80080a2 <HAL_ADC_Init+0x16e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008068:	0712      	lsls	r2, r2, #28
 800806a:	d41a      	bmi.n	80080a2 <HAL_ADC_Init+0x16e>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800806c:	68d8      	ldr	r0, [r3, #12]
 800806e:	4a36      	ldr	r2, [pc, #216]	; (8008148 <HAL_ADC_Init+0x214>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008070:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8008072:	4002      	ands	r2, r0
 8008074:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 8008078:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800807a:	430a      	orrs	r2, r1
 800807c:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 800807e:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8008082:	2a01      	cmp	r2, #1
 8008084:	d03a      	beq.n	80080fc <HAL_ADC_Init+0x1c8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008086:	691a      	ldr	r2, [r3, #16]
 8008088:	f022 0201 	bic.w	r2, r2, #1
 800808c:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800808e:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8008090:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8008092:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008094:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8008098:	430a      	orrs	r2, r1
 800809a:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 800809c:	f7ff fe8c 	bl	8007db8 <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80080a0:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80080a2:	68e2      	ldr	r2, [r4, #12]
 80080a4:	2a01      	cmp	r2, #1
 80080a6:	d021      	beq.n	80080ec <HAL_ADC_Init+0x1b8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80080a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80080aa:	f022 020f 	bic.w	r2, r2, #15
 80080ae:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80080b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 80080b2:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80080b4:	f023 0303 	bic.w	r3, r3, #3
 80080b8:	f043 0301 	orr.w	r3, r3, #1
 80080bc:	6563      	str	r3, [r4, #84]	; 0x54
}
 80080be:	b002      	add	sp, #8
 80080c0:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 80080c2:	f7fe f937 	bl	8006334 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80080c6:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 80080c8:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 80080cc:	e73e      	b.n	8007f4c <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80080ce:	2910      	cmp	r1, #16
 80080d0:	d1aa      	bne.n	8008028 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80080d2:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80080d4:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80080d6:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80080da:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80080dc:	430a      	orrs	r2, r1
 80080de:	f042 021c 	orr.w	r2, r2, #28
 80080e2:	e7a9      	b.n	8008038 <HAL_ADC_Init+0x104>
    return HAL_ERROR;
 80080e4:	2501      	movs	r5, #1
}
 80080e6:	4628      	mov	r0, r5
 80080e8:	b002      	add	sp, #8
 80080ea:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80080ec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80080ee:	69a2      	ldr	r2, [r4, #24]
 80080f0:	f021 010f 	bic.w	r1, r1, #15
 80080f4:	3a01      	subs	r2, #1
 80080f6:	430a      	orrs	r2, r1
 80080f8:	631a      	str	r2, [r3, #48]	; 0x30
 80080fa:	e7d9      	b.n	80080b0 <HAL_ADC_Init+0x17c>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80080fc:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 8008100:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8008102:	3901      	subs	r1, #1
 8008104:	6918      	ldr	r0, [r3, #16]
 8008106:	4332      	orrs	r2, r6
 8008108:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800810c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800810e:	430a      	orrs	r2, r1
 8008110:	490e      	ldr	r1, [pc, #56]	; (800814c <HAL_ADC_Init+0x218>)
 8008112:	4001      	ands	r1, r0
 8008114:	430a      	orrs	r2, r1
 8008116:	f042 0201 	orr.w	r2, r2, #1
 800811a:	611a      	str	r2, [r3, #16]
 800811c:	e7b7      	b.n	800808e <HAL_ADC_Init+0x15a>
 800811e:	bf00      	nop
 8008120:	5fffffc0 	.word	0x5fffffc0
 8008124:	24000314 	.word	0x24000314
 8008128:	053e2d63 	.word	0x053e2d63
 800812c:	6fffffc0 	.word	0x6fffffc0
 8008130:	40022000 	.word	0x40022000
 8008134:	58026000 	.word	0x58026000
 8008138:	58026300 	.word	0x58026300
 800813c:	40022100 	.word	0x40022100
 8008140:	40022300 	.word	0x40022300
 8008144:	fff0c003 	.word	0xfff0c003
 8008148:	ffffbffc 	.word	0xffffbffc
 800814c:	fc00f81e 	.word	0xfc00f81e

08008150 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8008150:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8008152:	2300      	movs	r3, #0
{
 8008154:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8008156:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008158:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800815c:	2b01      	cmp	r3, #1
 800815e:	d040      	beq.n	80081e2 <HAL_ADCEx_Calibration_Start+0x92>
 8008160:	2301      	movs	r3, #1
 8008162:	4604      	mov	r4, r0
 8008164:	460e      	mov	r6, r1
 8008166:	4615      	mov	r5, r2
 8008168:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800816c:	f7ff fdc6 	bl	8007cfc <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8008170:	b9e8      	cbnz	r0, 80081ae <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008172:	6d67      	ldr	r7, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8008174:	f005 4280 	and.w	r2, r5, #1073741824	; 0x40000000
 8008178:	4b1b      	ldr	r3, [pc, #108]	; (80081e8 <HAL_ADCEx_Calibration_Start+0x98>)
 800817a:	f406 3180 	and.w	r1, r6, #65536	; 0x10000
 800817e:	4d1b      	ldr	r5, [pc, #108]	; (80081ec <HAL_ADCEx_Calibration_Start+0x9c>)
 8008180:	403b      	ands	r3, r7

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8008182:	4f1b      	ldr	r7, [pc, #108]	; (80081f0 <HAL_ADCEx_Calibration_Start+0xa0>)
    ADC_STATE_CLR_SET(hadc->State,
 8008184:	f043 0302 	orr.w	r3, r3, #2
 8008188:	6563      	str	r3, [r4, #84]	; 0x54
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800818a:	6823      	ldr	r3, [r4, #0]
 800818c:	689e      	ldr	r6, [r3, #8]
 800818e:	4035      	ands	r5, r6
 8008190:	4315      	orrs	r5, r2
 8008192:	430d      	orrs	r5, r1
 8008194:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8008198:	609d      	str	r5, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800819a:	689a      	ldr	r2, [r3, #8]
 800819c:	2a00      	cmp	r2, #0
 800819e:	db0f      	blt.n	80081c0 <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80081a0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80081a2:	f023 0303 	bic.w	r3, r3, #3
 80081a6:	f043 0301 	orr.w	r3, r3, #1
 80081aa:	6563      	str	r3, [r4, #84]	; 0x54
 80081ac:	e003      	b.n	80081b6 <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80081ae:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80081b0:	f043 0310 	orr.w	r3, r3, #16
 80081b4:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80081b6:	2300      	movs	r3, #0
 80081b8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 80081bc:	b003      	add	sp, #12
 80081be:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 80081c0:	9a01      	ldr	r2, [sp, #4]
 80081c2:	3201      	adds	r2, #1
 80081c4:	9201      	str	r2, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80081c6:	9a01      	ldr	r2, [sp, #4]
 80081c8:	42ba      	cmp	r2, r7
 80081ca:	d3e6      	bcc.n	800819a <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 80081cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 80081ce:	2200      	movs	r2, #0
        return HAL_ERROR;
 80081d0:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 80081d2:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 80081d6:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 80081da:	f043 0310 	orr.w	r3, r3, #16
 80081de:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 80081e0:	e7ec      	b.n	80081bc <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 80081e2:	2002      	movs	r0, #2
}
 80081e4:	b003      	add	sp, #12
 80081e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081e8:	ffffeefd 	.word	0xffffeefd
 80081ec:	3ffeffc0 	.word	0x3ffeffc0
 80081f0:	25c3f800 	.word	0x25c3f800

080081f4 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80081f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80081f8:	f8d0 8000 	ldr.w	r8, [r0]
{
 80081fc:	b09a      	sub	sp, #104	; 0x68
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80081fe:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8008202:	f015 0504 	ands.w	r5, r5, #4
 8008206:	d117      	bne.n	8008238 <HAL_ADCEx_MultiModeStart_DMA+0x44>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8008208:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800820c:	4604      	mov	r4, r0
 800820e:	2b01      	cmp	r3, #1
 8008210:	d012      	beq.n	8008238 <HAL_ADCEx_MultiModeStart_DMA+0x44>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008212:	4b2d      	ldr	r3, [pc, #180]	; (80082c8 <HAL_ADCEx_MultiModeStart_DMA+0xd4>)
    __HAL_LOCK(hadc);
 8008214:	f04f 0c01 	mov.w	ip, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008218:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800821a:	4598      	cmp	r8, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800821c:	9517      	str	r5, [sp, #92]	; 0x5c
    __HAL_LOCK(hadc);
 800821e:	f880 c050 	strb.w	ip, [r0, #80]	; 0x50
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008222:	d00d      	beq.n	8008240 <HAL_ADCEx_MultiModeStart_DMA+0x4c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008224:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8008226:	4660      	mov	r0, ip
      __HAL_UNLOCK(hadc);
 8008228:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800822c:	f043 0320 	orr.w	r3, r3, #32
 8008230:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 8008232:	b01a      	add	sp, #104	; 0x68
 8008234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8008238:	2002      	movs	r0, #2
}
 800823a:	b01a      	add	sp, #104	; 0x68
 800823c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008240:	4d22      	ldr	r5, [pc, #136]	; (80082cc <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
 8008242:	460e      	mov	r6, r1
 8008244:	4617      	mov	r7, r2
 8008246:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 8008248:	f7ff fc82 	bl	8007b50 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800824c:	b128      	cbz	r0, 800825a <HAL_ADCEx_MultiModeStart_DMA+0x66>
      __HAL_UNLOCK(hadc);
 800824e:	2300      	movs	r3, #0
 8008250:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8008254:	b01a      	add	sp, #104	; 0x68
 8008256:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 800825a:	a801      	add	r0, sp, #4
 800825c:	f7ff fc78 	bl	8007b50 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8008260:	2800      	cmp	r0, #0
 8008262:	d1f4      	bne.n	800824e <HAL_ADCEx_MultiModeStart_DMA+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 8008264:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8008266:	4a1a      	ldr	r2, [pc, #104]	; (80082d0 <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008268:	4b1a      	ldr	r3, [pc, #104]	; (80082d4 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      ADC_STATE_CLR_SET(hadc->State,
 800826a:	400a      	ands	r2, r1
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800826c:	f8d4 c000 	ldr.w	ip, [r4]
      ADC_STATE_CLR_SET(hadc->State,
 8008270:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008274:	45c4      	cmp	ip, r8
      ADC_STATE_CLR_SET(hadc->State,
 8008276:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8008278:	65a0      	str	r0, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800827a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800827c:	63c3      	str	r3, [r0, #60]	; 0x3c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800827e:	4b16      	ldr	r3, [pc, #88]	; (80082d8 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
 8008280:	6403      	str	r3, [r0, #64]	; 0x40
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8008282:	4b16      	ldr	r3, [pc, #88]	; (80082dc <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
 8008284:	64c3      	str	r3, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008286:	d01d      	beq.n	80082c4 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8008288:	45ac      	cmp	ip, r5
 800828a:	d01b      	beq.n	80082c4 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 800828c:	4914      	ldr	r1, [pc, #80]	; (80082e0 <HAL_ADCEx_MultiModeStart_DMA+0xec>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800828e:	251c      	movs	r5, #28
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8008290:	463b      	mov	r3, r7
 8008292:	4632      	mov	r2, r6
 8008294:	310c      	adds	r1, #12
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008296:	f8cc 5000 	str.w	r5, [ip]
      __HAL_UNLOCK(hadc);
 800829a:	2500      	movs	r5, #0
 800829c:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80082a0:	f8dc 5004 	ldr.w	r5, [ip, #4]
 80082a4:	f045 0510 	orr.w	r5, r5, #16
 80082a8:	f8cc 5004 	str.w	r5, [ip, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 80082ac:	f000 fef8 	bl	80090a0 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 80082b0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80082b2:	4b0c      	ldr	r3, [pc, #48]	; (80082e4 <HAL_ADCEx_MultiModeStart_DMA+0xf0>)
 80082b4:	6891      	ldr	r1, [r2, #8]
 80082b6:	400b      	ands	r3, r1
 80082b8:	f043 0304 	orr.w	r3, r3, #4
 80082bc:	6093      	str	r3, [r2, #8]
}
 80082be:	b01a      	add	sp, #104	; 0x68
 80082c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80082c4:	4908      	ldr	r1, [pc, #32]	; (80082e8 <HAL_ADCEx_MultiModeStart_DMA+0xf4>)
 80082c6:	e7e2      	b.n	800828e <HAL_ADCEx_MultiModeStart_DMA+0x9a>
 80082c8:	40022000 	.word	0x40022000
 80082cc:	40022100 	.word	0x40022100
 80082d0:	fffff0fe 	.word	0xfffff0fe
 80082d4:	080071fd 	.word	0x080071fd
 80082d8:	08006f6d 	.word	0x08006f6d
 80082dc:	08007269 	.word	0x08007269
 80082e0:	58026300 	.word	0x58026300
 80082e4:	7fffffc0 	.word	0x7fffffc0
 80082e8:	40022300 	.word	0x40022300

080082ec <HAL_ADCEx_MultiModeStop_DMA>:
  *         ADC slave, to properly disable the DMA channel.
  * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc)
{
 80082ec:	b570      	push	{r4, r5, r6, lr}

  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80082ee:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80082f2:	b09a      	sub	sp, #104	; 0x68
  __HAL_LOCK(hadc);
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d05a      	beq.n	80083ae <HAL_ADCEx_MultiModeStop_DMA+0xc2>
 80082f8:	2601      	movs	r6, #1


  /* 1. Stop potential multimode conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80082fa:	2103      	movs	r1, #3
 80082fc:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80082fe:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8008302:	f7ff fba9 	bl	8007a58 <ADC_ConversionStop>

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8008306:	4605      	mov	r5, r0
 8008308:	bb40      	cbnz	r0, 800835c <HAL_ADCEx_MultiModeStop_DMA+0x70>
  {
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800830a:	4b3d      	ldr	r3, [pc, #244]	; (8008400 <HAL_ADCEx_MultiModeStop_DMA+0x114>)
 800830c:	6822      	ldr	r2, [r4, #0]
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800830e:	9016      	str	r0, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008310:	429a      	cmp	r2, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8008312:	9017      	str	r0, [sp, #92]	; 0x5c
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008314:	d028      	beq.n	8008368 <HAL_ADCEx_MultiModeStop_DMA+0x7c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008316:	6d63      	ldr	r3, [r4, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8008318:	4635      	mov	r5, r6
      __HAL_UNLOCK(hadc);
 800831a:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800831e:	f043 0320 	orr.w	r3, r3, #32
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8008322:	4628      	mov	r0, r5
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008324:	6563      	str	r3, [r4, #84]	; 0x54
}
 8008326:	b01a      	add	sp, #104	; 0x68
 8008328:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800832a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800832c:	f001 f850 	bl	80093d0 <HAL_DMA_Abort>
    if (tmp_hal_status == HAL_ERROR)
 8008330:	2801      	cmp	r0, #1
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8008332:	4605      	mov	r5, r0
    if (tmp_hal_status == HAL_ERROR)
 8008334:	d053      	beq.n	80083de <HAL_ADCEx_MultiModeStop_DMA+0xf2>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8008336:	6822      	ldr	r2, [r4, #0]
 8008338:	6853      	ldr	r3, [r2, #4]
 800833a:	f023 0310 	bic.w	r3, r3, #16
 800833e:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 8008340:	2800      	cmp	r0, #0
 8008342:	d155      	bne.n	80083f0 <HAL_ADCEx_MultiModeStop_DMA+0x104>
      tmphadcSlave_disable_status = ADC_Disable(&tmphadcSlave);
 8008344:	a801      	add	r0, sp, #4
 8008346:	f7ff fcd9 	bl	8007cfc <ADC_Disable>
      if ((ADC_Disable(hadc) == HAL_OK)           &&
 800834a:	4620      	mov	r0, r4
 800834c:	f7ff fcd6 	bl	8007cfc <ADC_Disable>
    ADC_STATE_CLR_SET(hadc->State,
 8008350:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008352:	4b2c      	ldr	r3, [pc, #176]	; (8008404 <HAL_ADCEx_MultiModeStop_DMA+0x118>)
 8008354:	4013      	ands	r3, r2
 8008356:	f043 0301 	orr.w	r3, r3, #1
 800835a:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800835c:	2300      	movs	r3, #0
}
 800835e:	4628      	mov	r0, r5
  __HAL_UNLOCK(hadc);
 8008360:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8008364:	b01a      	add	sp, #104	; 0x68
 8008366:	bd70      	pop	{r4, r5, r6, pc}
 8008368:	4b27      	ldr	r3, [pc, #156]	; (8008408 <HAL_ADCEx_MultiModeStop_DMA+0x11c>)
 800836a:	9301      	str	r3, [sp, #4]
    tickstart = HAL_GetTick();
 800836c:	f7fe fd24 	bl	8006db8 <HAL_GetTick>
    tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8008370:	9b01      	ldr	r3, [sp, #4]
    tickstart = HAL_GetTick();
 8008372:	4605      	mov	r5, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	075b      	lsls	r3, r3, #29
 8008378:	d41d      	bmi.n	80083b6 <HAL_ADCEx_MultiModeStop_DMA+0xca>
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 800837a:	6823      	ldr	r3, [r4, #0]
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	075a      	lsls	r2, r3, #29
 8008380:	d5d3      	bpl.n	800832a <HAL_ADCEx_MultiModeStop_DMA+0x3e>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8008382:	f7fe fd19 	bl	8006db8 <HAL_GetTick>
 8008386:	1b43      	subs	r3, r0, r5
 8008388:	2b05      	cmp	r3, #5
 800838a:	d91b      	bls.n	80083c4 <HAL_ADCEx_MultiModeStop_DMA+0xd8>
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800838c:	9b01      	ldr	r3, [sp, #4]
 800838e:	689a      	ldr	r2, [r3, #8]
 8008390:	0750      	lsls	r0, r2, #29
 8008392:	d51f      	bpl.n	80083d4 <HAL_ADCEx_MultiModeStop_DMA+0xe8>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8008394:	6823      	ldr	r3, [r4, #0]
 8008396:	689b      	ldr	r3, [r3, #8]
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008398:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 800839a:	2501      	movs	r5, #1
          __HAL_UNLOCK(hadc);
 800839c:	2200      	movs	r2, #0
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800839e:	f043 0310 	orr.w	r3, r3, #16
}
 80083a2:	4628      	mov	r0, r5
          __HAL_UNLOCK(hadc);
 80083a4:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80083a8:	6563      	str	r3, [r4, #84]	; 0x54
}
 80083aa:	b01a      	add	sp, #104	; 0x68
 80083ac:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 80083ae:	2502      	movs	r5, #2
}
 80083b0:	4628      	mov	r0, r5
 80083b2:	b01a      	add	sp, #104	; 0x68
 80083b4:	bd70      	pop	{r4, r5, r6, pc}
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80083b6:	6823      	ldr	r3, [r4, #0]
 80083b8:	689b      	ldr	r3, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80083ba:	f7fe fcfd 	bl	8006db8 <HAL_GetTick>
 80083be:	1b43      	subs	r3, r0, r5
 80083c0:	2b05      	cmp	r3, #5
 80083c2:	d8e3      	bhi.n	800838c <HAL_ADCEx_MultiModeStop_DMA+0xa0>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80083c4:	6822      	ldr	r2, [r4, #0]
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80083c6:	9b01      	ldr	r3, [sp, #4]
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	f013 0f04 	tst.w	r3, #4
 80083ce:	6893      	ldr	r3, [r2, #8]
 80083d0:	d1d7      	bne.n	8008382 <HAL_ADCEx_MultiModeStop_DMA+0x96>
 80083d2:	e7d4      	b.n	800837e <HAL_ADCEx_MultiModeStop_DMA+0x92>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80083d4:	6822      	ldr	r2, [r4, #0]
 80083d6:	6891      	ldr	r1, [r2, #8]
 80083d8:	0749      	lsls	r1, r1, #29
 80083da:	d5f5      	bpl.n	80083c8 <HAL_ADCEx_MultiModeStop_DMA+0xdc>
 80083dc:	e7dc      	b.n	8008398 <HAL_ADCEx_MultiModeStop_DMA+0xac>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80083de:	6d63      	ldr	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80083e0:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80083e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083e6:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80083e8:	6853      	ldr	r3, [r2, #4]
 80083ea:	f023 0310 	bic.w	r3, r3, #16
 80083ee:	6053      	str	r3, [r2, #4]
      (void) ADC_Disable(hadc);
 80083f0:	4620      	mov	r0, r4
 80083f2:	f7ff fc83 	bl	8007cfc <ADC_Disable>
      (void) ADC_Disable(&tmphadcSlave);
 80083f6:	a801      	add	r0, sp, #4
 80083f8:	f7ff fc80 	bl	8007cfc <ADC_Disable>
 80083fc:	e7a8      	b.n	8008350 <HAL_ADCEx_MultiModeStop_DMA+0x64>
 80083fe:	bf00      	nop
 8008400:	40022000 	.word	0x40022000
 8008404:	ffffeefe 	.word	0xffffeefe
 8008408:	40022100 	.word	0x40022100

0800840c <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800840c:	4770      	bx	lr
 800840e:	bf00      	nop

08008410 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop

08008414 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8008414:	4770      	bx	lr
 8008416:	bf00      	nop

08008418 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop

0800841c <HAL_ADCEx_EndOfSamplingCallback>:
 800841c:	4770      	bx	lr
 800841e:	bf00      	nop

08008420 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8008420:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008422:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8008426:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008428:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 800842a:	2a01      	cmp	r2, #1
 800842c:	d04d      	beq.n	80084ca <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 800842e:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008430:	4c2b      	ldr	r4, [pc, #172]	; (80084e0 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008432:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8008434:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008436:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008438:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800843a:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 800843c:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8008440:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008442:	d008      	beq.n	8008456 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008444:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008446:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800844a:	f041 0120 	orr.w	r1, r1, #32
 800844e:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8008450:	b01a      	add	sp, #104	; 0x68
 8008452:	bcf0      	pop	{r4, r5, r6, r7}
 8008454:	4770      	bx	lr
 8008456:	4c23      	ldr	r4, [pc, #140]	; (80084e4 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8008458:	68a2      	ldr	r2, [r4, #8]
 800845a:	0752      	lsls	r2, r2, #29
 800845c:	d50b      	bpl.n	8008476 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800845e:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008460:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8008462:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008464:	f042 0220 	orr.w	r2, r2, #32
 8008468:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800846a:	2200      	movs	r2, #0
 800846c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8008470:	b01a      	add	sp, #104	; 0x68
 8008472:	bcf0      	pop	{r4, r5, r6, r7}
 8008474:	4770      	bx	lr
 8008476:	68a8      	ldr	r0, [r5, #8]
 8008478:	f010 0004 	ands.w	r0, r0, #4
 800847c:	d1f0      	bne.n	8008460 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800847e:	b1c6      	cbz	r6, 80084b2 <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8008480:	f8df c068 	ldr.w	ip, [pc, #104]	; 80084ec <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8008484:	684f      	ldr	r7, [r1, #4]
 8008486:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800848a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800848e:	433a      	orrs	r2, r7
 8008490:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008494:	68ad      	ldr	r5, [r5, #8]
 8008496:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008498:	432a      	orrs	r2, r5
 800849a:	07d4      	lsls	r4, r2, #31
 800849c:	d413      	bmi.n	80084c6 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 800849e:	688a      	ldr	r2, [r1, #8]
 80084a0:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80084a4:	4316      	orrs	r6, r2
 80084a6:	4a10      	ldr	r2, [pc, #64]	; (80084e8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80084a8:	400a      	ands	r2, r1
 80084aa:	4316      	orrs	r6, r2
 80084ac:	f8cc 6008 	str.w	r6, [ip, #8]
 80084b0:	e7db      	b.n	800846a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80084b2:	490e      	ldr	r1, [pc, #56]	; (80084ec <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 80084b4:	688a      	ldr	r2, [r1, #8]
 80084b6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80084ba:	608a      	str	r2, [r1, #8]
 80084bc:	68a8      	ldr	r0, [r5, #8]
 80084be:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80084c0:	4302      	orrs	r2, r0
 80084c2:	07d0      	lsls	r0, r2, #31
 80084c4:	d505      	bpl.n	80084d2 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80084c6:	2000      	movs	r0, #0
 80084c8:	e7cf      	b.n	800846a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 80084ca:	2002      	movs	r0, #2
}
 80084cc:	b01a      	add	sp, #104	; 0x68
 80084ce:	bcf0      	pop	{r4, r5, r6, r7}
 80084d0:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80084d2:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80084d4:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80084d6:	4a04      	ldr	r2, [pc, #16]	; (80084e8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80084d8:	4022      	ands	r2, r4
 80084da:	608a      	str	r2, [r1, #8]
 80084dc:	e7c5      	b.n	800846a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80084de:	bf00      	nop
 80084e0:	40022000 	.word	0x40022000
 80084e4:	40022100 	.word	0x40022100
 80084e8:	fffff0e0 	.word	0xfffff0e0
 80084ec:	40022300 	.word	0x40022300

080084f0 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80084f0:	4906      	ldr	r1, [pc, #24]	; (800850c <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80084f2:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80084f6:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 80084f8:	4b05      	ldr	r3, [pc, #20]	; (8008510 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80084fa:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80084fc:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008500:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008504:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8008506:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8008508:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800850a:	4770      	bx	lr
 800850c:	e000ed00 	.word	0xe000ed00
 8008510:	05fa0000 	.word	0x05fa0000

08008514 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008514:	4b1b      	ldr	r3, [pc, #108]	; (8008584 <HAL_NVIC_SetPriority+0x70>)
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800851c:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800851e:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008522:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008526:	f1be 0f04 	cmp.w	lr, #4
 800852a:	bf28      	it	cs
 800852c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008530:	f1bc 0f06 	cmp.w	ip, #6
 8008534:	d91a      	bls.n	800856c <HAL_NVIC_SetPriority+0x58>
 8008536:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008538:	f04f 3cff 	mov.w	ip, #4294967295
 800853c:	fa0c fc03 	lsl.w	ip, ip, r3
 8008540:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008544:	f04f 3cff 	mov.w	ip, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8008548:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800854a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800854e:	ea21 010c 	bic.w	r1, r1, ip
 8008552:	fa01 f103 	lsl.w	r1, r1, r3
 8008556:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 800855a:	db0a      	blt.n	8008572 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800855c:	0109      	lsls	r1, r1, #4
 800855e:	4b0a      	ldr	r3, [pc, #40]	; (8008588 <HAL_NVIC_SetPriority+0x74>)
 8008560:	b2c9      	uxtb	r1, r1
 8008562:	4403      	add	r3, r0
 8008564:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8008568:	f85d fb04 	ldr.w	pc, [sp], #4
 800856c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800856e:	4613      	mov	r3, r2
 8008570:	e7e8      	b.n	8008544 <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008572:	f000 000f 	and.w	r0, r0, #15
 8008576:	0109      	lsls	r1, r1, #4
 8008578:	4b04      	ldr	r3, [pc, #16]	; (800858c <HAL_NVIC_SetPriority+0x78>)
 800857a:	b2c9      	uxtb	r1, r1
 800857c:	4403      	add	r3, r0
 800857e:	7619      	strb	r1, [r3, #24]
 8008580:	f85d fb04 	ldr.w	pc, [sp], #4
 8008584:	e000ed00 	.word	0xe000ed00
 8008588:	e000e100 	.word	0xe000e100
 800858c:	e000ecfc 	.word	0xe000ecfc

08008590 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8008590:	2800      	cmp	r0, #0
 8008592:	db07      	blt.n	80085a4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008594:	2301      	movs	r3, #1
 8008596:	f000 011f 	and.w	r1, r0, #31
 800859a:	4a03      	ldr	r2, [pc, #12]	; (80085a8 <HAL_NVIC_EnableIRQ+0x18>)
 800859c:	0940      	lsrs	r0, r0, #5
 800859e:	408b      	lsls	r3, r1
 80085a0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80085a4:	4770      	bx	lr
 80085a6:	bf00      	nop
 80085a8:	e000e100 	.word	0xe000e100

080085ac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80085ac:	1e43      	subs	r3, r0, #1
 80085ae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80085b2:	d20c      	bcs.n	80085ce <HAL_SYSTICK_Config+0x22>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80085b4:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80085b8:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80085ba:	4906      	ldr	r1, [pc, #24]	; (80085d4 <HAL_SYSTICK_Config+0x28>)
 80085bc:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80085c0:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80085c2:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80085c4:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80085c8:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80085ca:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80085cc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80085ce:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop
 80085d4:	e000ed00 	.word	0xe000ed00

080085d8 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 80085d8:	b188      	cbz	r0, 80085fe <HAL_DAC_Init+0x26>
{
 80085da:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80085dc:	7903      	ldrb	r3, [r0, #4]
 80085de:	4604      	mov	r4, r0
 80085e0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80085e4:	b13b      	cbz	r3, 80085f6 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80085e6:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80085e8:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80085ea:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 80085ec:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 80085ee:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80085f0:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80085f2:	7122      	strb	r2, [r4, #4]
}
 80085f4:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80085f6:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80085f8:	f7fd ff5a 	bl	80064b0 <HAL_DAC_MspInit>
 80085fc:	e7f3      	b.n	80085e6 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 80085fe:	2001      	movs	r0, #1
}
 8008600:	4770      	bx	lr
 8008602:	bf00      	nop

08008604 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008604:	7942      	ldrb	r2, [r0, #5]
 8008606:	2a01      	cmp	r2, #1
 8008608:	d02e      	beq.n	8008668 <HAL_DAC_Start+0x64>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800860a:	4603      	mov	r3, r0
 800860c:	f04f 0c02 	mov.w	ip, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8008610:	6800      	ldr	r0, [r0, #0]
 8008612:	2201      	movs	r2, #1
{
 8008614:	b510      	push	{r4, lr}
  __HAL_DAC_ENABLE(hdac, Channel);
 8008616:	f001 0e10 	and.w	lr, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 800861a:	f883 c004 	strb.w	ip, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 800861e:	6804      	ldr	r4, [r0, #0]
 8008620:	fa02 f20e 	lsl.w	r2, r2, lr
 8008624:	4322      	orrs	r2, r4
 8008626:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8008628:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 800862a:	b969      	cbnz	r1, 8008648 <HAL_DAC_Start+0x44>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800862c:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 8008630:	4562      	cmp	r2, ip
 8008632:	d103      	bne.n	800863c <HAL_DAC_Start+0x38>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8008634:	6842      	ldr	r2, [r0, #4]
 8008636:	f042 0201 	orr.w	r2, r2, #1
 800863a:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800863c:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 800863e:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 8008640:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 8008642:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 8008644:	715a      	strb	r2, [r3, #5]
}
 8008646:	bd10      	pop	{r4, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8008648:	fa0c fc0e 	lsl.w	ip, ip, lr
 800864c:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 8008650:	4562      	cmp	r2, ip
 8008652:	d1f3      	bne.n	800863c <HAL_DAC_Start+0x38>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008654:	6842      	ldr	r2, [r0, #4]
  hdac->State = HAL_DAC_STATE_READY;
 8008656:	2101      	movs	r1, #1
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008658:	f042 0202 	orr.w	r2, r2, #2
 800865c:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdac);
 800865e:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8008660:	7119      	strb	r1, [r3, #4]
  return HAL_OK;
 8008662:	4610      	mov	r0, r2
  __HAL_UNLOCK(hdac);
 8008664:	715a      	strb	r2, [r3, #5]
}
 8008666:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdac);
 8008668:	2002      	movs	r0, #2
}
 800866a:	4770      	bx	lr

0800866c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800866c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800866e:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008670:	7940      	ldrb	r0, [r0, #5]
{
 8008672:	9f06      	ldr	r7, [sp, #24]
  __HAL_LOCK(hdac);
 8008674:	2801      	cmp	r0, #1
 8008676:	d053      	beq.n	8008720 <HAL_DAC_Start_DMA+0xb4>
 8008678:	460d      	mov	r5, r1
 800867a:	4611      	mov	r1, r2
 800867c:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800867e:	6826      	ldr	r6, [r4, #0]
  __HAL_LOCK(hdac);
 8008680:	7162      	strb	r2, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8008682:	2202      	movs	r2, #2
 8008684:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 8008686:	bb3d      	cbnz	r5, 80086d8 <HAL_DAC_Start_DMA+0x6c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008688:	68a0      	ldr	r0, [r4, #8]

    /* Case of use of channel 1 */
    switch (Alignment)
 800868a:	2f04      	cmp	r7, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800868c:	4a37      	ldr	r2, [pc, #220]	; (800876c <HAL_DAC_Start_DMA+0x100>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800868e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008774 <HAL_DAC_Start_DMA+0x108>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008692:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008694:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8008696:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800869a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800869e:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 8008778 <HAL_DAC_Start_DMA+0x10c>
 80086a2:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80086a6:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 80086a8:	d042      	beq.n	8008730 <HAL_DAC_Start_DMA+0xc4>
 80086aa:	2f08      	cmp	r7, #8
 80086ac:	d03d      	beq.n	800872a <HAL_DAC_Start_DMA+0xbe>
 80086ae:	2f00      	cmp	r7, #0
 80086b0:	d038      	beq.n	8008724 <HAL_DAC_Start_DMA+0xb8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80086b2:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80086b4:	6837      	ldr	r7, [r6, #0]
 80086b6:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 80086ba:	6037      	str	r7, [r6, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80086bc:	f000 fcf0 	bl	80090a0 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80086c0:	2300      	movs	r3, #0
 80086c2:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 80086c4:	bb38      	cbnz	r0, 8008716 <HAL_DAC_Start_DMA+0xaa>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80086c6:	6823      	ldr	r3, [r4, #0]
 80086c8:	f005 0110 	and.w	r1, r5, #16
 80086cc:	2501      	movs	r5, #1
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	408d      	lsls	r5, r1
 80086d2:	4315      	orrs	r5, r2
 80086d4:	601d      	str	r5, [r3, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 80086d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80086d8:	68e0      	ldr	r0, [r4, #12]
    switch (Alignment)
 80086da:	2f04      	cmp	r7, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80086dc:	4a24      	ldr	r2, [pc, #144]	; (8008770 <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80086de:	f8df c09c 	ldr.w	ip, [pc, #156]	; 800877c <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80086e2:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80086e4:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80086e6:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80086ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80086ee:	f8df c090 	ldr.w	ip, [pc, #144]	; 8008780 <HAL_DAC_Start_DMA+0x114>
 80086f2:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80086f6:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 80086f8:	d02f      	beq.n	800875a <HAL_DAC_Start_DMA+0xee>
 80086fa:	2f08      	cmp	r7, #8
 80086fc:	d024      	beq.n	8008748 <HAL_DAC_Start_DMA+0xdc>
 80086fe:	b1d7      	cbz	r7, 8008736 <HAL_DAC_Start_DMA+0xca>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008700:	6837      	ldr	r7, [r6, #0]
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008702:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008704:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008708:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800870a:	f000 fcc9 	bl	80090a0 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 800870e:	2300      	movs	r3, #0
 8008710:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8008712:	2800      	cmp	r0, #0
 8008714:	d0d7      	beq.n	80086c6 <HAL_DAC_Start_DMA+0x5a>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008716:	6923      	ldr	r3, [r4, #16]
 8008718:	f043 0304 	orr.w	r3, r3, #4
 800871c:	6123      	str	r3, [r4, #16]
}
 800871e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 8008720:	2002      	movs	r0, #2
}
 8008722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8008724:	f106 0208 	add.w	r2, r6, #8
        break;
 8008728:	e7c4      	b.n	80086b4 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800872a:	f106 0210 	add.w	r2, r6, #16
        break;
 800872e:	e7c1      	b.n	80086b4 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8008730:	f106 020c 	add.w	r2, r6, #12
        break;
 8008734:	e7be      	b.n	80086b4 <HAL_DAC_Start_DMA+0x48>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008736:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8008738:	f106 0214 	add.w	r2, r6, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800873c:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008740:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008742:	f000 fcad 	bl	80090a0 <HAL_DMA_Start_IT>
 8008746:	e7e2      	b.n	800870e <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008748:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800874a:	f106 021c 	add.w	r2, r6, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800874e:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008752:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008754:	f000 fca4 	bl	80090a0 <HAL_DMA_Start_IT>
 8008758:	e7d9      	b.n	800870e <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800875a:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800875c:	f106 0218 	add.w	r2, r6, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008760:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008764:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008766:	f000 fc9b 	bl	80090a0 <HAL_DMA_Start_IT>
 800876a:	e7d0      	b.n	800870e <HAL_DAC_Start_DMA+0xa2>
 800876c:	080087b5 	.word	0x080087b5
 8008770:	080089b9 	.word	0x080089b9
 8008774:	080087c5 	.word	0x080087c5
 8008778:	080087d5 	.word	0x080087d5
 800877c:	080089cd 	.word	0x080089cd
 8008780:	080089dd 	.word	0x080089dd

08008784 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8008784:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8008786:	6800      	ldr	r0, [r0, #0]
{
 8008788:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 800878a:	2400      	movs	r4, #0
 800878c:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 800878e:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8008790:	b951      	cbnz	r1, 80087a8 <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8008792:	9901      	ldr	r1, [sp, #4]
 8008794:	3108      	adds	r1, #8
 8008796:	440a      	add	r2, r1
 8008798:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800879a:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 800879c:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 800879e:	6013      	str	r3, [r2, #0]
}
 80087a0:	b003      	add	sp, #12
 80087a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087a6:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80087a8:	9901      	ldr	r1, [sp, #4]
 80087aa:	3114      	adds	r1, #20
 80087ac:	440a      	add	r2, r1
 80087ae:	9201      	str	r2, [sp, #4]
 80087b0:	e7f3      	b.n	800879a <HAL_DAC_SetValue+0x16>
 80087b2:	bf00      	nop

080087b4 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80087b4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087b6:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80087b8:	4620      	mov	r0, r4
 80087ba:	f7fb ffdd 	bl	8004778 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80087be:	2301      	movs	r3, #1
 80087c0:	7123      	strb	r3, [r4, #4]
}
 80087c2:	bd10      	pop	{r4, pc}

080087c4 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80087c4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80087c6:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80087c8:	f7fb ffde 	bl	8004788 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80087cc:	bd08      	pop	{r3, pc}
 80087ce:	bf00      	nop

080087d0 <HAL_DAC_ErrorCallbackCh1>:
 80087d0:	4770      	bx	lr
 80087d2:	bf00      	nop

080087d4 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80087d4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087d6:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80087d8:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80087da:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80087dc:	f043 0304 	orr.w	r3, r3, #4
 80087e0:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 80087e2:	f7ff fff5 	bl	80087d0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80087e6:	2301      	movs	r3, #1
 80087e8:	7123      	strb	r3, [r4, #4]
}
 80087ea:	bd10      	pop	{r4, pc}

080087ec <HAL_DAC_DMAUnderrunCallbackCh1>:
 80087ec:	4770      	bx	lr
 80087ee:	bf00      	nop

080087f0 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80087f0:	6803      	ldr	r3, [r0, #0]
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	0491      	lsls	r1, r2, #18
{
 80087f6:	b510      	push	{r4, lr}
 80087f8:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80087fa:	d502      	bpl.n	8008802 <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80087fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80087fe:	0492      	lsls	r2, r2, #18
 8008800:	d418      	bmi.n	8008834 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	0091      	lsls	r1, r2, #2
 8008806:	d502      	bpl.n	800880e <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8008808:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800880a:	0092      	lsls	r2, r2, #2
 800880c:	d400      	bmi.n	8008810 <HAL_DAC_IRQHandler+0x20>
}
 800880e:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8008810:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8008812:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8008816:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8008818:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800881a:	6922      	ldr	r2, [r4, #16]
 800881c:	f042 0202 	orr.w	r2, r2, #2
 8008820:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8008822:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008824:	681a      	ldr	r2, [r3, #0]
 8008826:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 800882a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800882e:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8008830:	f000 b8e0 	b.w	80089f4 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8008834:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8008836:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 800883a:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800883c:	6902      	ldr	r2, [r0, #16]
 800883e:	f042 0201 	orr.w	r2, r2, #1
 8008842:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8008844:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800884c:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800884e:	f7ff ffcd 	bl	80087ec <HAL_DAC_DMAUnderrunCallbackCh1>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8008852:	6823      	ldr	r3, [r4, #0]
 8008854:	e7d5      	b.n	8008802 <HAL_DAC_IRQHandler+0x12>
 8008856:	bf00      	nop

08008858 <HAL_DAC_ConfigChannel>:
{
 8008858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 800885c:	7943      	ldrb	r3, [r0, #5]
{
 800885e:	460e      	mov	r6, r1
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8008860:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 8008862:	2b01      	cmp	r3, #1
 8008864:	f000 8098 	beq.w	8008998 <HAL_DAC_ConfigChannel+0x140>
 8008868:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800886a:	2904      	cmp	r1, #4
 800886c:	4605      	mov	r5, r0
 800886e:	4614      	mov	r4, r2
  __HAL_LOCK(hdac);
 8008870:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8008872:	f04f 0302 	mov.w	r3, #2
 8008876:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008878:	d045      	beq.n	8008906 <HAL_DAC_ConfigChannel+0xae>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800887a:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 800887e:	6800      	ldr	r0, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8008880:	6933      	ldr	r3, [r6, #16]
 8008882:	2b01      	cmp	r3, #1
 8008884:	d108      	bne.n	8008898 <HAL_DAC_ConfigChannel+0x40>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008886:	241f      	movs	r4, #31
    tmpreg1 = hdac->Instance->CCR;
 8008888:	6b83      	ldr	r3, [r0, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800888a:	4094      	lsls	r4, r2
 800888c:	ea23 0404 	bic.w	r4, r3, r4
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008890:	6973      	ldr	r3, [r6, #20]
 8008892:	4093      	lsls	r3, r2
 8008894:	4323      	orrs	r3, r4
    hdac->Instance->CCR = tmpreg1;
 8008896:	6383      	str	r3, [r0, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8008898:	2407      	movs	r4, #7
 800889a:	fa04 f302 	lsl.w	r3, r4, r2
  tmpreg1 = hdac->Instance->MCR;
 800889e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80088a0:	ea24 0403 	bic.w	r4, r4, r3
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80088a4:	e9d6 7302 	ldrd	r7, r3, [r6, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	d028      	beq.n	80088fe <HAL_DAC_ConfigChannel+0xa6>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80088ac:	2b02      	cmp	r3, #2
 80088ae:	d028      	beq.n	8008902 <HAL_DAC_ConfigChannel+0xaa>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80088b0:	fab7 f387 	clz	r3, r7
 80088b4:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80088b6:	433b      	orrs	r3, r7
 80088b8:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80088ba:	6871      	ldr	r1, [r6, #4]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80088bc:	4093      	lsls	r3, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80088be:	4091      	lsls	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80088c0:	4323      	orrs	r3, r4
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80088c2:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  hdac->Instance->MCR = tmpreg1;
 80088c6:	63c3      	str	r3, [r0, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80088c8:	4094      	lsls	r4, r2
 80088ca:	6803      	ldr	r3, [r0, #0]
 80088cc:	ea23 0304 	bic.w	r3, r3, r4
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80088d0:	f640 74fe 	movw	r4, #4094	; 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80088d4:	6003      	str	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80088d6:	4094      	lsls	r4, r2
  tmpreg1 = hdac->Instance->CR;
 80088d8:	6803      	ldr	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80088da:	ea23 0304 	bic.w	r3, r3, r4
  hdac->State = HAL_DAC_STATE_READY;
 80088de:	2401      	movs	r4, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80088e0:	430b      	orrs	r3, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80088e2:	21c0      	movs	r1, #192	; 0xc0
  hdac->Instance->CR = tmpreg1;
 80088e4:	6003      	str	r3, [r0, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80088e6:	fa01 f302 	lsl.w	r3, r1, r2
 80088ea:	6802      	ldr	r2, [r0, #0]
  __HAL_UNLOCK(hdac);
 80088ec:	2100      	movs	r1, #0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80088ee:	ea22 0203 	bic.w	r2, r2, r3
 80088f2:	6002      	str	r2, [r0, #0]
  return HAL_OK;
 80088f4:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 80088f6:	712c      	strb	r4, [r5, #4]
  __HAL_UNLOCK(hdac);
 80088f8:	7169      	strb	r1, [r5, #5]
}
 80088fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 80088fe:	2300      	movs	r3, #0
 8008900:	e7d9      	b.n	80088b6 <HAL_DAC_ConfigChannel+0x5e>
    connectOnChip = DAC_MCR_MODE1_0;
 8008902:	2301      	movs	r3, #1
 8008904:	e7d7      	b.n	80088b6 <HAL_DAC_ConfigChannel+0x5e>
    tickstart = HAL_GetTick();
 8008906:	f7fe fa57 	bl	8006db8 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800890a:	682b      	ldr	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800890c:	4607      	mov	r7, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800890e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (Channel == DAC_CHANNEL_1)
 8008910:	bb1c      	cbnz	r4, 800895a <HAL_DAC_ConfigChannel+0x102>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008912:	f8df 809c 	ldr.w	r8, [pc, #156]	; 80089b0 <HAL_DAC_ConfigChannel+0x158>
 8008916:	ea13 0f08 	tst.w	r3, r8
 800891a:	d00d      	beq.n	8008938 <HAL_DAC_ConfigChannel+0xe0>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800891c:	f7fe fa4c 	bl	8006db8 <HAL_GetTick>
 8008920:	1bc3      	subs	r3, r0, r7
 8008922:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008924:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008926:	d903      	bls.n	8008930 <HAL_DAC_ConfigChannel+0xd8>
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008928:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800892a:	ea12 0f08 	tst.w	r2, r8
 800892e:	d136      	bne.n	800899e <HAL_DAC_ConfigChannel+0x146>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008932:	ea13 0f08 	tst.w	r3, r8
 8008936:	d1f1      	bne.n	800891c <HAL_DAC_ConfigChannel+0xc4>
      HAL_Delay(1);
 8008938:	2001      	movs	r0, #1
 800893a:	f7fe fa43 	bl	8006dc4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800893e:	6828      	ldr	r0, [r5, #0]
 8008940:	69b3      	ldr	r3, [r6, #24]
 8008942:	6403      	str	r3, [r0, #64]	; 0x40
 8008944:	e011      	b.n	800896a <HAL_DAC_ConfigChannel+0x112>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008946:	f7fe fa37 	bl	8006db8 <HAL_GetTick>
 800894a:	1bc3      	subs	r3, r0, r7
 800894c:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800894e:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008950:	d902      	bls.n	8008958 <HAL_DAC_ConfigChannel+0x100>
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008952:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008954:	2a00      	cmp	r2, #0
 8008956:	db22      	blt.n	800899e <HAL_DAC_ConfigChannel+0x146>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800895a:	2b00      	cmp	r3, #0
 800895c:	dbf3      	blt.n	8008946 <HAL_DAC_ConfigChannel+0xee>
      HAL_Delay(1U);
 800895e:	2001      	movs	r0, #1
 8008960:	f7fe fa30 	bl	8006dc4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008964:	6828      	ldr	r0, [r5, #0]
 8008966:	69b3      	ldr	r3, [r6, #24]
 8008968:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800896a:	f004 0210 	and.w	r2, r4, #16
 800896e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8008972:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8008974:	4091      	lsls	r1, r2
 8008976:	ea23 0301 	bic.w	r3, r3, r1
 800897a:	69f1      	ldr	r1, [r6, #28]
 800897c:	4091      	lsls	r1, r2
 800897e:	430b      	orrs	r3, r1
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008980:	21ff      	movs	r1, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8008982:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008984:	4091      	lsls	r1, r2
 8008986:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008988:	ea23 0301 	bic.w	r3, r3, r1
 800898c:	6a31      	ldr	r1, [r6, #32]
 800898e:	4091      	lsls	r1, r2
 8008990:	430b      	orrs	r3, r1
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008992:	6831      	ldr	r1, [r6, #0]
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008994:	64c3      	str	r3, [r0, #76]	; 0x4c
 8008996:	e773      	b.n	8008880 <HAL_DAC_ConfigChannel+0x28>
  __HAL_LOCK(hdac);
 8008998:	2002      	movs	r0, #2
}
 800899a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800899e:	692b      	ldr	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80089a0:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80089a2:	f043 0308 	orr.w	r3, r3, #8
            return HAL_TIMEOUT;
 80089a6:	4610      	mov	r0, r2
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80089a8:	612b      	str	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80089aa:	712a      	strb	r2, [r5, #4]
            return HAL_TIMEOUT;
 80089ac:	e7a5      	b.n	80088fa <HAL_DAC_ConfigChannel+0xa2>
 80089ae:	bf00      	nop
 80089b0:	20008000 	.word	0x20008000

080089b4 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80089b4:	4770      	bx	lr
 80089b6:	bf00      	nop

080089b8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80089b8:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089ba:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80089bc:	4620      	mov	r0, r4
 80089be:	f7ff fff9 	bl	80089b4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80089c2:	2301      	movs	r3, #1
 80089c4:	7123      	strb	r3, [r4, #4]
}
 80089c6:	bd10      	pop	{r4, pc}

080089c8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop

080089cc <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80089cc:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80089ce:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80089d0:	f7ff fffa 	bl	80089c8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80089d4:	bd08      	pop	{r3, pc}
 80089d6:	bf00      	nop

080089d8 <HAL_DACEx_ErrorCallbackCh2>:
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop

080089dc <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80089dc:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089de:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80089e0:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80089e2:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80089e4:	f043 0304 	orr.w	r3, r3, #4
 80089e8:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80089ea:	f7ff fff5 	bl	80089d8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80089ee:	2301      	movs	r3, #1
 80089f0:	7123      	strb	r3, [r4, #4]
}
 80089f2:	bd10      	pop	{r4, pc}

080089f4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop

080089f8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80089f8:	6802      	ldr	r2, [r0, #0]
 80089fa:	4b34      	ldr	r3, [pc, #208]	; (8008acc <DMA_CalcBaseAndBitshift+0xd4>)
 80089fc:	4934      	ldr	r1, [pc, #208]	; (8008ad0 <DMA_CalcBaseAndBitshift+0xd8>)
{
 80089fe:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008a00:	4d34      	ldr	r5, [pc, #208]	; (8008ad4 <DMA_CalcBaseAndBitshift+0xdc>)
 8008a02:	4c35      	ldr	r4, [pc, #212]	; (8008ad8 <DMA_CalcBaseAndBitshift+0xe0>)
 8008a04:	42aa      	cmp	r2, r5
 8008a06:	bf18      	it	ne
 8008a08:	429a      	cmpne	r2, r3
 8008a0a:	bf0c      	ite	eq
 8008a0c:	2301      	moveq	r3, #1
 8008a0e:	2300      	movne	r3, #0
 8008a10:	428a      	cmp	r2, r1
 8008a12:	bf08      	it	eq
 8008a14:	f043 0301 	orreq.w	r3, r3, #1
 8008a18:	3130      	adds	r1, #48	; 0x30
 8008a1a:	42a2      	cmp	r2, r4
 8008a1c:	bf08      	it	eq
 8008a1e:	f043 0301 	orreq.w	r3, r3, #1
 8008a22:	3430      	adds	r4, #48	; 0x30
 8008a24:	428a      	cmp	r2, r1
 8008a26:	bf08      	it	eq
 8008a28:	f043 0301 	orreq.w	r3, r3, #1
 8008a2c:	3130      	adds	r1, #48	; 0x30
 8008a2e:	42a2      	cmp	r2, r4
 8008a30:	bf08      	it	eq
 8008a32:	f043 0301 	orreq.w	r3, r3, #1
 8008a36:	3430      	adds	r4, #48	; 0x30
 8008a38:	428a      	cmp	r2, r1
 8008a3a:	bf08      	it	eq
 8008a3c:	f043 0301 	orreq.w	r3, r3, #1
 8008a40:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8008a44:	42a2      	cmp	r2, r4
 8008a46:	bf08      	it	eq
 8008a48:	f043 0301 	orreq.w	r3, r3, #1
 8008a4c:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8008a50:	428a      	cmp	r2, r1
 8008a52:	bf08      	it	eq
 8008a54:	f043 0301 	orreq.w	r3, r3, #1
 8008a58:	3130      	adds	r1, #48	; 0x30
 8008a5a:	42a2      	cmp	r2, r4
 8008a5c:	bf08      	it	eq
 8008a5e:	f043 0301 	orreq.w	r3, r3, #1
 8008a62:	3430      	adds	r4, #48	; 0x30
 8008a64:	428a      	cmp	r2, r1
 8008a66:	bf08      	it	eq
 8008a68:	f043 0301 	orreq.w	r3, r3, #1
 8008a6c:	3130      	adds	r1, #48	; 0x30
 8008a6e:	42a2      	cmp	r2, r4
 8008a70:	bf08      	it	eq
 8008a72:	f043 0301 	orreq.w	r3, r3, #1
 8008a76:	3430      	adds	r4, #48	; 0x30
 8008a78:	428a      	cmp	r2, r1
 8008a7a:	bf08      	it	eq
 8008a7c:	f043 0301 	orreq.w	r3, r3, #1
 8008a80:	3130      	adds	r1, #48	; 0x30
 8008a82:	42a2      	cmp	r2, r4
 8008a84:	bf08      	it	eq
 8008a86:	f043 0301 	orreq.w	r3, r3, #1
 8008a8a:	428a      	cmp	r2, r1
 8008a8c:	bf08      	it	eq
 8008a8e:	f043 0301 	orreq.w	r3, r3, #1
 8008a92:	b913      	cbnz	r3, 8008a9a <DMA_CalcBaseAndBitshift+0xa2>
 8008a94:	4b11      	ldr	r3, [pc, #68]	; (8008adc <DMA_CalcBaseAndBitshift+0xe4>)
 8008a96:	429a      	cmp	r2, r3
 8008a98:	d113      	bne.n	8008ac2 <DMA_CalcBaseAndBitshift+0xca>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008a9a:	b2d3      	uxtb	r3, r2
 8008a9c:	4910      	ldr	r1, [pc, #64]	; (8008ae0 <DMA_CalcBaseAndBitshift+0xe8>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008a9e:	4c11      	ldr	r4, [pc, #68]	; (8008ae4 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008aa0:	3b10      	subs	r3, #16
 8008aa2:	fba1 5103 	umull	r5, r1, r1, r3

    if (stream_number > 3U)
 8008aa6:	2b5f      	cmp	r3, #95	; 0x5f
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008aa8:	4b0f      	ldr	r3, [pc, #60]	; (8008ae8 <DMA_CalcBaseAndBitshift+0xf0>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008aaa:	f3c1 1102 	ubfx	r1, r1, #4, #3
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008aae:	ea03 0302 	and.w	r3, r3, r2
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008ab2:	5c61      	ldrb	r1, [r4, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008ab4:	bf88      	it	hi
 8008ab6:	3304      	addhi	r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008ab8:	65c1      	str	r1, [r0, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008aba:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	bc30      	pop	{r4, r5}
 8008ac0:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008ac2:	f022 03ff 	bic.w	r3, r2, #255	; 0xff
 8008ac6:	6583      	str	r3, [r0, #88]	; 0x58
 8008ac8:	e7f8      	b.n	8008abc <DMA_CalcBaseAndBitshift+0xc4>
 8008aca:	bf00      	nop
 8008acc:	40020010 	.word	0x40020010
 8008ad0:	40020040 	.word	0x40020040
 8008ad4:	40020028 	.word	0x40020028
 8008ad8:	40020058 	.word	0x40020058
 8008adc:	400204b8 	.word	0x400204b8
 8008ae0:	aaaaaaab 	.word	0xaaaaaaab
 8008ae4:	0801d118 	.word	0x0801d118
 8008ae8:	fffffc00 	.word	0xfffffc00

08008aec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008aec:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008aee:	4a29      	ldr	r2, [pc, #164]	; (8008b94 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8008af0:	4929      	ldr	r1, [pc, #164]	; (8008b98 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
{
 8008af2:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008af4:	4d29      	ldr	r5, [pc, #164]	; (8008b9c <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8008af6:	4c2a      	ldr	r4, [pc, #168]	; (8008ba0 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8008af8:	42ab      	cmp	r3, r5
 8008afa:	bf18      	it	ne
 8008afc:	4293      	cmpne	r3, r2
 8008afe:	bf0c      	ite	eq
 8008b00:	2201      	moveq	r2, #1
 8008b02:	2200      	movne	r2, #0
 8008b04:	428b      	cmp	r3, r1
 8008b06:	bf08      	it	eq
 8008b08:	f042 0201 	orreq.w	r2, r2, #1
 8008b0c:	3128      	adds	r1, #40	; 0x28
 8008b0e:	42a3      	cmp	r3, r4
 8008b10:	bf08      	it	eq
 8008b12:	f042 0201 	orreq.w	r2, r2, #1
 8008b16:	3428      	adds	r4, #40	; 0x28
 8008b18:	428b      	cmp	r3, r1
 8008b1a:	bf08      	it	eq
 8008b1c:	f042 0201 	orreq.w	r2, r2, #1
 8008b20:	3128      	adds	r1, #40	; 0x28
 8008b22:	42a3      	cmp	r3, r4
 8008b24:	bf08      	it	eq
 8008b26:	f042 0201 	orreq.w	r2, r2, #1
 8008b2a:	428b      	cmp	r3, r1
 8008b2c:	bf08      	it	eq
 8008b2e:	f042 0201 	orreq.w	r2, r2, #1
 8008b32:	b912      	cbnz	r2, 8008b3a <DMA_CalcDMAMUXChannelBaseAndMask+0x4e>
 8008b34:	4a1b      	ldr	r2, [pc, #108]	; (8008ba4 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 8008b36:	4293      	cmp	r3, r2
 8008b38:	d113      	bne.n	8008b62 <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	4c1a      	ldr	r4, [pc, #104]	; (8008ba8 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008b3e:	4a1b      	ldr	r2, [pc, #108]	; (8008bac <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008b40:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008b42:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008b44:	4d1a      	ldr	r5, [pc, #104]	; (8008bb0 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008b46:	fba4 4303 	umull	r4, r3, r4, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008b4a:	6645      	str	r5, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008b4c:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008b50:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008b54:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008b56:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008b5a:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008b5c:	6683      	str	r3, [r0, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008b5e:	bc30      	pop	{r4, r5}
 8008b60:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008b62:	b2da      	uxtb	r2, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008b64:	4913      	ldr	r1, [pc, #76]	; (8008bb4 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008b66:	4c14      	ldr	r4, [pc, #80]	; (8008bb8 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008b68:	4419      	add	r1, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008b6a:	3a10      	subs	r2, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008b6c:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008b6e:	fba4 2302 	umull	r2, r3, r4, r2
 8008b72:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008b76:	d800      	bhi.n	8008b7a <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 8008b78:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008b7a:	4a10      	ldr	r2, [pc, #64]	; (8008bbc <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008b7c:	f003 051f 	and.w	r5, r3, #31
 8008b80:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008b82:	4c0f      	ldr	r4, [pc, #60]	; (8008bc0 <DMA_CalcDMAMUXChannelBaseAndMask+0xd4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008b84:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008b86:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008b88:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008b8a:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008b8c:	6681      	str	r1, [r0, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008b8e:	6602      	str	r2, [r0, #96]	; 0x60
}
 8008b90:	e7e5      	b.n	8008b5e <DMA_CalcDMAMUXChannelBaseAndMask+0x72>
 8008b92:	bf00      	nop
 8008b94:	58025408 	.word	0x58025408
 8008b98:	58025430 	.word	0x58025430
 8008b9c:	5802541c 	.word	0x5802541c
 8008ba0:	58025444 	.word	0x58025444
 8008ba4:	58025494 	.word	0x58025494
 8008ba8:	cccccccd 	.word	0xcccccccd
 8008bac:	16009600 	.word	0x16009600
 8008bb0:	58025880 	.word	0x58025880
 8008bb4:	bffdfbf0 	.word	0xbffdfbf0
 8008bb8:	aaaaaaab 	.word	0xaaaaaaab
 8008bbc:	10008200 	.word	0x10008200
 8008bc0:	40020880 	.word	0x40020880

08008bc4 <HAL_DMA_Init>:
{
 8008bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bc6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8008bc8:	f7fe f8f6 	bl	8006db8 <HAL_GetTick>
  if(hdma == NULL)
 8008bcc:	2c00      	cmp	r4, #0
 8008bce:	f000 8177 	beq.w	8008ec0 <HAL_DMA_Init+0x2fc>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008bd2:	6823      	ldr	r3, [r4, #0]
 8008bd4:	4605      	mov	r5, r0
 8008bd6:	4a92      	ldr	r2, [pc, #584]	; (8008e20 <HAL_DMA_Init+0x25c>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d048      	beq.n	8008c6e <HAL_DMA_Init+0xaa>
 8008bdc:	3218      	adds	r2, #24
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d045      	beq.n	8008c6e <HAL_DMA_Init+0xaa>
 8008be2:	3230      	adds	r2, #48	; 0x30
 8008be4:	498f      	ldr	r1, [pc, #572]	; (8008e24 <HAL_DMA_Init+0x260>)
 8008be6:	428b      	cmp	r3, r1
 8008be8:	bf18      	it	ne
 8008bea:	4293      	cmpne	r3, r2
 8008bec:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8008bf0:	bf0c      	ite	eq
 8008bf2:	2201      	moveq	r2, #1
 8008bf4:	2200      	movne	r2, #0
 8008bf6:	428b      	cmp	r3, r1
 8008bf8:	bf08      	it	eq
 8008bfa:	f042 0201 	orreq.w	r2, r2, #1
 8008bfe:	3118      	adds	r1, #24
 8008c00:	428b      	cmp	r3, r1
 8008c02:	bf08      	it	eq
 8008c04:	f042 0201 	orreq.w	r2, r2, #1
 8008c08:	3118      	adds	r1, #24
 8008c0a:	428b      	cmp	r3, r1
 8008c0c:	bf08      	it	eq
 8008c0e:	f042 0201 	orreq.w	r2, r2, #1
 8008c12:	3118      	adds	r1, #24
 8008c14:	428b      	cmp	r3, r1
 8008c16:	bf08      	it	eq
 8008c18:	f042 0201 	orreq.w	r2, r2, #1
 8008c1c:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8008c20:	428b      	cmp	r3, r1
 8008c22:	bf08      	it	eq
 8008c24:	f042 0201 	orreq.w	r2, r2, #1
 8008c28:	3118      	adds	r1, #24
 8008c2a:	428b      	cmp	r3, r1
 8008c2c:	bf08      	it	eq
 8008c2e:	f042 0201 	orreq.w	r2, r2, #1
 8008c32:	3118      	adds	r1, #24
 8008c34:	428b      	cmp	r3, r1
 8008c36:	bf08      	it	eq
 8008c38:	f042 0201 	orreq.w	r2, r2, #1
 8008c3c:	3118      	adds	r1, #24
 8008c3e:	428b      	cmp	r3, r1
 8008c40:	bf08      	it	eq
 8008c42:	f042 0201 	orreq.w	r2, r2, #1
 8008c46:	3118      	adds	r1, #24
 8008c48:	428b      	cmp	r3, r1
 8008c4a:	bf08      	it	eq
 8008c4c:	f042 0201 	orreq.w	r2, r2, #1
 8008c50:	3118      	adds	r1, #24
 8008c52:	428b      	cmp	r3, r1
 8008c54:	bf08      	it	eq
 8008c56:	f042 0201 	orreq.w	r2, r2, #1
 8008c5a:	3118      	adds	r1, #24
 8008c5c:	428b      	cmp	r3, r1
 8008c5e:	bf08      	it	eq
 8008c60:	f042 0201 	orreq.w	r2, r2, #1
 8008c64:	b91a      	cbnz	r2, 8008c6e <HAL_DMA_Init+0xaa>
 8008c66:	4a70      	ldr	r2, [pc, #448]	; (8008e28 <HAL_DMA_Init+0x264>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	f040 8198 	bne.w	8008f9e <HAL_DMA_Init+0x3da>
    __HAL_UNLOCK(hdma);
 8008c6e:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8008c70:	2102      	movs	r1, #2
    __HAL_UNLOCK(hdma);
 8008c72:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8008c76:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	f022 0201 	bic.w	r2, r2, #1
 8008c80:	601a      	str	r2, [r3, #0]
 8008c82:	e006      	b.n	8008c92 <HAL_DMA_Init+0xce>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008c84:	f7fe f898 	bl	8006db8 <HAL_GetTick>
 8008c88:	1b43      	subs	r3, r0, r5
 8008c8a:	2b05      	cmp	r3, #5
 8008c8c:	f200 80ff 	bhi.w	8008e8e <HAL_DMA_Init+0x2ca>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008c90:	6823      	ldr	r3, [r4, #0]
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	07d6      	lsls	r6, r2, #31
 8008c96:	d4f5      	bmi.n	8008c84 <HAL_DMA_Init+0xc0>
    registerValue |=  hdma->Init.Direction           |
 8008c98:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008c9c:	6920      	ldr	r0, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 8008c9e:	432a      	orrs	r2, r5
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008ca0:	69a1      	ldr	r1, [r4, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8008ca2:	681d      	ldr	r5, [r3, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008ca4:	4302      	orrs	r2, r0
 8008ca6:	6960      	ldr	r0, [r4, #20]
 8008ca8:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008caa:	69e0      	ldr	r0, [r4, #28]
 8008cac:	430a      	orrs	r2, r1
 8008cae:	4302      	orrs	r2, r0
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008cb0:	485e      	ldr	r0, [pc, #376]	; (8008e2c <HAL_DMA_Init+0x268>)
 8008cb2:	4028      	ands	r0, r5
            hdma->Init.Mode                | hdma->Init.Priority;
 8008cb4:	6a25      	ldr	r5, [r4, #32]
 8008cb6:	432a      	orrs	r2, r5
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008cb8:	4d5d      	ldr	r5, [pc, #372]	; (8008e30 <HAL_DMA_Init+0x26c>)
    registerValue |=  hdma->Init.Direction           |
 8008cba:	4302      	orrs	r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008cbc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008cbe:	2804      	cmp	r0, #4
 8008cc0:	f000 8100 	beq.w	8008ec4 <HAL_DMA_Init+0x300>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008cc4:	682e      	ldr	r6, [r5, #0]
 8008cc6:	4d5b      	ldr	r5, [pc, #364]	; (8008e34 <HAL_DMA_Init+0x270>)
 8008cc8:	4035      	ands	r5, r6
 8008cca:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
 8008cce:	f080 80bb 	bcs.w	8008e48 <HAL_DMA_Init+0x284>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008cd2:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008cd4:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008cd6:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8008cda:	4302      	orrs	r2, r0
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8008cdc:	615a      	str	r2, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008cde:	4620      	mov	r0, r4
 8008ce0:	f7ff fe8a 	bl	80089f8 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008ce4:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8008ce6:	233f      	movs	r3, #63	; 0x3f
 8008ce8:	f002 021f 	and.w	r2, r2, #31
 8008cec:	4093      	lsls	r3, r2
 8008cee:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008cf0:	6822      	ldr	r2, [r4, #0]
 8008cf2:	4b4b      	ldr	r3, [pc, #300]	; (8008e20 <HAL_DMA_Init+0x25c>)
 8008cf4:	4850      	ldr	r0, [pc, #320]	; (8008e38 <HAL_DMA_Init+0x274>)
 8008cf6:	494b      	ldr	r1, [pc, #300]	; (8008e24 <HAL_DMA_Init+0x260>)
 8008cf8:	4282      	cmp	r2, r0
 8008cfa:	bf18      	it	ne
 8008cfc:	429a      	cmpne	r2, r3
 8008cfe:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8008d02:	bf0c      	ite	eq
 8008d04:	2301      	moveq	r3, #1
 8008d06:	2300      	movne	r3, #0
 8008d08:	428a      	cmp	r2, r1
 8008d0a:	bf08      	it	eq
 8008d0c:	f043 0301 	orreq.w	r3, r3, #1
 8008d10:	3130      	adds	r1, #48	; 0x30
 8008d12:	4282      	cmp	r2, r0
 8008d14:	bf08      	it	eq
 8008d16:	f043 0301 	orreq.w	r3, r3, #1
 8008d1a:	3030      	adds	r0, #48	; 0x30
 8008d1c:	428a      	cmp	r2, r1
 8008d1e:	bf08      	it	eq
 8008d20:	f043 0301 	orreq.w	r3, r3, #1
 8008d24:	3130      	adds	r1, #48	; 0x30
 8008d26:	4282      	cmp	r2, r0
 8008d28:	bf08      	it	eq
 8008d2a:	f043 0301 	orreq.w	r3, r3, #1
 8008d2e:	3030      	adds	r0, #48	; 0x30
 8008d30:	428a      	cmp	r2, r1
 8008d32:	bf08      	it	eq
 8008d34:	f043 0301 	orreq.w	r3, r3, #1
 8008d38:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8008d3c:	4282      	cmp	r2, r0
 8008d3e:	bf08      	it	eq
 8008d40:	f043 0301 	orreq.w	r3, r3, #1
 8008d44:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8008d48:	428a      	cmp	r2, r1
 8008d4a:	bf08      	it	eq
 8008d4c:	f043 0301 	orreq.w	r3, r3, #1
 8008d50:	3130      	adds	r1, #48	; 0x30
 8008d52:	4282      	cmp	r2, r0
 8008d54:	bf08      	it	eq
 8008d56:	f043 0301 	orreq.w	r3, r3, #1
 8008d5a:	3030      	adds	r0, #48	; 0x30
 8008d5c:	428a      	cmp	r2, r1
 8008d5e:	bf08      	it	eq
 8008d60:	f043 0301 	orreq.w	r3, r3, #1
 8008d64:	3130      	adds	r1, #48	; 0x30
 8008d66:	4282      	cmp	r2, r0
 8008d68:	bf08      	it	eq
 8008d6a:	f043 0301 	orreq.w	r3, r3, #1
 8008d6e:	3030      	adds	r0, #48	; 0x30
 8008d70:	428a      	cmp	r2, r1
 8008d72:	bf08      	it	eq
 8008d74:	f043 0301 	orreq.w	r3, r3, #1
 8008d78:	3130      	adds	r1, #48	; 0x30
 8008d7a:	4282      	cmp	r2, r0
 8008d7c:	bf08      	it	eq
 8008d7e:	f043 0301 	orreq.w	r3, r3, #1
 8008d82:	3030      	adds	r0, #48	; 0x30
 8008d84:	428a      	cmp	r2, r1
 8008d86:	bf08      	it	eq
 8008d88:	f043 0301 	orreq.w	r3, r3, #1
 8008d8c:	492b      	ldr	r1, [pc, #172]	; (8008e3c <HAL_DMA_Init+0x278>)
 8008d8e:	4282      	cmp	r2, r0
 8008d90:	bf08      	it	eq
 8008d92:	f043 0301 	orreq.w	r3, r3, #1
 8008d96:	482a      	ldr	r0, [pc, #168]	; (8008e40 <HAL_DMA_Init+0x27c>)
 8008d98:	428a      	cmp	r2, r1
 8008d9a:	bf08      	it	eq
 8008d9c:	f043 0301 	orreq.w	r3, r3, #1
 8008da0:	3128      	adds	r1, #40	; 0x28
 8008da2:	4282      	cmp	r2, r0
 8008da4:	bf08      	it	eq
 8008da6:	f043 0301 	orreq.w	r3, r3, #1
 8008daa:	3028      	adds	r0, #40	; 0x28
 8008dac:	428a      	cmp	r2, r1
 8008dae:	bf08      	it	eq
 8008db0:	f043 0301 	orreq.w	r3, r3, #1
 8008db4:	3128      	adds	r1, #40	; 0x28
 8008db6:	4282      	cmp	r2, r0
 8008db8:	bf08      	it	eq
 8008dba:	f043 0301 	orreq.w	r3, r3, #1
 8008dbe:	3028      	adds	r0, #40	; 0x28
 8008dc0:	428a      	cmp	r2, r1
 8008dc2:	bf08      	it	eq
 8008dc4:	f043 0301 	orreq.w	r3, r3, #1
 8008dc8:	3128      	adds	r1, #40	; 0x28
 8008dca:	4282      	cmp	r2, r0
 8008dcc:	bf08      	it	eq
 8008dce:	f043 0301 	orreq.w	r3, r3, #1
 8008dd2:	428a      	cmp	r2, r1
 8008dd4:	bf08      	it	eq
 8008dd6:	f043 0301 	orreq.w	r3, r3, #1
 8008dda:	b913      	cbnz	r3, 8008de2 <HAL_DMA_Init+0x21e>
 8008ddc:	4b19      	ldr	r3, [pc, #100]	; (8008e44 <HAL_DMA_Init+0x280>)
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d118      	bne.n	8008e14 <HAL_DMA_Init+0x250>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008de2:	4620      	mov	r0, r4
 8008de4:	f7ff fe82 	bl	8008aec <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008de8:	68a3      	ldr	r3, [r4, #8]
 8008dea:	2b80      	cmp	r3, #128	; 0x80
 8008dec:	d05c      	beq.n	8008ea8 <HAL_DMA_Init+0x2e4>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008dee:	6863      	ldr	r3, [r4, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008df0:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008df2:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008df4:	3b01      	subs	r3, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008df6:	e9d4 5118 	ldrd	r5, r1, [r4, #96]	; 0x60
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008dfa:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008dfc:	602a      	str	r2, [r5, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008dfe:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008e00:	d859      	bhi.n	8008eb6 <HAL_DMA_Init+0x2f2>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008e02:	1e50      	subs	r0, r2, #1
 8008e04:	2807      	cmp	r0, #7
 8008e06:	d96e      	bls.n	8008ee6 <HAL_DMA_Init+0x322>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008e08:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8008e0a:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8008e0e:	2000      	movs	r0, #0
 8008e10:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008e12:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008e14:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8008e16:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008e18:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8008e1a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8008e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e20:	40020010 	.word	0x40020010
 8008e24:	40020040 	.word	0x40020040
 8008e28:	400204b8 	.word	0x400204b8
 8008e2c:	fe10803f 	.word	0xfe10803f
 8008e30:	5c001000 	.word	0x5c001000
 8008e34:	ffff0000 	.word	0xffff0000
 8008e38:	40020028 	.word	0x40020028
 8008e3c:	58025408 	.word	0x58025408
 8008e40:	5802541c 	.word	0x5802541c
 8008e44:	58025494 	.word	0x58025494
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8008e48:	6865      	ldr	r5, [r4, #4]
 8008e4a:	f1a5 0629 	sub.w	r6, r5, #41	; 0x29
 8008e4e:	2e1f      	cmp	r6, #31
 8008e50:	d924      	bls.n	8008e9c <HAL_DMA_Init+0x2d8>
 8008e52:	3d4f      	subs	r5, #79	; 0x4f
 8008e54:	2d03      	cmp	r5, #3
 8008e56:	d801      	bhi.n	8008e5c <HAL_DMA_Init+0x298>
        registerValue |= DMA_SxCR_TRBUFF;
 8008e58:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008e5c:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008e5e:	2804      	cmp	r0, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008e60:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008e62:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8008e66:	ea42 0200 	orr.w	r2, r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008e6a:	f47f af37 	bne.w	8008cdc <HAL_DMA_Init+0x118>
 8008e6e:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8008e70:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8008e72:	4302      	orrs	r2, r0
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008e74:	2d00      	cmp	r5, #0
 8008e76:	f43f af31 	beq.w	8008cdc <HAL_DMA_Init+0x118>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008e7a:	2900      	cmp	r1, #0
 8008e7c:	d169      	bne.n	8008f52 <HAL_DMA_Init+0x38e>
    switch (hdma->Init.FIFOThreshold)
 8008e7e:	2801      	cmp	r0, #1
 8008e80:	f000 8088 	beq.w	8008f94 <HAL_DMA_Init+0x3d0>
 8008e84:	f030 0102 	bics.w	r1, r0, #2
 8008e88:	f47f af28 	bne.w	8008cdc <HAL_DMA_Init+0x118>
 8008e8c:	e069      	b.n	8008f62 <HAL_DMA_Init+0x39e>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008e8e:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8008e90:	2303      	movs	r3, #3
        return HAL_ERROR;
 8008e92:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008e94:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8008e96:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8008e9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8008e9c:	4d73      	ldr	r5, [pc, #460]	; (800906c <HAL_DMA_Init+0x4a8>)
 8008e9e:	fa25 f606 	lsr.w	r6, r5, r6
 8008ea2:	07f5      	lsls	r5, r6, #31
 8008ea4:	d5da      	bpl.n	8008e5c <HAL_DMA_Init+0x298>
 8008ea6:	e7d7      	b.n	8008e58 <HAL_DMA_Init+0x294>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008ea8:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008eaa:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8008eac:	e9d4 0218 	ldrd	r0, r2, [r4, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008eb0:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008eb2:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008eb4:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8008eb6:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8008eb8:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8008ebc:	6763      	str	r3, [r4, #116]	; 0x74
 8008ebe:	e7a9      	b.n	8008e14 <HAL_DMA_Init+0x250>
    return HAL_ERROR;
 8008ec0:	2001      	movs	r0, #1
}
 8008ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008ec4:	682f      	ldr	r7, [r5, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008ec6:	e9d4 560b 	ldrd	r5, r6, [r4, #44]	; 0x2c
 8008eca:	432e      	orrs	r6, r5
 8008ecc:	4332      	orrs	r2, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008ece:	4e68      	ldr	r6, [pc, #416]	; (8009070 <HAL_DMA_Init+0x4ac>)
 8008ed0:	403e      	ands	r6, r7
 8008ed2:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
 8008ed6:	d2b7      	bcs.n	8008e48 <HAL_DMA_Init+0x284>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008ed8:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008eda:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008edc:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8008ee0:	f042 0204 	orr.w	r2, r2, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008ee4:	e7c4      	b.n	8008e70 <HAL_DMA_Init+0x2ac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008ee6:	6821      	ldr	r1, [r4, #0]
 8008ee8:	4b62      	ldr	r3, [pc, #392]	; (8009074 <HAL_DMA_Init+0x4b0>)
 8008eea:	4d63      	ldr	r5, [pc, #396]	; (8009078 <HAL_DMA_Init+0x4b4>)
 8008eec:	42a9      	cmp	r1, r5
 8008eee:	bf18      	it	ne
 8008ef0:	4299      	cmpne	r1, r3
 8008ef2:	f105 0514 	add.w	r5, r5, #20
 8008ef6:	bf0c      	ite	eq
 8008ef8:	2301      	moveq	r3, #1
 8008efa:	2300      	movne	r3, #0
 8008efc:	42a9      	cmp	r1, r5
 8008efe:	bf08      	it	eq
 8008f00:	f043 0301 	orreq.w	r3, r3, #1
 8008f04:	3514      	adds	r5, #20
 8008f06:	42a9      	cmp	r1, r5
 8008f08:	bf08      	it	eq
 8008f0a:	f043 0301 	orreq.w	r3, r3, #1
 8008f0e:	3514      	adds	r5, #20
 8008f10:	42a9      	cmp	r1, r5
 8008f12:	bf08      	it	eq
 8008f14:	f043 0301 	orreq.w	r3, r3, #1
 8008f18:	3514      	adds	r5, #20
 8008f1a:	42a9      	cmp	r1, r5
 8008f1c:	bf08      	it	eq
 8008f1e:	f043 0301 	orreq.w	r3, r3, #1
 8008f22:	3514      	adds	r5, #20
 8008f24:	42a9      	cmp	r1, r5
 8008f26:	bf08      	it	eq
 8008f28:	f043 0301 	orreq.w	r3, r3, #1
 8008f2c:	b93b      	cbnz	r3, 8008f3e <HAL_DMA_Init+0x37a>
 8008f2e:	4b53      	ldr	r3, [pc, #332]	; (800907c <HAL_DMA_Init+0x4b8>)
 8008f30:	4299      	cmp	r1, r3
 8008f32:	d004      	beq.n	8008f3e <HAL_DMA_Init+0x37a>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008f34:	4b52      	ldr	r3, [pc, #328]	; (8009080 <HAL_DMA_Init+0x4bc>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008f36:	4953      	ldr	r1, [pc, #332]	; (8009084 <HAL_DMA_Init+0x4c0>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008f38:	4413      	add	r3, r2
 8008f3a:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008f3c:	e003      	b.n	8008f46 <HAL_DMA_Init+0x382>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008f3e:	4b52      	ldr	r3, [pc, #328]	; (8009088 <HAL_DMA_Init+0x4c4>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008f40:	4952      	ldr	r1, [pc, #328]	; (800908c <HAL_DMA_Init+0x4c8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008f42:	4413      	add	r3, r2
 8008f44:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008f46:	2201      	movs	r2, #1
 8008f48:	4082      	lsls	r2, r0
 8008f4a:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 8008f4e:	6762      	str	r2, [r4, #116]	; 0x74
 8008f50:	e75d      	b.n	8008e0e <HAL_DMA_Init+0x24a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008f52:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8008f56:	d00e      	beq.n	8008f76 <HAL_DMA_Init+0x3b2>
    switch (hdma->Init.FIFOThreshold)
 8008f58:	2802      	cmp	r0, #2
 8008f5a:	d905      	bls.n	8008f68 <HAL_DMA_Init+0x3a4>
 8008f5c:	2803      	cmp	r0, #3
 8008f5e:	f47f aebd 	bne.w	8008cdc <HAL_DMA_Init+0x118>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008f62:	01e9      	lsls	r1, r5, #7
 8008f64:	f57f aeba 	bpl.w	8008cdc <HAL_DMA_Init+0x118>
          hdma->State = HAL_DMA_STATE_READY;
 8008f68:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008f6a:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 8008f6c:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008f6e:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8008f70:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8008f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (hdma->Init.FIFOThreshold)
 8008f76:	2803      	cmp	r0, #3
 8008f78:	f63f aeb0 	bhi.w	8008cdc <HAL_DMA_Init+0x118>
 8008f7c:	a101      	add	r1, pc, #4	; (adr r1, 8008f84 <HAL_DMA_Init+0x3c0>)
 8008f7e:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 8008f82:	bf00      	nop
 8008f84:	08008f69 	.word	0x08008f69
 8008f88:	08008f63 	.word	0x08008f63
 8008f8c:	08008f69 	.word	0x08008f69
 8008f90:	08008f95 	.word	0x08008f95
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008f94:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8008f98:	f47f aea0 	bne.w	8008cdc <HAL_DMA_Init+0x118>
 8008f9c:	e7e4      	b.n	8008f68 <HAL_DMA_Init+0x3a4>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008f9e:	4a35      	ldr	r2, [pc, #212]	; (8009074 <HAL_DMA_Init+0x4b0>)
 8008fa0:	4835      	ldr	r0, [pc, #212]	; (8009078 <HAL_DMA_Init+0x4b4>)
 8008fa2:	493b      	ldr	r1, [pc, #236]	; (8009090 <HAL_DMA_Init+0x4cc>)
 8008fa4:	4283      	cmp	r3, r0
 8008fa6:	bf18      	it	ne
 8008fa8:	4293      	cmpne	r3, r2
 8008faa:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8008fae:	bf0c      	ite	eq
 8008fb0:	2201      	moveq	r2, #1
 8008fb2:	2200      	movne	r2, #0
 8008fb4:	428b      	cmp	r3, r1
 8008fb6:	bf08      	it	eq
 8008fb8:	f042 0201 	orreq.w	r2, r2, #1
 8008fbc:	3128      	adds	r1, #40	; 0x28
 8008fbe:	4283      	cmp	r3, r0
 8008fc0:	bf08      	it	eq
 8008fc2:	f042 0201 	orreq.w	r2, r2, #1
 8008fc6:	3028      	adds	r0, #40	; 0x28
 8008fc8:	428b      	cmp	r3, r1
 8008fca:	bf08      	it	eq
 8008fcc:	f042 0201 	orreq.w	r2, r2, #1
 8008fd0:	3128      	adds	r1, #40	; 0x28
 8008fd2:	4283      	cmp	r3, r0
 8008fd4:	bf08      	it	eq
 8008fd6:	f042 0201 	orreq.w	r2, r2, #1
 8008fda:	428b      	cmp	r3, r1
 8008fdc:	bf08      	it	eq
 8008fde:	f042 0201 	orreq.w	r2, r2, #1
 8008fe2:	b912      	cbnz	r2, 8008fea <HAL_DMA_Init+0x426>
 8008fe4:	4a25      	ldr	r2, [pc, #148]	; (800907c <HAL_DMA_Init+0x4b8>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d138      	bne.n	800905c <HAL_DMA_Init+0x498>
    __HAL_UNLOCK(hdma);
 8008fea:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8008fec:	2102      	movs	r1, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008fee:	4d29      	ldr	r5, [pc, #164]	; (8009094 <HAL_DMA_Init+0x4d0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8008ff0:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8008ff4:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8008ff8:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008ffa:	4015      	ands	r5, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008ffc:	68a2      	ldr	r2, [r4, #8]
 8008ffe:	2a40      	cmp	r2, #64	; 0x40
 8009000:	d02a      	beq.n	8009058 <HAL_DMA_Init+0x494>
 8009002:	2a80      	cmp	r2, #128	; 0x80
 8009004:	bf0c      	ite	eq
 8009006:	f44f 4080 	moveq.w	r0, #16384	; 0x4000
 800900a:	2000      	movne	r0, #0
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800900c:	6a26      	ldr	r6, [r4, #32]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800900e:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8009012:	08d2      	lsrs	r2, r2, #3
 8009014:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8009018:	6961      	ldr	r1, [r4, #20]
 800901a:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800901e:	69a1      	ldr	r1, [r4, #24]
 8009020:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8009024:	69e1      	ldr	r1, [r4, #28]
 8009026:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800902a:	491b      	ldr	r1, [pc, #108]	; (8009098 <HAL_DMA_Init+0x4d4>)
 800902c:	ea42 1216 	orr.w	r2, r2, r6, lsr #4
 8009030:	4419      	add	r1, r3
 8009032:	432a      	orrs	r2, r5
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8009034:	4302      	orrs	r2, r0
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8009036:	4819      	ldr	r0, [pc, #100]	; (800909c <HAL_DMA_Init+0x4d8>)
 8009038:	fba0 0101 	umull	r0, r1, r0, r1
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800903c:	4620      	mov	r0, r4
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800903e:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8009040:	090b      	lsrs	r3, r1, #4
 8009042:	009b      	lsls	r3, r3, #2
 8009044:	65e3      	str	r3, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009046:	f7ff fcd7 	bl	80089f8 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800904a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800904c:	2301      	movs	r3, #1
 800904e:	f002 021f 	and.w	r2, r2, #31
 8009052:	4093      	lsls	r3, r2
 8009054:	6043      	str	r3, [r0, #4]
 8009056:	e64b      	b.n	8008cf0 <HAL_DMA_Init+0x12c>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8009058:	2010      	movs	r0, #16
 800905a:	e7d7      	b.n	800900c <HAL_DMA_Init+0x448>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800905c:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 800905e:	2303      	movs	r3, #3
    return HAL_ERROR;
 8009060:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009062:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8009064:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8009068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800906a:	bf00      	nop
 800906c:	c3c0003f 	.word	0xc3c0003f
 8009070:	ffff0000 	.word	0xffff0000
 8009074:	58025408 	.word	0x58025408
 8009078:	5802541c 	.word	0x5802541c
 800907c:	58025494 	.word	0x58025494
 8009080:	1000823f 	.word	0x1000823f
 8009084:	40020940 	.word	0x40020940
 8009088:	1600963f 	.word	0x1600963f
 800908c:	58025940 	.word	0x58025940
 8009090:	58025430 	.word	0x58025430
 8009094:	fffe000f 	.word	0xfffe000f
 8009098:	a7fdabf8 	.word	0xa7fdabf8
 800909c:	cccccccd 	.word	0xcccccccd

080090a0 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 80090a0:	2800      	cmp	r0, #0
 80090a2:	f000 8177 	beq.w	8009394 <HAL_DMA_Start_IT+0x2f4>
 80090a6:	4684      	mov	ip, r0
  __HAL_LOCK(hdma);
 80090a8:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 80090ac:	2801      	cmp	r0, #1
 80090ae:	f000 8173 	beq.w	8009398 <HAL_DMA_Start_IT+0x2f8>
 80090b2:	2001      	movs	r0, #1
{
 80090b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(HAL_DMA_STATE_READY == hdma->State)
 80090b8:	f89c 4035 	ldrb.w	r4, [ip, #53]	; 0x35
  __HAL_LOCK(hdma);
 80090bc:	f88c 0034 	strb.w	r0, [ip, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80090c0:	4284      	cmp	r4, r0
 80090c2:	d008      	beq.n	80090d6 <HAL_DMA_Start_IT+0x36>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80090c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 80090c8:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80090ca:	f8cc 2054 	str.w	r2, [ip, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80090ce:	f88c 3034 	strb.w	r3, [ip, #52]	; 0x34
}
 80090d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80090d6:	2002      	movs	r0, #2
    __HAL_DMA_DISABLE(hdma);
 80090d8:	f8dc 4000 	ldr.w	r4, [ip]
 80090dc:	4d53      	ldr	r5, [pc, #332]	; (800922c <HAL_DMA_Start_IT+0x18c>)
    hdma->State = HAL_DMA_STATE_BUSY;
 80090de:	f88c 0035 	strb.w	r0, [ip, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80090e2:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 80090e4:	4e52      	ldr	r6, [pc, #328]	; (8009230 <HAL_DMA_Start_IT+0x190>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80090e6:	f8cc 0054 	str.w	r0, [ip, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 80090ea:	4852      	ldr	r0, [pc, #328]	; (8009234 <HAL_DMA_Start_IT+0x194>)
 80090ec:	42ac      	cmp	r4, r5
 80090ee:	bf18      	it	ne
 80090f0:	4284      	cmpne	r4, r0
 80090f2:	f105 0518 	add.w	r5, r5, #24
 80090f6:	bf0c      	ite	eq
 80090f8:	2001      	moveq	r0, #1
 80090fa:	2000      	movne	r0, #0
 80090fc:	42ac      	cmp	r4, r5
 80090fe:	bf08      	it	eq
 8009100:	f040 0001 	orreq.w	r0, r0, #1
 8009104:	3518      	adds	r5, #24
 8009106:	42ac      	cmp	r4, r5
 8009108:	bf08      	it	eq
 800910a:	f040 0001 	orreq.w	r0, r0, #1
 800910e:	3518      	adds	r5, #24
 8009110:	42ac      	cmp	r4, r5
 8009112:	bf08      	it	eq
 8009114:	f040 0001 	orreq.w	r0, r0, #1
 8009118:	3518      	adds	r5, #24
 800911a:	42ac      	cmp	r4, r5
 800911c:	bf08      	it	eq
 800911e:	f040 0001 	orreq.w	r0, r0, #1
 8009122:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8009126:	42ac      	cmp	r4, r5
 8009128:	bf08      	it	eq
 800912a:	f040 0001 	orreq.w	r0, r0, #1
 800912e:	3518      	adds	r5, #24
 8009130:	42ac      	cmp	r4, r5
 8009132:	bf08      	it	eq
 8009134:	f040 0001 	orreq.w	r0, r0, #1
 8009138:	3518      	adds	r5, #24
 800913a:	42ac      	cmp	r4, r5
 800913c:	bf08      	it	eq
 800913e:	f040 0001 	orreq.w	r0, r0, #1
 8009142:	3518      	adds	r5, #24
 8009144:	42ac      	cmp	r4, r5
 8009146:	bf08      	it	eq
 8009148:	f040 0001 	orreq.w	r0, r0, #1
 800914c:	3518      	adds	r5, #24
 800914e:	42ac      	cmp	r4, r5
 8009150:	bf08      	it	eq
 8009152:	f040 0001 	orreq.w	r0, r0, #1
 8009156:	3518      	adds	r5, #24
 8009158:	42ac      	cmp	r4, r5
 800915a:	bf08      	it	eq
 800915c:	f040 0001 	orreq.w	r0, r0, #1
 8009160:	3518      	adds	r5, #24
 8009162:	42ac      	cmp	r4, r5
 8009164:	bf08      	it	eq
 8009166:	f040 0001 	orreq.w	r0, r0, #1
 800916a:	3518      	adds	r5, #24
 800916c:	42ac      	cmp	r4, r5
 800916e:	bf14      	ite	ne
 8009170:	4681      	movne	r9, r0
 8009172:	f040 0901 	orreq.w	r9, r0, #1
 8009176:	f5a5 6592 	sub.w	r5, r5, #1168	; 0x490
 800917a:	42ac      	cmp	r4, r5
 800917c:	bf18      	it	ne
 800917e:	42b4      	cmpne	r4, r6
 8009180:	bf0c      	ite	eq
 8009182:	2501      	moveq	r5, #1
 8009184:	2500      	movne	r5, #0
 8009186:	d002      	beq.n	800918e <HAL_DMA_Start_IT+0xee>
 8009188:	f1b9 0f00 	cmp.w	r9, #0
 800918c:	d054      	beq.n	8009238 <HAL_DMA_Start_IT+0x198>
 800918e:	6826      	ldr	r6, [r4, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009190:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8009194:	f026 0601 	bic.w	r6, r6, #1
 8009198:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800919a:	2d00      	cmp	r5, #0
 800919c:	d078      	beq.n	8009290 <HAL_DMA_Start_IT+0x1f0>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800919e:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 80091a2:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80091a4:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 80091a8:	b117      	cbz	r7, 80091b0 <HAL_DMA_Start_IT+0x110>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80091aa:	e9dc 601c 	ldrd	r6, r0, [ip, #112]	; 0x70
 80091ae:	6070      	str	r0, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80091b0:	f8dc 605c 	ldr.w	r6, [ip, #92]	; 0x5c
 80091b4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
 80091b8:	f006 081f 	and.w	r8, r6, #31
 80091bc:	fa0e fe08 	lsl.w	lr, lr, r8
 80091c0:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80091c4:	6826      	ldr	r6, [r4, #0]
 80091c6:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 80091ca:	6026      	str	r6, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80091cc:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80091ce:	f8dc 3008 	ldr.w	r3, [ip, #8]
 80091d2:	2b40      	cmp	r3, #64	; 0x40
 80091d4:	f000 80e2 	beq.w	800939c <HAL_DMA_Start_IT+0x2fc>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80091d8:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80091da:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80091dc:	b91d      	cbnz	r5, 80091e6 <HAL_DMA_Start_IT+0x146>
 80091de:	f1b9 0f00 	cmp.w	r9, #0
 80091e2:	f000 80e1 	beq.w	80093a8 <HAL_DMA_Start_IT+0x308>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80091e6:	6823      	ldr	r3, [r4, #0]
 80091e8:	f023 031e 	bic.w	r3, r3, #30
 80091ec:	f043 0316 	orr.w	r3, r3, #22
 80091f0:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80091f2:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 80091f6:	b11b      	cbz	r3, 8009200 <HAL_DMA_Start_IT+0x160>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80091f8:	6823      	ldr	r3, [r4, #0]
 80091fa:	f043 0308 	orr.w	r3, r3, #8
 80091fe:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009200:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	03d2      	lsls	r2, r2, #15
 8009208:	d503      	bpl.n	8009212 <HAL_DMA_Start_IT+0x172>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800920a:	681a      	ldr	r2, [r3, #0]
 800920c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009210:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8009212:	b11f      	cbz	r7, 800921c <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800921a:	603b      	str	r3, [r7, #0]
    __HAL_DMA_ENABLE(hdma);
 800921c:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800921e:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8009220:	f043 0301 	orr.w	r3, r3, #1
 8009224:	6023      	str	r3, [r4, #0]
}
 8009226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800922a:	bf00      	nop
 800922c:	40020058 	.word	0x40020058
 8009230:	40020010 	.word	0x40020010
 8009234:	40020040 	.word	0x40020040
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009238:	4f61      	ldr	r7, [pc, #388]	; (80093c0 <HAL_DMA_Start_IT+0x320>)
 800923a:	4e62      	ldr	r6, [pc, #392]	; (80093c4 <HAL_DMA_Start_IT+0x324>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800923c:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009240:	42b4      	cmp	r4, r6
 8009242:	bf18      	it	ne
 8009244:	42bc      	cmpne	r4, r7
 8009246:	f106 0628 	add.w	r6, r6, #40	; 0x28
 800924a:	bf0c      	ite	eq
 800924c:	2701      	moveq	r7, #1
 800924e:	2700      	movne	r7, #0
 8009250:	42b4      	cmp	r4, r6
 8009252:	bf08      	it	eq
 8009254:	f047 0701 	orreq.w	r7, r7, #1
 8009258:	3614      	adds	r6, #20
 800925a:	42b4      	cmp	r4, r6
 800925c:	bf08      	it	eq
 800925e:	f047 0701 	orreq.w	r7, r7, #1
 8009262:	3614      	adds	r6, #20
 8009264:	42b4      	cmp	r4, r6
 8009266:	bf08      	it	eq
 8009268:	f047 0701 	orreq.w	r7, r7, #1
 800926c:	3614      	adds	r6, #20
 800926e:	42b4      	cmp	r4, r6
 8009270:	bf08      	it	eq
 8009272:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 8009276:	6826      	ldr	r6, [r4, #0]
 8009278:	f026 0601 	bic.w	r6, r6, #1
 800927c:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800927e:	4e52      	ldr	r6, [pc, #328]	; (80093c8 <HAL_DMA_Start_IT+0x328>)
 8009280:	42b4      	cmp	r4, r6
 8009282:	bf08      	it	eq
 8009284:	f047 0701 	orreq.w	r7, r7, #1
 8009288:	b917      	cbnz	r7, 8009290 <HAL_DMA_Start_IT+0x1f0>
 800928a:	4f50      	ldr	r7, [pc, #320]	; (80093cc <HAL_DMA_Start_IT+0x32c>)
 800928c:	42bc      	cmp	r4, r7
 800928e:	d10b      	bne.n	80092a8 <HAL_DMA_Start_IT+0x208>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009290:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8009294:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8009296:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 800929a:	b117      	cbz	r7, 80092a2 <HAL_DMA_Start_IT+0x202>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800929c:	e9dc 061c 	ldrd	r0, r6, [ip, #112]	; 0x70
 80092a0:	6046      	str	r6, [r0, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80092a2:	f1b9 0f00 	cmp.w	r9, #0
 80092a6:	d183      	bne.n	80091b0 <HAL_DMA_Start_IT+0x110>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80092a8:	4f46      	ldr	r7, [pc, #280]	; (80093c4 <HAL_DMA_Start_IT+0x324>)
 80092aa:	f8df e114 	ldr.w	lr, [pc, #276]	; 80093c0 <HAL_DMA_Start_IT+0x320>
 80092ae:	4574      	cmp	r4, lr
 80092b0:	bf18      	it	ne
 80092b2:	42bc      	cmpne	r4, r7
 80092b4:	f10e 0e14 	add.w	lr, lr, #20
 80092b8:	bf0c      	ite	eq
 80092ba:	2701      	moveq	r7, #1
 80092bc:	2700      	movne	r7, #0
 80092be:	4574      	cmp	r4, lr
 80092c0:	bf08      	it	eq
 80092c2:	f047 0701 	orreq.w	r7, r7, #1
 80092c6:	f10e 0e14 	add.w	lr, lr, #20
 80092ca:	4574      	cmp	r4, lr
 80092cc:	bf08      	it	eq
 80092ce:	f047 0701 	orreq.w	r7, r7, #1
 80092d2:	f10e 0e14 	add.w	lr, lr, #20
 80092d6:	4574      	cmp	r4, lr
 80092d8:	bf08      	it	eq
 80092da:	f047 0701 	orreq.w	r7, r7, #1
 80092de:	f10e 0e14 	add.w	lr, lr, #20
 80092e2:	4574      	cmp	r4, lr
 80092e4:	bf08      	it	eq
 80092e6:	f047 0701 	orreq.w	r7, r7, #1
 80092ea:	f10e 0e14 	add.w	lr, lr, #20
 80092ee:	4574      	cmp	r4, lr
 80092f0:	bf08      	it	eq
 80092f2:	f047 0701 	orreq.w	r7, r7, #1
 80092f6:	b917      	cbnz	r7, 80092fe <HAL_DMA_Start_IT+0x25e>
 80092f8:	4f34      	ldr	r7, [pc, #208]	; (80093cc <HAL_DMA_Start_IT+0x32c>)
 80092fa:	42bc      	cmp	r4, r7
 80092fc:	d154      	bne.n	80093a8 <HAL_DMA_Start_IT+0x308>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80092fe:	f8dc 005c 	ldr.w	r0, [ip, #92]	; 0x5c
 8009302:	2701      	movs	r7, #1
 8009304:	f000 0e1f 	and.w	lr, r0, #31
 8009308:	fa07 f70e 	lsl.w	r7, r7, lr
 800930c:	f8ca 7004 	str.w	r7, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009310:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009312:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8009316:	2b40      	cmp	r3, #64	; 0x40
 8009318:	d043      	beq.n	80093a2 <HAL_DMA_Start_IT+0x302>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800931a:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800931c:	60e2      	str	r2, [r4, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800931e:	6823      	ldr	r3, [r4, #0]
 8009320:	f023 030e 	bic.w	r3, r3, #14
 8009324:	f043 030a 	orr.w	r3, r3, #10
 8009328:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800932a:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 800932e:	2b00      	cmp	r3, #0
 8009330:	d02d      	beq.n	800938e <HAL_DMA_Start_IT+0x2ee>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8009332:	6823      	ldr	r3, [r4, #0]
 8009334:	f043 0304 	orr.w	r3, r3, #4
 8009338:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800933a:	4b21      	ldr	r3, [pc, #132]	; (80093c0 <HAL_DMA_Start_IT+0x320>)
 800933c:	4a21      	ldr	r2, [pc, #132]	; (80093c4 <HAL_DMA_Start_IT+0x324>)
 800933e:	4294      	cmp	r4, r2
 8009340:	bf18      	it	ne
 8009342:	429c      	cmpne	r4, r3
 8009344:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8009348:	bf0c      	ite	eq
 800934a:	2301      	moveq	r3, #1
 800934c:	2300      	movne	r3, #0
 800934e:	4294      	cmp	r4, r2
 8009350:	bf08      	it	eq
 8009352:	f043 0301 	orreq.w	r3, r3, #1
 8009356:	3214      	adds	r2, #20
 8009358:	4294      	cmp	r4, r2
 800935a:	bf08      	it	eq
 800935c:	f043 0301 	orreq.w	r3, r3, #1
 8009360:	3214      	adds	r2, #20
 8009362:	4294      	cmp	r4, r2
 8009364:	bf08      	it	eq
 8009366:	f043 0301 	orreq.w	r3, r3, #1
 800936a:	3214      	adds	r2, #20
 800936c:	4294      	cmp	r4, r2
 800936e:	bf08      	it	eq
 8009370:	f043 0301 	orreq.w	r3, r3, #1
 8009374:	3214      	adds	r2, #20
 8009376:	4294      	cmp	r4, r2
 8009378:	bf08      	it	eq
 800937a:	f043 0301 	orreq.w	r3, r3, #1
 800937e:	3214      	adds	r2, #20
 8009380:	4294      	cmp	r4, r2
 8009382:	bf08      	it	eq
 8009384:	f043 0301 	orreq.w	r3, r3, #1
 8009388:	2b00      	cmp	r3, #0
 800938a:	f43f af47 	beq.w	800921c <HAL_DMA_Start_IT+0x17c>
 800938e:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8009392:	e735      	b.n	8009200 <HAL_DMA_Start_IT+0x160>
    return HAL_ERROR;
 8009394:	2001      	movs	r0, #1
 8009396:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8009398:	2002      	movs	r0, #2
}
 800939a:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800939c:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800939e:	60e1      	str	r1, [r4, #12]
 80093a0:	e71c      	b.n	80091dc <HAL_DMA_Start_IT+0x13c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80093a2:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80093a4:	60e1      	str	r1, [r4, #12]
 80093a6:	e7ba      	b.n	800931e <HAL_DMA_Start_IT+0x27e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80093a8:	6823      	ldr	r3, [r4, #0]
 80093aa:	f023 030e 	bic.w	r3, r3, #14
 80093ae:	f043 030a 	orr.w	r3, r3, #10
 80093b2:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80093b4:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d1ba      	bne.n	8009332 <HAL_DMA_Start_IT+0x292>
 80093bc:	e7bd      	b.n	800933a <HAL_DMA_Start_IT+0x29a>
 80093be:	bf00      	nop
 80093c0:	5802541c 	.word	0x5802541c
 80093c4:	58025408 	.word	0x58025408
 80093c8:	58025480 	.word	0x58025480
 80093cc:	58025494 	.word	0x58025494

080093d0 <HAL_DMA_Abort>:
{
 80093d0:	b570      	push	{r4, r5, r6, lr}
 80093d2:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80093d4:	f7fd fcf0 	bl	8006db8 <HAL_GetTick>
  if(hdma == NULL)
 80093d8:	2d00      	cmp	r5, #0
 80093da:	f000 8124 	beq.w	8009626 <HAL_DMA_Abort+0x256>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80093de:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 80093e2:	2b02      	cmp	r3, #2
 80093e4:	f040 80dd 	bne.w	80095a2 <HAL_DMA_Abort+0x1d2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80093e8:	682c      	ldr	r4, [r5, #0]
 80093ea:	4606      	mov	r6, r0
 80093ec:	4b8f      	ldr	r3, [pc, #572]	; (800962c <HAL_DMA_Abort+0x25c>)
 80093ee:	4890      	ldr	r0, [pc, #576]	; (8009630 <HAL_DMA_Abort+0x260>)
 80093f0:	4a90      	ldr	r2, [pc, #576]	; (8009634 <HAL_DMA_Abort+0x264>)
 80093f2:	4284      	cmp	r4, r0
 80093f4:	bf18      	it	ne
 80093f6:	429c      	cmpne	r4, r3
 80093f8:	f100 0030 	add.w	r0, r0, #48	; 0x30
 80093fc:	498e      	ldr	r1, [pc, #568]	; (8009638 <HAL_DMA_Abort+0x268>)
 80093fe:	bf0c      	ite	eq
 8009400:	2301      	moveq	r3, #1
 8009402:	2300      	movne	r3, #0
 8009404:	4284      	cmp	r4, r0
 8009406:	bf08      	it	eq
 8009408:	f043 0301 	orreq.w	r3, r3, #1
 800940c:	3018      	adds	r0, #24
 800940e:	4284      	cmp	r4, r0
 8009410:	bf08      	it	eq
 8009412:	f043 0301 	orreq.w	r3, r3, #1
 8009416:	3018      	adds	r0, #24
 8009418:	4284      	cmp	r4, r0
 800941a:	bf08      	it	eq
 800941c:	f043 0301 	orreq.w	r3, r3, #1
 8009420:	3018      	adds	r0, #24
 8009422:	4284      	cmp	r4, r0
 8009424:	bf08      	it	eq
 8009426:	f043 0301 	orreq.w	r3, r3, #1
 800942a:	f500 7056 	add.w	r0, r0, #856	; 0x358
 800942e:	4284      	cmp	r4, r0
 8009430:	bf08      	it	eq
 8009432:	f043 0301 	orreq.w	r3, r3, #1
 8009436:	3018      	adds	r0, #24
 8009438:	4284      	cmp	r4, r0
 800943a:	bf08      	it	eq
 800943c:	f043 0301 	orreq.w	r3, r3, #1
 8009440:	3018      	adds	r0, #24
 8009442:	4284      	cmp	r4, r0
 8009444:	bf08      	it	eq
 8009446:	f043 0301 	orreq.w	r3, r3, #1
 800944a:	3018      	adds	r0, #24
 800944c:	4284      	cmp	r4, r0
 800944e:	bf08      	it	eq
 8009450:	f043 0301 	orreq.w	r3, r3, #1
 8009454:	3018      	adds	r0, #24
 8009456:	4284      	cmp	r4, r0
 8009458:	bf08      	it	eq
 800945a:	f043 0301 	orreq.w	r3, r3, #1
 800945e:	3018      	adds	r0, #24
 8009460:	4284      	cmp	r4, r0
 8009462:	bf08      	it	eq
 8009464:	f043 0301 	orreq.w	r3, r3, #1
 8009468:	3018      	adds	r0, #24
 800946a:	4284      	cmp	r4, r0
 800946c:	bf08      	it	eq
 800946e:	f043 0301 	orreq.w	r3, r3, #1
 8009472:	3018      	adds	r0, #24
 8009474:	4284      	cmp	r4, r0
 8009476:	bf08      	it	eq
 8009478:	f043 0301 	orreq.w	r3, r3, #1
 800947c:	428c      	cmp	r4, r1
 800947e:	bf18      	it	ne
 8009480:	4294      	cmpne	r4, r2
 8009482:	bf0c      	ite	eq
 8009484:	2201      	moveq	r2, #1
 8009486:	2200      	movne	r2, #0
 8009488:	d002      	beq.n	8009490 <HAL_DMA_Abort+0xc0>
 800948a:	2b00      	cmp	r3, #0
 800948c:	f000 8090 	beq.w	80095b0 <HAL_DMA_Abort+0x1e0>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8009490:	6821      	ldr	r1, [r4, #0]
 8009492:	f021 011e 	bic.w	r1, r1, #30
 8009496:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009498:	6961      	ldr	r1, [r4, #20]
 800949a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800949e:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80094a0:	2a00      	cmp	r2, #0
 80094a2:	f000 80b0 	beq.w	8009606 <HAL_DMA_Abort+0x236>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80094a6:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80094a8:	6813      	ldr	r3, [r2, #0]
 80094aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80094ae:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80094b0:	6823      	ldr	r3, [r4, #0]
 80094b2:	f023 0301 	bic.w	r3, r3, #1
 80094b6:	6023      	str	r3, [r4, #0]
 80094b8:	e005      	b.n	80094c6 <HAL_DMA_Abort+0xf6>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80094ba:	f7fd fc7d 	bl	8006db8 <HAL_GetTick>
 80094be:	1b83      	subs	r3, r0, r6
 80094c0:	2b05      	cmp	r3, #5
 80094c2:	f200 80a6 	bhi.w	8009612 <HAL_DMA_Abort+0x242>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80094c6:	6823      	ldr	r3, [r4, #0]
 80094c8:	07db      	lsls	r3, r3, #31
 80094ca:	d4f6      	bmi.n	80094ba <HAL_DMA_Abort+0xea>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80094cc:	682a      	ldr	r2, [r5, #0]
 80094ce:	4b57      	ldr	r3, [pc, #348]	; (800962c <HAL_DMA_Abort+0x25c>)
 80094d0:	4857      	ldr	r0, [pc, #348]	; (8009630 <HAL_DMA_Abort+0x260>)
 80094d2:	495a      	ldr	r1, [pc, #360]	; (800963c <HAL_DMA_Abort+0x26c>)
 80094d4:	4282      	cmp	r2, r0
 80094d6:	bf18      	it	ne
 80094d8:	429a      	cmpne	r2, r3
 80094da:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80094de:	bf0c      	ite	eq
 80094e0:	2301      	moveq	r3, #1
 80094e2:	2300      	movne	r3, #0
 80094e4:	428a      	cmp	r2, r1
 80094e6:	bf08      	it	eq
 80094e8:	f043 0301 	orreq.w	r3, r3, #1
 80094ec:	3130      	adds	r1, #48	; 0x30
 80094ee:	4282      	cmp	r2, r0
 80094f0:	bf08      	it	eq
 80094f2:	f043 0301 	orreq.w	r3, r3, #1
 80094f6:	3030      	adds	r0, #48	; 0x30
 80094f8:	428a      	cmp	r2, r1
 80094fa:	bf08      	it	eq
 80094fc:	f043 0301 	orreq.w	r3, r3, #1
 8009500:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8009504:	4282      	cmp	r2, r0
 8009506:	bf08      	it	eq
 8009508:	f043 0301 	orreq.w	r3, r3, #1
 800950c:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8009510:	428a      	cmp	r2, r1
 8009512:	bf08      	it	eq
 8009514:	f043 0301 	orreq.w	r3, r3, #1
 8009518:	3130      	adds	r1, #48	; 0x30
 800951a:	4282      	cmp	r2, r0
 800951c:	bf08      	it	eq
 800951e:	f043 0301 	orreq.w	r3, r3, #1
 8009522:	3030      	adds	r0, #48	; 0x30
 8009524:	428a      	cmp	r2, r1
 8009526:	bf08      	it	eq
 8009528:	f043 0301 	orreq.w	r3, r3, #1
 800952c:	3130      	adds	r1, #48	; 0x30
 800952e:	4282      	cmp	r2, r0
 8009530:	bf08      	it	eq
 8009532:	f043 0301 	orreq.w	r3, r3, #1
 8009536:	3030      	adds	r0, #48	; 0x30
 8009538:	428a      	cmp	r2, r1
 800953a:	bf08      	it	eq
 800953c:	f043 0301 	orreq.w	r3, r3, #1
 8009540:	3130      	adds	r1, #48	; 0x30
 8009542:	4282      	cmp	r2, r0
 8009544:	bf08      	it	eq
 8009546:	f043 0301 	orreq.w	r3, r3, #1
 800954a:	428a      	cmp	r2, r1
 800954c:	bf08      	it	eq
 800954e:	f043 0301 	orreq.w	r3, r3, #1
 8009552:	3118      	adds	r1, #24
 8009554:	428a      	cmp	r2, r1
 8009556:	bf08      	it	eq
 8009558:	f043 0301 	orreq.w	r3, r3, #1
 800955c:	b933      	cbnz	r3, 800956c <HAL_DMA_Abort+0x19c>
 800955e:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 8009562:	4b35      	ldr	r3, [pc, #212]	; (8009638 <HAL_DMA_Abort+0x268>)
 8009564:	429a      	cmp	r2, r3
 8009566:	bf18      	it	ne
 8009568:	428a      	cmpne	r2, r1
 800956a:	d16f      	bne.n	800964c <HAL_DMA_Abort+0x27c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800956c:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 800956e:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009570:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009572:	f002 021f 	and.w	r2, r2, #31
 8009576:	4093      	lsls	r3, r2
 8009578:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 800957a:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800957c:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 8009580:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8009582:	b133      	cbz	r3, 8009592 <HAL_DMA_Abort+0x1c2>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009584:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009586:	e9d5 101c 	ldrd	r1, r0, [r5, #112]	; 0x70
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800958a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800958e:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009590:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 8009592:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 8009594:	2201      	movs	r2, #1
  return HAL_OK;
 8009596:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 8009598:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 800959c:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 80095a0:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80095a2:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 80095a4:	2300      	movs	r3, #0
    return HAL_ERROR;
 80095a6:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80095a8:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80095aa:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 80095ae:	bd70      	pop	{r4, r5, r6, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80095b0:	6822      	ldr	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80095b2:	4923      	ldr	r1, [pc, #140]	; (8009640 <HAL_DMA_Abort+0x270>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80095b4:	f022 020e 	bic.w	r2, r2, #14
 80095b8:	6022      	str	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80095ba:	4a22      	ldr	r2, [pc, #136]	; (8009644 <HAL_DMA_Abort+0x274>)
 80095bc:	428c      	cmp	r4, r1
 80095be:	bf18      	it	ne
 80095c0:	4294      	cmpne	r4, r2
 80095c2:	f101 0128 	add.w	r1, r1, #40	; 0x28
 80095c6:	bf0c      	ite	eq
 80095c8:	2201      	moveq	r2, #1
 80095ca:	2200      	movne	r2, #0
 80095cc:	428c      	cmp	r4, r1
 80095ce:	bf08      	it	eq
 80095d0:	f042 0201 	orreq.w	r2, r2, #1
 80095d4:	3114      	adds	r1, #20
 80095d6:	428c      	cmp	r4, r1
 80095d8:	bf08      	it	eq
 80095da:	f042 0201 	orreq.w	r2, r2, #1
 80095de:	3114      	adds	r1, #20
 80095e0:	428c      	cmp	r4, r1
 80095e2:	bf08      	it	eq
 80095e4:	f042 0201 	orreq.w	r2, r2, #1
 80095e8:	3114      	adds	r1, #20
 80095ea:	428c      	cmp	r4, r1
 80095ec:	bf08      	it	eq
 80095ee:	f042 0201 	orreq.w	r2, r2, #1
 80095f2:	3114      	adds	r1, #20
 80095f4:	428c      	cmp	r4, r1
 80095f6:	bf08      	it	eq
 80095f8:	f042 0201 	orreq.w	r2, r2, #1
 80095fc:	b91a      	cbnz	r2, 8009606 <HAL_DMA_Abort+0x236>
 80095fe:	4a12      	ldr	r2, [pc, #72]	; (8009648 <HAL_DMA_Abort+0x278>)
 8009600:	4294      	cmp	r4, r2
 8009602:	f47f af55 	bne.w	80094b0 <HAL_DMA_Abort+0xe0>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009606:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8009608:	680a      	ldr	r2, [r1, #0]
 800960a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800960e:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8009610:	e74e      	b.n	80094b0 <HAL_DMA_Abort+0xe0>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009612:	2120      	movs	r1, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8009614:	2203      	movs	r2, #3
        __HAL_UNLOCK(hdma);
 8009616:	2300      	movs	r3, #0
        return HAL_ERROR;
 8009618:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800961a:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 800961c:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8009620:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
}
 8009624:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8009626:	2001      	movs	r0, #1
}
 8009628:	bd70      	pop	{r4, r5, r6, pc}
 800962a:	bf00      	nop
 800962c:	40020058 	.word	0x40020058
 8009630:	40020040 	.word	0x40020040
 8009634:	40020010 	.word	0x40020010
 8009638:	40020028 	.word	0x40020028
 800963c:	40020070 	.word	0x40020070
 8009640:	58025408 	.word	0x58025408
 8009644:	5802541c 	.word	0x5802541c
 8009648:	58025494 	.word	0x58025494
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800964c:	6de8      	ldr	r0, [r5, #92]	; 0x5c
 800964e:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009650:	4b16      	ldr	r3, [pc, #88]	; (80096ac <HAL_DMA_Abort+0x2dc>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009652:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009656:	4c16      	ldr	r4, [pc, #88]	; (80096b0 <HAL_DMA_Abort+0x2e0>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009658:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800965a:	42a2      	cmp	r2, r4
 800965c:	bf18      	it	ne
 800965e:	429a      	cmpne	r2, r3
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009660:	6da8      	ldr	r0, [r5, #88]	; 0x58
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009662:	bf0c      	ite	eq
 8009664:	2301      	moveq	r3, #1
 8009666:	2300      	movne	r3, #0
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009668:	6041      	str	r1, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800966a:	4812      	ldr	r0, [pc, #72]	; (80096b4 <HAL_DMA_Abort+0x2e4>)
 800966c:	4912      	ldr	r1, [pc, #72]	; (80096b8 <HAL_DMA_Abort+0x2e8>)
 800966e:	4282      	cmp	r2, r0
 8009670:	bf08      	it	eq
 8009672:	f043 0301 	orreq.w	r3, r3, #1
 8009676:	3028      	adds	r0, #40	; 0x28
 8009678:	428a      	cmp	r2, r1
 800967a:	bf08      	it	eq
 800967c:	f043 0301 	orreq.w	r3, r3, #1
 8009680:	3128      	adds	r1, #40	; 0x28
 8009682:	4282      	cmp	r2, r0
 8009684:	bf08      	it	eq
 8009686:	f043 0301 	orreq.w	r3, r3, #1
 800968a:	428a      	cmp	r2, r1
 800968c:	bf08      	it	eq
 800968e:	f043 0301 	orreq.w	r3, r3, #1
 8009692:	3114      	adds	r1, #20
 8009694:	428a      	cmp	r2, r1
 8009696:	bf08      	it	eq
 8009698:	f043 0301 	orreq.w	r3, r3, #1
 800969c:	2b00      	cmp	r3, #0
 800969e:	f47f af6c 	bne.w	800957a <HAL_DMA_Abort+0x1aa>
 80096a2:	4b06      	ldr	r3, [pc, #24]	; (80096bc <HAL_DMA_Abort+0x2ec>)
 80096a4:	429a      	cmp	r2, r3
 80096a6:	f43f af68 	beq.w	800957a <HAL_DMA_Abort+0x1aa>
 80096aa:	e772      	b.n	8009592 <HAL_DMA_Abort+0x1c2>
 80096ac:	5802541c 	.word	0x5802541c
 80096b0:	58025408 	.word	0x58025408
 80096b4:	58025430 	.word	0x58025430
 80096b8:	58025444 	.word	0x58025444
 80096bc:	58025494 	.word	0x58025494

080096c0 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 80096c0:	2800      	cmp	r0, #0
 80096c2:	d05f      	beq.n	8009784 <HAL_DMA_Abort_IT+0xc4>
{
 80096c4:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80096c6:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 80096ca:	4603      	mov	r3, r0
 80096cc:	2a02      	cmp	r2, #2
 80096ce:	d155      	bne.n	800977c <HAL_DMA_Abort_IT+0xbc>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80096d0:	6801      	ldr	r1, [r0, #0]
 80096d2:	4a57      	ldr	r2, [pc, #348]	; (8009830 <HAL_DMA_Abort_IT+0x170>)
 80096d4:	4291      	cmp	r1, r2
 80096d6:	d048      	beq.n	800976a <HAL_DMA_Abort_IT+0xaa>
 80096d8:	3218      	adds	r2, #24
 80096da:	4291      	cmp	r1, r2
 80096dc:	d045      	beq.n	800976a <HAL_DMA_Abort_IT+0xaa>
 80096de:	3230      	adds	r2, #48	; 0x30
 80096e0:	4c54      	ldr	r4, [pc, #336]	; (8009834 <HAL_DMA_Abort_IT+0x174>)
 80096e2:	4855      	ldr	r0, [pc, #340]	; (8009838 <HAL_DMA_Abort_IT+0x178>)
 80096e4:	42a1      	cmp	r1, r4
 80096e6:	bf18      	it	ne
 80096e8:	4291      	cmpne	r1, r2
 80096ea:	f104 0448 	add.w	r4, r4, #72	; 0x48
 80096ee:	bf0c      	ite	eq
 80096f0:	2201      	moveq	r2, #1
 80096f2:	2200      	movne	r2, #0
 80096f4:	4281      	cmp	r1, r0
 80096f6:	bf08      	it	eq
 80096f8:	f042 0201 	orreq.w	r2, r2, #1
 80096fc:	3030      	adds	r0, #48	; 0x30
 80096fe:	42a1      	cmp	r1, r4
 8009700:	bf08      	it	eq
 8009702:	f042 0201 	orreq.w	r2, r2, #1
 8009706:	3430      	adds	r4, #48	; 0x30
 8009708:	4281      	cmp	r1, r0
 800970a:	bf08      	it	eq
 800970c:	f042 0201 	orreq.w	r2, r2, #1
 8009710:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8009714:	42a1      	cmp	r1, r4
 8009716:	bf08      	it	eq
 8009718:	f042 0201 	orreq.w	r2, r2, #1
 800971c:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8009720:	4281      	cmp	r1, r0
 8009722:	bf08      	it	eq
 8009724:	f042 0201 	orreq.w	r2, r2, #1
 8009728:	3030      	adds	r0, #48	; 0x30
 800972a:	42a1      	cmp	r1, r4
 800972c:	bf08      	it	eq
 800972e:	f042 0201 	orreq.w	r2, r2, #1
 8009732:	3430      	adds	r4, #48	; 0x30
 8009734:	4281      	cmp	r1, r0
 8009736:	bf08      	it	eq
 8009738:	f042 0201 	orreq.w	r2, r2, #1
 800973c:	3030      	adds	r0, #48	; 0x30
 800973e:	42a1      	cmp	r1, r4
 8009740:	bf08      	it	eq
 8009742:	f042 0201 	orreq.w	r2, r2, #1
 8009746:	3430      	adds	r4, #48	; 0x30
 8009748:	4281      	cmp	r1, r0
 800974a:	bf08      	it	eq
 800974c:	f042 0201 	orreq.w	r2, r2, #1
 8009750:	3030      	adds	r0, #48	; 0x30
 8009752:	42a1      	cmp	r1, r4
 8009754:	bf08      	it	eq
 8009756:	f042 0201 	orreq.w	r2, r2, #1
 800975a:	4281      	cmp	r1, r0
 800975c:	bf08      	it	eq
 800975e:	f042 0201 	orreq.w	r2, r2, #1
 8009762:	b912      	cbnz	r2, 800976a <HAL_DMA_Abort_IT+0xaa>
 8009764:	4a35      	ldr	r2, [pc, #212]	; (800983c <HAL_DMA_Abort_IT+0x17c>)
 8009766:	4291      	cmp	r1, r2
 8009768:	d10e      	bne.n	8009788 <HAL_DMA_Abort_IT+0xc8>
      hdma->State = HAL_DMA_STATE_ABORT;
 800976a:	2204      	movs	r2, #4
  return HAL_OK;
 800976c:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 800976e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8009772:	680b      	ldr	r3, [r1, #0]
 8009774:	f023 0301 	bic.w	r3, r3, #1
 8009778:	600b      	str	r3, [r1, #0]
}
 800977a:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800977c:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 800977e:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009780:	655a      	str	r2, [r3, #84]	; 0x54
}
 8009782:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009784:	2001      	movs	r0, #1
}
 8009786:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009788:	4a2d      	ldr	r2, [pc, #180]	; (8009840 <HAL_DMA_Abort_IT+0x180>)
 800978a:	4d2e      	ldr	r5, [pc, #184]	; (8009844 <HAL_DMA_Abort_IT+0x184>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800978c:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800978e:	42a9      	cmp	r1, r5
 8009790:	bf18      	it	ne
 8009792:	4291      	cmpne	r1, r2
 8009794:	4c2c      	ldr	r4, [pc, #176]	; (8009848 <HAL_DMA_Abort_IT+0x188>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009796:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800979a:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 800979e:	bf0c      	ite	eq
 80097a0:	2201      	moveq	r2, #1
 80097a2:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80097a4:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80097a6:	42a1      	cmp	r1, r4
 80097a8:	bf08      	it	eq
 80097aa:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80097ae:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80097b0:	3428      	adds	r4, #40	; 0x28
 80097b2:	42a9      	cmp	r1, r5
 80097b4:	bf08      	it	eq
 80097b6:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 80097ba:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80097be:	42a1      	cmp	r1, r4
 80097c0:	bf08      	it	eq
 80097c2:	f042 0201 	orreq.w	r2, r2, #1
 80097c6:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 80097c8:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80097ca:	42a1      	cmp	r1, r4
 80097cc:	bf08      	it	eq
 80097ce:	f042 0201 	orreq.w	r2, r2, #1
 80097d2:	481e      	ldr	r0, [pc, #120]	; (800984c <HAL_DMA_Abort_IT+0x18c>)
 80097d4:	4281      	cmp	r1, r0
 80097d6:	bf08      	it	eq
 80097d8:	f042 0201 	orreq.w	r2, r2, #1
 80097dc:	b912      	cbnz	r2, 80097e4 <HAL_DMA_Abort_IT+0x124>
 80097de:	4a1c      	ldr	r2, [pc, #112]	; (8009850 <HAL_DMA_Abort_IT+0x190>)
 80097e0:	4291      	cmp	r1, r2
 80097e2:	d117      	bne.n	8009814 <HAL_DMA_Abort_IT+0x154>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80097e4:	2201      	movs	r2, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80097e6:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80097e8:	e9d3 0417 	ldrd	r0, r4, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80097ec:	6821      	ldr	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80097ee:	f000 001f 	and.w	r0, r0, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80097f2:	f421 7180 	bic.w	r1, r1, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80097f6:	4082      	lsls	r2, r0
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80097f8:	6021      	str	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80097fa:	606a      	str	r2, [r5, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 80097fc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80097fe:	e9d3 1019 	ldrd	r1, r0, [r3, #100]	; 0x64
 8009802:	6048      	str	r0, [r1, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8009804:	b132      	cbz	r2, 8009814 <HAL_DMA_Abort_IT+0x154>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009806:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009808:	e9d3 041c 	ldrd	r0, r4, [r3, #112]	; 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800980c:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8009810:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009812:	6044      	str	r4, [r0, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8009814:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 8009816:	2400      	movs	r4, #0
      if(hdma->XferAbortCallback != NULL)
 8009818:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      hdma->State = HAL_DMA_STATE_READY;
 800981a:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 800981e:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 8009822:	b11a      	cbz	r2, 800982c <HAL_DMA_Abort_IT+0x16c>
        hdma->XferAbortCallback(hdma);
 8009824:	4618      	mov	r0, r3
 8009826:	4790      	blx	r2
  return HAL_OK;
 8009828:	4620      	mov	r0, r4
}
 800982a:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800982c:	4610      	mov	r0, r2
}
 800982e:	bd38      	pop	{r3, r4, r5, pc}
 8009830:	40020010 	.word	0x40020010
 8009834:	40020040 	.word	0x40020040
 8009838:	40020070 	.word	0x40020070
 800983c:	400204b8 	.word	0x400204b8
 8009840:	5802541c 	.word	0x5802541c
 8009844:	58025408 	.word	0x58025408
 8009848:	58025430 	.word	0x58025430
 800984c:	58025480 	.word	0x58025480
 8009850:	58025494 	.word	0x58025494

08009854 <HAL_DMA_IRQHandler>:
{
 8009854:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  __IO uint32_t count = 0U;
 8009858:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 800985a:	4b9c      	ldr	r3, [pc, #624]	; (8009acc <HAL_DMA_IRQHandler+0x278>)
{
 800985c:	b083      	sub	sp, #12
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800985e:	4e9c      	ldr	r6, [pc, #624]	; (8009ad0 <HAL_DMA_IRQHandler+0x27c>)
  uint32_t timeout = SystemCoreClock / 9600U;
 8009860:	681d      	ldr	r5, [r3, #0]
{
 8009862:	4681      	mov	r9, r0
  __IO uint32_t count = 0U;
 8009864:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009866:	6803      	ldr	r3, [r0, #0]
 8009868:	4a9a      	ldr	r2, [pc, #616]	; (8009ad4 <HAL_DMA_IRQHandler+0x280>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800986a:	6d84      	ldr	r4, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800986c:	4293      	cmp	r3, r2
 800986e:	bf18      	it	ne
 8009870:	42b3      	cmpne	r3, r6
  tmpisr_dma  = regs_dma->ISR;
 8009872:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009874:	bf08      	it	eq
 8009876:	2601      	moveq	r6, #1
  tmpisr_bdma = regs_bdma->ISR;
 8009878:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800987a:	bf18      	it	ne
 800987c:	2600      	movne	r6, #0
 800987e:	d045      	beq.n	800990c <HAL_DMA_IRQHandler+0xb8>
 8009880:	3218      	adds	r2, #24
 8009882:	4895      	ldr	r0, [pc, #596]	; (8009ad8 <HAL_DMA_IRQHandler+0x284>)
 8009884:	4283      	cmp	r3, r0
 8009886:	bf18      	it	ne
 8009888:	4293      	cmpne	r3, r2
 800988a:	f100 0018 	add.w	r0, r0, #24
 800988e:	bf0c      	ite	eq
 8009890:	2201      	moveq	r2, #1
 8009892:	2200      	movne	r2, #0
 8009894:	4283      	cmp	r3, r0
 8009896:	bf08      	it	eq
 8009898:	f042 0201 	orreq.w	r2, r2, #1
 800989c:	3018      	adds	r0, #24
 800989e:	4283      	cmp	r3, r0
 80098a0:	bf08      	it	eq
 80098a2:	f042 0201 	orreq.w	r2, r2, #1
 80098a6:	3018      	adds	r0, #24
 80098a8:	4283      	cmp	r3, r0
 80098aa:	bf08      	it	eq
 80098ac:	f042 0201 	orreq.w	r2, r2, #1
 80098b0:	3018      	adds	r0, #24
 80098b2:	4283      	cmp	r3, r0
 80098b4:	bf08      	it	eq
 80098b6:	f042 0201 	orreq.w	r2, r2, #1
 80098ba:	f500 7056 	add.w	r0, r0, #856	; 0x358
 80098be:	4283      	cmp	r3, r0
 80098c0:	bf08      	it	eq
 80098c2:	f042 0201 	orreq.w	r2, r2, #1
 80098c6:	3018      	adds	r0, #24
 80098c8:	4283      	cmp	r3, r0
 80098ca:	bf08      	it	eq
 80098cc:	f042 0201 	orreq.w	r2, r2, #1
 80098d0:	3018      	adds	r0, #24
 80098d2:	4283      	cmp	r3, r0
 80098d4:	bf08      	it	eq
 80098d6:	f042 0201 	orreq.w	r2, r2, #1
 80098da:	3018      	adds	r0, #24
 80098dc:	4283      	cmp	r3, r0
 80098de:	bf08      	it	eq
 80098e0:	f042 0201 	orreq.w	r2, r2, #1
 80098e4:	3018      	adds	r0, #24
 80098e6:	4283      	cmp	r3, r0
 80098e8:	bf08      	it	eq
 80098ea:	f042 0201 	orreq.w	r2, r2, #1
 80098ee:	3018      	adds	r0, #24
 80098f0:	4283      	cmp	r3, r0
 80098f2:	bf08      	it	eq
 80098f4:	f042 0201 	orreq.w	r2, r2, #1
 80098f8:	3018      	adds	r0, #24
 80098fa:	4283      	cmp	r3, r0
 80098fc:	bf08      	it	eq
 80098fe:	f042 0201 	orreq.w	r2, r2, #1
 8009902:	b91a      	cbnz	r2, 800990c <HAL_DMA_IRQHandler+0xb8>
 8009904:	4a75      	ldr	r2, [pc, #468]	; (8009adc <HAL_DMA_IRQHandler+0x288>)
 8009906:	4293      	cmp	r3, r2
 8009908:	f040 8250 	bne.w	8009dac <HAL_DMA_IRQHandler+0x558>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800990c:	f8d9 105c 	ldr.w	r1, [r9, #92]	; 0x5c
 8009910:	2208      	movs	r2, #8
 8009912:	f001 0c1f 	and.w	ip, r1, #31
 8009916:	fa02 f20c 	lsl.w	r2, r2, ip
 800991a:	4217      	tst	r7, r2
 800991c:	f040 8188 	bne.w	8009c30 <HAL_DMA_IRQHandler+0x3dc>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009920:	fa27 f20c 	lsr.w	r2, r7, ip
 8009924:	07d2      	lsls	r2, r2, #31
 8009926:	d50c      	bpl.n	8009942 <HAL_DMA_IRQHandler+0xee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009928:	695a      	ldr	r2, [r3, #20]
 800992a:	0610      	lsls	r0, r2, #24
 800992c:	d509      	bpl.n	8009942 <HAL_DMA_IRQHandler+0xee>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800992e:	2201      	movs	r2, #1
 8009930:	fa02 f20c 	lsl.w	r2, r2, ip
 8009934:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009936:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 800993a:	f042 0202 	orr.w	r2, r2, #2
 800993e:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009942:	f04f 0e04 	mov.w	lr, #4
 8009946:	fa0e f00c 	lsl.w	r0, lr, ip
 800994a:	4238      	tst	r0, r7
 800994c:	d05b      	beq.n	8009a06 <HAL_DMA_IRQHandler+0x1b2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800994e:	2e00      	cmp	r6, #0
 8009950:	d14f      	bne.n	80099f2 <HAL_DMA_IRQHandler+0x19e>
 8009952:	4a61      	ldr	r2, [pc, #388]	; (8009ad8 <HAL_DMA_IRQHandler+0x284>)
 8009954:	f8df 8188 	ldr.w	r8, [pc, #392]	; 8009ae0 <HAL_DMA_IRQHandler+0x28c>
 8009958:	4543      	cmp	r3, r8
 800995a:	bf18      	it	ne
 800995c:	4293      	cmpne	r3, r2
 800995e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8009962:	bf0c      	ite	eq
 8009964:	2201      	moveq	r2, #1
 8009966:	2200      	movne	r2, #0
 8009968:	4543      	cmp	r3, r8
 800996a:	bf08      	it	eq
 800996c:	f042 0201 	orreq.w	r2, r2, #1
 8009970:	f108 0818 	add.w	r8, r8, #24
 8009974:	4543      	cmp	r3, r8
 8009976:	bf08      	it	eq
 8009978:	f042 0201 	orreq.w	r2, r2, #1
 800997c:	f108 0818 	add.w	r8, r8, #24
 8009980:	4543      	cmp	r3, r8
 8009982:	bf08      	it	eq
 8009984:	f042 0201 	orreq.w	r2, r2, #1
 8009988:	f108 0818 	add.w	r8, r8, #24
 800998c:	4543      	cmp	r3, r8
 800998e:	bf08      	it	eq
 8009990:	f042 0201 	orreq.w	r2, r2, #1
 8009994:	f508 7856 	add.w	r8, r8, #856	; 0x358
 8009998:	4543      	cmp	r3, r8
 800999a:	bf08      	it	eq
 800999c:	f042 0201 	orreq.w	r2, r2, #1
 80099a0:	f108 0818 	add.w	r8, r8, #24
 80099a4:	4543      	cmp	r3, r8
 80099a6:	bf08      	it	eq
 80099a8:	f042 0201 	orreq.w	r2, r2, #1
 80099ac:	f108 0818 	add.w	r8, r8, #24
 80099b0:	4543      	cmp	r3, r8
 80099b2:	bf08      	it	eq
 80099b4:	f042 0201 	orreq.w	r2, r2, #1
 80099b8:	f108 0818 	add.w	r8, r8, #24
 80099bc:	4543      	cmp	r3, r8
 80099be:	bf08      	it	eq
 80099c0:	f042 0201 	orreq.w	r2, r2, #1
 80099c4:	f108 0818 	add.w	r8, r8, #24
 80099c8:	4543      	cmp	r3, r8
 80099ca:	bf08      	it	eq
 80099cc:	f042 0201 	orreq.w	r2, r2, #1
 80099d0:	f108 0818 	add.w	r8, r8, #24
 80099d4:	4543      	cmp	r3, r8
 80099d6:	bf08      	it	eq
 80099d8:	f042 0201 	orreq.w	r2, r2, #1
 80099dc:	f108 0818 	add.w	r8, r8, #24
 80099e0:	4543      	cmp	r3, r8
 80099e2:	bf08      	it	eq
 80099e4:	f042 0201 	orreq.w	r2, r2, #1
 80099e8:	b91a      	cbnz	r2, 80099f2 <HAL_DMA_IRQHandler+0x19e>
 80099ea:	4a3c      	ldr	r2, [pc, #240]	; (8009adc <HAL_DMA_IRQHandler+0x288>)
 80099ec:	4293      	cmp	r3, r2
 80099ee:	f040 8219 	bne.w	8009e24 <HAL_DMA_IRQHandler+0x5d0>
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	0792      	lsls	r2, r2, #30
 80099f6:	d506      	bpl.n	8009a06 <HAL_DMA_IRQHandler+0x1b2>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80099f8:	60a0      	str	r0, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80099fa:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 80099fe:	f042 0204 	orr.w	r2, r2, #4
 8009a02:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009a06:	2210      	movs	r2, #16
 8009a08:	fa02 fc0c 	lsl.w	ip, r2, ip
 8009a0c:	ea1c 0f07 	tst.w	ip, r7
 8009a10:	d06c      	beq.n	8009aec <HAL_DMA_IRQHandler+0x298>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009a12:	2e00      	cmp	r6, #0
 8009a14:	d145      	bne.n	8009aa2 <HAL_DMA_IRQHandler+0x24e>
 8009a16:	4a30      	ldr	r2, [pc, #192]	; (8009ad8 <HAL_DMA_IRQHandler+0x284>)
 8009a18:	4e31      	ldr	r6, [pc, #196]	; (8009ae0 <HAL_DMA_IRQHandler+0x28c>)
 8009a1a:	42b3      	cmp	r3, r6
 8009a1c:	bf18      	it	ne
 8009a1e:	4293      	cmpne	r3, r2
 8009a20:	f106 0630 	add.w	r6, r6, #48	; 0x30
 8009a24:	bf0c      	ite	eq
 8009a26:	2201      	moveq	r2, #1
 8009a28:	2200      	movne	r2, #0
 8009a2a:	42b3      	cmp	r3, r6
 8009a2c:	bf08      	it	eq
 8009a2e:	f042 0201 	orreq.w	r2, r2, #1
 8009a32:	3618      	adds	r6, #24
 8009a34:	42b3      	cmp	r3, r6
 8009a36:	bf08      	it	eq
 8009a38:	f042 0201 	orreq.w	r2, r2, #1
 8009a3c:	3618      	adds	r6, #24
 8009a3e:	42b3      	cmp	r3, r6
 8009a40:	bf08      	it	eq
 8009a42:	f042 0201 	orreq.w	r2, r2, #1
 8009a46:	3618      	adds	r6, #24
 8009a48:	42b3      	cmp	r3, r6
 8009a4a:	bf08      	it	eq
 8009a4c:	f042 0201 	orreq.w	r2, r2, #1
 8009a50:	f506 7656 	add.w	r6, r6, #856	; 0x358
 8009a54:	42b3      	cmp	r3, r6
 8009a56:	bf08      	it	eq
 8009a58:	f042 0201 	orreq.w	r2, r2, #1
 8009a5c:	3618      	adds	r6, #24
 8009a5e:	42b3      	cmp	r3, r6
 8009a60:	bf08      	it	eq
 8009a62:	f042 0201 	orreq.w	r2, r2, #1
 8009a66:	3618      	adds	r6, #24
 8009a68:	42b3      	cmp	r3, r6
 8009a6a:	bf08      	it	eq
 8009a6c:	f042 0201 	orreq.w	r2, r2, #1
 8009a70:	3618      	adds	r6, #24
 8009a72:	42b3      	cmp	r3, r6
 8009a74:	bf08      	it	eq
 8009a76:	f042 0201 	orreq.w	r2, r2, #1
 8009a7a:	3618      	adds	r6, #24
 8009a7c:	42b3      	cmp	r3, r6
 8009a7e:	bf08      	it	eq
 8009a80:	f042 0201 	orreq.w	r2, r2, #1
 8009a84:	3618      	adds	r6, #24
 8009a86:	42b3      	cmp	r3, r6
 8009a88:	bf08      	it	eq
 8009a8a:	f042 0201 	orreq.w	r2, r2, #1
 8009a8e:	3618      	adds	r6, #24
 8009a90:	42b3      	cmp	r3, r6
 8009a92:	bf08      	it	eq
 8009a94:	f042 0201 	orreq.w	r2, r2, #1
 8009a98:	b91a      	cbnz	r2, 8009aa2 <HAL_DMA_IRQHandler+0x24e>
 8009a9a:	4a10      	ldr	r2, [pc, #64]	; (8009adc <HAL_DMA_IRQHandler+0x288>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	f040 81c9 	bne.w	8009e34 <HAL_DMA_IRQHandler+0x5e0>
 8009aa2:	681a      	ldr	r2, [r3, #0]
 8009aa4:	0710      	lsls	r0, r2, #28
 8009aa6:	d521      	bpl.n	8009aec <HAL_DMA_IRQHandler+0x298>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009aa8:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009aac:	681a      	ldr	r2, [r3, #0]
 8009aae:	0356      	lsls	r6, r2, #13
 8009ab0:	f100 814c 	bmi.w	8009d4c <HAL_DMA_IRQHandler+0x4f8>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009ab4:	681a      	ldr	r2, [r3, #0]
 8009ab6:	05d2      	lsls	r2, r2, #23
 8009ab8:	d403      	bmi.n	8009ac2 <HAL_DMA_IRQHandler+0x26e>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009aba:	681a      	ldr	r2, [r3, #0]
 8009abc:	f022 0208 	bic.w	r2, r2, #8
 8009ac0:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8009ac2:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8009ac6:	b18b      	cbz	r3, 8009aec <HAL_DMA_IRQHandler+0x298>
 8009ac8:	e00c      	b.n	8009ae4 <HAL_DMA_IRQHandler+0x290>
 8009aca:	bf00      	nop
 8009acc:	24000314 	.word	0x24000314
 8009ad0:	40020010 	.word	0x40020010
 8009ad4:	40020028 	.word	0x40020028
 8009ad8:	40020058 	.word	0x40020058
 8009adc:	400204b8 	.word	0x400204b8
 8009ae0:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 8009ae4:	4648      	mov	r0, r9
 8009ae6:	4798      	blx	r3
 8009ae8:	f8d9 105c 	ldr.w	r1, [r9, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009aec:	f001 011f 	and.w	r1, r1, #31
 8009af0:	2620      	movs	r6, #32
 8009af2:	408e      	lsls	r6, r1
 8009af4:	423e      	tst	r6, r7
 8009af6:	d068      	beq.n	8009bca <HAL_DMA_IRQHandler+0x376>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009af8:	f8d9 2000 	ldr.w	r2, [r9]
 8009afc:	4ba5      	ldr	r3, [pc, #660]	; (8009d94 <HAL_DMA_IRQHandler+0x540>)
 8009afe:	4fa6      	ldr	r7, [pc, #664]	; (8009d98 <HAL_DMA_IRQHandler+0x544>)
 8009b00:	42ba      	cmp	r2, r7
 8009b02:	bf18      	it	ne
 8009b04:	429a      	cmpne	r2, r3
 8009b06:	f107 0718 	add.w	r7, r7, #24
 8009b0a:	bf0c      	ite	eq
 8009b0c:	2301      	moveq	r3, #1
 8009b0e:	2300      	movne	r3, #0
 8009b10:	42ba      	cmp	r2, r7
 8009b12:	bf08      	it	eq
 8009b14:	f043 0301 	orreq.w	r3, r3, #1
 8009b18:	3718      	adds	r7, #24
 8009b1a:	42ba      	cmp	r2, r7
 8009b1c:	bf08      	it	eq
 8009b1e:	f043 0301 	orreq.w	r3, r3, #1
 8009b22:	3718      	adds	r7, #24
 8009b24:	42ba      	cmp	r2, r7
 8009b26:	bf08      	it	eq
 8009b28:	f043 0301 	orreq.w	r3, r3, #1
 8009b2c:	3718      	adds	r7, #24
 8009b2e:	42ba      	cmp	r2, r7
 8009b30:	bf08      	it	eq
 8009b32:	f043 0301 	orreq.w	r3, r3, #1
 8009b36:	3718      	adds	r7, #24
 8009b38:	42ba      	cmp	r2, r7
 8009b3a:	bf08      	it	eq
 8009b3c:	f043 0301 	orreq.w	r3, r3, #1
 8009b40:	3718      	adds	r7, #24
 8009b42:	42ba      	cmp	r2, r7
 8009b44:	bf08      	it	eq
 8009b46:	f043 0301 	orreq.w	r3, r3, #1
 8009b4a:	f507 7756 	add.w	r7, r7, #856	; 0x358
 8009b4e:	42ba      	cmp	r2, r7
 8009b50:	bf08      	it	eq
 8009b52:	f043 0301 	orreq.w	r3, r3, #1
 8009b56:	3718      	adds	r7, #24
 8009b58:	42ba      	cmp	r2, r7
 8009b5a:	bf08      	it	eq
 8009b5c:	f043 0301 	orreq.w	r3, r3, #1
 8009b60:	3718      	adds	r7, #24
 8009b62:	42ba      	cmp	r2, r7
 8009b64:	bf08      	it	eq
 8009b66:	f043 0301 	orreq.w	r3, r3, #1
 8009b6a:	3718      	adds	r7, #24
 8009b6c:	42ba      	cmp	r2, r7
 8009b6e:	bf08      	it	eq
 8009b70:	f043 0301 	orreq.w	r3, r3, #1
 8009b74:	3718      	adds	r7, #24
 8009b76:	42ba      	cmp	r2, r7
 8009b78:	bf08      	it	eq
 8009b7a:	f043 0301 	orreq.w	r3, r3, #1
 8009b7e:	3718      	adds	r7, #24
 8009b80:	42ba      	cmp	r2, r7
 8009b82:	bf08      	it	eq
 8009b84:	f043 0301 	orreq.w	r3, r3, #1
 8009b88:	3718      	adds	r7, #24
 8009b8a:	42ba      	cmp	r2, r7
 8009b8c:	bf08      	it	eq
 8009b8e:	f043 0301 	orreq.w	r3, r3, #1
 8009b92:	b91b      	cbnz	r3, 8009b9c <HAL_DMA_IRQHandler+0x348>
 8009b94:	4b81      	ldr	r3, [pc, #516]	; (8009d9c <HAL_DMA_IRQHandler+0x548>)
 8009b96:	429a      	cmp	r2, r3
 8009b98:	f040 8162 	bne.w	8009e60 <HAL_DMA_IRQHandler+0x60c>
 8009b9c:	6813      	ldr	r3, [r2, #0]
 8009b9e:	06db      	lsls	r3, r3, #27
 8009ba0:	d513      	bpl.n	8009bca <HAL_DMA_IRQHandler+0x376>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009ba2:	60a6      	str	r6, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009ba4:	f899 3035 	ldrb.w	r3, [r9, #53]	; 0x35
 8009ba8:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009baa:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009bac:	f000 80ae 	beq.w	8009d0c <HAL_DMA_IRQHandler+0x4b8>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009bb0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009bb4:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009bb6:	f000 80d3 	beq.w	8009d60 <HAL_DMA_IRQHandler+0x50c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009bba:	031c      	lsls	r4, r3, #12
 8009bbc:	f140 80de 	bpl.w	8009d7c <HAL_DMA_IRQHandler+0x528>
          if(hdma->XferCpltCallback != NULL)
 8009bc0:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 8009bc4:	b10b      	cbz	r3, 8009bca <HAL_DMA_IRQHandler+0x376>
            hdma->XferCpltCallback(hdma);
 8009bc6:	4648      	mov	r0, r9
 8009bc8:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009bca:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	f000 80b9 	beq.w	8009d46 <HAL_DMA_IRQHandler+0x4f2>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009bd4:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 8009bd8:	07d8      	lsls	r0, r3, #31
 8009bda:	d51f      	bpl.n	8009c1c <HAL_DMA_IRQHandler+0x3c8>
        __HAL_DMA_DISABLE(hdma);
 8009bdc:	f8d9 2000 	ldr.w	r2, [r9]
        hdma->State = HAL_DMA_STATE_ABORT;
 8009be0:	2104      	movs	r1, #4
 8009be2:	f889 1035 	strb.w	r1, [r9, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8009be6:	6813      	ldr	r3, [r2, #0]
 8009be8:	f023 0301 	bic.w	r3, r3, #1
 8009bec:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009bee:	4b6c      	ldr	r3, [pc, #432]	; (8009da0 <HAL_DMA_IRQHandler+0x54c>)
 8009bf0:	fba3 3505 	umull	r3, r5, r3, r5
 8009bf4:	0aad      	lsrs	r5, r5, #10
 8009bf6:	e002      	b.n	8009bfe <HAL_DMA_IRQHandler+0x3aa>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009bf8:	6813      	ldr	r3, [r2, #0]
 8009bfa:	07d9      	lsls	r1, r3, #31
 8009bfc:	d504      	bpl.n	8009c08 <HAL_DMA_IRQHandler+0x3b4>
          if (++count > timeout)
 8009bfe:	9b01      	ldr	r3, [sp, #4]
 8009c00:	3301      	adds	r3, #1
 8009c02:	42ab      	cmp	r3, r5
 8009c04:	9301      	str	r3, [sp, #4]
 8009c06:	d9f7      	bls.n	8009bf8 <HAL_DMA_IRQHandler+0x3a4>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009c08:	6813      	ldr	r3, [r2, #0]
 8009c0a:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8009c0c:	bf4c      	ite	mi
 8009c0e:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8009c10:	2301      	movpl	r3, #1
 8009c12:	f889 3035 	strb.w	r3, [r9, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8009c16:	2300      	movs	r3, #0
 8009c18:	f889 3034 	strb.w	r3, [r9, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 8009c1c:	f8d9 304c 	ldr.w	r3, [r9, #76]	; 0x4c
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	f000 8090 	beq.w	8009d46 <HAL_DMA_IRQHandler+0x4f2>
          hdma->XferCpltCallback(hdma);
 8009c26:	4648      	mov	r0, r9
}
 8009c28:	b003      	add	sp, #12
 8009c2a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
          hdma->XferCpltCallback(hdma);
 8009c2e:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009c30:	6818      	ldr	r0, [r3, #0]
 8009c32:	0740      	lsls	r0, r0, #29
 8009c34:	d50a      	bpl.n	8009c4c <HAL_DMA_IRQHandler+0x3f8>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8009c36:	6818      	ldr	r0, [r3, #0]
 8009c38:	f020 0004 	bic.w	r0, r0, #4
 8009c3c:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009c3e:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009c40:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 8009c44:	f042 0201 	orr.w	r2, r2, #1
 8009c48:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009c4c:	fa27 f20c 	lsr.w	r2, r7, ip
 8009c50:	07d2      	lsls	r2, r2, #31
 8009c52:	f57f ae76 	bpl.w	8009942 <HAL_DMA_IRQHandler+0xee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009c56:	4a53      	ldr	r2, [pc, #332]	; (8009da4 <HAL_DMA_IRQHandler+0x550>)
 8009c58:	4853      	ldr	r0, [pc, #332]	; (8009da8 <HAL_DMA_IRQHandler+0x554>)
 8009c5a:	4283      	cmp	r3, r0
 8009c5c:	bf18      	it	ne
 8009c5e:	4293      	cmpne	r3, r2
 8009c60:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8009c64:	bf0c      	ite	eq
 8009c66:	2201      	moveq	r2, #1
 8009c68:	2200      	movne	r2, #0
 8009c6a:	4283      	cmp	r3, r0
 8009c6c:	bf08      	it	eq
 8009c6e:	f042 0201 	orreq.w	r2, r2, #1
 8009c72:	3018      	adds	r0, #24
 8009c74:	4283      	cmp	r3, r0
 8009c76:	bf08      	it	eq
 8009c78:	f042 0201 	orreq.w	r2, r2, #1
 8009c7c:	3018      	adds	r0, #24
 8009c7e:	4283      	cmp	r3, r0
 8009c80:	bf08      	it	eq
 8009c82:	f042 0201 	orreq.w	r2, r2, #1
 8009c86:	3018      	adds	r0, #24
 8009c88:	4283      	cmp	r3, r0
 8009c8a:	bf08      	it	eq
 8009c8c:	f042 0201 	orreq.w	r2, r2, #1
 8009c90:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8009c94:	4283      	cmp	r3, r0
 8009c96:	bf08      	it	eq
 8009c98:	f042 0201 	orreq.w	r2, r2, #1
 8009c9c:	3018      	adds	r0, #24
 8009c9e:	4283      	cmp	r3, r0
 8009ca0:	bf08      	it	eq
 8009ca2:	f042 0201 	orreq.w	r2, r2, #1
 8009ca6:	3018      	adds	r0, #24
 8009ca8:	4283      	cmp	r3, r0
 8009caa:	bf08      	it	eq
 8009cac:	f042 0201 	orreq.w	r2, r2, #1
 8009cb0:	3018      	adds	r0, #24
 8009cb2:	4283      	cmp	r3, r0
 8009cb4:	bf08      	it	eq
 8009cb6:	f042 0201 	orreq.w	r2, r2, #1
 8009cba:	3018      	adds	r0, #24
 8009cbc:	4283      	cmp	r3, r0
 8009cbe:	bf08      	it	eq
 8009cc0:	f042 0201 	orreq.w	r2, r2, #1
 8009cc4:	3018      	adds	r0, #24
 8009cc6:	4283      	cmp	r3, r0
 8009cc8:	bf08      	it	eq
 8009cca:	f042 0201 	orreq.w	r2, r2, #1
 8009cce:	3018      	adds	r0, #24
 8009cd0:	4283      	cmp	r3, r0
 8009cd2:	bf08      	it	eq
 8009cd4:	f042 0201 	orreq.w	r2, r2, #1
 8009cd8:	3018      	adds	r0, #24
 8009cda:	4283      	cmp	r3, r0
 8009cdc:	bf08      	it	eq
 8009cde:	f042 0201 	orreq.w	r2, r2, #1
 8009ce2:	2a00      	cmp	r2, #0
 8009ce4:	f47f ae20 	bne.w	8009928 <HAL_DMA_IRQHandler+0xd4>
 8009ce8:	2e00      	cmp	r6, #0
 8009cea:	f47f ae1d 	bne.w	8009928 <HAL_DMA_IRQHandler+0xd4>
 8009cee:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009cf0:	2204      	movs	r2, #4
 8009cf2:	fa02 f20c 	lsl.w	r2, r2, ip
 8009cf6:	423a      	tst	r2, r7
 8009cf8:	f040 8094 	bne.w	8009e24 <HAL_DMA_IRQHandler+0x5d0>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009cfc:	2210      	movs	r2, #16
 8009cfe:	fa02 fc0c 	lsl.w	ip, r2, ip
 8009d02:	ea17 0f0c 	tst.w	r7, ip
 8009d06:	f43f aef1 	beq.w	8009aec <HAL_DMA_IRQHandler+0x298>
 8009d0a:	e684      	b.n	8009a16 <HAL_DMA_IRQHandler+0x1c2>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009d0c:	f023 0316 	bic.w	r3, r3, #22
 8009d10:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009d12:	6953      	ldr	r3, [r2, #20]
 8009d14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d18:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009d1a:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8009d1e:	b39b      	cbz	r3, 8009d88 <HAL_DMA_IRQHandler+0x534>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009d20:	6813      	ldr	r3, [r2, #0]
 8009d22:	f023 0308 	bic.w	r3, r3, #8
 8009d26:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009d28:	233f      	movs	r3, #63	; 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8009d2a:	2501      	movs	r5, #1
          __HAL_UNLOCK(hdma);
 8009d2c:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009d2e:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 8009d32:	f8d9 3050 	ldr.w	r3, [r9, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009d36:	60a1      	str	r1, [r4, #8]
          hdma->State = HAL_DMA_STATE_READY;
 8009d38:	f889 5035 	strb.w	r5, [r9, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8009d3c:	f889 2034 	strb.w	r2, [r9, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	f47f af70 	bne.w	8009c26 <HAL_DMA_IRQHandler+0x3d2>
}
 8009d46:	b003      	add	sp, #12
 8009d48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	0318      	lsls	r0, r3, #12
 8009d50:	f57f aeb7 	bpl.w	8009ac2 <HAL_DMA_IRQHandler+0x26e>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009d54:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	f47f aec3 	bne.w	8009ae4 <HAL_DMA_IRQHandler+0x290>
 8009d5e:	e6c5      	b.n	8009aec <HAL_DMA_IRQHandler+0x298>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009d60:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8009d64:	f47f af2c 	bne.w	8009bc0 <HAL_DMA_IRQHandler+0x36c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009d68:	6811      	ldr	r1, [r2, #0]
 8009d6a:	f021 0110 	bic.w	r1, r1, #16
 8009d6e:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8009d70:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8009d72:	f889 3034 	strb.w	r3, [r9, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8009d76:	f889 2035 	strb.w	r2, [r9, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 8009d7a:	e721      	b.n	8009bc0 <HAL_DMA_IRQHandler+0x36c>
            if(hdma->XferM1CpltCallback != NULL)
 8009d7c:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	f47f af20 	bne.w	8009bc6 <HAL_DMA_IRQHandler+0x372>
 8009d86:	e720      	b.n	8009bca <HAL_DMA_IRQHandler+0x376>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009d88:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d1c7      	bne.n	8009d20 <HAL_DMA_IRQHandler+0x4cc>
 8009d90:	e7ca      	b.n	8009d28 <HAL_DMA_IRQHandler+0x4d4>
 8009d92:	bf00      	nop
 8009d94:	40020010 	.word	0x40020010
 8009d98:	40020028 	.word	0x40020028
 8009d9c:	400204b8 	.word	0x400204b8
 8009da0:	1b4e81b5 	.word	0x1b4e81b5
 8009da4:	40020058 	.word	0x40020058
 8009da8:	40020040 	.word	0x40020040
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009dac:	4a4e      	ldr	r2, [pc, #312]	; (8009ee8 <HAL_DMA_IRQHandler+0x694>)
 8009dae:	4d4f      	ldr	r5, [pc, #316]	; (8009eec <HAL_DMA_IRQHandler+0x698>)
 8009db0:	42ab      	cmp	r3, r5
 8009db2:	bf18      	it	ne
 8009db4:	4293      	cmpne	r3, r2
 8009db6:	f105 0514 	add.w	r5, r5, #20
 8009dba:	bf0c      	ite	eq
 8009dbc:	2201      	moveq	r2, #1
 8009dbe:	2200      	movne	r2, #0
 8009dc0:	42ab      	cmp	r3, r5
 8009dc2:	bf08      	it	eq
 8009dc4:	f042 0201 	orreq.w	r2, r2, #1
 8009dc8:	3514      	adds	r5, #20
 8009dca:	42ab      	cmp	r3, r5
 8009dcc:	bf08      	it	eq
 8009dce:	f042 0201 	orreq.w	r2, r2, #1
 8009dd2:	3514      	adds	r5, #20
 8009dd4:	42ab      	cmp	r3, r5
 8009dd6:	bf08      	it	eq
 8009dd8:	f042 0201 	orreq.w	r2, r2, #1
 8009ddc:	3514      	adds	r5, #20
 8009dde:	42ab      	cmp	r3, r5
 8009de0:	bf08      	it	eq
 8009de2:	f042 0201 	orreq.w	r2, r2, #1
 8009de6:	3514      	adds	r5, #20
 8009de8:	42ab      	cmp	r3, r5
 8009dea:	bf08      	it	eq
 8009dec:	f042 0201 	orreq.w	r2, r2, #1
 8009df0:	b912      	cbnz	r2, 8009df8 <HAL_DMA_IRQHandler+0x5a4>
 8009df2:	4a3f      	ldr	r2, [pc, #252]	; (8009ef0 <HAL_DMA_IRQHandler+0x69c>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d1a6      	bne.n	8009d46 <HAL_DMA_IRQHandler+0x4f2>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009df8:	f8d9 505c 	ldr.w	r5, [r9, #92]	; 0x5c
 8009dfc:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009dfe:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009e00:	f005 051f 	and.w	r5, r5, #31
 8009e04:	40ae      	lsls	r6, r5
 8009e06:	420e      	tst	r6, r1
 8009e08:	d019      	beq.n	8009e3e <HAL_DMA_IRQHandler+0x5ea>
 8009e0a:	0757      	lsls	r7, r2, #29
 8009e0c:	d517      	bpl.n	8009e3e <HAL_DMA_IRQHandler+0x5ea>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009e0e:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009e10:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009e12:	d54b      	bpl.n	8009eac <HAL_DMA_IRQHandler+0x658>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009e14:	03d1      	lsls	r1, r2, #15
 8009e16:	d44f      	bmi.n	8009eb8 <HAL_DMA_IRQHandler+0x664>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009e18:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	f47f af02 	bne.w	8009c26 <HAL_DMA_IRQHandler+0x3d2>
 8009e22:	e790      	b.n	8009d46 <HAL_DMA_IRQHandler+0x4f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8009e24:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009e26:	2210      	movs	r2, #16
 8009e28:	fa02 fc0c 	lsl.w	ip, r2, ip
 8009e2c:	ea17 0f0c 	tst.w	r7, ip
 8009e30:	f43f ae5c 	beq.w	8009aec <HAL_DMA_IRQHandler+0x298>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009e34:	681a      	ldr	r2, [r3, #0]
 8009e36:	0752      	lsls	r2, r2, #29
 8009e38:	f57f ae58 	bpl.w	8009aec <HAL_DMA_IRQHandler+0x298>
 8009e3c:	e634      	b.n	8009aa8 <HAL_DMA_IRQHandler+0x254>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009e3e:	2602      	movs	r6, #2
 8009e40:	40ae      	lsls	r6, r5
 8009e42:	420e      	tst	r6, r1
 8009e44:	d011      	beq.n	8009e6a <HAL_DMA_IRQHandler+0x616>
 8009e46:	0797      	lsls	r7, r2, #30
 8009e48:	d50f      	bpl.n	8009e6a <HAL_DMA_IRQHandler+0x616>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009e4a:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009e4c:	0414      	lsls	r4, r2, #16
 8009e4e:	d539      	bpl.n	8009ec4 <HAL_DMA_IRQHandler+0x670>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009e50:	03d0      	lsls	r0, r2, #15
 8009e52:	d443      	bmi.n	8009edc <HAL_DMA_IRQHandler+0x688>
          if(hdma->XferM1CpltCallback != NULL)
 8009e54:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	f47f aee4 	bne.w	8009c26 <HAL_DMA_IRQHandler+0x3d2>
 8009e5e:	e772      	b.n	8009d46 <HAL_DMA_IRQHandler+0x4f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009e60:	6813      	ldr	r3, [r2, #0]
 8009e62:	079f      	lsls	r7, r3, #30
 8009e64:	f57f aeb1 	bpl.w	8009bca <HAL_DMA_IRQHandler+0x376>
 8009e68:	e69b      	b.n	8009ba2 <HAL_DMA_IRQHandler+0x34e>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8009e6a:	2608      	movs	r6, #8
 8009e6c:	40ae      	lsls	r6, r5
 8009e6e:	420e      	tst	r6, r1
 8009e70:	f43f af69 	beq.w	8009d46 <HAL_DMA_IRQHandler+0x4f2>
 8009e74:	0711      	lsls	r1, r2, #28
 8009e76:	f57f af66 	bpl.w	8009d46 <HAL_DMA_IRQHandler+0x4f2>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009e7a:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 8009e7c:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009e7e:	f022 020e 	bic.w	r2, r2, #14
 8009e82:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009e84:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8009e86:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009e8a:	fa03 f505 	lsl.w	r5, r3, r5
 8009e8e:	6065      	str	r5, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009e90:	f8c9 3054 	str.w	r3, [r9, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8009e94:	f889 1034 	strb.w	r1, [r9, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8009e98:	f889 3035 	strb.w	r3, [r9, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8009e9c:	2a00      	cmp	r2, #0
 8009e9e:	f43f af52 	beq.w	8009d46 <HAL_DMA_IRQHandler+0x4f2>
        hdma->XferErrorCallback(hdma);
 8009ea2:	4648      	mov	r0, r9
}
 8009ea4:	b003      	add	sp, #12
 8009ea6:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        hdma->XferErrorCallback(hdma);
 8009eaa:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009eac:	0692      	lsls	r2, r2, #26
 8009eae:	d403      	bmi.n	8009eb8 <HAL_DMA_IRQHandler+0x664>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009eb0:	681a      	ldr	r2, [r3, #0]
 8009eb2:	f022 0204 	bic.w	r2, r2, #4
 8009eb6:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8009eb8:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	f47f aeb2 	bne.w	8009c26 <HAL_DMA_IRQHandler+0x3d2>
 8009ec2:	e740      	b.n	8009d46 <HAL_DMA_IRQHandler+0x4f2>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009ec4:	f012 0220 	ands.w	r2, r2, #32
 8009ec8:	d108      	bne.n	8009edc <HAL_DMA_IRQHandler+0x688>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009eca:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8009ecc:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009ece:	f021 010a 	bic.w	r1, r1, #10
 8009ed2:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8009ed4:	f889 4035 	strb.w	r4, [r9, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8009ed8:	f889 2034 	strb.w	r2, [r9, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8009edc:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	f47f aea0 	bne.w	8009c26 <HAL_DMA_IRQHandler+0x3d2>
 8009ee6:	e72e      	b.n	8009d46 <HAL_DMA_IRQHandler+0x4f2>
 8009ee8:	58025408 	.word	0x58025408
 8009eec:	5802541c 	.word	0x5802541c
 8009ef0:	58025494 	.word	0x58025494

08009ef4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009ef8:	680c      	ldr	r4, [r1, #0]
{
 8009efa:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009efc:	2c00      	cmp	r4, #0
 8009efe:	f000 80a6 	beq.w	800a04e <HAL_GPIO_Init+0x15a>
 8009f02:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009f06:	4f8e      	ldr	r7, [pc, #568]	; (800a140 <HAL_GPIO_Init+0x24c>)
  uint32_t position = 0x00U;
 8009f08:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009f0a:	2201      	movs	r2, #1
 8009f0c:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 8009f0e:	ea12 0e04 	ands.w	lr, r2, r4
 8009f12:	f000 8095 	beq.w	800a040 <HAL_GPIO_Init+0x14c>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009f16:	684d      	ldr	r5, [r1, #4]
 8009f18:	f005 0903 	and.w	r9, r5, #3
 8009f1c:	f109 36ff 	add.w	r6, r9, #4294967295
 8009f20:	2e01      	cmp	r6, #1
 8009f22:	f240 8097 	bls.w	800a054 <HAL_GPIO_Init+0x160>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009f26:	f1b9 0f03 	cmp.w	r9, #3
 8009f2a:	f040 80d1 	bne.w	800a0d0 <HAL_GPIO_Init+0x1dc>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009f2e:	fa09 f20c 	lsl.w	r2, r9, ip
 8009f32:	ea6f 0802 	mvn.w	r8, r2
      temp = GPIOx->MODER;
 8009f36:	6806      	ldr	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009f38:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009f3c:	ea06 0808 	and.w	r8, r6, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009f40:	ea42 0208 	orr.w	r2, r2, r8
      GPIOx->MODER = temp;
 8009f44:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009f46:	d07b      	beq.n	800a040 <HAL_GPIO_Init+0x14c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009f48:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8009f4c:	f023 0803 	bic.w	r8, r3, #3

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009f50:	f003 0903 	and.w	r9, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009f54:	f042 0202 	orr.w	r2, r2, #2
 8009f58:	f108 48b0 	add.w	r8, r8, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009f5c:	ea4f 0989 	mov.w	r9, r9, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009f60:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8009f64:	f508 6880 	add.w	r8, r8, #1024	; 0x400
 8009f68:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8009f6c:	f002 0202 	and.w	r2, r2, #2
 8009f70:	9201      	str	r2, [sp, #4]
 8009f72:	9a01      	ldr	r2, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009f74:	220f      	movs	r2, #15
        temp = SYSCFG->EXTICR[position >> 2U];
 8009f76:	f8d8 6008 	ldr.w	r6, [r8, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009f7a:	fa02 f209 	lsl.w	r2, r2, r9
 8009f7e:	ea26 0202 	bic.w	r2, r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009f82:	4e70      	ldr	r6, [pc, #448]	; (800a144 <HAL_GPIO_Init+0x250>)
 8009f84:	42b0      	cmp	r0, r6
 8009f86:	d029      	beq.n	8009fdc <HAL_GPIO_Init+0xe8>
 8009f88:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009f8c:	42b0      	cmp	r0, r6
 8009f8e:	f000 80ac 	beq.w	800a0ea <HAL_GPIO_Init+0x1f6>
 8009f92:	4e6d      	ldr	r6, [pc, #436]	; (800a148 <HAL_GPIO_Init+0x254>)
 8009f94:	42b0      	cmp	r0, r6
 8009f96:	f000 80ae 	beq.w	800a0f6 <HAL_GPIO_Init+0x202>
 8009f9a:	4e6c      	ldr	r6, [pc, #432]	; (800a14c <HAL_GPIO_Init+0x258>)
 8009f9c:	42b0      	cmp	r0, r6
 8009f9e:	f000 809e 	beq.w	800a0de <HAL_GPIO_Init+0x1ea>
 8009fa2:	4e6b      	ldr	r6, [pc, #428]	; (800a150 <HAL_GPIO_Init+0x25c>)
 8009fa4:	42b0      	cmp	r0, r6
 8009fa6:	f000 80b2 	beq.w	800a10e <HAL_GPIO_Init+0x21a>
 8009faa:	4e6a      	ldr	r6, [pc, #424]	; (800a154 <HAL_GPIO_Init+0x260>)
 8009fac:	42b0      	cmp	r0, r6
 8009fae:	f000 80b4 	beq.w	800a11a <HAL_GPIO_Init+0x226>
 8009fb2:	4e69      	ldr	r6, [pc, #420]	; (800a158 <HAL_GPIO_Init+0x264>)
 8009fb4:	42b0      	cmp	r0, r6
 8009fb6:	f000 80a4 	beq.w	800a102 <HAL_GPIO_Init+0x20e>
 8009fba:	4e68      	ldr	r6, [pc, #416]	; (800a15c <HAL_GPIO_Init+0x268>)
 8009fbc:	42b0      	cmp	r0, r6
 8009fbe:	f000 80b2 	beq.w	800a126 <HAL_GPIO_Init+0x232>
 8009fc2:	4e67      	ldr	r6, [pc, #412]	; (800a160 <HAL_GPIO_Init+0x26c>)
 8009fc4:	42b0      	cmp	r0, r6
 8009fc6:	f000 80b4 	beq.w	800a132 <HAL_GPIO_Init+0x23e>
 8009fca:	4e66      	ldr	r6, [pc, #408]	; (800a164 <HAL_GPIO_Init+0x270>)
 8009fcc:	42b0      	cmp	r0, r6
 8009fce:	bf0c      	ite	eq
 8009fd0:	2609      	moveq	r6, #9
 8009fd2:	260a      	movne	r6, #10
 8009fd4:	fa06 f909 	lsl.w	r9, r6, r9
 8009fd8:	ea42 0209 	orr.w	r2, r2, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009fdc:	f8c8 2008 	str.w	r2, [r8, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009fe0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009fe4:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8009fe6:	ea6f 080e 	mvn.w	r8, lr
        temp = EXTI->RTSR1;
 8009fea:	6812      	ldr	r2, [r2, #0]
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8009fec:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8009ff0:	bf54      	ite	pl
 8009ff2:	ea08 0202 	andpl.w	r2, r8, r2
          temp |= iocurrent;
 8009ff6:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI->RTSR1 = temp;
 8009ffa:	6032      	str	r2, [r6, #0]

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009ffc:	02aa      	lsls	r2, r5, #10
        temp = EXTI->FTSR1;
 8009ffe:	6876      	ldr	r6, [r6, #4]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 800a000:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 800a004:	bf54      	ite	pl
 800a006:	ea08 0606 	andpl.w	r6, r8, r6
          temp |= iocurrent;
 800a00a:	ea4e 0606 	orrmi.w	r6, lr, r6
        EXTI->FTSR1 = temp;
 800a00e:	6056      	str	r6, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800a010:	f8d2 6084 	ldr.w	r6, [r2, #132]	; 0x84
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a014:	03aa      	lsls	r2, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a016:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 800a01a:	bf54      	ite	pl
 800a01c:	ea08 0606 	andpl.w	r6, r8, r6
          temp |= iocurrent;
 800a020:	ea4e 0606 	orrmi.w	r6, lr, r6

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a024:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a026:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 800a02a:	f8c2 6084 	str.w	r6, [r2, #132]	; 0x84
        temp = EXTI_CurrentCPU->IMR1;
 800a02e:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
        temp &= ~(iocurrent);
 800a032:	bf54      	ite	pl
 800a034:	ea08 0202 	andpl.w	r2, r8, r2
          temp |= iocurrent;
 800a038:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI_CurrentCPU->IMR1 = temp;
 800a03c:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
      }
    }

    position++;
 800a040:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a042:	f10c 0c02 	add.w	ip, ip, #2
 800a046:	fa34 f203 	lsrs.w	r2, r4, r3
 800a04a:	f47f af5e 	bne.w	8009f0a <HAL_GPIO_Init+0x16>
  }
}
 800a04e:	b003      	add	sp, #12
 800a050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a054:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR;
 800a058:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a05a:	fa08 f80c 	lsl.w	r8, r8, ip
 800a05e:	ea26 0a08 	bic.w	sl, r6, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a062:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a064:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a068:	fa06 f60c 	lsl.w	r6, r6, ip
 800a06c:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 800a070:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a072:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp = GPIOx->OTYPER;
 800a076:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a07a:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a07c:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a080:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 800a082:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 800a084:	68c2      	ldr	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a086:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a08a:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a08c:	ea02 0208 	and.w	r2, r2, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a090:	fa06 f60c 	lsl.w	r6, r6, ip
 800a094:	ea46 0602 	orr.w	r6, r6, r2
      GPIOx->PUPDR = temp;
 800a098:	fa09 f20c 	lsl.w	r2, r9, ip
 800a09c:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a09e:	f47f af4a 	bne.w	8009f36 <HAL_GPIO_Init+0x42>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a0a2:	f003 0607 	and.w	r6, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800a0a6:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a0aa:	ea4f 0b86 	mov.w	fp, r6, lsl #2
 800a0ae:	260f      	movs	r6, #15
 800a0b0:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 800a0b4:	fa06 f60b 	lsl.w	r6, r6, fp
        temp = GPIOx->AFR[position >> 3U];
 800a0b8:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a0bc:	ea2a 0a06 	bic.w	sl, sl, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a0c0:	690e      	ldr	r6, [r1, #16]
 800a0c2:	fa06 f60b 	lsl.w	r6, r6, fp
 800a0c6:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3U] = temp;
 800a0ca:	f8c9 6020 	str.w	r6, [r9, #32]
 800a0ce:	e732      	b.n	8009f36 <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a0d0:	f04f 0803 	mov.w	r8, #3
 800a0d4:	fa08 f80c 	lsl.w	r8, r8, ip
 800a0d8:	ea6f 0808 	mvn.w	r8, r8
 800a0dc:	e7d2      	b.n	800a084 <HAL_GPIO_Init+0x190>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a0de:	2603      	movs	r6, #3
 800a0e0:	fa06 f909 	lsl.w	r9, r6, r9
 800a0e4:	ea42 0209 	orr.w	r2, r2, r9
 800a0e8:	e778      	b.n	8009fdc <HAL_GPIO_Init+0xe8>
 800a0ea:	2601      	movs	r6, #1
 800a0ec:	fa06 f909 	lsl.w	r9, r6, r9
 800a0f0:	ea42 0209 	orr.w	r2, r2, r9
 800a0f4:	e772      	b.n	8009fdc <HAL_GPIO_Init+0xe8>
 800a0f6:	2602      	movs	r6, #2
 800a0f8:	fa06 f909 	lsl.w	r9, r6, r9
 800a0fc:	ea42 0209 	orr.w	r2, r2, r9
 800a100:	e76c      	b.n	8009fdc <HAL_GPIO_Init+0xe8>
 800a102:	2606      	movs	r6, #6
 800a104:	fa06 f909 	lsl.w	r9, r6, r9
 800a108:	ea42 0209 	orr.w	r2, r2, r9
 800a10c:	e766      	b.n	8009fdc <HAL_GPIO_Init+0xe8>
 800a10e:	2604      	movs	r6, #4
 800a110:	fa06 f909 	lsl.w	r9, r6, r9
 800a114:	ea42 0209 	orr.w	r2, r2, r9
 800a118:	e760      	b.n	8009fdc <HAL_GPIO_Init+0xe8>
 800a11a:	2605      	movs	r6, #5
 800a11c:	fa06 f909 	lsl.w	r9, r6, r9
 800a120:	ea42 0209 	orr.w	r2, r2, r9
 800a124:	e75a      	b.n	8009fdc <HAL_GPIO_Init+0xe8>
 800a126:	2607      	movs	r6, #7
 800a128:	fa06 f909 	lsl.w	r9, r6, r9
 800a12c:	ea42 0209 	orr.w	r2, r2, r9
 800a130:	e754      	b.n	8009fdc <HAL_GPIO_Init+0xe8>
 800a132:	2608      	movs	r6, #8
 800a134:	fa06 f909 	lsl.w	r9, r6, r9
 800a138:	ea42 0209 	orr.w	r2, r2, r9
 800a13c:	e74e      	b.n	8009fdc <HAL_GPIO_Init+0xe8>
 800a13e:	bf00      	nop
 800a140:	58024400 	.word	0x58024400
 800a144:	58020000 	.word	0x58020000
 800a148:	58020800 	.word	0x58020800
 800a14c:	58020c00 	.word	0x58020c00
 800a150:	58021000 	.word	0x58021000
 800a154:	58021400 	.word	0x58021400
 800a158:	58021800 	.word	0x58021800
 800a15c:	58021c00 	.word	0x58021c00
 800a160:	58022000 	.word	0x58022000
 800a164:	58022400 	.word	0x58022400

0800a168 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a168:	6903      	ldr	r3, [r0, #16]
 800a16a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800a16c:	bf14      	ite	ne
 800a16e:	2001      	movne	r0, #1
 800a170:	2000      	moveq	r0, #0
 800a172:	4770      	bx	lr

0800a174 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a174:	b902      	cbnz	r2, 800a178 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a176:	0409      	lsls	r1, r1, #16
 800a178:	6181      	str	r1, [r0, #24]
  }
}
 800a17a:	4770      	bx	lr

0800a17c <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800a17c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a180:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 800a184:	4201      	tst	r1, r0
 800a186:	d100      	bne.n	800a18a <HAL_GPIO_EXTI_IRQHandler+0xe>
 800a188:	4770      	bx	lr
{
 800a18a:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a18c:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a190:	f7f7 ff22 	bl	8001fd8 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800a194:	bd08      	pop	{r3, pc}
 800a196:	bf00      	nop

0800a198 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800a198:	2800      	cmp	r0, #0
 800a19a:	d05e      	beq.n	800a25a <HAL_LPTIM_Init+0xc2>
{
 800a19c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800a19e:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 800a1a2:	4604      	mov	r4, r0
 800a1a4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d051      	beq.n	800a250 <HAL_LPTIM_Init+0xb8>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800a1ac:	2302      	movs	r3, #2

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a1ae:	6aa7      	ldr	r7, [r4, #40]	; 0x28
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a1b0:	e9d4 1500 	ldrd	r1, r5, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800a1b4:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a1b8:	2d01      	cmp	r5, #1
  tmpcfgr = hlptim->Instance->CFGR;
 800a1ba:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a1bc:	d03c      	beq.n	800a238 <HAL_LPTIM_Init+0xa0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a1be:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 800a1c2:	d039      	beq.n	800a238 <HAL_LPTIM_Init+0xa0>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800a1c4:	6962      	ldr	r2, [r4, #20]
 800a1c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d003      	beq.n	800a1d6 <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 800a1ce:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 800a1d2:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a1d6:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 800a1d8:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a1da:	432b      	orrs	r3, r5
              hlptim->Init.Clock.Prescaler |
 800a1dc:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 800a1de:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a1e0:	4333      	orrs	r3, r6
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800a1e2:	4e22      	ldr	r6, [pc, #136]	; (800a26c <HAL_LPTIM_Init+0xd4>)
              hlptim->Init.UpdateMode      |
 800a1e4:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800a1e6:	4006      	ands	r6, r0
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a1e8:	4333      	orrs	r3, r6
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800a1ea:	b1ed      	cbz	r5, 800a228 <HAL_LPTIM_Init+0x90>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a1ec:	2d01      	cmp	r5, #1
 800a1ee:	d11f      	bne.n	800a230 <HAL_LPTIM_Init+0x98>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800a1f0:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 800a1f4:	4328      	orrs	r0, r5
 800a1f6:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800a1f8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a1fc:	4282      	cmp	r2, r0
 800a1fe:	d004      	beq.n	800a20a <HAL_LPTIM_Init+0x72>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800a200:	69a0      	ldr	r0, [r4, #24]
 800a202:	4302      	orrs	r2, r0
                hlptim->Init.Trigger.ActiveEdge |
 800a204:	69e0      	ldr	r0, [r4, #28]
 800a206:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800a208:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800a20a:	4a19      	ldr	r2, [pc, #100]	; (800a270 <HAL_LPTIM_Init+0xd8>)
  hlptim->Instance->CFGR = tmpcfgr;
 800a20c:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800a20e:	4291      	cmp	r1, r2
 800a210:	d015      	beq.n	800a23e <HAL_LPTIM_Init+0xa6>
 800a212:	4b18      	ldr	r3, [pc, #96]	; (800a274 <HAL_LPTIM_Init+0xdc>)
 800a214:	4299      	cmp	r1, r3
 800a216:	d012      	beq.n	800a23e <HAL_LPTIM_Init+0xa6>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 800a218:	4b17      	ldr	r3, [pc, #92]	; (800a278 <HAL_LPTIM_Init+0xe0>)
 800a21a:	4299      	cmp	r1, r3
 800a21c:	d01f      	beq.n	800a25e <HAL_LPTIM_Init+0xc6>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a21e:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 800a220:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a222:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800a228:	69e0      	ldr	r0, [r4, #28]
 800a22a:	6925      	ldr	r5, [r4, #16]
 800a22c:	4328      	orrs	r0, r5
 800a22e:	4303      	orrs	r3, r0
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a230:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 800a234:	d1e0      	bne.n	800a1f8 <HAL_LPTIM_Init+0x60>
 800a236:	e7db      	b.n	800a1f0 <HAL_LPTIM_Init+0x58>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800a238:	f020 001e 	bic.w	r0, r0, #30
 800a23c:	e7c2      	b.n	800a1c4 <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800a23e:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 800a242:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800a244:	4313      	orrs	r3, r2
 800a246:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a248:	2301      	movs	r3, #1
 800a24a:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a24e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 800a250:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 800a254:	f7fc f990 	bl	8006578 <HAL_LPTIM_MspInit>
 800a258:	e7a8      	b.n	800a1ac <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 800a25a:	2001      	movs	r0, #1
}
 800a25c:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800a25e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 800a260:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800a262:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a264:	2301      	movs	r3, #1
 800a266:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a26a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a26c:	ff19f1fe 	.word	0xff19f1fe
 800a270:	40002400 	.word	0x40002400
 800a274:	58002400 	.word	0x58002400
 800a278:	58002800 	.word	0x58002800

0800a27c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a27c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a27e:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a280:	2800      	cmp	r0, #0
 800a282:	f000 8088 	beq.w	800a396 <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a286:	f890 34bd 	ldrb.w	r3, [r0, #1213]	; 0x4bd
 800a28a:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 800a28c:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a28e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a292:	2b00      	cmp	r3, #0
 800a294:	d079      	beq.n	800a38a <HAL_PCD_Init+0x10e>
 800a296:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a298:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a29a:	462e      	mov	r6, r5
 800a29c:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800a29e:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a2a2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a2a4:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a2a6:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800a2aa:	bf08      	it	eq
 800a2ac:	60eb      	streq	r3, [r5, #12]
  __HAL_PCD_DISABLE(hpcd);
 800a2ae:	f003 ff8f 	bl	800e1d0 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a2b2:	f856 eb10 	ldr.w	lr, [r6], #16
 800a2b6:	46b4      	mov	ip, r6
 800a2b8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a2bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a2be:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a2c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a2c4:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800a2c8:	e884 0003 	stmia.w	r4, {r0, r1}
 800a2cc:	4670      	mov	r0, lr
 800a2ce:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800a2d2:	f003 fedb 	bl	800e08c <USB_CoreInit>
 800a2d6:	4604      	mov	r4, r0
 800a2d8:	b130      	cbz	r0, 800a2e8 <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 800a2da:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a2dc:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 800a2de:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a2e0:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
}
 800a2e4:	b00b      	add	sp, #44	; 0x2c
 800a2e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800a2e8:	4601      	mov	r1, r0
 800a2ea:	6828      	ldr	r0, [r5, #0]
 800a2ec:	f003 ff78 	bl	800e1e0 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a2f0:	6868      	ldr	r0, [r5, #4]
 800a2f2:	b358      	cbz	r0, 800a34c <HAL_PCD_Init+0xd0>
 800a2f4:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 800a2f6:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a2fa:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 800a2fc:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a300:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 800a304:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 800a308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a30c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a310:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 800a314:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a318:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a31a:	f883 1040 	strb.w	r1, [r3, #64]	; 0x40
    hpcd->IN_ep[i].xfer_len = 0U;
 800a31e:	64d9      	str	r1, [r3, #76]	; 0x4c
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a320:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a324:	d3ea      	bcc.n	800a2fc <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 800a326:	2200      	movs	r2, #0
 800a328:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a32c:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 800a32e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 800a332:	f883 427c 	strb.w	r4, [r3, #636]	; 0x27c
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a336:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 800a338:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a33c:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a33e:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a342:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a346:	e9c3 22a1 	strd	r2, r2, [r3, #644]	; 0x284
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a34a:	d3ed      	bcc.n	800a328 <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a34c:	466c      	mov	r4, sp
 800a34e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a350:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a352:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a354:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a356:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a35a:	e884 0003 	stmia.w	r4, {r0, r1}
 800a35e:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800a362:	6828      	ldr	r0, [r5, #0]
 800a364:	f003 ff72 	bl	800e24c <USB_DevInit>
 800a368:	4604      	mov	r4, r0
 800a36a:	2800      	cmp	r0, #0
 800a36c:	d1b5      	bne.n	800a2da <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 800a36e:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 800a370:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800a372:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 800a376:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 800a378:	f885 24bd 	strb.w	r2, [r5, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
 800a37c:	d00f      	beq.n	800a39e <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 800a37e:	6828      	ldr	r0, [r5, #0]
 800a380:	f004 f878 	bl	800e474 <USB_DevDisconnect>
}
 800a384:	4620      	mov	r0, r4
 800a386:	b00b      	add	sp, #44	; 0x2c
 800a388:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800a38a:	f880 24bc 	strb.w	r2, [r0, #1212]	; 0x4bc
    HAL_PCD_MspInit(hpcd);
 800a38e:	f7fc fa8b 	bl	80068a8 <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 800a392:	6828      	ldr	r0, [r5, #0]
 800a394:	e780      	b.n	800a298 <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 800a396:	2401      	movs	r4, #1
}
 800a398:	4620      	mov	r0, r4
 800a39a:	b00b      	add	sp, #44	; 0x2c
 800a39c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a39e:	4628      	mov	r0, r5
 800a3a0:	f000 f802 	bl	800a3a8 <HAL_PCDEx_ActivateLPM>
 800a3a4:	e7eb      	b.n	800a37e <HAL_PCD_Init+0x102>
 800a3a6:	bf00      	nop

0800a3a8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a3a8:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 800a3aa:	f04f 0c00 	mov.w	ip, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a3ae:	4909      	ldr	r1, [pc, #36]	; (800a3d4 <HAL_PCDEx_ActivateLPM+0x2c>)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a3b0:	681a      	ldr	r2, [r3, #0]

  return HAL_OK;
}
 800a3b2:	4660      	mov	r0, ip
{
 800a3b4:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 800a3b6:	2401      	movs	r4, #1
  hpcd->LPM_State = LPM_L0;
 800a3b8:	f883 c4f4 	strb.w	ip, [r3, #1268]	; 0x4f4
  hpcd->lpm_active = 1U;
 800a3bc:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a3c0:	6993      	ldr	r3, [r2, #24]
}
 800a3c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a3c6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a3ca:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a3cc:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800a3ce:	4319      	orrs	r1, r3
 800a3d0:	6551      	str	r1, [r2, #84]	; 0x54
}
 800a3d2:	4770      	bx	lr
 800a3d4:	10000003 	.word	0x10000003

0800a3d8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a3d8:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a3da:	4c10      	ldr	r4, [pc, #64]	; (800a41c <HAL_PWREx_ConfigSupply+0x44>)
 800a3dc:	68e3      	ldr	r3, [r4, #12]
 800a3de:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a3e2:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a3e4:	d105      	bne.n	800a3f2 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a3e6:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a3ea:	1a18      	subs	r0, r3, r0
 800a3ec:	bf18      	it	ne
 800a3ee:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800a3f0:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a3f2:	f023 0307 	bic.w	r3, r3, #7
 800a3f6:	4318      	orrs	r0, r3
 800a3f8:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 800a3fa:	f7fc fcdd 	bl	8006db8 <HAL_GetTick>
 800a3fe:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a400:	e005      	b.n	800a40e <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a402:	f7fc fcd9 	bl	8006db8 <HAL_GetTick>
 800a406:	1b40      	subs	r0, r0, r5
 800a408:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800a40c:	d804      	bhi.n	800a418 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a40e:	6863      	ldr	r3, [r4, #4]
 800a410:	049b      	lsls	r3, r3, #18
 800a412:	d5f6      	bpl.n	800a402 <HAL_PWREx_ConfigSupply+0x2a>
  return HAL_OK;
 800a414:	2000      	movs	r0, #0
}
 800a416:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800a418:	2001      	movs	r0, #1
}
 800a41a:	bd38      	pop	{r3, r4, r5, pc}
 800a41c:	58024800 	.word	0x58024800

0800a420 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a420:	4a02      	ldr	r2, [pc, #8]	; (800a42c <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 800a422:	68d3      	ldr	r3, [r2, #12]
 800a424:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a428:	60d3      	str	r3, [r2, #12]
}
 800a42a:	4770      	bx	lr
 800a42c:	58024800 	.word	0x58024800

0800a430 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a430:	4b3b      	ldr	r3, [pc, #236]	; (800a520 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 800a432:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a434:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a436:	6a9c      	ldr	r4, [r3, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a438:	6add      	ldr	r5, [r3, #44]	; 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 800a43a:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a43e:	6b59      	ldr	r1, [r3, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a440:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800a444:	d038      	beq.n	800a4b8 <HAL_RCC_GetSysClockFreq.part.0+0x88>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a446:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a44a:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a44e:	f002 0203 	and.w	r2, r2, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a452:	fb05 f101 	mul.w	r1, r5, r1
 800a456:	2a01      	cmp	r2, #1
 800a458:	ee07 1a90 	vmov	s15, r1
 800a45c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      {
        switch (pllsource)
 800a460:	d002      	beq.n	800a468 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 800a462:	2a02      	cmp	r2, #2
 800a464:	d04e      	beq.n	800a504 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 800a466:	b34a      	cbz	r2, 800a4bc <HAL_RCC_GetSysClockFreq.part.0+0x8c>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a468:	ee07 0a90 	vmov	s15, r0
 800a46c:	eddf 6a2d 	vldr	s13, [pc, #180]	; 800a524 <HAL_RCC_GetSysClockFreq.part.0+0xf4>
 800a470:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a476:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800a47a:	eddf 5a2b 	vldr	s11, [pc, #172]	; 800a528 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 800a47e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a482:	ee06 3a90 	vmov	s13, r3
 800a486:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800a48a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a48e:	ee76 6a85 	vadd.f32	s13, s13, s10
 800a492:	eee7 6a25 	vfma.f32	s13, s14, s11
 800a496:	ee66 6a26 	vmul.f32	s13, s12, s13
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a49a:	4b21      	ldr	r3, [pc, #132]	; (800a520 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
 800a49c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a49e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a4a2:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a4a4:	ee07 3a90 	vmov	s15, r3
 800a4a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a4ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a4b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a4b4:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 800a4b8:	bc30      	pop	{r4, r5}
 800a4ba:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a4bc:	681a      	ldr	r2, [r3, #0]
 800a4be:	0692      	lsls	r2, r2, #26
 800a4c0:	d527      	bpl.n	800a512 <HAL_RCC_GetSysClockFreq.part.0+0xe2>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a4c2:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a4c4:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a4c8:	4a18      	ldr	r2, [pc, #96]	; (800a52c <HAL_RCC_GetSysClockFreq.part.0+0xfc>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a4ca:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a4ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a4d0:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a4d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a4d8:	ed9f 5a13 	vldr	s10, [pc, #76]	; 800a528 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 800a4dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a4e0:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a4e2:	ee06 3a90 	vmov	s13, r3
 800a4e6:	ee05 2a90 	vmov	s11, r2
 800a4ea:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a4ee:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a4f2:	ee76 6a86 	vadd.f32	s13, s13, s12
 800a4f6:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800a4fa:	eee7 6a05 	vfma.f32	s13, s14, s10
 800a4fe:	ee66 6a26 	vmul.f32	s13, s12, s13
 800a502:	e7ca      	b.n	800a49a <HAL_RCC_GetSysClockFreq.part.0+0x6a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a504:	ee07 0a90 	vmov	s15, r0
 800a508:	eddf 6a09 	vldr	s13, [pc, #36]	; 800a530 <HAL_RCC_GetSysClockFreq.part.0+0x100>
 800a50c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a510:	e7b0      	b.n	800a474 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a512:	ee07 0a90 	vmov	s15, r0
 800a516:	eddf 6a07 	vldr	s13, [pc, #28]	; 800a534 <HAL_RCC_GetSysClockFreq.part.0+0x104>
 800a51a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a51e:	e7a9      	b.n	800a474 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 800a520:	58024400 	.word	0x58024400
 800a524:	4a742400 	.word	0x4a742400
 800a528:	39000000 	.word	0x39000000
 800a52c:	03d09000 	.word	0x03d09000
 800a530:	4bbebc20 	.word	0x4bbebc20
 800a534:	4c742400 	.word	0x4c742400

0800a538 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800a538:	2800      	cmp	r0, #0
 800a53a:	f000 81e8 	beq.w	800a90e <HAL_RCC_OscConfig+0x3d6>
{
 800a53e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a540:	6803      	ldr	r3, [r0, #0]
 800a542:	4604      	mov	r4, r0
 800a544:	07d9      	lsls	r1, r3, #31
 800a546:	d52e      	bpl.n	800a5a6 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a548:	49a4      	ldr	r1, [pc, #656]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
 800a54a:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a54c:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a54e:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a552:	2a10      	cmp	r2, #16
 800a554:	f000 8107 	beq.w	800a766 <HAL_RCC_OscConfig+0x22e>
 800a558:	2a18      	cmp	r2, #24
 800a55a:	f000 80ff 	beq.w	800a75c <HAL_RCC_OscConfig+0x224>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a55e:	6863      	ldr	r3, [r4, #4]
 800a560:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a564:	f000 812a 	beq.w	800a7bc <HAL_RCC_OscConfig+0x284>
 800a568:	2b00      	cmp	r3, #0
 800a56a:	f000 8168 	beq.w	800a83e <HAL_RCC_OscConfig+0x306>
 800a56e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a572:	4b9a      	ldr	r3, [pc, #616]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
 800a574:	681a      	ldr	r2, [r3, #0]
 800a576:	f000 8289 	beq.w	800aa8c <HAL_RCC_OscConfig+0x554>
 800a57a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a57e:	601a      	str	r2, [r3, #0]
 800a580:	681a      	ldr	r2, [r3, #0]
 800a582:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a586:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a588:	f7fc fc16 	bl	8006db8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a58c:	4e93      	ldr	r6, [pc, #588]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 800a58e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a590:	e005      	b.n	800a59e <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a592:	f7fc fc11 	bl	8006db8 <HAL_GetTick>
 800a596:	1b40      	subs	r0, r0, r5
 800a598:	2864      	cmp	r0, #100	; 0x64
 800a59a:	f200 814e 	bhi.w	800a83a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a59e:	6833      	ldr	r3, [r6, #0]
 800a5a0:	039b      	lsls	r3, r3, #14
 800a5a2:	d5f6      	bpl.n	800a592 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a5a4:	6823      	ldr	r3, [r4, #0]
 800a5a6:	079d      	lsls	r5, r3, #30
 800a5a8:	f100 808a 	bmi.w	800a6c0 <HAL_RCC_OscConfig+0x188>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a5ac:	06d9      	lsls	r1, r3, #27
 800a5ae:	d533      	bpl.n	800a618 <HAL_RCC_OscConfig+0xe0>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5b0:	4a8a      	ldr	r2, [pc, #552]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
 800a5b2:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a5b4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a5ba:	2b08      	cmp	r3, #8
 800a5bc:	f000 80e3 	beq.w	800a786 <HAL_RCC_OscConfig+0x24e>
 800a5c0:	2b18      	cmp	r3, #24
 800a5c2:	f000 80db 	beq.w	800a77c <HAL_RCC_OscConfig+0x244>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a5c6:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 800a5c8:	4d84      	ldr	r5, [pc, #528]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	f000 816f 	beq.w	800a8ae <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_CSI_ENABLE();
 800a5d0:	682b      	ldr	r3, [r5, #0]
 800a5d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5d6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a5d8:	f7fc fbee 	bl	8006db8 <HAL_GetTick>
 800a5dc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a5de:	e005      	b.n	800a5ec <HAL_RCC_OscConfig+0xb4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a5e0:	f7fc fbea 	bl	8006db8 <HAL_GetTick>
 800a5e4:	1b80      	subs	r0, r0, r6
 800a5e6:	2802      	cmp	r0, #2
 800a5e8:	f200 8127 	bhi.w	800a83a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a5ec:	682b      	ldr	r3, [r5, #0]
 800a5ee:	05db      	lsls	r3, r3, #23
 800a5f0:	d5f6      	bpl.n	800a5e0 <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a5f2:	f7fc fbf9 	bl	8006de8 <HAL_GetREVID>
 800a5f6:	f241 0303 	movw	r3, #4099	; 0x1003
 800a5fa:	4298      	cmp	r0, r3
 800a5fc:	f200 826d 	bhi.w	800aada <HAL_RCC_OscConfig+0x5a2>
 800a600:	6a22      	ldr	r2, [r4, #32]
 800a602:	686b      	ldr	r3, [r5, #4]
 800a604:	2a20      	cmp	r2, #32
 800a606:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a60a:	bf0c      	ite	eq
 800a60c:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 800a610:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800a614:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a616:	6823      	ldr	r3, [r4, #0]
 800a618:	071d      	lsls	r5, r3, #28
 800a61a:	d516      	bpl.n	800a64a <HAL_RCC_OscConfig+0x112>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a61c:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800a61e:	4d6f      	ldr	r5, [pc, #444]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a620:	2b00      	cmp	r3, #0
 800a622:	f000 8122 	beq.w	800a86a <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_LSI_ENABLE();
 800a626:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a628:	f043 0301 	orr.w	r3, r3, #1
 800a62c:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800a62e:	f7fc fbc3 	bl	8006db8 <HAL_GetTick>
 800a632:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a634:	e005      	b.n	800a642 <HAL_RCC_OscConfig+0x10a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a636:	f7fc fbbf 	bl	8006db8 <HAL_GetTick>
 800a63a:	1b80      	subs	r0, r0, r6
 800a63c:	2802      	cmp	r0, #2
 800a63e:	f200 80fc 	bhi.w	800a83a <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a642:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a644:	0798      	lsls	r0, r3, #30
 800a646:	d5f6      	bpl.n	800a636 <HAL_RCC_OscConfig+0xfe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a648:	6823      	ldr	r3, [r4, #0]
 800a64a:	069a      	lsls	r2, r3, #26
 800a64c:	d516      	bpl.n	800a67c <HAL_RCC_OscConfig+0x144>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a64e:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 800a650:	4d62      	ldr	r5, [pc, #392]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a652:	2b00      	cmp	r3, #0
 800a654:	f000 811a 	beq.w	800a88c <HAL_RCC_OscConfig+0x354>
      __HAL_RCC_HSI48_ENABLE();
 800a658:	682b      	ldr	r3, [r5, #0]
 800a65a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a65e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800a660:	f7fc fbaa 	bl	8006db8 <HAL_GetTick>
 800a664:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a666:	e005      	b.n	800a674 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a668:	f7fc fba6 	bl	8006db8 <HAL_GetTick>
 800a66c:	1b80      	subs	r0, r0, r6
 800a66e:	2802      	cmp	r0, #2
 800a670:	f200 80e3 	bhi.w	800a83a <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a674:	682b      	ldr	r3, [r5, #0]
 800a676:	049f      	lsls	r7, r3, #18
 800a678:	d5f6      	bpl.n	800a668 <HAL_RCC_OscConfig+0x130>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a67a:	6823      	ldr	r3, [r4, #0]
 800a67c:	0759      	lsls	r1, r3, #29
 800a67e:	f100 80a3 	bmi.w	800a7c8 <HAL_RCC_OscConfig+0x290>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a682:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a684:	b1d0      	cbz	r0, 800a6bc <HAL_RCC_OscConfig+0x184>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a686:	4d55      	ldr	r5, [pc, #340]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
 800a688:	692b      	ldr	r3, [r5, #16]
 800a68a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a68e:	2b18      	cmp	r3, #24
 800a690:	f000 81ae 	beq.w	800a9f0 <HAL_RCC_OscConfig+0x4b8>
        __HAL_RCC_PLL_DISABLE();
 800a694:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a696:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800a698:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a69c:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a69e:	f000 8142 	beq.w	800a926 <HAL_RCC_OscConfig+0x3ee>
        tickstart = HAL_GetTick();
 800a6a2:	f7fc fb89 	bl	8006db8 <HAL_GetTick>
 800a6a6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a6a8:	e005      	b.n	800a6b6 <HAL_RCC_OscConfig+0x17e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a6aa:	f7fc fb85 	bl	8006db8 <HAL_GetTick>
 800a6ae:	1b00      	subs	r0, r0, r4
 800a6b0:	2802      	cmp	r0, #2
 800a6b2:	f200 80c2 	bhi.w	800a83a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a6b6:	682b      	ldr	r3, [r5, #0]
 800a6b8:	019b      	lsls	r3, r3, #6
 800a6ba:	d4f6      	bmi.n	800a6aa <HAL_RCC_OscConfig+0x172>
  return HAL_OK;
 800a6bc:	2000      	movs	r0, #0
}
 800a6be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a6c0:	4a46      	ldr	r2, [pc, #280]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
 800a6c2:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a6c4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a6c6:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800a6ca:	d12d      	bne.n	800a728 <HAL_RCC_OscConfig+0x1f0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a6cc:	4b43      	ldr	r3, [pc, #268]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
 800a6ce:	68e2      	ldr	r2, [r4, #12]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	0759      	lsls	r1, r3, #29
 800a6d4:	d501      	bpl.n	800a6da <HAL_RCC_OscConfig+0x1a2>
 800a6d6:	2a00      	cmp	r2, #0
 800a6d8:	d04e      	beq.n	800a778 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a6da:	4d40      	ldr	r5, [pc, #256]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
 800a6dc:	682b      	ldr	r3, [r5, #0]
 800a6de:	f023 0319 	bic.w	r3, r3, #25
 800a6e2:	4313      	orrs	r3, r2
 800a6e4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a6e6:	f7fc fb67 	bl	8006db8 <HAL_GetTick>
 800a6ea:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a6ec:	e005      	b.n	800a6fa <HAL_RCC_OscConfig+0x1c2>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a6ee:	f7fc fb63 	bl	8006db8 <HAL_GetTick>
 800a6f2:	1b80      	subs	r0, r0, r6
 800a6f4:	2802      	cmp	r0, #2
 800a6f6:	f200 80a0 	bhi.w	800a83a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a6fa:	682b      	ldr	r3, [r5, #0]
 800a6fc:	075b      	lsls	r3, r3, #29
 800a6fe:	d5f6      	bpl.n	800a6ee <HAL_RCC_OscConfig+0x1b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a700:	f7fc fb72 	bl	8006de8 <HAL_GetREVID>
 800a704:	f241 0303 	movw	r3, #4099	; 0x1003
 800a708:	4298      	cmp	r0, r3
 800a70a:	f200 80f7 	bhi.w	800a8fc <HAL_RCC_OscConfig+0x3c4>
 800a70e:	6922      	ldr	r2, [r4, #16]
 800a710:	686b      	ldr	r3, [r5, #4]
 800a712:	2a40      	cmp	r2, #64	; 0x40
 800a714:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a718:	bf0c      	ite	eq
 800a71a:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 800a71e:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 800a722:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a724:	6823      	ldr	r3, [r4, #0]
 800a726:	e741      	b.n	800a5ac <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a728:	2b18      	cmp	r3, #24
 800a72a:	f000 80e3 	beq.w	800a8f4 <HAL_RCC_OscConfig+0x3bc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a72e:	4d2b      	ldr	r5, [pc, #172]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a730:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a732:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a734:	2a00      	cmp	r2, #0
 800a736:	f000 80cc 	beq.w	800a8d2 <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a73a:	f023 0319 	bic.w	r3, r3, #25
 800a73e:	4313      	orrs	r3, r2
 800a740:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a742:	f7fc fb39 	bl	8006db8 <HAL_GetTick>
 800a746:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a748:	e004      	b.n	800a754 <HAL_RCC_OscConfig+0x21c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a74a:	f7fc fb35 	bl	8006db8 <HAL_GetTick>
 800a74e:	1b80      	subs	r0, r0, r6
 800a750:	2802      	cmp	r0, #2
 800a752:	d872      	bhi.n	800a83a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a754:	682b      	ldr	r3, [r5, #0]
 800a756:	075f      	lsls	r7, r3, #29
 800a758:	d5f7      	bpl.n	800a74a <HAL_RCC_OscConfig+0x212>
 800a75a:	e7d1      	b.n	800a700 <HAL_RCC_OscConfig+0x1c8>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a75c:	f001 0103 	and.w	r1, r1, #3
 800a760:	2902      	cmp	r1, #2
 800a762:	f47f aefc 	bne.w	800a55e <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a766:	4a1d      	ldr	r2, [pc, #116]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
 800a768:	6812      	ldr	r2, [r2, #0]
 800a76a:	0392      	lsls	r2, r2, #14
 800a76c:	f57f af1b 	bpl.w	800a5a6 <HAL_RCC_OscConfig+0x6e>
 800a770:	6862      	ldr	r2, [r4, #4]
 800a772:	2a00      	cmp	r2, #0
 800a774:	f47f af17 	bne.w	800a5a6 <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 800a778:	2001      	movs	r0, #1
}
 800a77a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a77c:	f002 0203 	and.w	r2, r2, #3
 800a780:	2a01      	cmp	r2, #1
 800a782:	f47f af20 	bne.w	800a5c6 <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a786:	4b15      	ldr	r3, [pc, #84]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	05da      	lsls	r2, r3, #23
 800a78c:	d502      	bpl.n	800a794 <HAL_RCC_OscConfig+0x25c>
 800a78e:	69e3      	ldr	r3, [r4, #28]
 800a790:	2b80      	cmp	r3, #128	; 0x80
 800a792:	d1f1      	bne.n	800a778 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a794:	f7fc fb28 	bl	8006de8 <HAL_GetREVID>
 800a798:	f241 0303 	movw	r3, #4099	; 0x1003
 800a79c:	4298      	cmp	r0, r3
 800a79e:	f200 80b8 	bhi.w	800a912 <HAL_RCC_OscConfig+0x3da>
 800a7a2:	6a22      	ldr	r2, [r4, #32]
 800a7a4:	2a20      	cmp	r2, #32
 800a7a6:	f000 81a7 	beq.w	800aaf8 <HAL_RCC_OscConfig+0x5c0>
 800a7aa:	490c      	ldr	r1, [pc, #48]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
 800a7ac:	684b      	ldr	r3, [r1, #4]
 800a7ae:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a7b2:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 800a7b6:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a7b8:	6823      	ldr	r3, [r4, #0]
 800a7ba:	e72d      	b.n	800a618 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a7bc:	4a07      	ldr	r2, [pc, #28]	; (800a7dc <HAL_RCC_OscConfig+0x2a4>)
 800a7be:	6813      	ldr	r3, [r2, #0]
 800a7c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a7c4:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a7c6:	e6df      	b.n	800a588 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 800a7c8:	4d05      	ldr	r5, [pc, #20]	; (800a7e0 <HAL_RCC_OscConfig+0x2a8>)
 800a7ca:	682b      	ldr	r3, [r5, #0]
 800a7cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a7d0:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800a7d2:	f7fc faf1 	bl	8006db8 <HAL_GetTick>
 800a7d6:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a7d8:	e009      	b.n	800a7ee <HAL_RCC_OscConfig+0x2b6>
 800a7da:	bf00      	nop
 800a7dc:	58024400 	.word	0x58024400
 800a7e0:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a7e4:	f7fc fae8 	bl	8006db8 <HAL_GetTick>
 800a7e8:	1b80      	subs	r0, r0, r6
 800a7ea:	2864      	cmp	r0, #100	; 0x64
 800a7ec:	d825      	bhi.n	800a83a <HAL_RCC_OscConfig+0x302>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a7ee:	682b      	ldr	r3, [r5, #0]
 800a7f0:	05da      	lsls	r2, r3, #23
 800a7f2:	d5f7      	bpl.n	800a7e4 <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a7f4:	68a3      	ldr	r3, [r4, #8]
 800a7f6:	2b01      	cmp	r3, #1
 800a7f8:	f000 8178 	beq.w	800aaec <HAL_RCC_OscConfig+0x5b4>
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	f000 8153 	beq.w	800aaa8 <HAL_RCC_OscConfig+0x570>
 800a802:	2b05      	cmp	r3, #5
 800a804:	4ba5      	ldr	r3, [pc, #660]	; (800aa9c <HAL_RCC_OscConfig+0x564>)
 800a806:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a808:	f000 817f 	beq.w	800ab0a <HAL_RCC_OscConfig+0x5d2>
 800a80c:	f022 0201 	bic.w	r2, r2, #1
 800a810:	671a      	str	r2, [r3, #112]	; 0x70
 800a812:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a814:	f022 0204 	bic.w	r2, r2, #4
 800a818:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800a81a:	f7fc facd 	bl	8006db8 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a81e:	4e9f      	ldr	r6, [pc, #636]	; (800aa9c <HAL_RCC_OscConfig+0x564>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a820:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800a824:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a826:	e004      	b.n	800a832 <HAL_RCC_OscConfig+0x2fa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a828:	f7fc fac6 	bl	8006db8 <HAL_GetTick>
 800a82c:	1b40      	subs	r0, r0, r5
 800a82e:	42b8      	cmp	r0, r7
 800a830:	d803      	bhi.n	800a83a <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a832:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800a834:	079b      	lsls	r3, r3, #30
 800a836:	d5f7      	bpl.n	800a828 <HAL_RCC_OscConfig+0x2f0>
 800a838:	e723      	b.n	800a682 <HAL_RCC_OscConfig+0x14a>
            return HAL_TIMEOUT;
 800a83a:	2003      	movs	r0, #3
}
 800a83c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a83e:	4d97      	ldr	r5, [pc, #604]	; (800aa9c <HAL_RCC_OscConfig+0x564>)
 800a840:	682b      	ldr	r3, [r5, #0]
 800a842:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a846:	602b      	str	r3, [r5, #0]
 800a848:	682b      	ldr	r3, [r5, #0]
 800a84a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a84e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a850:	f7fc fab2 	bl	8006db8 <HAL_GetTick>
 800a854:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a856:	e004      	b.n	800a862 <HAL_RCC_OscConfig+0x32a>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a858:	f7fc faae 	bl	8006db8 <HAL_GetTick>
 800a85c:	1b80      	subs	r0, r0, r6
 800a85e:	2864      	cmp	r0, #100	; 0x64
 800a860:	d8eb      	bhi.n	800a83a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a862:	682b      	ldr	r3, [r5, #0]
 800a864:	039f      	lsls	r7, r3, #14
 800a866:	d4f7      	bmi.n	800a858 <HAL_RCC_OscConfig+0x320>
 800a868:	e69c      	b.n	800a5a4 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 800a86a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a86c:	f023 0301 	bic.w	r3, r3, #1
 800a870:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800a872:	f7fc faa1 	bl	8006db8 <HAL_GetTick>
 800a876:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a878:	e004      	b.n	800a884 <HAL_RCC_OscConfig+0x34c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a87a:	f7fc fa9d 	bl	8006db8 <HAL_GetTick>
 800a87e:	1b80      	subs	r0, r0, r6
 800a880:	2802      	cmp	r0, #2
 800a882:	d8da      	bhi.n	800a83a <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a884:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a886:	0799      	lsls	r1, r3, #30
 800a888:	d4f7      	bmi.n	800a87a <HAL_RCC_OscConfig+0x342>
 800a88a:	e6dd      	b.n	800a648 <HAL_RCC_OscConfig+0x110>
      __HAL_RCC_HSI48_DISABLE();
 800a88c:	682b      	ldr	r3, [r5, #0]
 800a88e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a892:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800a894:	f7fc fa90 	bl	8006db8 <HAL_GetTick>
 800a898:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a89a:	e004      	b.n	800a8a6 <HAL_RCC_OscConfig+0x36e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a89c:	f7fc fa8c 	bl	8006db8 <HAL_GetTick>
 800a8a0:	1b80      	subs	r0, r0, r6
 800a8a2:	2802      	cmp	r0, #2
 800a8a4:	d8c9      	bhi.n	800a83a <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a8a6:	682b      	ldr	r3, [r5, #0]
 800a8a8:	0498      	lsls	r0, r3, #18
 800a8aa:	d4f7      	bmi.n	800a89c <HAL_RCC_OscConfig+0x364>
 800a8ac:	e6e5      	b.n	800a67a <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_CSI_DISABLE();
 800a8ae:	682b      	ldr	r3, [r5, #0]
 800a8b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a8b4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a8b6:	f7fc fa7f 	bl	8006db8 <HAL_GetTick>
 800a8ba:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a8bc:	e004      	b.n	800a8c8 <HAL_RCC_OscConfig+0x390>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a8be:	f7fc fa7b 	bl	8006db8 <HAL_GetTick>
 800a8c2:	1b80      	subs	r0, r0, r6
 800a8c4:	2802      	cmp	r0, #2
 800a8c6:	d8b8      	bhi.n	800a83a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a8c8:	682b      	ldr	r3, [r5, #0]
 800a8ca:	05df      	lsls	r7, r3, #23
 800a8cc:	d4f7      	bmi.n	800a8be <HAL_RCC_OscConfig+0x386>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a8ce:	6823      	ldr	r3, [r4, #0]
 800a8d0:	e6a2      	b.n	800a618 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 800a8d2:	f023 0301 	bic.w	r3, r3, #1
 800a8d6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a8d8:	f7fc fa6e 	bl	8006db8 <HAL_GetTick>
 800a8dc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a8de:	e004      	b.n	800a8ea <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a8e0:	f7fc fa6a 	bl	8006db8 <HAL_GetTick>
 800a8e4:	1b80      	subs	r0, r0, r6
 800a8e6:	2802      	cmp	r0, #2
 800a8e8:	d8a7      	bhi.n	800a83a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a8ea:	682b      	ldr	r3, [r5, #0]
 800a8ec:	0758      	lsls	r0, r3, #29
 800a8ee:	d4f7      	bmi.n	800a8e0 <HAL_RCC_OscConfig+0x3a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a8f0:	6823      	ldr	r3, [r4, #0]
 800a8f2:	e65b      	b.n	800a5ac <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a8f4:	0790      	lsls	r0, r2, #30
 800a8f6:	f47f af1a 	bne.w	800a72e <HAL_RCC_OscConfig+0x1f6>
 800a8fa:	e6e7      	b.n	800a6cc <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a8fc:	686b      	ldr	r3, [r5, #4]
 800a8fe:	6922      	ldr	r2, [r4, #16]
 800a900:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a904:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a908:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a90a:	6823      	ldr	r3, [r4, #0]
 800a90c:	e64e      	b.n	800a5ac <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 800a90e:	2001      	movs	r0, #1
}
 800a910:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a912:	4a62      	ldr	r2, [pc, #392]	; (800aa9c <HAL_RCC_OscConfig+0x564>)
 800a914:	6a21      	ldr	r1, [r4, #32]
 800a916:	68d3      	ldr	r3, [r2, #12]
 800a918:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800a91c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800a920:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a922:	6823      	ldr	r3, [r4, #0]
 800a924:	e678      	b.n	800a618 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 800a926:	f7fc fa47 	bl	8006db8 <HAL_GetTick>
 800a92a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a92c:	e004      	b.n	800a938 <HAL_RCC_OscConfig+0x400>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a92e:	f7fc fa43 	bl	8006db8 <HAL_GetTick>
 800a932:	1b80      	subs	r0, r0, r6
 800a934:	2802      	cmp	r0, #2
 800a936:	d880      	bhi.n	800a83a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a938:	682b      	ldr	r3, [r5, #0]
 800a93a:	0199      	lsls	r1, r3, #6
 800a93c:	d4f7      	bmi.n	800a92e <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a93e:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800a940:	4b57      	ldr	r3, [pc, #348]	; (800aaa0 <HAL_RCC_OscConfig+0x568>)
 800a942:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800a944:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a946:	4957      	ldr	r1, [pc, #348]	; (800aaa4 <HAL_RCC_OscConfig+0x56c>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a948:	4e54      	ldr	r6, [pc, #336]	; (800aa9c <HAL_RCC_OscConfig+0x564>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a94a:	4313      	orrs	r3, r2
 800a94c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a94e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800a952:	62ab      	str	r3, [r5, #40]	; 0x28
 800a954:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 800a958:	3b01      	subs	r3, #1
 800a95a:	3a01      	subs	r2, #1
 800a95c:	025b      	lsls	r3, r3, #9
 800a95e:	0412      	lsls	r2, r2, #16
 800a960:	b29b      	uxth	r3, r3
 800a962:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800a966:	4313      	orrs	r3, r2
 800a968:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800a96a:	3a01      	subs	r2, #1
 800a96c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a970:	4313      	orrs	r3, r2
 800a972:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800a974:	3a01      	subs	r2, #1
 800a976:	0612      	lsls	r2, r2, #24
 800a978:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800a97c:	4313      	orrs	r3, r2
 800a97e:	632b      	str	r3, [r5, #48]	; 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800a980:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a982:	f023 0301 	bic.w	r3, r3, #1
 800a986:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a988:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800a98a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800a98c:	4011      	ands	r1, r2
 800a98e:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800a992:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a994:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a996:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800a998:	f023 030c 	bic.w	r3, r3, #12
 800a99c:	4313      	orrs	r3, r2
 800a99e:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a9a0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a9a2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800a9a4:	f023 0302 	bic.w	r3, r3, #2
 800a9a8:	4313      	orrs	r3, r2
 800a9aa:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a9ac:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a9ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a9b2:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9b4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a9b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a9ba:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a9bc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a9be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a9c2:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800a9c4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a9c6:	f043 0301 	orr.w	r3, r3, #1
 800a9ca:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 800a9cc:	682b      	ldr	r3, [r5, #0]
 800a9ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a9d2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a9d4:	f7fc f9f0 	bl	8006db8 <HAL_GetTick>
 800a9d8:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a9da:	e005      	b.n	800a9e8 <HAL_RCC_OscConfig+0x4b0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9dc:	f7fc f9ec 	bl	8006db8 <HAL_GetTick>
 800a9e0:	1b00      	subs	r0, r0, r4
 800a9e2:	2802      	cmp	r0, #2
 800a9e4:	f63f af29 	bhi.w	800a83a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a9e8:	6833      	ldr	r3, [r6, #0]
 800a9ea:	019a      	lsls	r2, r3, #6
 800a9ec:	d5f6      	bpl.n	800a9dc <HAL_RCC_OscConfig+0x4a4>
 800a9ee:	e665      	b.n	800a6bc <HAL_RCC_OscConfig+0x184>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a9f0:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a9f2:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a9f4:	6b2e      	ldr	r6, [r5, #48]	; 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a9f6:	f43f ae62 	beq.w	800a6be <HAL_RCC_OscConfig+0x186>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a9fa:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a9fe:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800aa00:	428b      	cmp	r3, r1
 800aa02:	f47f aeb9 	bne.w	800a778 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aa06:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa0a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	f47f aeb3 	bne.w	800a778 <HAL_RCC_OscConfig+0x240>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aa12:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800aa14:	f3c6 0208 	ubfx	r2, r6, #0, #9
 800aa18:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aa1a:	429a      	cmp	r2, r3
 800aa1c:	f47f aeac 	bne.w	800a778 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aa20:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aa22:	f3c6 2246 	ubfx	r2, r6, #9, #7
 800aa26:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aa28:	429a      	cmp	r2, r3
 800aa2a:	f47f aea5 	bne.w	800a778 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aa2e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800aa30:	f3c6 4206 	ubfx	r2, r6, #16, #7
 800aa34:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aa36:	429a      	cmp	r2, r3
 800aa38:	f47f ae9e 	bne.w	800a778 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800aa3c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800aa3e:	f3c6 6606 	ubfx	r6, r6, #24, #7
 800aa42:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aa44:	429e      	cmp	r6, r3
 800aa46:	f47f ae97 	bne.w	800a778 <HAL_RCC_OscConfig+0x240>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800aa4a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800aa4c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800aa4e:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800aa52:	429a      	cmp	r2, r3
 800aa54:	f43f ae32 	beq.w	800a6bc <HAL_RCC_OscConfig+0x184>
          __HAL_RCC_PLLFRACN_DISABLE();
 800aa58:	4a10      	ldr	r2, [pc, #64]	; (800aa9c <HAL_RCC_OscConfig+0x564>)
 800aa5a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800aa5c:	f023 0301 	bic.w	r3, r3, #1
 800aa60:	62d3      	str	r3, [r2, #44]	; 0x2c
          tickstart = HAL_GetTick();
 800aa62:	f7fc f9a9 	bl	8006db8 <HAL_GetTick>
 800aa66:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800aa68:	f7fc f9a6 	bl	8006db8 <HAL_GetTick>
 800aa6c:	42a8      	cmp	r0, r5
 800aa6e:	d0fb      	beq.n	800aa68 <HAL_RCC_OscConfig+0x530>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800aa70:	4a0a      	ldr	r2, [pc, #40]	; (800aa9c <HAL_RCC_OscConfig+0x564>)
  return HAL_OK;
 800aa72:	2000      	movs	r0, #0
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800aa74:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800aa76:	4b0b      	ldr	r3, [pc, #44]	; (800aaa4 <HAL_RCC_OscConfig+0x56c>)
 800aa78:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800aa7a:	4023      	ands	r3, r4
 800aa7c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800aa80:	6353      	str	r3, [r2, #52]	; 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 800aa82:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800aa84:	f043 0301 	orr.w	r3, r3, #1
 800aa88:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800aa8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aa8c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800aa90:	601a      	str	r2, [r3, #0]
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800aa98:	601a      	str	r2, [r3, #0]
 800aa9a:	e575      	b.n	800a588 <HAL_RCC_OscConfig+0x50>
 800aa9c:	58024400 	.word	0x58024400
 800aaa0:	fffffc0c 	.word	0xfffffc0c
 800aaa4:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aaa8:	4d1c      	ldr	r5, [pc, #112]	; (800ab1c <HAL_RCC_OscConfig+0x5e4>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aaaa:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aaae:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800aab0:	f023 0301 	bic.w	r3, r3, #1
 800aab4:	672b      	str	r3, [r5, #112]	; 0x70
 800aab6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800aab8:	f023 0304 	bic.w	r3, r3, #4
 800aabc:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800aabe:	f7fc f97b 	bl	8006db8 <HAL_GetTick>
 800aac2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800aac4:	e005      	b.n	800aad2 <HAL_RCC_OscConfig+0x59a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aac6:	f7fc f977 	bl	8006db8 <HAL_GetTick>
 800aaca:	1b80      	subs	r0, r0, r6
 800aacc:	42b8      	cmp	r0, r7
 800aace:	f63f aeb4 	bhi.w	800a83a <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800aad2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800aad4:	0798      	lsls	r0, r3, #30
 800aad6:	d4f6      	bmi.n	800aac6 <HAL_RCC_OscConfig+0x58e>
 800aad8:	e5d3      	b.n	800a682 <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aada:	68eb      	ldr	r3, [r5, #12]
 800aadc:	6a22      	ldr	r2, [r4, #32]
 800aade:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800aae2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800aae6:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aae8:	6823      	ldr	r3, [r4, #0]
 800aaea:	e595      	b.n	800a618 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aaec:	4a0b      	ldr	r2, [pc, #44]	; (800ab1c <HAL_RCC_OscConfig+0x5e4>)
 800aaee:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800aaf0:	f043 0301 	orr.w	r3, r3, #1
 800aaf4:	6713      	str	r3, [r2, #112]	; 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800aaf6:	e690      	b.n	800a81a <HAL_RCC_OscConfig+0x2e2>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aaf8:	4a08      	ldr	r2, [pc, #32]	; (800ab1c <HAL_RCC_OscConfig+0x5e4>)
 800aafa:	6853      	ldr	r3, [r2, #4]
 800aafc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800ab00:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab04:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ab06:	6823      	ldr	r3, [r4, #0]
 800ab08:	e586      	b.n	800a618 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ab0a:	f042 0204 	orr.w	r2, r2, #4
 800ab0e:	671a      	str	r2, [r3, #112]	; 0x70
 800ab10:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800ab12:	f042 0201 	orr.w	r2, r2, #1
 800ab16:	671a      	str	r2, [r3, #112]	; 0x70
 800ab18:	e67f      	b.n	800a81a <HAL_RCC_OscConfig+0x2e2>
 800ab1a:	bf00      	nop
 800ab1c:	58024400 	.word	0x58024400

0800ab20 <HAL_RCC_MCOConfig>:
{
 800ab20:	b570      	push	{r4, r5, r6, lr}
    MCO1_CLK_ENABLE();
 800ab22:	4e25      	ldr	r6, [pc, #148]	; (800abb8 <HAL_RCC_MCOConfig+0x98>)
{
 800ab24:	b088      	sub	sp, #32
 800ab26:	460d      	mov	r5, r1
 800ab28:	4614      	mov	r4, r2
    MCO1_CLK_ENABLE();
 800ab2a:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
  if (RCC_MCOx == RCC_MCO1)
 800ab2e:	b9f8      	cbnz	r0, 800ab70 <HAL_RCC_MCOConfig+0x50>
    MCO1_CLK_ENABLE();
 800ab30:	f043 0301 	orr.w	r3, r3, #1
    GPIO_InitStruct.Pin = MCO1_PIN;
 800ab34:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800ab38:	a902      	add	r1, sp, #8
    MCO1_CLK_ENABLE();
 800ab3a:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800ab3e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800ab42:	9006      	str	r0, [sp, #24]
    MCO1_CLK_ENABLE();
 800ab44:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800ab48:	481c      	ldr	r0, [pc, #112]	; (800abbc <HAL_RCC_MCOConfig+0x9c>)
    MCO1_CLK_ENABLE();
 800ab4a:	9300      	str	r3, [sp, #0]
 800ab4c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 800ab4e:	2302      	movs	r3, #2
 800ab50:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ab54:	2200      	movs	r2, #0
 800ab56:	2303      	movs	r3, #3
 800ab58:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800ab5c:	f7ff f9ca 	bl	8009ef4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800ab60:	6932      	ldr	r2, [r6, #16]
 800ab62:	f022 72fe 	bic.w	r2, r2, #33292288	; 0x1fc0000
 800ab66:	432a      	orrs	r2, r5
 800ab68:	4322      	orrs	r2, r4
 800ab6a:	6132      	str	r2, [r6, #16]
}
 800ab6c:	b008      	add	sp, #32
 800ab6e:	bd70      	pop	{r4, r5, r6, pc}
    MCO2_CLK_ENABLE();
 800ab70:	f043 0304 	orr.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 800ab74:	f44f 7200 	mov.w	r2, #512	; 0x200
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800ab78:	4811      	ldr	r0, [pc, #68]	; (800abc0 <HAL_RCC_MCOConfig+0xa0>)
    MCO2_CLK_ENABLE();
 800ab7a:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800ab7e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 800ab82:	f003 0304 	and.w	r3, r3, #4
 800ab86:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800ab88:	2302      	movs	r3, #2
    MCO2_CLK_ENABLE();
 800ab8a:	9901      	ldr	r1, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800ab8c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = MCO2_PIN;
 800ab8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ab92:	2200      	movs	r2, #0
 800ab94:	2303      	movs	r3, #3
 800ab96:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800ab9e:	f7ff f9a9 	bl	8009ef4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800aba2:	6933      	ldr	r3, [r6, #16]
 800aba4:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800aba8:	ea43 0105 	orr.w	r1, r3, r5
 800abac:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 800abb0:	6131      	str	r1, [r6, #16]
}
 800abb2:	b008      	add	sp, #32
 800abb4:	bd70      	pop	{r4, r5, r6, pc}
 800abb6:	bf00      	nop
 800abb8:	58024400 	.word	0x58024400
 800abbc:	58020000 	.word	0x58020000
 800abc0:	58020800 	.word	0x58020800

0800abc4 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800abc4:	4a47      	ldr	r2, [pc, #284]	; (800ace4 <HAL_RCC_GetSysClockFreq+0x120>)
 800abc6:	6913      	ldr	r3, [r2, #16]
 800abc8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800abcc:	2b10      	cmp	r3, #16
 800abce:	d004      	beq.n	800abda <HAL_RCC_GetSysClockFreq+0x16>
 800abd0:	2b18      	cmp	r3, #24
 800abd2:	d00d      	beq.n	800abf0 <HAL_RCC_GetSysClockFreq+0x2c>
 800abd4:	b11b      	cbz	r3, 800abde <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 800abd6:	4844      	ldr	r0, [pc, #272]	; (800ace8 <HAL_RCC_GetSysClockFreq+0x124>)
 800abd8:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800abda:	4844      	ldr	r0, [pc, #272]	; (800acec <HAL_RCC_GetSysClockFreq+0x128>)
 800abdc:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800abde:	6813      	ldr	r3, [r2, #0]
 800abe0:	0699      	lsls	r1, r3, #26
 800abe2:	d54a      	bpl.n	800ac7a <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abe4:	6813      	ldr	r3, [r2, #0]
 800abe6:	4842      	ldr	r0, [pc, #264]	; (800acf0 <HAL_RCC_GetSysClockFreq+0x12c>)
 800abe8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800abec:	40d8      	lsrs	r0, r3
 800abee:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800abf0:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 800abf2:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800abf4:	6a94      	ldr	r4, [r2, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800abf6:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
      if (pllm != 0U)
 800abf8:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800abfc:	6b51      	ldr	r1, [r2, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800abfe:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800ac02:	d038      	beq.n	800ac76 <HAL_RCC_GetSysClockFreq+0xb2>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ac04:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800ac08:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ac0c:	f003 0303 	and.w	r3, r3, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ac10:	fb05 f101 	mul.w	r1, r5, r1
 800ac14:	2b01      	cmp	r3, #1
 800ac16:	ee07 1a90 	vmov	s15, r1
 800ac1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
        switch (pllsource)
 800ac1e:	d002      	beq.n	800ac26 <HAL_RCC_GetSysClockFreq+0x62>
 800ac20:	2b02      	cmp	r3, #2
 800ac22:	d02c      	beq.n	800ac7e <HAL_RCC_GetSysClockFreq+0xba>
 800ac24:	b393      	cbz	r3, 800ac8c <HAL_RCC_GetSysClockFreq+0xc8>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ac26:	ee07 0a90 	vmov	s15, r0
 800ac2a:	eddf 6a32 	vldr	s13, [pc, #200]	; 800acf4 <HAL_RCC_GetSysClockFreq+0x130>
 800ac2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac32:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800ac34:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800ac38:	eddf 5a2f 	vldr	s11, [pc, #188]	; 800acf8 <HAL_RCC_GetSysClockFreq+0x134>
 800ac3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac40:	ee06 3a90 	vmov	s13, r3
 800ac44:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800ac48:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800ac4c:	ee76 6a85 	vadd.f32	s13, s13, s10
 800ac50:	eee7 6a25 	vfma.f32	s13, s14, s11
 800ac54:	ee66 6a26 	vmul.f32	s13, s12, s13
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800ac58:	4b22      	ldr	r3, [pc, #136]	; (800ace4 <HAL_RCC_GetSysClockFreq+0x120>)
 800ac5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac5c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800ac60:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800ac62:	ee07 3a90 	vmov	s15, r3
 800ac66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ac6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac72:	ee17 0a90 	vmov	r0, s15
}
 800ac76:	bc30      	pop	{r4, r5}
 800ac78:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 800ac7a:	481d      	ldr	r0, [pc, #116]	; (800acf0 <HAL_RCC_GetSysClockFreq+0x12c>)
}
 800ac7c:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ac7e:	ee07 0a90 	vmov	s15, r0
 800ac82:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800acfc <HAL_RCC_GetSysClockFreq+0x138>
 800ac86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac8a:	e7d2      	b.n	800ac32 <HAL_RCC_GetSysClockFreq+0x6e>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ac8c:	6813      	ldr	r3, [r2, #0]
 800ac8e:	069b      	lsls	r3, r3, #26
 800ac90:	d520      	bpl.n	800acd4 <HAL_RCC_GetSysClockFreq+0x110>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac92:	6814      	ldr	r4, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ac94:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac98:	4915      	ldr	r1, [pc, #84]	; (800acf0 <HAL_RCC_GetSysClockFreq+0x12c>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ac9a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800ac9e:	6b13      	ldr	r3, [r2, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aca0:	f3c4 04c1 	ubfx	r4, r4, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aca4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aca8:	ed9f 5a13 	vldr	s10, [pc, #76]	; 800acf8 <HAL_RCC_GetSysClockFreq+0x134>
 800acac:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800acb0:	40e1      	lsrs	r1, r4
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800acb2:	ee06 3a90 	vmov	s13, r3
 800acb6:	ee05 1a90 	vmov	s11, r1
 800acba:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800acbe:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800acc2:	ee76 6a86 	vadd.f32	s13, s13, s12
 800acc6:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800acca:	eee7 6a05 	vfma.f32	s13, s14, s10
 800acce:	ee66 6a26 	vmul.f32	s13, s12, s13
 800acd2:	e7c1      	b.n	800ac58 <HAL_RCC_GetSysClockFreq+0x94>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800acd4:	ee07 0a90 	vmov	s15, r0
 800acd8:	eddf 6a09 	vldr	s13, [pc, #36]	; 800ad00 <HAL_RCC_GetSysClockFreq+0x13c>
 800acdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ace0:	e7a7      	b.n	800ac32 <HAL_RCC_GetSysClockFreq+0x6e>
 800ace2:	bf00      	nop
 800ace4:	58024400 	.word	0x58024400
 800ace8:	003d0900 	.word	0x003d0900
 800acec:	017d7840 	.word	0x017d7840
 800acf0:	03d09000 	.word	0x03d09000
 800acf4:	4a742400 	.word	0x4a742400
 800acf8:	39000000 	.word	0x39000000
 800acfc:	4bbebc20 	.word	0x4bbebc20
 800ad00:	4c742400 	.word	0x4c742400

0800ad04 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800ad04:	2800      	cmp	r0, #0
 800ad06:	f000 810c 	beq.w	800af22 <HAL_RCC_ClockConfig+0x21e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ad0a:	4a8c      	ldr	r2, [pc, #560]	; (800af3c <HAL_RCC_ClockConfig+0x238>)
 800ad0c:	6813      	ldr	r3, [r2, #0]
 800ad0e:	f003 030f 	and.w	r3, r3, #15
 800ad12:	428b      	cmp	r3, r1
{
 800ad14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad18:	4604      	mov	r4, r0
 800ad1a:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ad1c:	d20c      	bcs.n	800ad38 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad1e:	6813      	ldr	r3, [r2, #0]
 800ad20:	f023 030f 	bic.w	r3, r3, #15
 800ad24:	430b      	orrs	r3, r1
 800ad26:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad28:	6813      	ldr	r3, [r2, #0]
 800ad2a:	f003 030f 	and.w	r3, r3, #15
 800ad2e:	428b      	cmp	r3, r1
 800ad30:	d002      	beq.n	800ad38 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800ad32:	2001      	movs	r0, #1
}
 800ad34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ad38:	6823      	ldr	r3, [r4, #0]
 800ad3a:	075f      	lsls	r7, r3, #29
 800ad3c:	d50b      	bpl.n	800ad56 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ad3e:	4980      	ldr	r1, [pc, #512]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
 800ad40:	6920      	ldr	r0, [r4, #16]
 800ad42:	698a      	ldr	r2, [r1, #24]
 800ad44:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800ad48:	4290      	cmp	r0, r2
 800ad4a:	d904      	bls.n	800ad56 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ad4c:	698a      	ldr	r2, [r1, #24]
 800ad4e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ad52:	4302      	orrs	r2, r0
 800ad54:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad56:	071e      	lsls	r6, r3, #28
 800ad58:	d50b      	bpl.n	800ad72 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ad5a:	4979      	ldr	r1, [pc, #484]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
 800ad5c:	6960      	ldr	r0, [r4, #20]
 800ad5e:	69ca      	ldr	r2, [r1, #28]
 800ad60:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800ad64:	4290      	cmp	r0, r2
 800ad66:	d904      	bls.n	800ad72 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ad68:	69ca      	ldr	r2, [r1, #28]
 800ad6a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ad6e:	4302      	orrs	r2, r0
 800ad70:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad72:	06d8      	lsls	r0, r3, #27
 800ad74:	d50b      	bpl.n	800ad8e <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ad76:	4972      	ldr	r1, [pc, #456]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
 800ad78:	69a0      	ldr	r0, [r4, #24]
 800ad7a:	69ca      	ldr	r2, [r1, #28]
 800ad7c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800ad80:	4290      	cmp	r0, r2
 800ad82:	d904      	bls.n	800ad8e <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ad84:	69ca      	ldr	r2, [r1, #28]
 800ad86:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800ad8a:	4302      	orrs	r2, r0
 800ad8c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ad8e:	0699      	lsls	r1, r3, #26
 800ad90:	d50b      	bpl.n	800adaa <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ad92:	496b      	ldr	r1, [pc, #428]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
 800ad94:	69e0      	ldr	r0, [r4, #28]
 800ad96:	6a0a      	ldr	r2, [r1, #32]
 800ad98:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800ad9c:	4290      	cmp	r0, r2
 800ad9e:	d904      	bls.n	800adaa <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ada0:	6a0a      	ldr	r2, [r1, #32]
 800ada2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ada6:	4302      	orrs	r2, r0
 800ada8:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800adaa:	079a      	lsls	r2, r3, #30
 800adac:	f140 80ab 	bpl.w	800af06 <HAL_RCC_ClockConfig+0x202>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800adb0:	4863      	ldr	r0, [pc, #396]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
 800adb2:	68e1      	ldr	r1, [r4, #12]
 800adb4:	6982      	ldr	r2, [r0, #24]
 800adb6:	f002 020f 	and.w	r2, r2, #15
 800adba:	4291      	cmp	r1, r2
 800adbc:	d904      	bls.n	800adc8 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800adbe:	6982      	ldr	r2, [r0, #24]
 800adc0:	f022 020f 	bic.w	r2, r2, #15
 800adc4:	430a      	orrs	r2, r1
 800adc6:	6182      	str	r2, [r0, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800adc8:	07d8      	lsls	r0, r3, #31
 800adca:	d530      	bpl.n	800ae2e <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800adcc:	4a5c      	ldr	r2, [pc, #368]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
 800adce:	68a1      	ldr	r1, [r4, #8]
 800add0:	6993      	ldr	r3, [r2, #24]
 800add2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800add6:	430b      	orrs	r3, r1
 800add8:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800adda:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800addc:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800adde:	2902      	cmp	r1, #2
 800ade0:	f000 80a1 	beq.w	800af26 <HAL_RCC_ClockConfig+0x222>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ade4:	2903      	cmp	r1, #3
 800ade6:	f000 8098 	beq.w	800af1a <HAL_RCC_ClockConfig+0x216>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800adea:	2901      	cmp	r1, #1
 800adec:	f000 80a1 	beq.w	800af32 <HAL_RCC_ClockConfig+0x22e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800adf0:	0758      	lsls	r0, r3, #29
 800adf2:	d59e      	bpl.n	800ad32 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800adf4:	4e52      	ldr	r6, [pc, #328]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800adf6:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800adfa:	6933      	ldr	r3, [r6, #16]
 800adfc:	f023 0307 	bic.w	r3, r3, #7
 800ae00:	430b      	orrs	r3, r1
 800ae02:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 800ae04:	f7fb ffd8 	bl	8006db8 <HAL_GetTick>
 800ae08:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae0a:	e005      	b.n	800ae18 <HAL_RCC_ClockConfig+0x114>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae0c:	f7fb ffd4 	bl	8006db8 <HAL_GetTick>
 800ae10:	1bc0      	subs	r0, r0, r7
 800ae12:	4540      	cmp	r0, r8
 800ae14:	f200 808b 	bhi.w	800af2e <HAL_RCC_ClockConfig+0x22a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae18:	6933      	ldr	r3, [r6, #16]
 800ae1a:	6862      	ldr	r2, [r4, #4]
 800ae1c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ae20:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800ae24:	d1f2      	bne.n	800ae0c <HAL_RCC_ClockConfig+0x108>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ae26:	6823      	ldr	r3, [r4, #0]
 800ae28:	0799      	lsls	r1, r3, #30
 800ae2a:	d506      	bpl.n	800ae3a <HAL_RCC_ClockConfig+0x136>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ae2c:	68e1      	ldr	r1, [r4, #12]
 800ae2e:	4844      	ldr	r0, [pc, #272]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
 800ae30:	6982      	ldr	r2, [r0, #24]
 800ae32:	f002 020f 	and.w	r2, r2, #15
 800ae36:	428a      	cmp	r2, r1
 800ae38:	d869      	bhi.n	800af0e <HAL_RCC_ClockConfig+0x20a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ae3a:	4940      	ldr	r1, [pc, #256]	; (800af3c <HAL_RCC_ClockConfig+0x238>)
 800ae3c:	680a      	ldr	r2, [r1, #0]
 800ae3e:	f002 020f 	and.w	r2, r2, #15
 800ae42:	42aa      	cmp	r2, r5
 800ae44:	d90a      	bls.n	800ae5c <HAL_RCC_ClockConfig+0x158>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae46:	680a      	ldr	r2, [r1, #0]
 800ae48:	f022 020f 	bic.w	r2, r2, #15
 800ae4c:	432a      	orrs	r2, r5
 800ae4e:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ae50:	680a      	ldr	r2, [r1, #0]
 800ae52:	f002 020f 	and.w	r2, r2, #15
 800ae56:	42aa      	cmp	r2, r5
 800ae58:	f47f af6b 	bne.w	800ad32 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ae5c:	075a      	lsls	r2, r3, #29
 800ae5e:	d50b      	bpl.n	800ae78 <HAL_RCC_ClockConfig+0x174>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ae60:	4937      	ldr	r1, [pc, #220]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
 800ae62:	6920      	ldr	r0, [r4, #16]
 800ae64:	698a      	ldr	r2, [r1, #24]
 800ae66:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800ae6a:	4290      	cmp	r0, r2
 800ae6c:	d204      	bcs.n	800ae78 <HAL_RCC_ClockConfig+0x174>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ae6e:	698a      	ldr	r2, [r1, #24]
 800ae70:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ae74:	4302      	orrs	r2, r0
 800ae76:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae78:	071f      	lsls	r7, r3, #28
 800ae7a:	d50b      	bpl.n	800ae94 <HAL_RCC_ClockConfig+0x190>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ae7c:	4930      	ldr	r1, [pc, #192]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
 800ae7e:	6960      	ldr	r0, [r4, #20]
 800ae80:	69ca      	ldr	r2, [r1, #28]
 800ae82:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800ae86:	4290      	cmp	r0, r2
 800ae88:	d204      	bcs.n	800ae94 <HAL_RCC_ClockConfig+0x190>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ae8a:	69ca      	ldr	r2, [r1, #28]
 800ae8c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ae90:	4302      	orrs	r2, r0
 800ae92:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ae94:	06de      	lsls	r6, r3, #27
 800ae96:	d50b      	bpl.n	800aeb0 <HAL_RCC_ClockConfig+0x1ac>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ae98:	4929      	ldr	r1, [pc, #164]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
 800ae9a:	69a0      	ldr	r0, [r4, #24]
 800ae9c:	69ca      	ldr	r2, [r1, #28]
 800ae9e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800aea2:	4290      	cmp	r0, r2
 800aea4:	d204      	bcs.n	800aeb0 <HAL_RCC_ClockConfig+0x1ac>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800aea6:	69ca      	ldr	r2, [r1, #28]
 800aea8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800aeac:	4302      	orrs	r2, r0
 800aeae:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800aeb0:	069d      	lsls	r5, r3, #26
 800aeb2:	d50b      	bpl.n	800aecc <HAL_RCC_ClockConfig+0x1c8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800aeb4:	4a22      	ldr	r2, [pc, #136]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
 800aeb6:	69e1      	ldr	r1, [r4, #28]
 800aeb8:	6a13      	ldr	r3, [r2, #32]
 800aeba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800aebe:	4299      	cmp	r1, r3
 800aec0:	d204      	bcs.n	800aecc <HAL_RCC_ClockConfig+0x1c8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800aec2:	6a13      	ldr	r3, [r2, #32]
 800aec4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aec8:	430b      	orrs	r3, r1
 800aeca:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800aecc:	f7ff fe7a 	bl	800abc4 <HAL_RCC_GetSysClockFreq>
 800aed0:	4a1b      	ldr	r2, [pc, #108]	; (800af40 <HAL_RCC_ClockConfig+0x23c>)
 800aed2:	4603      	mov	r3, r0
 800aed4:	481b      	ldr	r0, [pc, #108]	; (800af44 <HAL_RCC_ClockConfig+0x240>)
 800aed6:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800aed8:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800aeda:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 800aede:	4d1a      	ldr	r5, [pc, #104]	; (800af48 <HAL_RCC_ClockConfig+0x244>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800aee0:	f002 020f 	and.w	r2, r2, #15
 800aee4:	4c19      	ldr	r4, [pc, #100]	; (800af4c <HAL_RCC_ClockConfig+0x248>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800aee6:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800aee8:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800aeea:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 800aeee:	4818      	ldr	r0, [pc, #96]	; (800af50 <HAL_RCC_ClockConfig+0x24c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800aef0:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800aef4:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 800aef6:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 800aef8:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800aefa:	40d3      	lsrs	r3, r2
 800aefc:	6023      	str	r3, [r4, #0]
}
 800aefe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 800af02:	f7fb bef7 	b.w	8006cf4 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800af06:	07da      	lsls	r2, r3, #31
 800af08:	f53f af60 	bmi.w	800adcc <HAL_RCC_ClockConfig+0xc8>
 800af0c:	e795      	b.n	800ae3a <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800af0e:	6982      	ldr	r2, [r0, #24]
 800af10:	f022 020f 	bic.w	r2, r2, #15
 800af14:	4311      	orrs	r1, r2
 800af16:	6181      	str	r1, [r0, #24]
 800af18:	e78f      	b.n	800ae3a <HAL_RCC_ClockConfig+0x136>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800af1a:	019f      	lsls	r7, r3, #6
 800af1c:	f53f af6a 	bmi.w	800adf4 <HAL_RCC_ClockConfig+0xf0>
 800af20:	e707      	b.n	800ad32 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800af22:	2001      	movs	r0, #1
}
 800af24:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800af26:	039b      	lsls	r3, r3, #14
 800af28:	f53f af64 	bmi.w	800adf4 <HAL_RCC_ClockConfig+0xf0>
 800af2c:	e701      	b.n	800ad32 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 800af2e:	2003      	movs	r0, #3
 800af30:	e700      	b.n	800ad34 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800af32:	05de      	lsls	r6, r3, #23
 800af34:	f53f af5e 	bmi.w	800adf4 <HAL_RCC_ClockConfig+0xf0>
 800af38:	e6fb      	b.n	800ad32 <HAL_RCC_ClockConfig+0x2e>
 800af3a:	bf00      	nop
 800af3c:	52002000 	.word	0x52002000
 800af40:	58024400 	.word	0x58024400
 800af44:	0801cf18 	.word	0x0801cf18
 800af48:	24000314 	.word	0x24000314
 800af4c:	24000318 	.word	0x24000318
 800af50:	2400033c 	.word	0x2400033c

0800af54 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af54:	4a18      	ldr	r2, [pc, #96]	; (800afb8 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800af56:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af58:	6913      	ldr	r3, [r2, #16]
 800af5a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800af5e:	2b10      	cmp	r3, #16
 800af60:	d01a      	beq.n	800af98 <HAL_RCC_GetHCLKFreq+0x44>
 800af62:	2b18      	cmp	r3, #24
 800af64:	d023      	beq.n	800afae <HAL_RCC_GetHCLKFreq+0x5a>
 800af66:	b1cb      	cbz	r3, 800af9c <HAL_RCC_GetHCLKFreq+0x48>
      sysclockfreq = CSI_VALUE;
 800af68:	4814      	ldr	r0, [pc, #80]	; (800afbc <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800af6a:	4b13      	ldr	r3, [pc, #76]	; (800afb8 <HAL_RCC_GetHCLKFreq+0x64>)
 800af6c:	4914      	ldr	r1, [pc, #80]	; (800afc0 <HAL_RCC_GetHCLKFreq+0x6c>)
 800af6e:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800af70:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800af72:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800af76:	4c13      	ldr	r4, [pc, #76]	; (800afc4 <HAL_RCC_GetHCLKFreq+0x70>)
 800af78:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800af7c:	4d12      	ldr	r5, [pc, #72]	; (800afc8 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800af7e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800af80:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800af82:	f002 021f 	and.w	r2, r2, #31
 800af86:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800af8a:	f003 001f 	and.w	r0, r3, #31
 800af8e:	fa22 f000 	lsr.w	r0, r2, r0
  SystemCoreClock = common_system_clock;
 800af92:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800af94:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800af96:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af98:	480c      	ldr	r0, [pc, #48]	; (800afcc <HAL_RCC_GetHCLKFreq+0x78>)
 800af9a:	e7e6      	b.n	800af6a <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af9c:	6813      	ldr	r3, [r2, #0]
 800af9e:	069b      	lsls	r3, r3, #26
 800afa0:	d508      	bpl.n	800afb4 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800afa2:	6812      	ldr	r2, [r2, #0]
 800afa4:	480a      	ldr	r0, [pc, #40]	; (800afd0 <HAL_RCC_GetHCLKFreq+0x7c>)
 800afa6:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800afaa:	40d0      	lsrs	r0, r2
 800afac:	e7dd      	b.n	800af6a <HAL_RCC_GetHCLKFreq+0x16>
 800afae:	f7ff fa3f 	bl	800a430 <HAL_RCC_GetSysClockFreq.part.0>
 800afb2:	e7da      	b.n	800af6a <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800afb4:	4806      	ldr	r0, [pc, #24]	; (800afd0 <HAL_RCC_GetHCLKFreq+0x7c>)
 800afb6:	e7d8      	b.n	800af6a <HAL_RCC_GetHCLKFreq+0x16>
 800afb8:	58024400 	.word	0x58024400
 800afbc:	003d0900 	.word	0x003d0900
 800afc0:	0801cf18 	.word	0x0801cf18
 800afc4:	24000318 	.word	0x24000318
 800afc8:	24000314 	.word	0x24000314
 800afcc:	017d7840 	.word	0x017d7840
 800afd0:	03d09000 	.word	0x03d09000

0800afd4 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800afd4:	4a1c      	ldr	r2, [pc, #112]	; (800b048 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800afd6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800afd8:	6913      	ldr	r3, [r2, #16]
 800afda:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800afde:	2b10      	cmp	r3, #16
 800afe0:	d021      	beq.n	800b026 <HAL_RCC_GetPCLK1Freq+0x52>
 800afe2:	2b18      	cmp	r3, #24
 800afe4:	d02b      	beq.n	800b03e <HAL_RCC_GetPCLK1Freq+0x6a>
 800afe6:	b303      	cbz	r3, 800b02a <HAL_RCC_GetPCLK1Freq+0x56>
      sysclockfreq = CSI_VALUE;
 800afe8:	4818      	ldr	r0, [pc, #96]	; (800b04c <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800afea:	4a17      	ldr	r2, [pc, #92]	; (800b048 <HAL_RCC_GetPCLK1Freq+0x74>)
 800afec:	4918      	ldr	r1, [pc, #96]	; (800b050 <HAL_RCC_GetPCLK1Freq+0x7c>)
 800afee:	6993      	ldr	r3, [r2, #24]
  SystemCoreClock = common_system_clock;
 800aff0:	4d18      	ldr	r5, [pc, #96]	; (800b054 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800aff2:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800aff6:	4c18      	ldr	r4, [pc, #96]	; (800b058 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800aff8:	5ccb      	ldrb	r3, [r1, r3]
 800affa:	f003 031f 	and.w	r3, r3, #31
 800affe:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b002:	6990      	ldr	r0, [r2, #24]
 800b004:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 800b008:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b00a:	5c08      	ldrb	r0, [r1, r0]
 800b00c:	f000 001f 	and.w	r0, r0, #31
 800b010:	40c3      	lsrs	r3, r0
 800b012:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b014:	69d2      	ldr	r2, [r2, #28]
 800b016:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800b01a:	5c88      	ldrb	r0, [r1, r2]
 800b01c:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b020:	fa23 f000 	lsr.w	r0, r3, r0
 800b024:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b026:	480d      	ldr	r0, [pc, #52]	; (800b05c <HAL_RCC_GetPCLK1Freq+0x88>)
 800b028:	e7df      	b.n	800afea <HAL_RCC_GetPCLK1Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b02a:	6813      	ldr	r3, [r2, #0]
 800b02c:	069b      	lsls	r3, r3, #26
 800b02e:	d509      	bpl.n	800b044 <HAL_RCC_GetPCLK1Freq+0x70>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b030:	6810      	ldr	r0, [r2, #0]
 800b032:	4b0b      	ldr	r3, [pc, #44]	; (800b060 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800b034:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800b038:	fa23 f000 	lsr.w	r0, r3, r0
 800b03c:	e7d5      	b.n	800afea <HAL_RCC_GetPCLK1Freq+0x16>
 800b03e:	f7ff f9f7 	bl	800a430 <HAL_RCC_GetSysClockFreq.part.0>
 800b042:	e7d2      	b.n	800afea <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b044:	4806      	ldr	r0, [pc, #24]	; (800b060 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800b046:	e7d0      	b.n	800afea <HAL_RCC_GetPCLK1Freq+0x16>
 800b048:	58024400 	.word	0x58024400
 800b04c:	003d0900 	.word	0x003d0900
 800b050:	0801cf18 	.word	0x0801cf18
 800b054:	24000314 	.word	0x24000314
 800b058:	24000318 	.word	0x24000318
 800b05c:	017d7840 	.word	0x017d7840
 800b060:	03d09000 	.word	0x03d09000

0800b064 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b064:	4a1c      	ldr	r2, [pc, #112]	; (800b0d8 <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b066:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b068:	6913      	ldr	r3, [r2, #16]
 800b06a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b06e:	2b10      	cmp	r3, #16
 800b070:	d021      	beq.n	800b0b6 <HAL_RCC_GetPCLK2Freq+0x52>
 800b072:	2b18      	cmp	r3, #24
 800b074:	d02b      	beq.n	800b0ce <HAL_RCC_GetPCLK2Freq+0x6a>
 800b076:	b303      	cbz	r3, 800b0ba <HAL_RCC_GetPCLK2Freq+0x56>
      sysclockfreq = CSI_VALUE;
 800b078:	4818      	ldr	r0, [pc, #96]	; (800b0dc <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b07a:	4a17      	ldr	r2, [pc, #92]	; (800b0d8 <HAL_RCC_GetPCLK2Freq+0x74>)
 800b07c:	4918      	ldr	r1, [pc, #96]	; (800b0e0 <HAL_RCC_GetPCLK2Freq+0x7c>)
 800b07e:	6993      	ldr	r3, [r2, #24]
  SystemCoreClock = common_system_clock;
 800b080:	4d18      	ldr	r5, [pc, #96]	; (800b0e4 <HAL_RCC_GetPCLK2Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b082:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b086:	4c18      	ldr	r4, [pc, #96]	; (800b0e8 <HAL_RCC_GetPCLK2Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b088:	5ccb      	ldrb	r3, [r1, r3]
 800b08a:	f003 031f 	and.w	r3, r3, #31
 800b08e:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b092:	6990      	ldr	r0, [r2, #24]
 800b094:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 800b098:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b09a:	5c08      	ldrb	r0, [r1, r0]
 800b09c:	f000 001f 	and.w	r0, r0, #31
 800b0a0:	40c3      	lsrs	r3, r0
 800b0a2:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b0a4:	69d2      	ldr	r2, [r2, #28]
 800b0a6:	f3c2 2202 	ubfx	r2, r2, #8, #3
 800b0aa:	5c88      	ldrb	r0, [r1, r2]
 800b0ac:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b0b0:	fa23 f000 	lsr.w	r0, r3, r0
 800b0b4:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b0b6:	480d      	ldr	r0, [pc, #52]	; (800b0ec <HAL_RCC_GetPCLK2Freq+0x88>)
 800b0b8:	e7df      	b.n	800b07a <HAL_RCC_GetPCLK2Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b0ba:	6813      	ldr	r3, [r2, #0]
 800b0bc:	069b      	lsls	r3, r3, #26
 800b0be:	d509      	bpl.n	800b0d4 <HAL_RCC_GetPCLK2Freq+0x70>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b0c0:	6810      	ldr	r0, [r2, #0]
 800b0c2:	4b0b      	ldr	r3, [pc, #44]	; (800b0f0 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800b0c4:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800b0c8:	fa23 f000 	lsr.w	r0, r3, r0
 800b0cc:	e7d5      	b.n	800b07a <HAL_RCC_GetPCLK2Freq+0x16>
 800b0ce:	f7ff f9af 	bl	800a430 <HAL_RCC_GetSysClockFreq.part.0>
 800b0d2:	e7d2      	b.n	800b07a <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b0d4:	4806      	ldr	r0, [pc, #24]	; (800b0f0 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800b0d6:	e7d0      	b.n	800b07a <HAL_RCC_GetPCLK2Freq+0x16>
 800b0d8:	58024400 	.word	0x58024400
 800b0dc:	003d0900 	.word	0x003d0900
 800b0e0:	0801cf18 	.word	0x0801cf18
 800b0e4:	24000314 	.word	0x24000314
 800b0e8:	24000318 	.word	0x24000318
 800b0ec:	017d7840 	.word	0x017d7840
 800b0f0:	03d09000 	.word	0x03d09000

0800b0f4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b0f6:	4c3a      	ldr	r4, [pc, #232]	; (800b1e0 <RCCEx_PLL2_Config+0xec>)
 800b0f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b0fa:	f003 0303 	and.w	r3, r3, #3
 800b0fe:	2b03      	cmp	r3, #3
 800b100:	d067      	beq.n	800b1d2 <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b102:	6823      	ldr	r3, [r4, #0]
 800b104:	4606      	mov	r6, r0
 800b106:	460f      	mov	r7, r1
 800b108:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b10c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b10e:	f7fb fe53 	bl	8006db8 <HAL_GetTick>
 800b112:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b114:	e004      	b.n	800b120 <RCCEx_PLL2_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b116:	f7fb fe4f 	bl	8006db8 <HAL_GetTick>
 800b11a:	1b43      	subs	r3, r0, r5
 800b11c:	2b02      	cmp	r3, #2
 800b11e:	d856      	bhi.n	800b1ce <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b120:	6823      	ldr	r3, [r4, #0]
 800b122:	011a      	lsls	r2, r3, #4
 800b124:	d4f7      	bmi.n	800b116 <RCCEx_PLL2_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b126:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b128:	6832      	ldr	r2, [r6, #0]
 800b12a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800b12e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800b132:	62a3      	str	r3, [r4, #40]	; 0x28
 800b134:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800b138:	3b01      	subs	r3, #1
 800b13a:	3a01      	subs	r2, #1
 800b13c:	025b      	lsls	r3, r3, #9
 800b13e:	0412      	lsls	r2, r2, #16
 800b140:	b29b      	uxth	r3, r3
 800b142:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800b146:	4313      	orrs	r3, r2
 800b148:	6872      	ldr	r2, [r6, #4]
 800b14a:	3a01      	subs	r2, #1
 800b14c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b150:	4313      	orrs	r3, r2
 800b152:	6932      	ldr	r2, [r6, #16]
 800b154:	3a01      	subs	r2, #1
 800b156:	0612      	lsls	r2, r2, #24
 800b158:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800b15c:	4313      	orrs	r3, r2
 800b15e:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b160:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b162:	6972      	ldr	r2, [r6, #20]
 800b164:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b168:	4313      	orrs	r3, r2
 800b16a:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b16c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b16e:	69b3      	ldr	r3, [r6, #24]
 800b170:	f022 0220 	bic.w	r2, r2, #32
 800b174:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b176:	4b1b      	ldr	r3, [pc, #108]	; (800b1e4 <RCCEx_PLL2_Config+0xf0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b178:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b17a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b17c:	f022 0210 	bic.w	r2, r2, #16
 800b180:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b182:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b184:	69f2      	ldr	r2, [r6, #28]
 800b186:	400b      	ands	r3, r1
 800b188:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800b18c:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b18e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b190:	f043 0310 	orr.w	r3, r3, #16
 800b194:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b196:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800b198:	b1ef      	cbz	r7, 800b1d6 <RCCEx_PLL2_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b19a:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b19c:	bf0c      	ite	eq
 800b19e:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b1a2:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 800b1a6:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b1a8:	4c0d      	ldr	r4, [pc, #52]	; (800b1e0 <RCCEx_PLL2_Config+0xec>)
 800b1aa:	6823      	ldr	r3, [r4, #0]
 800b1ac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b1b0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b1b2:	f7fb fe01 	bl	8006db8 <HAL_GetTick>
 800b1b6:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b1b8:	e004      	b.n	800b1c4 <RCCEx_PLL2_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b1ba:	f7fb fdfd 	bl	8006db8 <HAL_GetTick>
 800b1be:	1b40      	subs	r0, r0, r5
 800b1c0:	2802      	cmp	r0, #2
 800b1c2:	d804      	bhi.n	800b1ce <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b1c4:	6823      	ldr	r3, [r4, #0]
 800b1c6:	011b      	lsls	r3, r3, #4
 800b1c8:	d5f7      	bpl.n	800b1ba <RCCEx_PLL2_Config+0xc6>
    }

  }


  return status;
 800b1ca:	2000      	movs	r0, #0
}
 800b1cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800b1ce:	2003      	movs	r0, #3
}
 800b1d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800b1d2:	2001      	movs	r0, #1
}
 800b1d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b1d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b1da:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b1dc:	e7e4      	b.n	800b1a8 <RCCEx_PLL2_Config+0xb4>
 800b1de:	bf00      	nop
 800b1e0:	58024400 	.word	0x58024400
 800b1e4:	ffff0007 	.word	0xffff0007

0800b1e8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b1e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b1ea:	4c3a      	ldr	r4, [pc, #232]	; (800b2d4 <RCCEx_PLL3_Config+0xec>)
 800b1ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b1ee:	f003 0303 	and.w	r3, r3, #3
 800b1f2:	2b03      	cmp	r3, #3
 800b1f4:	d067      	beq.n	800b2c6 <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b1f6:	6823      	ldr	r3, [r4, #0]
 800b1f8:	4606      	mov	r6, r0
 800b1fa:	460f      	mov	r7, r1
 800b1fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b200:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b202:	f7fb fdd9 	bl	8006db8 <HAL_GetTick>
 800b206:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b208:	e004      	b.n	800b214 <RCCEx_PLL3_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b20a:	f7fb fdd5 	bl	8006db8 <HAL_GetTick>
 800b20e:	1b43      	subs	r3, r0, r5
 800b210:	2b02      	cmp	r3, #2
 800b212:	d856      	bhi.n	800b2c2 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b214:	6823      	ldr	r3, [r4, #0]
 800b216:	009a      	lsls	r2, r3, #2
 800b218:	d4f7      	bmi.n	800b20a <RCCEx_PLL3_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b21a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b21c:	6832      	ldr	r2, [r6, #0]
 800b21e:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 800b222:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800b226:	62a3      	str	r3, [r4, #40]	; 0x28
 800b228:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800b22c:	3b01      	subs	r3, #1
 800b22e:	3a01      	subs	r2, #1
 800b230:	025b      	lsls	r3, r3, #9
 800b232:	0412      	lsls	r2, r2, #16
 800b234:	b29b      	uxth	r3, r3
 800b236:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800b23a:	4313      	orrs	r3, r2
 800b23c:	6872      	ldr	r2, [r6, #4]
 800b23e:	3a01      	subs	r2, #1
 800b240:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b244:	4313      	orrs	r3, r2
 800b246:	6932      	ldr	r2, [r6, #16]
 800b248:	3a01      	subs	r2, #1
 800b24a:	0612      	lsls	r2, r2, #24
 800b24c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800b250:	4313      	orrs	r3, r2
 800b252:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b254:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b256:	6972      	ldr	r2, [r6, #20]
 800b258:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800b25c:	4313      	orrs	r3, r2
 800b25e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b260:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b262:	69b3      	ldr	r3, [r6, #24]
 800b264:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800b268:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b26a:	4b1b      	ldr	r3, [pc, #108]	; (800b2d8 <RCCEx_PLL3_Config+0xf0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b26c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b26e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b270:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b274:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b276:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b278:	69f2      	ldr	r2, [r6, #28]
 800b27a:	400b      	ands	r3, r1
 800b27c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800b280:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b282:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b284:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b288:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b28a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800b28c:	b1ef      	cbz	r7, 800b2ca <RCCEx_PLL3_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b28e:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b290:	bf0c      	ite	eq
 800b292:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b296:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 800b29a:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b29c:	4c0d      	ldr	r4, [pc, #52]	; (800b2d4 <RCCEx_PLL3_Config+0xec>)
 800b29e:	6823      	ldr	r3, [r4, #0]
 800b2a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b2a4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b2a6:	f7fb fd87 	bl	8006db8 <HAL_GetTick>
 800b2aa:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b2ac:	e004      	b.n	800b2b8 <RCCEx_PLL3_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b2ae:	f7fb fd83 	bl	8006db8 <HAL_GetTick>
 800b2b2:	1b40      	subs	r0, r0, r5
 800b2b4:	2802      	cmp	r0, #2
 800b2b6:	d804      	bhi.n	800b2c2 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b2b8:	6823      	ldr	r3, [r4, #0]
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	d5f7      	bpl.n	800b2ae <RCCEx_PLL3_Config+0xc6>
    }

  }


  return status;
 800b2be:	2000      	movs	r0, #0
}
 800b2c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800b2c2:	2003      	movs	r0, #3
}
 800b2c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800b2c6:	2001      	movs	r0, #1
}
 800b2c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b2ca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b2ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b2d0:	e7e4      	b.n	800b29c <RCCEx_PLL3_Config+0xb4>
 800b2d2:	bf00      	nop
 800b2d4:	58024400 	.word	0x58024400
 800b2d8:	ffff0007 	.word	0xffff0007

0800b2dc <HAL_RCCEx_PeriphCLKConfig>:
{
 800b2dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b2e0:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 800b2e4:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b2e6:	011d      	lsls	r5, r3, #4
 800b2e8:	f003 6600 	and.w	r6, r3, #134217728	; 0x8000000
 800b2ec:	d523      	bpl.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800b2ee:	6e81      	ldr	r1, [r0, #104]	; 0x68
 800b2f0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800b2f4:	f000 854f 	beq.w	800bd96 <HAL_RCCEx_PeriphCLKConfig+0xaba>
 800b2f8:	d812      	bhi.n	800b320 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b2fa:	2900      	cmp	r1, #0
 800b2fc:	f000 85a5 	beq.w	800be4a <HAL_RCCEx_PeriphCLKConfig+0xb6e>
 800b300:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800b304:	f040 859e 	bne.w	800be44 <HAL_RCCEx_PeriphCLKConfig+0xb68>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b308:	2102      	movs	r1, #2
 800b30a:	3008      	adds	r0, #8
 800b30c:	f7ff fef2 	bl	800b0f4 <RCCEx_PLL2_Config>
 800b310:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800b312:	2e00      	cmp	r6, #0
 800b314:	f040 851e 	bne.w	800bd54 <HAL_RCCEx_PeriphCLKConfig+0xa78>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b318:	6ea1      	ldr	r1, [r4, #104]	; 0x68
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b31a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800b31e:	e003      	b.n	800b328 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800b320:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800b324:	f040 858e 	bne.w	800be44 <HAL_RCCEx_PeriphCLKConfig+0xb68>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b328:	4dae      	ldr	r5, [pc, #696]	; (800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b32a:	2600      	movs	r6, #0
 800b32c:	6d28      	ldr	r0, [r5, #80]	; 0x50
 800b32e:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 800b332:	4301      	orrs	r1, r0
 800b334:	6529      	str	r1, [r5, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b336:	05d8      	lsls	r0, r3, #23
 800b338:	d50a      	bpl.n	800b350 <HAL_RCCEx_PeriphCLKConfig+0x74>
    switch (PeriphClkInit->Sai1ClockSelection)
 800b33a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b33c:	2904      	cmp	r1, #4
 800b33e:	d806      	bhi.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800b340:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b344:	05390532 	.word	0x05390532
 800b348:	03100516 	.word	0x03100516
 800b34c:	0310      	.short	0x0310
 800b34e:	2601      	movs	r6, #1
 800b350:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b352:	0599      	lsls	r1, r3, #22
 800b354:	d51d      	bpl.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch (PeriphClkInit->Sai23ClockSelection)
 800b356:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b358:	2980      	cmp	r1, #128	; 0x80
 800b35a:	f000 8512 	beq.w	800bd82 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
 800b35e:	f200 80f9 	bhi.w	800b554 <HAL_RCCEx_PeriphCLKConfig+0x278>
 800b362:	2900      	cmp	r1, #0
 800b364:	f000 8420 	beq.w	800bba8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 800b368:	2940      	cmp	r1, #64	; 0x40
 800b36a:	f040 80fa 	bne.w	800b562 <HAL_RCCEx_PeriphCLKConfig+0x286>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b36e:	2100      	movs	r1, #0
 800b370:	f104 0008 	add.w	r0, r4, #8
 800b374:	f7ff febe 	bl	800b0f4 <RCCEx_PLL2_Config>
 800b378:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b37a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b37e:	2d00      	cmp	r5, #0
 800b380:	f040 83eb 	bne.w	800bb5a <HAL_RCCEx_PeriphCLKConfig+0x87e>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b384:	4f97      	ldr	r7, [pc, #604]	; (800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b386:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800b388:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b38a:	f421 71e0 	bic.w	r1, r1, #448	; 0x1c0
 800b38e:	4301      	orrs	r1, r0
 800b390:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b392:	055f      	lsls	r7, r3, #21
 800b394:	d521      	bpl.n	800b3da <HAL_RCCEx_PeriphCLKConfig+0xfe>
    switch (PeriphClkInit->Sai4AClockSelection)
 800b396:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 800b39a:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800b39e:	f000 851d 	beq.w	800bddc <HAL_RCCEx_PeriphCLKConfig+0xb00>
 800b3a2:	f200 80e1 	bhi.w	800b568 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 800b3a6:	2900      	cmp	r1, #0
 800b3a8:	f000 8405 	beq.w	800bbb6 <HAL_RCCEx_PeriphCLKConfig+0x8da>
 800b3ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800b3b0:	f040 80e2 	bne.w	800b578 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3b4:	2100      	movs	r1, #0
 800b3b6:	f104 0008 	add.w	r0, r4, #8
 800b3ba:	f7ff fe9b 	bl	800b0f4 <RCCEx_PLL2_Config>
 800b3be:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b3c0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b3c4:	2d00      	cmp	r5, #0
 800b3c6:	f040 83cf 	bne.w	800bb68 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b3ca:	4f86      	ldr	r7, [pc, #536]	; (800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b3cc:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 800b3d0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b3d2:	f421 0160 	bic.w	r1, r1, #14680064	; 0xe00000
 800b3d6:	4301      	orrs	r1, r0
 800b3d8:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b3da:	0518      	lsls	r0, r3, #20
 800b3dc:	d521      	bpl.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0x146>
    switch (PeriphClkInit->Sai4BClockSelection)
 800b3de:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 800b3e2:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800b3e6:	f000 84b9 	beq.w	800bd5c <HAL_RCCEx_PeriphCLKConfig+0xa80>
 800b3ea:	f200 80c8 	bhi.w	800b57e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 800b3ee:	2900      	cmp	r1, #0
 800b3f0:	f000 83d4 	beq.w	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800b3f4:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 800b3f8:	f040 80c9 	bne.w	800b58e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3fc:	2100      	movs	r1, #0
 800b3fe:	f104 0008 	add.w	r0, r4, #8
 800b402:	f7ff fe77 	bl	800b0f4 <RCCEx_PLL2_Config>
 800b406:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b408:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b40c:	2d00      	cmp	r5, #0
 800b40e:	f040 83a2 	bne.w	800bb56 <HAL_RCCEx_PeriphCLKConfig+0x87a>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b412:	4f74      	ldr	r7, [pc, #464]	; (800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b414:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 800b418:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b41a:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 800b41e:	4301      	orrs	r1, r0
 800b420:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b422:	0199      	lsls	r1, r3, #6
 800b424:	d518      	bpl.n	800b458 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    switch (PeriphClkInit->QspiClockSelection)
 800b426:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800b428:	2920      	cmp	r1, #32
 800b42a:	f000 841e 	beq.w	800bc6a <HAL_RCCEx_PeriphCLKConfig+0x98e>
 800b42e:	f200 80b1 	bhi.w	800b594 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800b432:	b139      	cbz	r1, 800b444 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800b434:	2910      	cmp	r1, #16
 800b436:	f040 80b0 	bne.w	800b59a <HAL_RCCEx_PeriphCLKConfig+0x2be>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b43a:	486a      	ldr	r0, [pc, #424]	; (800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b43c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b43e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b442:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800b444:	2d00      	cmp	r5, #0
 800b446:	f040 83d3 	bne.w	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0x914>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b44a:	4f66      	ldr	r7, [pc, #408]	; (800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b44c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800b44e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b450:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 800b454:	4301      	orrs	r1, r0
 800b456:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b458:	04df      	lsls	r7, r3, #19
 800b45a:	d51f      	bpl.n	800b49c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    switch (PeriphClkInit->Spi123ClockSelection)
 800b45c:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800b45e:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800b462:	f000 84b1 	beq.w	800bdc8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 800b466:	f200 809b 	bhi.w	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 800b46a:	2900      	cmp	r1, #0
 800b46c:	f000 8390 	beq.w	800bb90 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 800b470:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800b474:	f040 809c 	bne.w	800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b478:	2100      	movs	r1, #0
 800b47a:	f104 0008 	add.w	r0, r4, #8
 800b47e:	f7ff fe39 	bl	800b0f4 <RCCEx_PLL2_Config>
 800b482:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b484:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b488:	2d00      	cmp	r5, #0
 800b48a:	f040 8368 	bne.w	800bb5e <HAL_RCCEx_PeriphCLKConfig+0x882>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b48e:	4f55      	ldr	r7, [pc, #340]	; (800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b490:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800b492:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b494:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
 800b498:	4301      	orrs	r1, r0
 800b49a:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b49c:	0498      	lsls	r0, r3, #18
 800b49e:	d51d      	bpl.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi45ClockSelection)
 800b4a0:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800b4a2:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800b4a6:	f000 840f 	beq.w	800bcc8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
 800b4aa:	f200 8084 	bhi.w	800b5b6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800b4ae:	b159      	cbz	r1, 800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800b4b0:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800b4b4:	f040 8087 	bne.w	800b5c6 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b4b8:	2101      	movs	r1, #1
 800b4ba:	f104 0008 	add.w	r0, r4, #8
 800b4be:	f7ff fe19 	bl	800b0f4 <RCCEx_PLL2_Config>
 800b4c2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b4c4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b4c8:	2d00      	cmp	r5, #0
 800b4ca:	f040 839b 	bne.w	800bc04 <HAL_RCCEx_PeriphCLKConfig+0x928>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b4ce:	4f45      	ldr	r7, [pc, #276]	; (800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b4d0:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800b4d2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b4d4:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 800b4d8:	4301      	orrs	r1, r0
 800b4da:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b4dc:	0459      	lsls	r1, r3, #17
 800b4de:	d51d      	bpl.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch (PeriphClkInit->Spi6ClockSelection)
 800b4e0:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 800b4e4:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800b4e8:	f000 83fa 	beq.w	800bce0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800b4ec:	d86e      	bhi.n	800b5cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 800b4ee:	b151      	cbz	r1, 800b506 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b4f0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800b4f4:	d172      	bne.n	800b5dc <HAL_RCCEx_PeriphCLKConfig+0x300>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b4f6:	2101      	movs	r1, #1
 800b4f8:	f104 0008 	add.w	r0, r4, #8
 800b4fc:	f7ff fdfa 	bl	800b0f4 <RCCEx_PLL2_Config>
 800b500:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b502:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b506:	2d00      	cmp	r5, #0
 800b508:	f040 8380 	bne.w	800bc0c <HAL_RCCEx_PeriphCLKConfig+0x930>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b50c:	4f35      	ldr	r7, [pc, #212]	; (800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b50e:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800b512:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b514:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800b518:	4301      	orrs	r1, r0
 800b51a:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b51c:	041f      	lsls	r7, r3, #16
 800b51e:	d50d      	bpl.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x260>
    switch (PeriphClkInit->FdcanClockSelection)
 800b520:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800b522:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800b526:	f000 83c7 	beq.w	800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
 800b52a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800b52e:	f000 8225 	beq.w	800b97c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
 800b532:	2900      	cmp	r1, #0
 800b534:	f000 822a 	beq.w	800b98c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 800b538:	2601      	movs	r6, #1
 800b53a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b53c:	01d8      	lsls	r0, r3, #7
 800b53e:	d55f      	bpl.n	800b600 <HAL_RCCEx_PeriphCLKConfig+0x324>
    switch (PeriphClkInit->FmcClockSelection)
 800b540:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b542:	2903      	cmp	r1, #3
 800b544:	f200 84bb 	bhi.w	800bebe <HAL_RCCEx_PeriphCLKConfig+0xbe2>
 800b548:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b54c:	03e10056 	.word	0x03e10056
 800b550:	0056004e 	.word	0x0056004e
    switch (PeriphClkInit->Sai23ClockSelection)
 800b554:	29c0      	cmp	r1, #192	; 0xc0
 800b556:	f43f af12 	beq.w	800b37e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800b55a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800b55e:	f43f af0e 	beq.w	800b37e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800b562:	2601      	movs	r6, #1
 800b564:	4635      	mov	r5, r6
 800b566:	e714      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch (PeriphClkInit->Sai4AClockSelection)
 800b568:	f5b1 0fc0 	cmp.w	r1, #6291456	; 0x600000
 800b56c:	f43f af2a 	beq.w	800b3c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800b570:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800b574:	f43f af26 	beq.w	800b3c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800b578:	2601      	movs	r6, #1
 800b57a:	4635      	mov	r5, r6
 800b57c:	e72d      	b.n	800b3da <HAL_RCCEx_PeriphCLKConfig+0xfe>
    switch (PeriphClkInit->Sai4BClockSelection)
 800b57e:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 800b582:	f43f af43 	beq.w	800b40c <HAL_RCCEx_PeriphCLKConfig+0x130>
 800b586:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800b58a:	f43f af3f 	beq.w	800b40c <HAL_RCCEx_PeriphCLKConfig+0x130>
 800b58e:	2601      	movs	r6, #1
 800b590:	4635      	mov	r5, r6
 800b592:	e746      	b.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0x146>
    switch (PeriphClkInit->QspiClockSelection)
 800b594:	2930      	cmp	r1, #48	; 0x30
 800b596:	f43f af55 	beq.w	800b444 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800b59a:	2601      	movs	r6, #1
 800b59c:	4635      	mov	r5, r6
 800b59e:	e75b      	b.n	800b458 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    switch (PeriphClkInit->Spi123ClockSelection)
 800b5a0:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 800b5a4:	f43f af70 	beq.w	800b488 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800b5a8:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800b5ac:	f43f af6c 	beq.w	800b488 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800b5b0:	2601      	movs	r6, #1
 800b5b2:	4635      	mov	r5, r6
 800b5b4:	e772      	b.n	800b49c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    switch (PeriphClkInit->Spi45ClockSelection)
 800b5b6:	f421 3080 	bic.w	r0, r1, #65536	; 0x10000
 800b5ba:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 800b5be:	d083      	beq.n	800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800b5c0:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 800b5c4:	d080      	beq.n	800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800b5c6:	2601      	movs	r6, #1
 800b5c8:	4635      	mov	r5, r6
 800b5ca:	e787      	b.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi6ClockSelection)
 800b5cc:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 800b5d0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b5d4:	d097      	beq.n	800b506 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b5d6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 800b5da:	d094      	beq.n	800b506 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b5dc:	2601      	movs	r6, #1
 800b5de:	4635      	mov	r5, r6
 800b5e0:	e79c      	b.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0x240>
 800b5e2:	bf00      	nop
 800b5e4:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b5e8:	2102      	movs	r1, #2
 800b5ea:	f104 0008 	add.w	r0, r4, #8
 800b5ee:	f7ff fd81 	bl	800b0f4 <RCCEx_PLL2_Config>
 800b5f2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b5f4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b5f8:	2d00      	cmp	r5, #0
 800b5fa:	f000 82fb 	beq.w	800bbf4 <HAL_RCCEx_PeriphCLKConfig+0x918>
 800b5fe:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b600:	0259      	lsls	r1, r3, #9
 800b602:	f100 825a 	bmi.w	800baba <HAL_RCCEx_PeriphCLKConfig+0x7de>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b606:	07d8      	lsls	r0, r3, #31
 800b608:	d52f      	bpl.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x38e>
    switch (PeriphClkInit->Usart16ClockSelection)
 800b60a:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800b60c:	2928      	cmp	r1, #40	; 0x28
 800b60e:	d82a      	bhi.n	800b666 <HAL_RCCEx_PeriphCLKConfig+0x38a>
 800b610:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b614:	002901fa 	.word	0x002901fa
 800b618:	00290029 	.word	0x00290029
 800b61c:	00290029 	.word	0x00290029
 800b620:	00290029 	.word	0x00290029
 800b624:	00290406 	.word	0x00290406
 800b628:	00290029 	.word	0x00290029
 800b62c:	00290029 	.word	0x00290029
 800b630:	00290029 	.word	0x00290029
 800b634:	002901f2 	.word	0x002901f2
 800b638:	00290029 	.word	0x00290029
 800b63c:	00290029 	.word	0x00290029
 800b640:	00290029 	.word	0x00290029
 800b644:	002901fa 	.word	0x002901fa
 800b648:	00290029 	.word	0x00290029
 800b64c:	00290029 	.word	0x00290029
 800b650:	00290029 	.word	0x00290029
 800b654:	002901fa 	.word	0x002901fa
 800b658:	00290029 	.word	0x00290029
 800b65c:	00290029 	.word	0x00290029
 800b660:	00290029 	.word	0x00290029
 800b664:	01fa      	.short	0x01fa
 800b666:	2601      	movs	r6, #1
 800b668:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b66a:	0799      	lsls	r1, r3, #30
 800b66c:	d517      	bpl.n	800b69e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b66e:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800b670:	2905      	cmp	r1, #5
 800b672:	f200 8420 	bhi.w	800beb6 <HAL_RCCEx_PeriphCLKConfig+0xbda>
 800b676:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b67a:	000e      	.short	0x000e
 800b67c:	000603bb 	.word	0x000603bb
 800b680:	000e000e 	.word	0x000e000e
 800b684:	000e      	.short	0x000e
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b686:	2101      	movs	r1, #1
 800b688:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b68c:	f7ff fdac 	bl	800b1e8 <RCCEx_PLL3_Config>
 800b690:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b692:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b696:	2d00      	cmp	r5, #0
 800b698:	f000 8299 	beq.w	800bbce <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 800b69c:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b69e:	075f      	lsls	r7, r3, #29
 800b6a0:	d518      	bpl.n	800b6d4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b6a2:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800b6a6:	2905      	cmp	r1, #5
 800b6a8:	f200 840d 	bhi.w	800bec6 <HAL_RCCEx_PeriphCLKConfig+0xbea>
 800b6ac:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b6b0:	03ac000e 	.word	0x03ac000e
 800b6b4:	000e0006 	.word	0x000e0006
 800b6b8:	000e000e 	.word	0x000e000e
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b6bc:	2101      	movs	r1, #1
 800b6be:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b6c2:	f7ff fd91 	bl	800b1e8 <RCCEx_PLL3_Config>
 800b6c6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b6c8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b6cc:	2d00      	cmp	r5, #0
 800b6ce:	f000 8286 	beq.w	800bbde <HAL_RCCEx_PeriphCLKConfig+0x902>
 800b6d2:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b6d4:	0698      	lsls	r0, r3, #26
 800b6d6:	d51f      	bpl.n	800b718 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b6d8:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 800b6dc:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800b6e0:	f000 8309 	beq.w	800bcf6 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 800b6e4:	f200 810b 	bhi.w	800b8fe <HAL_RCCEx_PeriphCLKConfig+0x622>
 800b6e8:	b159      	cbz	r1, 800b702 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800b6ea:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800b6ee:	f040 8110 	bne.w	800b912 <HAL_RCCEx_PeriphCLKConfig+0x636>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b6f2:	2100      	movs	r1, #0
 800b6f4:	f104 0008 	add.w	r0, r4, #8
 800b6f8:	f7ff fcfc 	bl	800b0f4 <RCCEx_PLL2_Config>
 800b6fc:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b6fe:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b702:	2d00      	cmp	r5, #0
 800b704:	f040 825f 	bne.w	800bbc6 <HAL_RCCEx_PeriphCLKConfig+0x8ea>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b708:	4fa6      	ldr	r7, [pc, #664]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b70a:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800b70e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b710:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800b714:	4301      	orrs	r1, r0
 800b716:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b718:	0659      	lsls	r1, r3, #25
 800b71a:	d51f      	bpl.n	800b75c <HAL_RCCEx_PeriphCLKConfig+0x480>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b71c:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 800b720:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800b724:	f000 82b2 	beq.w	800bc8c <HAL_RCCEx_PeriphCLKConfig+0x9b0>
 800b728:	f200 80f6 	bhi.w	800b918 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b72c:	b159      	cbz	r1, 800b746 <HAL_RCCEx_PeriphCLKConfig+0x46a>
 800b72e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b732:	f040 80fb 	bne.w	800b92c <HAL_RCCEx_PeriphCLKConfig+0x650>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b736:	2100      	movs	r1, #0
 800b738:	f104 0008 	add.w	r0, r4, #8
 800b73c:	f7ff fcda 	bl	800b0f4 <RCCEx_PLL2_Config>
 800b740:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b742:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b746:	2d00      	cmp	r5, #0
 800b748:	f040 8262 	bne.w	800bc10 <HAL_RCCEx_PeriphCLKConfig+0x934>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b74c:	4f95      	ldr	r7, [pc, #596]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b74e:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 800b752:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b754:	f421 51e0 	bic.w	r1, r1, #7168	; 0x1c00
 800b758:	4301      	orrs	r1, r0
 800b75a:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b75c:	061f      	lsls	r7, r3, #24
 800b75e:	d51f      	bpl.n	800b7a0 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b760:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 800b764:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800b768:	f000 829b 	beq.w	800bca2 <HAL_RCCEx_PeriphCLKConfig+0x9c6>
 800b76c:	f200 80e1 	bhi.w	800b932 <HAL_RCCEx_PeriphCLKConfig+0x656>
 800b770:	b159      	cbz	r1, 800b78a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800b772:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800b776:	f040 80e6 	bne.w	800b946 <HAL_RCCEx_PeriphCLKConfig+0x66a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b77a:	2100      	movs	r1, #0
 800b77c:	f104 0008 	add.w	r0, r4, #8
 800b780:	f7ff fcb8 	bl	800b0f4 <RCCEx_PLL2_Config>
 800b784:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b786:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b78a:	2d00      	cmp	r5, #0
 800b78c:	f040 823c 	bne.w	800bc08 <HAL_RCCEx_PeriphCLKConfig+0x92c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b790:	4f84      	ldr	r7, [pc, #528]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b792:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 800b796:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b798:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 800b79c:	4301      	orrs	r1, r0
 800b79e:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b7a0:	0718      	lsls	r0, r3, #28
 800b7a2:	d50b      	bpl.n	800b7bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800b7a4:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800b7a8:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800b7ac:	f000 82b8 	beq.w	800bd20 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b7b0:	4f7c      	ldr	r7, [pc, #496]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b7b2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b7b4:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800b7b8:	4301      	orrs	r1, r0
 800b7ba:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b7bc:	06d9      	lsls	r1, r3, #27
 800b7be:	d50b      	bpl.n	800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b7c0:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 800b7c4:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800b7c8:	f000 82b7 	beq.w	800bd3a <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b7cc:	4f75      	ldr	r7, [pc, #468]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b7ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b7d0:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 800b7d4:	4301      	orrs	r1, r0
 800b7d6:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b7d8:	031f      	lsls	r7, r3, #12
 800b7da:	d50e      	bpl.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x51e>
    switch (PeriphClkInit->AdcClockSelection)
 800b7dc:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 800b7e0:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800b7e4:	f000 80f4 	beq.w	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 800b7e8:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800b7ec:	f000 80f8 	beq.w	800b9e0 <HAL_RCCEx_PeriphCLKConfig+0x704>
 800b7f0:	2900      	cmp	r1, #0
 800b7f2:	f000 822e 	beq.w	800bc52 <HAL_RCCEx_PeriphCLKConfig+0x976>
 800b7f6:	2601      	movs	r6, #1
 800b7f8:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b7fa:	0358      	lsls	r0, r3, #13
 800b7fc:	d50f      	bpl.n	800b81e <HAL_RCCEx_PeriphCLKConfig+0x542>
    switch (PeriphClkInit->UsbClockSelection)
 800b7fe:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800b802:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800b806:	f000 80cf 	beq.w	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 800b80a:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800b80e:	f000 80d3 	beq.w	800b9b8 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
 800b812:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800b816:	f000 8214 	beq.w	800bc42 <HAL_RCCEx_PeriphCLKConfig+0x966>
 800b81a:	2601      	movs	r6, #1
 800b81c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b81e:	03d9      	lsls	r1, r3, #15
 800b820:	d509      	bpl.n	800b836 <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch (PeriphClkInit->SdmmcClockSelection)
 800b822:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800b824:	2900      	cmp	r1, #0
 800b826:	f000 8203 	beq.w	800bc30 <HAL_RCCEx_PeriphCLKConfig+0x954>
 800b82a:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800b82e:	f000 819d 	beq.w	800bb6c <HAL_RCCEx_PeriphCLKConfig+0x890>
 800b832:	2601      	movs	r6, #1
 800b834:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b836:	009f      	lsls	r7, r3, #2
 800b838:	f100 80f1 	bmi.w	800ba1e <HAL_RCCEx_PeriphCLKConfig+0x742>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b83c:	0398      	lsls	r0, r3, #14
 800b83e:	d50c      	bpl.n	800b85a <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->RngClockSelection)
 800b840:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800b844:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800b848:	f000 81ea 	beq.w	800bc20 <HAL_RCCEx_PeriphCLKConfig+0x944>
 800b84c:	d97e      	bls.n	800b94c <HAL_RCCEx_PeriphCLKConfig+0x670>
 800b84e:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 800b852:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800b856:	d07b      	beq.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0x674>
 800b858:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b85a:	02d9      	lsls	r1, r3, #11
 800b85c:	d506      	bpl.n	800b86c <HAL_RCCEx_PeriphCLKConfig+0x590>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b85e:	4851      	ldr	r0, [pc, #324]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b860:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800b862:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800b864:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800b868:	4329      	orrs	r1, r5
 800b86a:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800b86c:	00df      	lsls	r7, r3, #3
 800b86e:	d507      	bpl.n	800b880 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800b870:	484c      	ldr	r0, [pc, #304]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b872:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 800b876:	6901      	ldr	r1, [r0, #16]
 800b878:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 800b87c:	4329      	orrs	r1, r5
 800b87e:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b880:	029d      	lsls	r5, r3, #10
 800b882:	d506      	bpl.n	800b892 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b884:	4847      	ldr	r0, [pc, #284]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b886:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800b888:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800b88a:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800b88e:	4329      	orrs	r1, r5
 800b890:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b892:	0058      	lsls	r0, r3, #1
 800b894:	d509      	bpl.n	800b8aa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b896:	4943      	ldr	r1, [pc, #268]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b898:	6908      	ldr	r0, [r1, #16]
 800b89a:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
 800b89e:	6108      	str	r0, [r1, #16]
 800b8a0:	6908      	ldr	r0, [r1, #16]
 800b8a2:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 800b8a6:	4328      	orrs	r0, r5
 800b8a8:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	da06      	bge.n	800b8bc <HAL_RCCEx_PeriphCLKConfig+0x5e0>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b8ae:	483d      	ldr	r0, [pc, #244]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b8b0:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800b8b2:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800b8b4:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800b8b8:	4329      	orrs	r1, r5
 800b8ba:	64c1      	str	r1, [r0, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b8bc:	0219      	lsls	r1, r3, #8
 800b8be:	d507      	bpl.n	800b8d0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b8c0:	4938      	ldr	r1, [pc, #224]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b8c2:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800b8c6:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800b8c8:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800b8cc:	4303      	orrs	r3, r0
 800b8ce:	654b      	str	r3, [r1, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b8d0:	07d3      	lsls	r3, r2, #31
 800b8d2:	f100 80b0 	bmi.w	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x75a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b8d6:	0797      	lsls	r7, r2, #30
 800b8d8:	f100 80ba 	bmi.w	800ba50 <HAL_RCCEx_PeriphCLKConfig+0x774>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b8dc:	0755      	lsls	r5, r2, #29
 800b8de:	f100 80c4 	bmi.w	800ba6a <HAL_RCCEx_PeriphCLKConfig+0x78e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b8e2:	0710      	lsls	r0, r2, #28
 800b8e4:	f100 80ce 	bmi.w	800ba84 <HAL_RCCEx_PeriphCLKConfig+0x7a8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b8e8:	06d1      	lsls	r1, r2, #27
 800b8ea:	f100 80d8 	bmi.w	800ba9e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b8ee:	0692      	lsls	r2, r2, #26
 800b8f0:	f100 8125 	bmi.w	800bb3e <HAL_RCCEx_PeriphCLKConfig+0x862>
    return HAL_OK;
 800b8f4:	1e30      	subs	r0, r6, #0
 800b8f6:	bf18      	it	ne
 800b8f8:	2001      	movne	r0, #1
}
 800b8fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b8fe:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 800b902:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b906:	f43f aefc 	beq.w	800b702 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800b90a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 800b90e:	f43f aef8 	beq.w	800b702 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800b912:	2601      	movs	r6, #1
 800b914:	4635      	mov	r5, r6
 800b916:	e6ff      	b.n	800b718 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b918:	f421 6080 	bic.w	r0, r1, #1024	; 0x400
 800b91c:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800b920:	f43f af11 	beq.w	800b746 <HAL_RCCEx_PeriphCLKConfig+0x46a>
 800b924:	f5b1 6f40 	cmp.w	r1, #3072	; 0xc00
 800b928:	f43f af0d 	beq.w	800b746 <HAL_RCCEx_PeriphCLKConfig+0x46a>
 800b92c:	2601      	movs	r6, #1
 800b92e:	4635      	mov	r5, r6
 800b930:	e714      	b.n	800b75c <HAL_RCCEx_PeriphCLKConfig+0x480>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b932:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
 800b936:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b93a:	f43f af26 	beq.w	800b78a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800b93e:	f5b1 4fc0 	cmp.w	r1, #24576	; 0x6000
 800b942:	f43f af22 	beq.w	800b78a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800b946:	2601      	movs	r6, #1
 800b948:	4635      	mov	r5, r6
 800b94a:	e729      	b.n	800b7a0 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
    switch (PeriphClkInit->RngClockSelection)
 800b94c:	2900      	cmp	r1, #0
 800b94e:	d183      	bne.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    if (ret == HAL_OK)
 800b950:	2d00      	cmp	r5, #0
 800b952:	f040 8163 	bne.w	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x940>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b956:	4d13      	ldr	r5, [pc, #76]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b958:	6d68      	ldr	r0, [r5, #84]	; 0x54
 800b95a:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 800b95e:	4301      	orrs	r1, r0
 800b960:	6569      	str	r1, [r5, #84]	; 0x54
 800b962:	e77a      	b.n	800b85a <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->Sai1ClockSelection)
 800b964:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 800b966:	2d00      	cmp	r5, #0
 800b968:	f040 80fb 	bne.w	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x886>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b96c:	4f0d      	ldr	r7, [pc, #52]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b96e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b970:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b972:	f021 0107 	bic.w	r1, r1, #7
 800b976:	4301      	orrs	r1, r0
 800b978:	6539      	str	r1, [r7, #80]	; 0x50
 800b97a:	e4ea      	b.n	800b352 <HAL_RCCEx_PeriphCLKConfig+0x76>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b97c:	2101      	movs	r1, #1
 800b97e:	f104 0008 	add.w	r0, r4, #8
 800b982:	f7ff fbb7 	bl	800b0f4 <RCCEx_PLL2_Config>
 800b986:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b988:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b98c:	2d00      	cmp	r5, #0
 800b98e:	f040 811c 	bne.w	800bbca <HAL_RCCEx_PeriphCLKConfig+0x8ee>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b992:	4f04      	ldr	r7, [pc, #16]	; (800b9a4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b994:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800b996:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b998:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800b99c:	4301      	orrs	r1, r0
 800b99e:	6539      	str	r1, [r7, #80]	; 0x50
 800b9a0:	e5cc      	b.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x260>
 800b9a2:	bf00      	nop
 800b9a4:	58024400 	.word	0x58024400
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b9a8:	2101      	movs	r1, #1
 800b9aa:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b9ae:	f7ff fc1b 	bl	800b1e8 <RCCEx_PLL3_Config>
 800b9b2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b9b4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b9b8:	2d00      	cmp	r5, #0
 800b9ba:	f040 812d 	bne.w	800bc18 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b9be:	4fb1      	ldr	r7, [pc, #708]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b9c0:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800b9c4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b9c6:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800b9ca:	4301      	orrs	r1, r0
 800b9cc:	6579      	str	r1, [r7, #84]	; 0x54
 800b9ce:	e726      	b.n	800b81e <HAL_RCCEx_PeriphCLKConfig+0x542>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b9d0:	2102      	movs	r1, #2
 800b9d2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b9d6:	f7ff fc07 	bl	800b1e8 <RCCEx_PLL3_Config>
 800b9da:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b9dc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b9e0:	2d00      	cmp	r5, #0
 800b9e2:	f040 8117 	bne.w	800bc14 <HAL_RCCEx_PeriphCLKConfig+0x938>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b9e6:	4fa7      	ldr	r7, [pc, #668]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b9e8:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 800b9ec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b9ee:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 800b9f2:	4301      	orrs	r1, r0
 800b9f4:	65b9      	str	r1, [r7, #88]	; 0x58
 800b9f6:	e700      	b.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x51e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b9f8:	2101      	movs	r1, #1
 800b9fa:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b9fe:	f7ff fbf3 	bl	800b1e8 <RCCEx_PLL3_Config>
 800ba02:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800ba04:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ba08:	2d00      	cmp	r5, #0
 800ba0a:	f040 80da 	bne.w	800bbc2 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800ba0e:	4f9d      	ldr	r7, [pc, #628]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800ba10:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800ba12:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ba14:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 800ba18:	4301      	orrs	r1, r0
 800ba1a:	6579      	str	r1, [r7, #84]	; 0x54
 800ba1c:	e625      	b.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x38e>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ba1e:	2102      	movs	r1, #2
 800ba20:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ba24:	f7ff fbe0 	bl	800b1e8 <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ba28:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ba2c:	2800      	cmp	r0, #0
 800ba2e:	f43f af05 	beq.w	800b83c <HAL_RCCEx_PeriphCLKConfig+0x560>
      status = HAL_ERROR;
 800ba32:	2601      	movs	r6, #1
 800ba34:	e702      	b.n	800b83c <HAL_RCCEx_PeriphCLKConfig+0x560>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ba36:	2100      	movs	r1, #0
 800ba38:	f104 0008 	add.w	r0, r4, #8
 800ba3c:	f7ff fb5a 	bl	800b0f4 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800ba40:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800ba42:	2800      	cmp	r0, #0
 800ba44:	f43f af47 	beq.w	800b8d6 <HAL_RCCEx_PeriphCLKConfig+0x5fa>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800ba48:	0797      	lsls	r7, r2, #30
 800ba4a:	4606      	mov	r6, r0
 800ba4c:	f57f af46 	bpl.w	800b8dc <HAL_RCCEx_PeriphCLKConfig+0x600>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ba50:	2101      	movs	r1, #1
 800ba52:	f104 0008 	add.w	r0, r4, #8
 800ba56:	f7ff fb4d 	bl	800b0f4 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800ba5a:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800ba5c:	2800      	cmp	r0, #0
 800ba5e:	f43f af3d 	beq.w	800b8dc <HAL_RCCEx_PeriphCLKConfig+0x600>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800ba62:	0755      	lsls	r5, r2, #29
 800ba64:	4606      	mov	r6, r0
 800ba66:	f57f af3c 	bpl.w	800b8e2 <HAL_RCCEx_PeriphCLKConfig+0x606>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ba6a:	2102      	movs	r1, #2
 800ba6c:	f104 0008 	add.w	r0, r4, #8
 800ba70:	f7ff fb40 	bl	800b0f4 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ba74:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800ba76:	2800      	cmp	r0, #0
 800ba78:	f43f af33 	beq.w	800b8e2 <HAL_RCCEx_PeriphCLKConfig+0x606>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ba7c:	4606      	mov	r6, r0
 800ba7e:	0710      	lsls	r0, r2, #28
 800ba80:	f57f af32 	bpl.w	800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ba84:	2100      	movs	r1, #0
 800ba86:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ba8a:	f7ff fbad 	bl	800b1e8 <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ba8e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800ba90:	2800      	cmp	r0, #0
 800ba92:	f43f af29 	beq.w	800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ba96:	06d1      	lsls	r1, r2, #27
 800ba98:	4606      	mov	r6, r0
 800ba9a:	f57f af28 	bpl.w	800b8ee <HAL_RCCEx_PeriphCLKConfig+0x612>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ba9e:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800baa2:	2101      	movs	r1, #1
 800baa4:	4628      	mov	r0, r5
 800baa6:	f7ff fb9f 	bl	800b1e8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800baaa:	2800      	cmp	r0, #0
 800baac:	f000 80db 	beq.w	800bc66 <HAL_RCCEx_PeriphCLKConfig+0x98a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bab0:	6863      	ldr	r3, [r4, #4]
 800bab2:	069b      	lsls	r3, r3, #26
 800bab4:	d54c      	bpl.n	800bb50 <HAL_RCCEx_PeriphCLKConfig+0x874>
 800bab6:	4606      	mov	r6, r0
 800bab8:	e043      	b.n	800bb42 <HAL_RCCEx_PeriphCLKConfig+0x866>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800baba:	4f73      	ldr	r7, [pc, #460]	; (800bc88 <HAL_RCCEx_PeriphCLKConfig+0x9ac>)
 800babc:	683b      	ldr	r3, [r7, #0]
 800babe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bac2:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800bac4:	f7fb f978 	bl	8006db8 <HAL_GetTick>
 800bac8:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800baca:	e006      	b.n	800bada <HAL_RCCEx_PeriphCLKConfig+0x7fe>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bacc:	f7fb f974 	bl	8006db8 <HAL_GetTick>
 800bad0:	eba0 0008 	sub.w	r0, r0, r8
 800bad4:	2864      	cmp	r0, #100	; 0x64
 800bad6:	f200 81af 	bhi.w	800be38 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	05da      	lsls	r2, r3, #23
 800bade:	d5f5      	bpl.n	800bacc <HAL_RCCEx_PeriphCLKConfig+0x7f0>
    if (ret == HAL_OK)
 800bae0:	2d00      	cmp	r5, #0
 800bae2:	f040 81e3 	bne.w	800beac <HAL_RCCEx_PeriphCLKConfig+0xbd0>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800bae6:	4a67      	ldr	r2, [pc, #412]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bae8:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800baec:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800baee:	4059      	eors	r1, r3
 800baf0:	f411 7f40 	tst.w	r1, #768	; 0x300
 800baf4:	d00b      	beq.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0x832>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800baf6:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800baf8:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bafa:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800bafe:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800bb02:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bb04:	6f10      	ldr	r0, [r2, #112]	; 0x70
 800bb06:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800bb0a:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 800bb0c:	6711      	str	r1, [r2, #112]	; 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800bb0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bb12:	f000 81ad 	beq.w	800be70 <HAL_RCCEx_PeriphCLKConfig+0xb94>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bb16:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800bb1a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800bb1e:	f000 81bb 	beq.w	800be98 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
 800bb22:	4958      	ldr	r1, [pc, #352]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bb24:	690a      	ldr	r2, [r1, #16]
 800bb26:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800bb2a:	610a      	str	r2, [r1, #16]
 800bb2c:	4855      	ldr	r0, [pc, #340]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bb2e:	f3c3 010b 	ubfx	r1, r3, #0, #12
 800bb32:	6f07      	ldr	r7, [r0, #112]	; 0x70
 800bb34:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bb36:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bb3a:	6701      	str	r1, [r0, #112]	; 0x70
 800bb3c:	e563      	b.n	800b606 <HAL_RCCEx_PeriphCLKConfig+0x32a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bb3e:	f104 0528 	add.w	r5, r4, #40	; 0x28
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bb42:	2102      	movs	r1, #2
 800bb44:	4628      	mov	r0, r5
 800bb46:	f7ff fb4f 	bl	800b1e8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800bb4a:	2800      	cmp	r0, #0
 800bb4c:	f43f aed2 	beq.w	800b8f4 <HAL_RCCEx_PeriphCLKConfig+0x618>
  return HAL_ERROR;
 800bb50:	2001      	movs	r0, #1
}
 800bb52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb56:	462e      	mov	r6, r5
 800bb58:	e463      	b.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0x146>
 800bb5a:	462e      	mov	r6, r5
 800bb5c:	e419      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0xb6>
 800bb5e:	462e      	mov	r6, r5
 800bb60:	e49c      	b.n	800b49c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800bb62:	462e      	mov	r6, r5
 800bb64:	f7ff bbf5 	b.w	800b352 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800bb68:	462e      	mov	r6, r5
 800bb6a:	e436      	b.n	800b3da <HAL_RCCEx_PeriphCLKConfig+0xfe>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bb6c:	2102      	movs	r1, #2
 800bb6e:	f104 0008 	add.w	r0, r4, #8
 800bb72:	f7ff fabf 	bl	800b0f4 <RCCEx_PLL2_Config>
 800bb76:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bb78:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bb7c:	2d00      	cmp	r5, #0
 800bb7e:	d15e      	bne.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0x962>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800bb80:	4f40      	ldr	r7, [pc, #256]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bb82:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800bb84:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800bb86:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800bb8a:	4301      	orrs	r1, r0
 800bb8c:	64f9      	str	r1, [r7, #76]	; 0x4c
 800bb8e:	e652      	b.n	800b836 <HAL_RCCEx_PeriphCLKConfig+0x55a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bb90:	483c      	ldr	r0, [pc, #240]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bb92:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bb94:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bb98:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800bb9a:	e475      	b.n	800b488 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bb9c:	4839      	ldr	r0, [pc, #228]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bb9e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bba0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bba4:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800bba6:	e431      	b.n	800b40c <HAL_RCCEx_PeriphCLKConfig+0x130>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bba8:	4836      	ldr	r0, [pc, #216]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bbaa:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bbac:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bbb0:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800bbb2:	f7ff bbe4 	b.w	800b37e <HAL_RCCEx_PeriphCLKConfig+0xa2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bbb6:	4833      	ldr	r0, [pc, #204]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bbb8:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bbba:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bbbe:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800bbc0:	e400      	b.n	800b3c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800bbc2:	462e      	mov	r6, r5
 800bbc4:	e551      	b.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x38e>
 800bbc6:	462e      	mov	r6, r5
 800bbc8:	e5a6      	b.n	800b718 <HAL_RCCEx_PeriphCLKConfig+0x43c>
 800bbca:	462e      	mov	r6, r5
 800bbcc:	e4b6      	b.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x260>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800bbce:	4f2d      	ldr	r7, [pc, #180]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bbd0:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800bbd2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bbd4:	f021 0107 	bic.w	r1, r1, #7
 800bbd8:	4301      	orrs	r1, r0
 800bbda:	6579      	str	r1, [r7, #84]	; 0x54
 800bbdc:	e55f      	b.n	800b69e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bbde:	4f29      	ldr	r7, [pc, #164]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bbe0:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 800bbe4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bbe6:	f021 0107 	bic.w	r1, r1, #7
 800bbea:	4301      	orrs	r1, r0
 800bbec:	65b9      	str	r1, [r7, #88]	; 0x58
 800bbee:	e571      	b.n	800b6d4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800bbf0:	462e      	mov	r6, r5
 800bbf2:	e431      	b.n	800b458 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800bbf4:	4f23      	ldr	r7, [pc, #140]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bbf6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800bbf8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800bbfa:	f021 0103 	bic.w	r1, r1, #3
 800bbfe:	4301      	orrs	r1, r0
 800bc00:	64f9      	str	r1, [r7, #76]	; 0x4c
 800bc02:	e4fd      	b.n	800b600 <HAL_RCCEx_PeriphCLKConfig+0x324>
 800bc04:	462e      	mov	r6, r5
 800bc06:	e469      	b.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800bc08:	462e      	mov	r6, r5
 800bc0a:	e5c9      	b.n	800b7a0 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 800bc0c:	462e      	mov	r6, r5
 800bc0e:	e485      	b.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0x240>
 800bc10:	462e      	mov	r6, r5
 800bc12:	e5a3      	b.n	800b75c <HAL_RCCEx_PeriphCLKConfig+0x480>
 800bc14:	462e      	mov	r6, r5
 800bc16:	e5f0      	b.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x51e>
 800bc18:	462e      	mov	r6, r5
 800bc1a:	e600      	b.n	800b81e <HAL_RCCEx_PeriphCLKConfig+0x542>
 800bc1c:	462e      	mov	r6, r5
 800bc1e:	e61c      	b.n	800b85a <HAL_RCCEx_PeriphCLKConfig+0x57e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bc20:	4f18      	ldr	r7, [pc, #96]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bc22:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bc24:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800bc28:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (ret == HAL_OK)
 800bc2a:	2d00      	cmp	r5, #0
 800bc2c:	d1f6      	bne.n	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x940>
 800bc2e:	e692      	b.n	800b956 <HAL_RCCEx_PeriphCLKConfig+0x67a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bc30:	4814      	ldr	r0, [pc, #80]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bc32:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bc34:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bc38:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800bc3a:	2d00      	cmp	r5, #0
 800bc3c:	d0a0      	beq.n	800bb80 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 800bc3e:	462e      	mov	r6, r5
 800bc40:	e5f9      	b.n	800b836 <HAL_RCCEx_PeriphCLKConfig+0x55a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bc42:	4810      	ldr	r0, [pc, #64]	; (800bc84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800bc44:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bc46:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bc4a:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800bc4c:	2d00      	cmp	r5, #0
 800bc4e:	d1e3      	bne.n	800bc18 <HAL_RCCEx_PeriphCLKConfig+0x93c>
 800bc50:	e6b5      	b.n	800b9be <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bc52:	f104 0008 	add.w	r0, r4, #8
 800bc56:	f7ff fa4d 	bl	800b0f4 <RCCEx_PLL2_Config>
 800bc5a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800bc5c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bc60:	2d00      	cmp	r5, #0
 800bc62:	d1d7      	bne.n	800bc14 <HAL_RCCEx_PeriphCLKConfig+0x938>
 800bc64:	e6bf      	b.n	800b9e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bc66:	6862      	ldr	r2, [r4, #4]
 800bc68:	e641      	b.n	800b8ee <HAL_RCCEx_PeriphCLKConfig+0x612>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bc6a:	2102      	movs	r1, #2
 800bc6c:	f104 0008 	add.w	r0, r4, #8
 800bc70:	f7ff fa40 	bl	800b0f4 <RCCEx_PLL2_Config>
 800bc74:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800bc76:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bc7a:	2d00      	cmp	r5, #0
 800bc7c:	d1b8      	bne.n	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0x914>
 800bc7e:	f7ff bbe4 	b.w	800b44a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800bc82:	bf00      	nop
 800bc84:	58024400 	.word	0x58024400
 800bc88:	58024800 	.word	0x58024800
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bc8c:	2102      	movs	r1, #2
 800bc8e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bc92:	f7ff faa9 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bc96:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800bc98:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bc9c:	2d00      	cmp	r5, #0
 800bc9e:	d1b7      	bne.n	800bc10 <HAL_RCCEx_PeriphCLKConfig+0x934>
 800bca0:	e554      	b.n	800b74c <HAL_RCCEx_PeriphCLKConfig+0x470>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bca2:	2102      	movs	r1, #2
 800bca4:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bca8:	f7ff fa9e 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bcac:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800bcae:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bcb2:	2d00      	cmp	r5, #0
 800bcb4:	d1a8      	bne.n	800bc08 <HAL_RCCEx_PeriphCLKConfig+0x92c>
 800bcb6:	e56b      	b.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bcb8:	4884      	ldr	r0, [pc, #528]	; (800becc <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800bcba:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bcbc:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bcc0:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800bcc2:	2d00      	cmp	r5, #0
 800bcc4:	d181      	bne.n	800bbca <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800bcc6:	e664      	b.n	800b992 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bcc8:	2101      	movs	r1, #1
 800bcca:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bcce:	f7ff fa8b 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bcd2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800bcd4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bcd8:	2d00      	cmp	r5, #0
 800bcda:	d193      	bne.n	800bc04 <HAL_RCCEx_PeriphCLKConfig+0x928>
 800bcdc:	f7ff bbf7 	b.w	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x1f2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bce0:	2101      	movs	r1, #1
 800bce2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bce6:	f7ff fa7f 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bcea:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bcec:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bcf0:	2d00      	cmp	r5, #0
 800bcf2:	d18b      	bne.n	800bc0c <HAL_RCCEx_PeriphCLKConfig+0x930>
 800bcf4:	e40a      	b.n	800b50c <HAL_RCCEx_PeriphCLKConfig+0x230>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bcf6:	2102      	movs	r1, #2
 800bcf8:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bcfc:	f7ff fa74 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bd00:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bd02:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bd06:	2d00      	cmp	r5, #0
 800bd08:	f47f af5d 	bne.w	800bbc6 <HAL_RCCEx_PeriphCLKConfig+0x8ea>
 800bd0c:	e4fc      	b.n	800b708 <HAL_RCCEx_PeriphCLKConfig+0x42c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd0e:	486f      	ldr	r0, [pc, #444]	; (800becc <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800bd10:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bd12:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bd16:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800bd18:	2d00      	cmp	r5, #0
 800bd1a:	f47f ac70 	bne.w	800b5fe <HAL_RCCEx_PeriphCLKConfig+0x322>
 800bd1e:	e769      	b.n	800bbf4 <HAL_RCCEx_PeriphCLKConfig+0x918>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bd20:	2102      	movs	r1, #2
 800bd22:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bd26:	f7ff fa5f 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bd2a:	2800      	cmp	r0, #0
 800bd2c:	f040 8094 	bne.w	800be58 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800bd30:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bd34:	e9d4 3200 	ldrd	r3, r2, [r4]
 800bd38:	e53a      	b.n	800b7b0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bd3a:	2102      	movs	r1, #2
 800bd3c:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bd40:	f7ff fa52 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bd44:	2800      	cmp	r0, #0
 800bd46:	f040 808d 	bne.w	800be64 <HAL_RCCEx_PeriphCLKConfig+0xb88>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bd4a:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bd4e:	e9d4 3200 	ldrd	r3, r2, [r4]
 800bd52:	e53b      	b.n	800b7cc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bd54:	e9d4 3200 	ldrd	r3, r2, [r4]
 800bd58:	f7ff baed 	b.w	800b336 <HAL_RCCEx_PeriphCLKConfig+0x5a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bd5c:	2100      	movs	r1, #0
 800bd5e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bd62:	f7ff fa41 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bd66:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800bd68:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800bd6c:	f7ff bb4e 	b.w	800b40c <HAL_RCCEx_PeriphCLKConfig+0x130>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bd70:	2100      	movs	r1, #0
 800bd72:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bd76:	f7ff fa37 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bd7a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800bd7c:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800bd80:	e5f1      	b.n	800b966 <HAL_RCCEx_PeriphCLKConfig+0x68a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bd82:	2100      	movs	r1, #0
 800bd84:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bd88:	f7ff fa2e 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bd8c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800bd8e:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800bd92:	f7ff baf4 	b.w	800b37e <HAL_RCCEx_PeriphCLKConfig+0xa2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bd96:	2102      	movs	r1, #2
 800bd98:	3028      	adds	r0, #40	; 0x28
 800bd9a:	f7ff fa25 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bd9e:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800bda0:	2e00      	cmp	r6, #0
 800bda2:	f43f aab9 	beq.w	800b318 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800bda6:	e7d5      	b.n	800bd54 <HAL_RCCEx_PeriphCLKConfig+0xa78>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bda8:	4848      	ldr	r0, [pc, #288]	; (800becc <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
        break;
 800bdaa:	4635      	mov	r5, r6
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bdac:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800bdae:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800bdb2:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800bdb4:	e5d7      	b.n	800b966 <HAL_RCCEx_PeriphCLKConfig+0x68a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bdb6:	2100      	movs	r1, #0
 800bdb8:	f104 0008 	add.w	r0, r4, #8
 800bdbc:	f7ff f99a 	bl	800b0f4 <RCCEx_PLL2_Config>
 800bdc0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800bdc2:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800bdc6:	e5ce      	b.n	800b966 <HAL_RCCEx_PeriphCLKConfig+0x68a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bdc8:	2100      	movs	r1, #0
 800bdca:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bdce:	f7ff fa0b 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bdd2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800bdd4:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800bdd8:	f7ff bb56 	b.w	800b488 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bddc:	2100      	movs	r1, #0
 800bdde:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bde2:	f7ff fa01 	bl	800b1e8 <RCCEx_PLL3_Config>
 800bde6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800bde8:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800bdec:	f7ff baea 	b.w	800b3c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bdf0:	2101      	movs	r1, #1
 800bdf2:	f104 0008 	add.w	r0, r4, #8
 800bdf6:	f7ff f97d 	bl	800b0f4 <RCCEx_PLL2_Config>
 800bdfa:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bdfc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800be00:	2d00      	cmp	r5, #0
 800be02:	f47f ac4b 	bne.w	800b69c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800be06:	e6e2      	b.n	800bbce <HAL_RCCEx_PeriphCLKConfig+0x8f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800be08:	2101      	movs	r1, #1
 800be0a:	f104 0008 	add.w	r0, r4, #8
 800be0e:	f7ff f971 	bl	800b0f4 <RCCEx_PLL2_Config>
 800be12:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800be14:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800be18:	2d00      	cmp	r5, #0
 800be1a:	f47f ac5a 	bne.w	800b6d2 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 800be1e:	e6de      	b.n	800bbde <HAL_RCCEx_PeriphCLKConfig+0x902>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800be20:	2101      	movs	r1, #1
 800be22:	f104 0008 	add.w	r0, r4, #8
 800be26:	f7ff f965 	bl	800b0f4 <RCCEx_PLL2_Config>
 800be2a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800be2c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800be30:	2d00      	cmp	r5, #0
 800be32:	f47f aec6 	bne.w	800bbc2 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 800be36:	e5ea      	b.n	800ba0e <HAL_RCCEx_PeriphCLKConfig+0x732>
            ret = HAL_TIMEOUT;
 800be38:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800be3a:	e9d4 3200 	ldrd	r3, r2, [r4]
            ret = HAL_TIMEOUT;
 800be3e:	4635      	mov	r5, r6
 800be40:	f7ff bbe1 	b.w	800b606 <HAL_RCCEx_PeriphCLKConfig+0x32a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800be44:	2601      	movs	r6, #1
 800be46:	f7ff ba76 	b.w	800b336 <HAL_RCCEx_PeriphCLKConfig+0x5a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be4a:	4d20      	ldr	r5, [pc, #128]	; (800becc <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800be4c:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800be4e:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800be52:	62e8      	str	r0, [r5, #44]	; 0x2c
    if (ret == HAL_OK)
 800be54:	f7ff ba68 	b.w	800b328 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800be58:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
        status = HAL_ERROR;
 800be5c:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800be5e:	e9d4 3200 	ldrd	r3, r2, [r4]
 800be62:	e4a5      	b.n	800b7b0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800be64:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
        status = HAL_ERROR;
 800be68:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800be6a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800be6e:	e4ad      	b.n	800b7cc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
        tickstart = HAL_GetTick();
 800be70:	f7fa ffa2 	bl	8006db8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800be74:	f8df 8054 	ldr.w	r8, [pc, #84]	; 800becc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
        tickstart = HAL_GetTick();
 800be78:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800be7a:	f241 3988 	movw	r9, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800be7e:	e004      	b.n	800be8a <HAL_RCCEx_PeriphCLKConfig+0xbae>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800be80:	f7fa ff9a 	bl	8006db8 <HAL_GetTick>
 800be84:	1bc0      	subs	r0, r0, r7
 800be86:	4548      	cmp	r0, r9
 800be88:	d8d6      	bhi.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800be8a:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 800be8e:	079b      	lsls	r3, r3, #30
 800be90:	d5f6      	bpl.n	800be80 <HAL_RCCEx_PeriphCLKConfig+0xba4>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800be92:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800be96:	e63e      	b.n	800bb16 <HAL_RCCEx_PeriphCLKConfig+0x83a>
 800be98:	480c      	ldr	r0, [pc, #48]	; (800becc <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800be9a:	4a0d      	ldr	r2, [pc, #52]	; (800bed0 <HAL_RCCEx_PeriphCLKConfig+0xbf4>)
 800be9c:	6901      	ldr	r1, [r0, #16]
 800be9e:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800bea2:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 800bea6:	430a      	orrs	r2, r1
 800bea8:	6102      	str	r2, [r0, #16]
 800beaa:	e63f      	b.n	800bb2c <HAL_RCCEx_PeriphCLKConfig+0x850>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800beac:	e9d4 3200 	ldrd	r3, r2, [r4]
 800beb0:	462e      	mov	r6, r5
 800beb2:	f7ff bba8 	b.w	800b606 <HAL_RCCEx_PeriphCLKConfig+0x32a>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800beb6:	2601      	movs	r6, #1
 800beb8:	4635      	mov	r5, r6
 800beba:	f7ff bbf0 	b.w	800b69e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
    switch (PeriphClkInit->FmcClockSelection)
 800bebe:	2601      	movs	r6, #1
 800bec0:	4635      	mov	r5, r6
 800bec2:	f7ff bb9d 	b.w	800b600 <HAL_RCCEx_PeriphCLKConfig+0x324>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800bec6:	2601      	movs	r6, #1
 800bec8:	4635      	mov	r5, r6
 800beca:	e403      	b.n	800b6d4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800becc:	58024400 	.word	0x58024400
 800bed0:	00ffffcf 	.word	0x00ffffcf

0800bed4 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800bed4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800bed6:	f7ff f83d 	bl	800af54 <HAL_RCC_GetHCLKFreq>
 800beda:	4b05      	ldr	r3, [pc, #20]	; (800bef0 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 800bedc:	4a05      	ldr	r2, [pc, #20]	; (800bef4 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800bede:	6a1b      	ldr	r3, [r3, #32]
 800bee0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800bee4:	5cd3      	ldrb	r3, [r2, r3]
 800bee6:	f003 031f 	and.w	r3, r3, #31
}
 800beea:	40d8      	lsrs	r0, r3
 800beec:	bd08      	pop	{r3, pc}
 800beee:	bf00      	nop
 800bef0:	58024400 	.word	0x58024400
 800bef4:	0801cf18 	.word	0x0801cf18

0800bef8 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bef8:	4b4f      	ldr	r3, [pc, #316]	; (800c038 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 800befa:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800befc:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800befe:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800bf00:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 800bf02:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800bf06:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800bf0a:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 800bf0c:	d05c      	beq.n	800bfc8 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800bf0e:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800bf12:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bf16:	f001 0103 	and.w	r1, r1, #3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800bf1a:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800bf1e:	2901      	cmp	r1, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800bf20:	ee07 4a90 	vmov	s15, r4
 800bf24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800bf28:	d003      	beq.n	800bf32 <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 800bf2a:	2902      	cmp	r1, #2
 800bf2c:	d075      	beq.n	800c01a <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 800bf2e:	2900      	cmp	r1, #0
 800bf30:	d04f      	beq.n	800bfd2 <HAL_RCCEx_GetPLL2ClockFreq+0xda>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bf32:	ee07 2a90 	vmov	s15, r2
 800bf36:	eddf 6a41 	vldr	s13, [pc, #260]	; 800c03c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800bf3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf40:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800bf44:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800c040 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800bf48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf4c:	ee06 3a90 	vmov	s13, r3
 800bf50:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800bf54:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800bf58:	ee76 6a85 	vadd.f32	s13, s13, s10
 800bf5c:	eee7 6a25 	vfma.f32	s13, s14, s11
 800bf60:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800bf64:	4a34      	ldr	r2, [pc, #208]	; (800c038 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 800bf66:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800bf6a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800bf6c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800bf70:	ee07 3a10 	vmov	s14, r3
 800bf74:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800bf78:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800bf7a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800bf7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bf82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bf86:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800bf8a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800bf8c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800bf90:	ee07 3a10 	vmov	s14, r3
 800bf94:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bf98:	ee37 7a06 	vadd.f32	s14, s14, s12
 800bf9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bfa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bfa4:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800bfa8:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800bfaa:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800bfae:	ee07 3a90 	vmov	s15, r3
 800bfb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bfb6:	ee77 7a86 	vadd.f32	s15, s15, s12
 800bfba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bfbe:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800bfc2:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800bfc6:	4770      	bx	lr
 800bfc8:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800bfca:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800bfce:	6082      	str	r2, [r0, #8]
}
 800bfd0:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bfd2:	6819      	ldr	r1, [r3, #0]
 800bfd4:	0689      	lsls	r1, r1, #26
 800bfd6:	d527      	bpl.n	800c028 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bfd8:	681c      	ldr	r4, [r3, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bfda:	ee07 2a90 	vmov	s15, r2
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bfde:	4919      	ldr	r1, [pc, #100]	; (800c044 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bfe0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800bfe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bfe6:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bfea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bfee:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800c040 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800bff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bff6:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bff8:	ee06 3a90 	vmov	s13, r3
 800bffc:	ee05 1a90 	vmov	s11, r1
 800c000:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800c004:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800c008:	ee76 6a86 	vadd.f32	s13, s13, s12
 800c00c:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800c010:	eee7 6a05 	vfma.f32	s13, s14, s10
 800c014:	ee66 6a26 	vmul.f32	s13, s12, s13
 800c018:	e7a4      	b.n	800bf64 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c01a:	ee07 2a90 	vmov	s15, r2
 800c01e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800c048 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 800c022:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c026:	e78a      	b.n	800bf3e <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c028:	ee07 2a90 	vmov	s15, r2
 800c02c:	eddf 6a07 	vldr	s13, [pc, #28]	; 800c04c <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 800c030:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c034:	e783      	b.n	800bf3e <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 800c036:	bf00      	nop
 800c038:	58024400 	.word	0x58024400
 800c03c:	4a742400 	.word	0x4a742400
 800c040:	39000000 	.word	0x39000000
 800c044:	03d09000 	.word	0x03d09000
 800c048:	4bbebc20 	.word	0x4bbebc20
 800c04c:	4c742400 	.word	0x4c742400

0800c050 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c050:	4b4f      	ldr	r3, [pc, #316]	; (800c190 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 800c052:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c054:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c056:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c058:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 800c05a:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c05e:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c062:	6c5c      	ldr	r4, [r3, #68]	; 0x44
  if (pll3m != 0U)
 800c064:	d05c      	beq.n	800c120 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c066:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c06a:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c06e:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c072:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800c076:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c078:	ee07 4a90 	vmov	s15, r4
 800c07c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800c080:	d003      	beq.n	800c08a <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 800c082:	2902      	cmp	r1, #2
 800c084:	d075      	beq.n	800c172 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 800c086:	2900      	cmp	r1, #0
 800c088:	d04f      	beq.n	800c12a <HAL_RCCEx_GetPLL3ClockFreq+0xda>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c08a:	ee07 2a90 	vmov	s15, r2
 800c08e:	eddf 6a41 	vldr	s13, [pc, #260]	; 800c194 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 800c092:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c098:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800c09c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800c198 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800c0a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0a4:	ee06 3a90 	vmov	s13, r3
 800c0a8:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800c0ac:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800c0b0:	ee76 6a85 	vadd.f32	s13, s13, s10
 800c0b4:	eee7 6a25 	vfma.f32	s13, s14, s11
 800c0b8:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c0bc:	4a34      	ldr	r2, [pc, #208]	; (800c190 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 800c0be:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c0c2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800c0c4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800c0c8:	ee07 3a10 	vmov	s14, r3
 800c0cc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800c0d0:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c0d2:	ee37 7a06 	vadd.f32	s14, s14, s12
 800c0d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c0da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c0de:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c0e2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800c0e4:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800c0e8:	ee07 3a10 	vmov	s14, r3
 800c0ec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c0f0:	ee37 7a06 	vadd.f32	s14, s14, s12
 800c0f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c0f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c0fc:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c100:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800c102:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800c106:	ee07 3a90 	vmov	s15, r3
 800c10a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c10e:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c112:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c116:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800c11a:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800c11e:	4770      	bx	lr
 800c120:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c122:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c126:	6082      	str	r2, [r0, #8]
}
 800c128:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c12a:	6819      	ldr	r1, [r3, #0]
 800c12c:	0689      	lsls	r1, r1, #26
 800c12e:	d527      	bpl.n	800c180 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c130:	681c      	ldr	r4, [r3, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c132:	ee07 2a90 	vmov	s15, r2
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c136:	4919      	ldr	r1, [pc, #100]	; (800c19c <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c138:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c13c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c13e:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c142:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c146:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800c198 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800c14a:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c14e:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c150:	ee06 3a90 	vmov	s13, r3
 800c154:	ee05 1a90 	vmov	s11, r1
 800c158:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800c15c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800c160:	ee76 6a86 	vadd.f32	s13, s13, s12
 800c164:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800c168:	eee7 6a05 	vfma.f32	s13, s14, s10
 800c16c:	ee66 6a26 	vmul.f32	s13, s12, s13
 800c170:	e7a4      	b.n	800c0bc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c172:	ee07 2a90 	vmov	s15, r2
 800c176:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800c1a0 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 800c17a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c17e:	e78a      	b.n	800c096 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c180:	ee07 2a90 	vmov	s15, r2
 800c184:	eddf 6a07 	vldr	s13, [pc, #28]	; 800c1a4 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 800c188:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c18c:	e783      	b.n	800c096 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 800c18e:	bf00      	nop
 800c190:	58024400 	.word	0x58024400
 800c194:	4a742400 	.word	0x4a742400
 800c198:	39000000 	.word	0x39000000
 800c19c:	03d09000 	.word	0x03d09000
 800c1a0:	4bbebc20 	.word	0x4bbebc20
 800c1a4:	4c742400 	.word	0x4c742400

0800c1a8 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c1a8:	4b4f      	ldr	r3, [pc, #316]	; (800c2e8 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 800c1aa:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c1ac:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c1ae:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c1b0:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 800c1b2:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c1b6:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c1ba:	6b5c      	ldr	r4, [r3, #52]	; 0x34
  if (pll1m != 0U)
 800c1bc:	d05c      	beq.n	800c278 <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c1be:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c1c2:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c1c6:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c1ca:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800c1ce:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c1d0:	ee07 4a90 	vmov	s15, r4
 800c1d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800c1d8:	d07e      	beq.n	800c2d8 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 800c1da:	2902      	cmp	r1, #2
 800c1dc:	d075      	beq.n	800c2ca <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 800c1de:	2900      	cmp	r1, #0
 800c1e0:	d04f      	beq.n	800c282 <HAL_RCCEx_GetPLL1ClockFreq+0xda>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c1e2:	ee07 2a90 	vmov	s15, r2
 800c1e6:	eddf 6a41 	vldr	s13, [pc, #260]	; 800c2ec <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800c1ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c1ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1f0:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800c1f4:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800c2f0 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 800c1f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1fc:	ee06 3a90 	vmov	s13, r3
 800c200:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800c204:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800c208:	ee76 6a85 	vadd.f32	s13, s13, s10
 800c20c:	eee7 6a25 	vfma.f32	s13, s14, s11
 800c210:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800c214:	4a34      	ldr	r2, [pc, #208]	; (800c2e8 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 800c216:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c21a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800c21c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800c220:	ee07 3a10 	vmov	s14, r3
 800c224:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800c228:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800c22a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800c22e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c232:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c236:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800c23a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800c23c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800c240:	ee07 3a10 	vmov	s14, r3
 800c244:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c248:	ee37 7a06 	vadd.f32	s14, s14, s12
 800c24c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c250:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c254:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800c258:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800c25a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800c25e:	ee07 3a90 	vmov	s15, r3
 800c262:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c266:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c26a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c26e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800c272:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800c276:	4770      	bx	lr
 800c278:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c27a:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800c27e:	6082      	str	r2, [r0, #8]
}
 800c280:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c282:	6819      	ldr	r1, [r3, #0]
 800c284:	0689      	lsls	r1, r1, #26
 800c286:	d5ac      	bpl.n	800c1e2 <HAL_RCCEx_GetPLL1ClockFreq+0x3a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c288:	681c      	ldr	r4, [r3, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c28a:	ee07 2a90 	vmov	s15, r2
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c28e:	4919      	ldr	r1, [pc, #100]	; (800c2f4 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c290:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c296:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c29a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c29e:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800c2f0 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 800c2a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c2a6:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c2a8:	ee06 3a90 	vmov	s13, r3
 800c2ac:	ee05 1a90 	vmov	s11, r1
 800c2b0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800c2b4:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800c2b8:	ee76 6a86 	vadd.f32	s13, s13, s12
 800c2bc:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800c2c0:	eee7 6a05 	vfma.f32	s13, s14, s10
 800c2c4:	ee66 6a26 	vmul.f32	s13, s12, s13
 800c2c8:	e7a4      	b.n	800c214 <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c2ca:	ee07 2a90 	vmov	s15, r2
 800c2ce:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800c2f8 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 800c2d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c2d6:	e78a      	b.n	800c1ee <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c2d8:	ee07 2a90 	vmov	s15, r2
 800c2dc:	eddf 6a07 	vldr	s13, [pc, #28]	; 800c2fc <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 800c2e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c2e4:	e783      	b.n	800c1ee <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 800c2e6:	bf00      	nop
 800c2e8:	58024400 	.word	0x58024400
 800c2ec:	4c742400 	.word	0x4c742400
 800c2f0:	39000000 	.word	0x39000000
 800c2f4:	03d09000 	.word	0x03d09000
 800c2f8:	4bbebc20 	.word	0x4bbebc20
 800c2fc:	4a742400 	.word	0x4a742400

0800c300 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c300:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 800c304:	430b      	orrs	r3, r1
{
 800c306:	b500      	push	{lr}
 800c308:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c30a:	f000 8084 	beq.w	800c416 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c30e:	f5a0 7300 	sub.w	r3, r0, #512	; 0x200
 800c312:	430b      	orrs	r3, r1
 800c314:	d039      	beq.n	800c38a <HAL_RCCEx_GetPeriphCLKFreq+0x8a>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c316:	f5a0 6380 	sub.w	r3, r0, #1024	; 0x400
 800c31a:	430b      	orrs	r3, r1
 800c31c:	f000 80e6 	beq.w	800c4ec <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c320:	f5a0 6300 	sub.w	r3, r0, #2048	; 0x800
 800c324:	430b      	orrs	r3, r1
 800c326:	f000 8089 	beq.w	800c43c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c32a:	f5a0 5380 	sub.w	r3, r0, #4096	; 0x1000
 800c32e:	430b      	orrs	r3, r1
 800c330:	d061      	beq.n	800c3f6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c332:	f5a0 5300 	sub.w	r3, r0, #8192	; 0x2000
 800c336:	430b      	orrs	r3, r1
 800c338:	f000 8112 	beq.w	800c560 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c33c:	f5a0 2300 	sub.w	r3, r0, #524288	; 0x80000
 800c340:	430b      	orrs	r3, r1
 800c342:	f000 80a3 	beq.w	800c48c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c346:	f5a0 3380 	sub.w	r3, r0, #65536	; 0x10000
 800c34a:	430b      	orrs	r3, r1
 800c34c:	f000 80fa 	beq.w	800c544 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c350:	f5a0 4380 	sub.w	r3, r0, #16384	; 0x4000
 800c354:	430b      	orrs	r3, r1
 800c356:	f000 8143 	beq.w	800c5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c35a:	f5a0 4000 	sub.w	r0, r0, #32768	; 0x8000
 800c35e:	ea50 0301 	orrs.w	r3, r0, r1
 800c362:	d137      	bne.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c364:	4a99      	ldr	r2, [pc, #612]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c366:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c368:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
    switch (srcclk)
 800c36c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c370:	f000 8083 	beq.w	800c47a <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c374:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c378:	f000 8156 	beq.w	800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800c37c:	bb53      	cbnz	r3, 800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c37e:	6810      	ldr	r0, [r2, #0]
 800c380:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800c384:	d044      	beq.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          frequency = HSE_VALUE;
 800c386:	4892      	ldr	r0, [pc, #584]	; (800c5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800c388:	e042      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800c38a:	4a90      	ldr	r2, [pc, #576]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c38c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c38e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
    switch (saiclocksource)
 800c392:	2b80      	cmp	r3, #128	; 0x80
 800c394:	f000 80a5 	beq.w	800c4e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c398:	d920      	bls.n	800c3dc <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800c39a:	2bc0      	cmp	r3, #192	; 0xc0
 800c39c:	d037      	beq.n	800c40e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800c39e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c3a2:	d117      	bne.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c3a4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c3a6:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c3a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c3ac:	0749      	lsls	r1, r1, #29
 800c3ae:	d502      	bpl.n	800c3b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	f000 80c1 	beq.w	800c538 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c3b6:	4a85      	ldr	r2, [pc, #532]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c3b8:	6812      	ldr	r2, [r2, #0]
 800c3ba:	05d0      	lsls	r0, r2, #23
 800c3bc:	d503      	bpl.n	800c3c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800c3be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c3c2:	f000 8101 	beq.w	800c5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c3c6:	4a81      	ldr	r2, [pc, #516]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c3c8:	6812      	ldr	r2, [r2, #0]
 800c3ca:	0391      	lsls	r1, r2, #14
 800c3cc:	d502      	bpl.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 800c3ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c3d2:	d0d8      	beq.n	800c386 <HAL_RCCEx_GetPeriphCLKFreq+0x86>
    switch (srcclk)
 800c3d4:	2000      	movs	r0, #0
}
 800c3d6:	b005      	add	sp, #20
 800c3d8:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d04c      	beq.n	800c47a <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c3e0:	2b40      	cmp	r3, #64	; 0x40
 800c3e2:	d1f7      	bne.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c3e4:	6810      	ldr	r0, [r2, #0]
 800c3e6:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c3ea:	d011      	beq.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c3ec:	a801      	add	r0, sp, #4
 800c3ee:	f7ff fd83 	bl	800bef8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c3f2:	9801      	ldr	r0, [sp, #4]
 800c3f4:	e00c      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c3f6:	4a75      	ldr	r2, [pc, #468]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c3f8:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c3fa:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
    switch (srcclk)
 800c3fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c402:	d06e      	beq.n	800c4e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c404:	d937      	bls.n	800c476 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800c406:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c40a:	f040 8087 	bne.w	800c51c <HAL_RCCEx_GetPeriphCLKFreq+0x21c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c40e:	4871      	ldr	r0, [pc, #452]	; (800c5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
}
 800c410:	b005      	add	sp, #20
 800c412:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c416:	4b6d      	ldr	r3, [pc, #436]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c418:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c41a:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 800c41e:	2b04      	cmp	r3, #4
 800c420:	d8d8      	bhi.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 800c422:	a201      	add	r2, pc, #4	; (adr r2, 800c428 <HAL_RCCEx_GetPeriphCLKFreq+0x128>)
 800c424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c428:	0800c4cb 	.word	0x0800c4cb
 800c42c:	0800c4a7 	.word	0x0800c4a7
 800c430:	0800c4b7 	.word	0x0800c4b7
 800c434:	0800c40f 	.word	0x0800c40f
 800c438:	0800c4b3 	.word	0x0800c4b3
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c43c:	4a63      	ldr	r2, [pc, #396]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c43e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c440:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    switch (saiclocksource)
 800c444:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c448:	d04b      	beq.n	800c4e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c44a:	d944      	bls.n	800c4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 800c44c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c450:	d0dd      	beq.n	800c40e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800c452:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c456:	d1bd      	bne.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c458:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c45a:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c45c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c460:	0752      	lsls	r2, r2, #29
 800c462:	d5a8      	bpl.n	800c3b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800c464:	2b00      	cmp	r3, #0
 800c466:	d1a6      	bne.n	800c3b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c468:	4b58      	ldr	r3, [pc, #352]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c46a:	485b      	ldr	r0, [pc, #364]	; (800c5d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c472:	40d8      	lsrs	r0, r3
 800c474:	e7cc      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    switch (srcclk)
 800c476:	2b00      	cmp	r3, #0
 800c478:	d154      	bne.n	800c524 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c47a:	6810      	ldr	r0, [r2, #0]
 800c47c:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800c480:	d0c6      	beq.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c482:	a801      	add	r0, sp, #4
 800c484:	f7ff fe90 	bl	800c1a8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c488:	9802      	ldr	r0, [sp, #8]
 800c48a:	e7c1      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c48c:	4a4f      	ldr	r2, [pc, #316]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c48e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c490:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    switch (srcclk)
 800c494:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c498:	f000 80d0 	beq.w	800c63c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
 800c49c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c4a0:	d0da      	beq.n	800c458 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d196      	bne.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c4a6:	4b49      	ldr	r3, [pc, #292]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c4a8:	6818      	ldr	r0, [r3, #0]
 800c4aa:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c4ae:	d0af      	beq.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c4b0:	e79c      	b.n	800c3ec <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c4b2:	4a46      	ldr	r2, [pc, #280]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c4b4:	e776      	b.n	800c3a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c4b6:	4b45      	ldr	r3, [pc, #276]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c4b8:	6818      	ldr	r0, [r3, #0]
 800c4ba:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c4be:	d0a7      	beq.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c4c0:	a801      	add	r0, sp, #4
 800c4c2:	f7ff fdc5 	bl	800c050 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c4c6:	9801      	ldr	r0, [sp, #4]
 800c4c8:	e7a2      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c4ca:	4b40      	ldr	r3, [pc, #256]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c4cc:	6818      	ldr	r0, [r3, #0]
 800c4ce:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800c4d2:	d09d      	beq.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c4d4:	e7d5      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
    switch (saiclocksource)
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d0cf      	beq.n	800c47a <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c4da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c4de:	d081      	beq.n	800c3e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 800c4e0:	e778      	b.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c4e2:	6810      	ldr	r0, [r2, #0]
 800c4e4:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c4e8:	d092      	beq.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c4ea:	e7e9      	b.n	800c4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c4ec:	4a37      	ldr	r2, [pc, #220]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c4ee:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c4f0:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
    switch (saiclocksource)
 800c4f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c4f8:	d0f3      	beq.n	800c4e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c4fa:	d806      	bhi.n	800c50a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d0bc      	beq.n	800c47a <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c500:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c504:	f43f af6e 	beq.w	800c3e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 800c508:	e764      	b.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 800c50a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c50e:	f43f af7e 	beq.w	800c40e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800c512:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c516:	f43f af45 	beq.w	800c3a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
 800c51a:	e75b      	b.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
    switch (srcclk)
 800c51c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c520:	d09a      	beq.n	800c458 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800c522:	e757      	b.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 800c524:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c528:	f43f af5c 	beq.w	800c3e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 800c52c:	e752      	b.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c52e:	6810      	ldr	r0, [r2, #0]
 800c530:	f010 0004 	ands.w	r0, r0, #4
 800c534:	f43f af6c 	beq.w	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c538:	6813      	ldr	r3, [r2, #0]
 800c53a:	4827      	ldr	r0, [pc, #156]	; (800c5d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800c53c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c540:	40d8      	lsrs	r0, r3
 800c542:	e765      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c544:	4b21      	ldr	r3, [pc, #132]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c546:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    switch (srcclk)
 800c548:	03d2      	lsls	r2, r2, #15
 800c54a:	d5bf      	bpl.n	800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c54c:	6818      	ldr	r0, [r3, #0]
 800c54e:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c552:	f43f af5d 	beq.w	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c556:	a801      	add	r0, sp, #4
 800c558:	f7ff fcce 	bl	800bef8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c55c:	9803      	ldr	r0, [sp, #12]
 800c55e:	e757      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c560:	4a1a      	ldr	r2, [pc, #104]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c562:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c564:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
    switch (srcclk)
 800c568:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c56c:	d0df      	beq.n	800c52e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800c56e:	d810      	bhi.n	800c592 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 800c570:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c574:	d058      	beq.n	800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800c576:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c57a:	d118      	bne.n	800c5ae <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c57c:	4b13      	ldr	r3, [pc, #76]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c57e:	6818      	ldr	r0, [r3, #0]
 800c580:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c584:	f43f af44 	beq.w	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c588:	a801      	add	r0, sp, #4
 800c58a:	f7ff fd61 	bl	800c050 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c58e:	9802      	ldr	r0, [sp, #8]
 800c590:	e73e      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    switch (srcclk)
 800c592:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c596:	d012      	beq.n	800c5be <HAL_RCCEx_GetPeriphCLKFreq+0x2be>
 800c598:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c59c:	f47f af1a 	bne.w	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c5a0:	4b0a      	ldr	r3, [pc, #40]	; (800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c5a2:	6818      	ldr	r0, [r3, #0]
 800c5a4:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800c5a8:	f43f af32 	beq.w	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c5ac:	e6eb      	b.n	800c386 <HAL_RCCEx_GetPeriphCLKFreq+0x86>
    switch (srcclk)
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	f47f af10 	bne.w	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
}
 800c5b4:	b005      	add	sp, #20
 800c5b6:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 800c5ba:	f7fe bd0b 	b.w	800afd4 <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c5be:	6810      	ldr	r0, [r2, #0]
 800c5c0:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800c5c4:	f43f af24 	beq.w	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          frequency = CSI_VALUE;
 800c5c8:	4804      	ldr	r0, [pc, #16]	; (800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800c5ca:	e721      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c5cc:	58024400 	.word	0x58024400
 800c5d0:	017d7840 	.word	0x017d7840
 800c5d4:	00bb8000 	.word	0x00bb8000
 800c5d8:	03d09000 	.word	0x03d09000
 800c5dc:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c5e0:	4b28      	ldr	r3, [pc, #160]	; (800c684 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c5e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c5e4:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    switch (srcclk)
 800c5e8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c5ec:	d037      	beq.n	800c65e <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
 800c5ee:	d814      	bhi.n	800c61a <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 800c5f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c5f4:	d03f      	beq.n	800c676 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 800c5f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c5fa:	d0bf      	beq.n	800c57c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	f47f aee9 	bne.w	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c602:	f7fe fca7 	bl	800af54 <HAL_RCC_GetHCLKFreq>
 800c606:	4b1f      	ldr	r3, [pc, #124]	; (800c684 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c608:	4a1f      	ldr	r2, [pc, #124]	; (800c688 <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 800c60a:	6a1b      	ldr	r3, [r3, #32]
 800c60c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800c610:	5cd3      	ldrb	r3, [r2, r3]
 800c612:	f003 031f 	and.w	r3, r3, #31
 800c616:	40d8      	lsrs	r0, r3
        break;
 800c618:	e6fa      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    switch (srcclk)
 800c61a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c61e:	d017      	beq.n	800c650 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
 800c620:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c624:	d0bc      	beq.n	800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800c626:	e6d5      	b.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c628:	6810      	ldr	r0, [r2, #0]
 800c62a:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c62e:	f43f aeef 	beq.w	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c632:	a801      	add	r0, sp, #4
 800c634:	f7ff fc60 	bl	800bef8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c638:	9802      	ldr	r0, [sp, #8]
 800c63a:	e6e9      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c63c:	6810      	ldr	r0, [r2, #0]
 800c63e:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c642:	f43f aee5 	beq.w	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c646:	a801      	add	r0, sp, #4
 800c648:	f7ff fd02 	bl	800c050 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c64c:	9803      	ldr	r0, [sp, #12]
 800c64e:	e6df      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c650:	4b0c      	ldr	r3, [pc, #48]	; (800c684 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c652:	6818      	ldr	r0, [r3, #0]
 800c654:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800c658:	f43f aeda 	beq.w	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c65c:	e7b4      	b.n	800c5c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c65e:	4b09      	ldr	r3, [pc, #36]	; (800c684 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c660:	6818      	ldr	r0, [r3, #0]
 800c662:	f010 0004 	ands.w	r0, r0, #4
 800c666:	f43f aed3 	beq.w	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	4807      	ldr	r0, [pc, #28]	; (800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
 800c66e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c672:	40d8      	lsrs	r0, r3
 800c674:	e6cc      	b.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c676:	4b03      	ldr	r3, [pc, #12]	; (800c684 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c678:	6818      	ldr	r0, [r3, #0]
 800c67a:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c67e:	f43f aec7 	beq.w	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c682:	e7d6      	b.n	800c632 <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 800c684:	58024400 	.word	0x58024400
 800c688:	0801cf18 	.word	0x0801cf18
 800c68c:	03d09000 	.word	0x03d09000

0800c690 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c690:	2800      	cmp	r0, #0
 800c692:	f000 80a5 	beq.w	800c7e0 <HAL_TIM_Base_Init+0x150>
{
 800c696:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c698:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c69c:	4604      	mov	r4, r0
 800c69e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d076      	beq.n	800c794 <HAL_TIM_Base_Init+0x104>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c6a6:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800c6a8:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c6aa:	494e      	ldr	r1, [pc, #312]	; (800c7e4 <HAL_TIM_Base_Init+0x154>)
 800c6ac:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 800c6b0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c6b4:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800c6b8:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c6ba:	fab1 f181 	clz	r1, r1
 800c6be:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800c6c2:	d027      	beq.n	800c714 <HAL_TIM_Base_Init+0x84>
 800c6c4:	bb31      	cbnz	r1, 800c714 <HAL_TIM_Base_Init+0x84>
 800c6c6:	4848      	ldr	r0, [pc, #288]	; (800c7e8 <HAL_TIM_Base_Init+0x158>)
 800c6c8:	4d48      	ldr	r5, [pc, #288]	; (800c7ec <HAL_TIM_Base_Init+0x15c>)
 800c6ca:	4282      	cmp	r2, r0
 800c6cc:	d067      	beq.n	800c79e <HAL_TIM_Base_Init+0x10e>
 800c6ce:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800c6d2:	4282      	cmp	r2, r0
 800c6d4:	d063      	beq.n	800c79e <HAL_TIM_Base_Init+0x10e>
 800c6d6:	1b55      	subs	r5, r2, r5
 800c6d8:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800c6dc:	fab5 f585 	clz	r5, r5
 800c6e0:	4282      	cmp	r2, r0
 800c6e2:	ea4f 1555 	mov.w	r5, r5, lsr #5
 800c6e6:	d063      	beq.n	800c7b0 <HAL_TIM_Base_Init+0x120>
 800c6e8:	2d00      	cmp	r5, #0
 800c6ea:	d161      	bne.n	800c7b0 <HAL_TIM_Base_Init+0x120>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c6ec:	4840      	ldr	r0, [pc, #256]	; (800c7f0 <HAL_TIM_Base_Init+0x160>)
 800c6ee:	4941      	ldr	r1, [pc, #260]	; (800c7f4 <HAL_TIM_Base_Init+0x164>)
 800c6f0:	428a      	cmp	r2, r1
 800c6f2:	bf18      	it	ne
 800c6f4:	4282      	cmpne	r2, r0
 800c6f6:	d065      	beq.n	800c7c4 <HAL_TIM_Base_Init+0x134>
 800c6f8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c6fc:	428a      	cmp	r2, r1
 800c6fe:	d061      	beq.n	800c7c4 <HAL_TIM_Base_Init+0x134>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c700:	69a0      	ldr	r0, [r4, #24]
 800c702:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c706:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c708:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800c70a:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c70c:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c70e:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c710:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c712:	e023      	b.n	800c75c <HAL_TIM_Base_Init+0xcc>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c714:	4d35      	ldr	r5, [pc, #212]	; (800c7ec <HAL_TIM_Base_Init+0x15c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c71a:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c71c:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800c71e:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c720:	fab5 f585 	clz	r5, r5
 800c724:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c726:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c728:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c72c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c72e:	69a0      	ldr	r0, [r4, #24]
 800c730:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c734:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800c736:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c738:	68e3      	ldr	r3, [r4, #12]
 800c73a:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c73c:	6863      	ldr	r3, [r4, #4]
 800c73e:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c740:	b951      	cbnz	r1, 800c758 <HAL_TIM_Base_Init+0xc8>
 800c742:	b94d      	cbnz	r5, 800c758 <HAL_TIM_Base_Init+0xc8>
 800c744:	492a      	ldr	r1, [pc, #168]	; (800c7f0 <HAL_TIM_Base_Init+0x160>)
 800c746:	4b2b      	ldr	r3, [pc, #172]	; (800c7f4 <HAL_TIM_Base_Init+0x164>)
 800c748:	429a      	cmp	r2, r3
 800c74a:	bf18      	it	ne
 800c74c:	428a      	cmpne	r2, r1
 800c74e:	d003      	beq.n	800c758 <HAL_TIM_Base_Init+0xc8>
 800c750:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c754:	429a      	cmp	r2, r3
 800c756:	d101      	bne.n	800c75c <HAL_TIM_Base_Init+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c758:	6963      	ldr	r3, [r4, #20]
 800c75a:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c75c:	2301      	movs	r3, #1
  return HAL_OK;
 800c75e:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800c760:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c762:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c766:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800c76a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800c76e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800c772:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800c776:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c77a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c77e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800c782:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c786:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800c78a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800c78e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800c792:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800c794:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800c798:	f7f9 ff2e 	bl	80065f8 <HAL_TIM_Base_MspInit>
 800c79c:	e783      	b.n	800c6a6 <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c79e:	1b55      	subs	r5, r2, r5
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c7a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c7a4:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c7a6:	fab5 f585 	clz	r5, r5
    tmpcr1 |= Structure->CounterMode;
 800c7aa:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c7ac:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c7ae:	e7ba      	b.n	800c726 <HAL_TIM_Base_Init+0x96>
    tmpcr1 |= Structure->CounterMode;
 800c7b0:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c7b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c7b6:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c7b8:	480f      	ldr	r0, [pc, #60]	; (800c7f8 <HAL_TIM_Base_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c7ba:	4282      	cmp	r2, r0
 800c7bc:	d0b3      	beq.n	800c726 <HAL_TIM_Base_Init+0x96>
 800c7be:	2d00      	cmp	r5, #0
 800c7c0:	d1b1      	bne.n	800c726 <HAL_TIM_Base_Init+0x96>
 800c7c2:	e793      	b.n	800c6ec <HAL_TIM_Base_Init+0x5c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c7c4:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c7c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c7ca:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c7cc:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c7ce:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c7d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c7d4:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800c7d6:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800c7d8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c7da:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c7dc:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c7de:	e7b1      	b.n	800c744 <HAL_TIM_Base_Init+0xb4>
    return HAL_ERROR;
 800c7e0:	2001      	movs	r0, #1
}
 800c7e2:	4770      	bx	lr
 800c7e4:	40010000 	.word	0x40010000
 800c7e8:	40000400 	.word	0x40000400
 800c7ec:	40010400 	.word	0x40010400
 800c7f0:	40014000 	.word	0x40014000
 800c7f4:	40014400 	.word	0x40014400
 800c7f8:	40000c00 	.word	0x40000c00

0800c7fc <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800c7fc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c800:	2b01      	cmp	r3, #1
 800c802:	d13d      	bne.n	800c880 <HAL_TIM_Base_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c804:	6802      	ldr	r2, [r0, #0]
 800c806:	4b23      	ldr	r3, [pc, #140]	; (800c894 <HAL_TIM_Base_Start+0x98>)
 800c808:	4923      	ldr	r1, [pc, #140]	; (800c898 <HAL_TIM_Base_Start+0x9c>)
 800c80a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800c80e:	bf18      	it	ne
 800c810:	429a      	cmpne	r2, r3
{
 800c812:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c814:	bf0c      	ite	eq
 800c816:	2301      	moveq	r3, #1
 800c818:	2300      	movne	r3, #0
 800c81a:	4d20      	ldr	r5, [pc, #128]	; (800c89c <HAL_TIM_Base_Start+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 800c81c:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c81e:	42aa      	cmp	r2, r5
 800c820:	bf08      	it	eq
 800c822:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800c826:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c82a:	4c1d      	ldr	r4, [pc, #116]	; (800c8a0 <HAL_TIM_Base_Start+0xa4>)
 800c82c:	428a      	cmp	r2, r1
 800c82e:	bf08      	it	eq
 800c830:	f043 0301 	orreq.w	r3, r3, #1
 800c834:	481b      	ldr	r0, [pc, #108]	; (800c8a4 <HAL_TIM_Base_Start+0xa8>)
 800c836:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800c83a:	42a2      	cmp	r2, r4
 800c83c:	bf08      	it	eq
 800c83e:	f043 0301 	orreq.w	r3, r3, #1
 800c842:	4282      	cmp	r2, r0
 800c844:	bf08      	it	eq
 800c846:	f043 0301 	orreq.w	r3, r3, #1
 800c84a:	428a      	cmp	r2, r1
 800c84c:	bf08      	it	eq
 800c84e:	f043 0301 	orreq.w	r3, r3, #1
 800c852:	b933      	cbnz	r3, 800c862 <HAL_TIM_Base_Start+0x66>
 800c854:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800c858:	1a10      	subs	r0, r2, r0
 800c85a:	fab0 f080 	clz	r0, r0
 800c85e:	0940      	lsrs	r0, r0, #5
 800c860:	b198      	cbz	r0, 800c88a <HAL_TIM_Base_Start+0x8e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c862:	6891      	ldr	r1, [r2, #8]
 800c864:	4b10      	ldr	r3, [pc, #64]	; (800c8a8 <HAL_TIM_Base_Start+0xac>)
 800c866:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c868:	2b06      	cmp	r3, #6
 800c86a:	d00b      	beq.n	800c884 <HAL_TIM_Base_Start+0x88>
 800c86c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c870:	d008      	beq.n	800c884 <HAL_TIM_Base_Start+0x88>
      __HAL_TIM_ENABLE(htim);
 800c872:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800c874:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800c876:	f043 0301 	orr.w	r3, r3, #1
 800c87a:	6013      	str	r3, [r2, #0]
}
 800c87c:	bc30      	pop	{r4, r5}
 800c87e:	4770      	bx	lr
    return HAL_ERROR;
 800c880:	2001      	movs	r0, #1
}
 800c882:	4770      	bx	lr
  return HAL_OK;
 800c884:	2000      	movs	r0, #0
}
 800c886:	bc30      	pop	{r4, r5}
 800c888:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800c88a:	6813      	ldr	r3, [r2, #0]
 800c88c:	f043 0301 	orr.w	r3, r3, #1
 800c890:	6013      	str	r3, [r2, #0]
 800c892:	e7f3      	b.n	800c87c <HAL_TIM_Base_Start+0x80>
 800c894:	40010000 	.word	0x40010000
 800c898:	40000800 	.word	0x40000800
 800c89c:	40000400 	.word	0x40000400
 800c8a0:	40000c00 	.word	0x40000c00
 800c8a4:	40010400 	.word	0x40010400
 800c8a8:	00010007 	.word	0x00010007

0800c8ac <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800c8ac:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c8b0:	2b01      	cmp	r3, #1
 800c8b2:	d141      	bne.n	800c938 <HAL_TIM_Base_Start_IT+0x8c>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c8b4:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800c8b6:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c8b8:	4b24      	ldr	r3, [pc, #144]	; (800c94c <HAL_TIM_Base_Start_IT+0xa0>)
 800c8ba:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800c8be:	bf18      	it	ne
 800c8c0:	429a      	cmpne	r2, r3
{
 800c8c2:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c8c4:	bf0c      	ite	eq
 800c8c6:	2301      	moveq	r3, #1
 800c8c8:	2300      	movne	r3, #0
 800c8ca:	4d21      	ldr	r5, [pc, #132]	; (800c950 <HAL_TIM_Base_Start_IT+0xa4>)
 800c8cc:	4c21      	ldr	r4, [pc, #132]	; (800c954 <HAL_TIM_Base_Start_IT+0xa8>)
 800c8ce:	42aa      	cmp	r2, r5
 800c8d0:	bf08      	it	eq
 800c8d2:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800c8d6:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c8da:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c8dc:	42a2      	cmp	r2, r4
 800c8de:	bf08      	it	eq
 800c8e0:	f043 0301 	orreq.w	r3, r3, #1
 800c8e4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c8e8:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c8ec:	481a      	ldr	r0, [pc, #104]	; (800c958 <HAL_TIM_Base_Start_IT+0xac>)
 800c8ee:	42a2      	cmp	r2, r4
 800c8f0:	bf08      	it	eq
 800c8f2:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c8f6:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c8f8:	4282      	cmp	r2, r0
 800c8fa:	bf08      	it	eq
 800c8fc:	f043 0301 	orreq.w	r3, r3, #1
 800c900:	4916      	ldr	r1, [pc, #88]	; (800c95c <HAL_TIM_Base_Start_IT+0xb0>)
 800c902:	428a      	cmp	r2, r1
 800c904:	bf08      	it	eq
 800c906:	f043 0301 	orreq.w	r3, r3, #1
 800c90a:	b933      	cbnz	r3, 800c91a <HAL_TIM_Base_Start_IT+0x6e>
 800c90c:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800c910:	1a10      	subs	r0, r2, r0
 800c912:	fab0 f080 	clz	r0, r0
 800c916:	0940      	lsrs	r0, r0, #5
 800c918:	b198      	cbz	r0, 800c942 <HAL_TIM_Base_Start_IT+0x96>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c91a:	6891      	ldr	r1, [r2, #8]
 800c91c:	4b10      	ldr	r3, [pc, #64]	; (800c960 <HAL_TIM_Base_Start_IT+0xb4>)
 800c91e:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c920:	2b06      	cmp	r3, #6
 800c922:	d00b      	beq.n	800c93c <HAL_TIM_Base_Start_IT+0x90>
 800c924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c928:	d008      	beq.n	800c93c <HAL_TIM_Base_Start_IT+0x90>
      __HAL_TIM_ENABLE(htim);
 800c92a:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800c92c:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800c92e:	f043 0301 	orr.w	r3, r3, #1
 800c932:	6013      	str	r3, [r2, #0]
}
 800c934:	bc30      	pop	{r4, r5}
 800c936:	4770      	bx	lr
    return HAL_ERROR;
 800c938:	2001      	movs	r0, #1
}
 800c93a:	4770      	bx	lr
  return HAL_OK;
 800c93c:	2000      	movs	r0, #0
}
 800c93e:	bc30      	pop	{r4, r5}
 800c940:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800c942:	6813      	ldr	r3, [r2, #0]
 800c944:	f043 0301 	orr.w	r3, r3, #1
 800c948:	6013      	str	r3, [r2, #0]
 800c94a:	e7f3      	b.n	800c934 <HAL_TIM_Base_Start_IT+0x88>
 800c94c:	40010000 	.word	0x40010000
 800c950:	40000400 	.word	0x40000400
 800c954:	40000800 	.word	0x40000800
 800c958:	40010400 	.word	0x40010400
 800c95c:	40001800 	.word	0x40001800
 800c960:	00010007 	.word	0x00010007

0800c964 <HAL_TIM_IC_MspInit>:
 800c964:	4770      	bx	lr
 800c966:	bf00      	nop

0800c968 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 800c968:	2800      	cmp	r0, #0
 800c96a:	f000 80a5 	beq.w	800cab8 <HAL_TIM_IC_Init+0x150>
{
 800c96e:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800c970:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c974:	4604      	mov	r4, r0
 800c976:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d076      	beq.n	800ca6c <HAL_TIM_IC_Init+0x104>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c97e:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800c980:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c982:	494e      	ldr	r1, [pc, #312]	; (800cabc <HAL_TIM_IC_Init+0x154>)
 800c984:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 800c988:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c98c:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800c990:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c992:	fab1 f181 	clz	r1, r1
 800c996:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800c99a:	d027      	beq.n	800c9ec <HAL_TIM_IC_Init+0x84>
 800c99c:	bb31      	cbnz	r1, 800c9ec <HAL_TIM_IC_Init+0x84>
 800c99e:	4848      	ldr	r0, [pc, #288]	; (800cac0 <HAL_TIM_IC_Init+0x158>)
 800c9a0:	4d48      	ldr	r5, [pc, #288]	; (800cac4 <HAL_TIM_IC_Init+0x15c>)
 800c9a2:	4282      	cmp	r2, r0
 800c9a4:	d067      	beq.n	800ca76 <HAL_TIM_IC_Init+0x10e>
 800c9a6:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800c9aa:	4282      	cmp	r2, r0
 800c9ac:	d063      	beq.n	800ca76 <HAL_TIM_IC_Init+0x10e>
 800c9ae:	1b55      	subs	r5, r2, r5
 800c9b0:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800c9b4:	fab5 f585 	clz	r5, r5
 800c9b8:	4282      	cmp	r2, r0
 800c9ba:	ea4f 1555 	mov.w	r5, r5, lsr #5
 800c9be:	d063      	beq.n	800ca88 <HAL_TIM_IC_Init+0x120>
 800c9c0:	2d00      	cmp	r5, #0
 800c9c2:	d161      	bne.n	800ca88 <HAL_TIM_IC_Init+0x120>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c9c4:	4840      	ldr	r0, [pc, #256]	; (800cac8 <HAL_TIM_IC_Init+0x160>)
 800c9c6:	4941      	ldr	r1, [pc, #260]	; (800cacc <HAL_TIM_IC_Init+0x164>)
 800c9c8:	428a      	cmp	r2, r1
 800c9ca:	bf18      	it	ne
 800c9cc:	4282      	cmpne	r2, r0
 800c9ce:	d065      	beq.n	800ca9c <HAL_TIM_IC_Init+0x134>
 800c9d0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c9d4:	428a      	cmp	r2, r1
 800c9d6:	d061      	beq.n	800ca9c <HAL_TIM_IC_Init+0x134>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c9d8:	69a0      	ldr	r0, [r4, #24]
 800c9da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c9de:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c9e0:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800c9e2:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 800c9e4:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c9e6:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c9e8:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c9ea:	e023      	b.n	800ca34 <HAL_TIM_IC_Init+0xcc>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c9ec:	4d35      	ldr	r5, [pc, #212]	; (800cac4 <HAL_TIM_IC_Init+0x15c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c9ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c9f2:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c9f4:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800c9f6:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c9f8:	fab5 f585 	clz	r5, r5
 800c9fc:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c9fe:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800ca00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ca04:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ca06:	69a0      	ldr	r0, [r4, #24]
 800ca08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ca0c:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800ca0e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ca10:	68e3      	ldr	r3, [r4, #12]
 800ca12:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800ca14:	6863      	ldr	r3, [r4, #4]
 800ca16:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ca18:	b951      	cbnz	r1, 800ca30 <HAL_TIM_IC_Init+0xc8>
 800ca1a:	b94d      	cbnz	r5, 800ca30 <HAL_TIM_IC_Init+0xc8>
 800ca1c:	492a      	ldr	r1, [pc, #168]	; (800cac8 <HAL_TIM_IC_Init+0x160>)
 800ca1e:	4b2b      	ldr	r3, [pc, #172]	; (800cacc <HAL_TIM_IC_Init+0x164>)
 800ca20:	429a      	cmp	r2, r3
 800ca22:	bf18      	it	ne
 800ca24:	428a      	cmpne	r2, r1
 800ca26:	d003      	beq.n	800ca30 <HAL_TIM_IC_Init+0xc8>
 800ca28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ca2c:	429a      	cmp	r2, r3
 800ca2e:	d101      	bne.n	800ca34 <HAL_TIM_IC_Init+0xcc>
    TIMx->RCR = Structure->RepetitionCounter;
 800ca30:	6963      	ldr	r3, [r4, #20]
 800ca32:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800ca34:	2301      	movs	r3, #1
  return HAL_OK;
 800ca36:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800ca38:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca3a:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca3e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800ca42:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800ca46:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800ca4a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800ca4e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ca52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca56:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800ca5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ca5e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800ca62:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800ca66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800ca6a:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800ca6c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800ca70:	f7ff ff78 	bl	800c964 <HAL_TIM_IC_MspInit>
 800ca74:	e783      	b.n	800c97e <HAL_TIM_IC_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca76:	1b55      	subs	r5, r2, r5
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ca78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800ca7c:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca7e:	fab5 f585 	clz	r5, r5
    tmpcr1 |= Structure->CounterMode;
 800ca82:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca84:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ca86:	e7ba      	b.n	800c9fe <HAL_TIM_IC_Init+0x96>
    tmpcr1 |= Structure->CounterMode;
 800ca88:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ca8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800ca8e:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca90:	480f      	ldr	r0, [pc, #60]	; (800cad0 <HAL_TIM_IC_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ca92:	4282      	cmp	r2, r0
 800ca94:	d0b3      	beq.n	800c9fe <HAL_TIM_IC_Init+0x96>
 800ca96:	2d00      	cmp	r5, #0
 800ca98:	d1b1      	bne.n	800c9fe <HAL_TIM_IC_Init+0x96>
 800ca9a:	e793      	b.n	800c9c4 <HAL_TIM_IC_Init+0x5c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ca9c:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800ca9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800caa2:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800caa4:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 800caa6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800caa8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800caac:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800caae:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800cab0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cab2:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800cab4:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cab6:	e7b1      	b.n	800ca1c <HAL_TIM_IC_Init+0xb4>
    return HAL_ERROR;
 800cab8:	2001      	movs	r0, #1
}
 800caba:	4770      	bx	lr
 800cabc:	40010000 	.word	0x40010000
 800cac0:	40000400 	.word	0x40000400
 800cac4:	40010400 	.word	0x40010400
 800cac8:	40014000 	.word	0x40014000
 800cacc:	40014400 	.word	0x40014400
 800cad0:	40000c00 	.word	0x40000c00

0800cad4 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 800cad4:	2800      	cmp	r0, #0
 800cad6:	f000 80cc 	beq.w	800cc72 <HAL_TIM_Encoder_Init+0x19e>
{
 800cada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800cadc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800cae0:	4604      	mov	r4, r0
 800cae2:	460d      	mov	r5, r1
 800cae4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cae8:	2b00      	cmp	r3, #0
 800caea:	f000 809b 	beq.w	800cc24 <HAL_TIM_Encoder_Init+0x150>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800caee:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800caf0:	2102      	movs	r1, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800caf2:	4a61      	ldr	r2, [pc, #388]	; (800cc78 <HAL_TIM_Encoder_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800caf4:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800caf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800cafc:	6899      	ldr	r1, [r3, #8]
 800cafe:	ea02 0201 	and.w	r2, r2, r1
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb02:	495e      	ldr	r1, [pc, #376]	; (800cc7c <HAL_TIM_Encoder_Init+0x1a8>)
 800cb04:	eba3 0101 	sub.w	r1, r3, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800cb08:	609a      	str	r2, [r3, #8]
  tmpcr1 = TIMx->CR1;
 800cb0a:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb0c:	fab1 f181 	clz	r1, r1
 800cb10:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800cb14:	d02b      	beq.n	800cb6e <HAL_TIM_Encoder_Init+0x9a>
 800cb16:	bb51      	cbnz	r1, 800cb6e <HAL_TIM_Encoder_Init+0x9a>
 800cb18:	4859      	ldr	r0, [pc, #356]	; (800cc80 <HAL_TIM_Encoder_Init+0x1ac>)
 800cb1a:	4283      	cmp	r3, r0
 800cb1c:	f000 8087 	beq.w	800cc2e <HAL_TIM_Encoder_Init+0x15a>
 800cb20:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800cb24:	4283      	cmp	r3, r0
 800cb26:	f000 8082 	beq.w	800cc2e <HAL_TIM_Encoder_Init+0x15a>
 800cb2a:	4e56      	ldr	r6, [pc, #344]	; (800cc84 <HAL_TIM_Encoder_Init+0x1b0>)
 800cb2c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800cb30:	1b9e      	subs	r6, r3, r6
 800cb32:	4283      	cmp	r3, r0
 800cb34:	fab6 f686 	clz	r6, r6
 800cb38:	ea4f 1656 	mov.w	r6, r6, lsr #5
 800cb3c:	f000 8081 	beq.w	800cc42 <HAL_TIM_Encoder_Init+0x16e>
 800cb40:	2e00      	cmp	r6, #0
 800cb42:	d17e      	bne.n	800cc42 <HAL_TIM_Encoder_Init+0x16e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cb44:	4850      	ldr	r0, [pc, #320]	; (800cc88 <HAL_TIM_Encoder_Init+0x1b4>)
 800cb46:	4951      	ldr	r1, [pc, #324]	; (800cc8c <HAL_TIM_Encoder_Init+0x1b8>)
 800cb48:	428b      	cmp	r3, r1
 800cb4a:	bf18      	it	ne
 800cb4c:	4283      	cmpne	r3, r0
 800cb4e:	f000 8082 	beq.w	800cc56 <HAL_TIM_Encoder_Init+0x182>
 800cb52:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800cb56:	428b      	cmp	r3, r1
 800cb58:	d07d      	beq.n	800cc56 <HAL_TIM_Encoder_Init+0x182>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cb5a:	69a1      	ldr	r1, [r4, #24]
 800cb5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cb60:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cb62:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800cb64:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800cb66:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cb68:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800cb6a:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cb6c:	e023      	b.n	800cbb6 <HAL_TIM_Encoder_Init+0xe2>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb6e:	4e45      	ldr	r6, [pc, #276]	; (800cc84 <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cb70:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800cb74:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb76:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800cb78:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb7a:	fab6 f686 	clz	r6, r6
 800cb7e:	0976      	lsrs	r6, r6, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cb80:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800cb82:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cb86:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cb88:	69a0      	ldr	r0, [r4, #24]
 800cb8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cb8e:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 800cb90:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cb92:	68e2      	ldr	r2, [r4, #12]
 800cb94:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800cb96:	6862      	ldr	r2, [r4, #4]
 800cb98:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cb9a:	b951      	cbnz	r1, 800cbb2 <HAL_TIM_Encoder_Init+0xde>
 800cb9c:	b94e      	cbnz	r6, 800cbb2 <HAL_TIM_Encoder_Init+0xde>
 800cb9e:	493a      	ldr	r1, [pc, #232]	; (800cc88 <HAL_TIM_Encoder_Init+0x1b4>)
 800cba0:	4a3a      	ldr	r2, [pc, #232]	; (800cc8c <HAL_TIM_Encoder_Init+0x1b8>)
 800cba2:	4293      	cmp	r3, r2
 800cba4:	bf18      	it	ne
 800cba6:	428b      	cmpne	r3, r1
 800cba8:	d003      	beq.n	800cbb2 <HAL_TIM_Encoder_Init+0xde>
 800cbaa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800cbae:	4293      	cmp	r3, r2
 800cbb0:	d101      	bne.n	800cbb6 <HAL_TIM_Encoder_Init+0xe2>
    TIMx->RCR = Structure->RepetitionCounter;
 800cbb2:	6962      	ldr	r2, [r4, #20]
 800cbb4:	631a      	str	r2, [r3, #48]	; 0x30
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cbb6:	692a      	ldr	r2, [r5, #16]
  TIMx->EGR = TIM_EGR_UG;
 800cbb8:	2601      	movs	r6, #1
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cbba:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cbbc:	ea4f 1e02 	mov.w	lr, r2, lsl #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cbc0:	69aa      	ldr	r2, [r5, #24]
  TIMx->EGR = TIM_EGR_UG;
 800cbc2:	615e      	str	r6, [r3, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cbc4:	ea41 2c02 	orr.w	ip, r1, r2, lsl #8
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800cbc8:	69e9      	ldr	r1, [r5, #28]
  tmpsmcr = htim->Instance->SMCR;
 800cbca:	6898      	ldr	r0, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cbcc:	ea4e 2201 	orr.w	r2, lr, r1, lsl #8
  tmpccmr1 = htim->Instance->CCMR1;
 800cbd0:	699f      	ldr	r7, [r3, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800cbd2:	492f      	ldr	r1, [pc, #188]	; (800cc90 <HAL_TIM_Encoder_Init+0x1bc>)
 800cbd4:	4039      	ands	r1, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cbd6:	696f      	ldr	r7, [r5, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cbd8:	ea4c 0c01 	orr.w	ip, ip, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cbdc:	68e9      	ldr	r1, [r5, #12]
 800cbde:	430a      	orrs	r2, r1
  tmpccer = htim->Instance->CCER;
 800cbe0:	6a19      	ldr	r1, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800cbe2:	f021 0eaa 	bic.w	lr, r1, #170	; 0xaa
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cbe6:	6a29      	ldr	r1, [r5, #32]
 800cbe8:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cbec:	6869      	ldr	r1, [r5, #4]
  tmpsmcr |= sConfig->EncoderMode;
 800cbee:	682d      	ldr	r5, [r5, #0]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cbf0:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 800cbf4:	4328      	orrs	r0, r5
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cbf6:	ea41 010e 	orr.w	r1, r1, lr
  htim->Instance->SMCR = tmpsmcr;
 800cbfa:	6098      	str	r0, [r3, #8]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800cbfc:	4825      	ldr	r0, [pc, #148]	; (800cc94 <HAL_TIM_Encoder_Init+0x1c0>)
 800cbfe:	ea0c 0000 	and.w	r0, ip, r0
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cc02:	4302      	orrs	r2, r0
  return HAL_OK;
 800cc04:	2000      	movs	r0, #0
  htim->Instance->CCMR1 = tmpccmr1;
 800cc06:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 800cc08:	6219      	str	r1, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cc0a:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800cc0e:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cc12:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800cc16:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cc1a:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800cc1e:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 800cc22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800cc24:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800cc28:	f7f9 fd8a 	bl	8006740 <HAL_TIM_Encoder_MspInit>
 800cc2c:	e75f      	b.n	800caee <HAL_TIM_Encoder_Init+0x1a>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cc2e:	4e15      	ldr	r6, [pc, #84]	; (800cc84 <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cc30:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800cc34:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cc36:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800cc38:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cc3a:	fab6 f686 	clz	r6, r6
 800cc3e:	0976      	lsrs	r6, r6, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cc40:	e79e      	b.n	800cb80 <HAL_TIM_Encoder_Init+0xac>
    tmpcr1 |= Structure->CounterMode;
 800cc42:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cc44:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800cc48:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cc4a:	4813      	ldr	r0, [pc, #76]	; (800cc98 <HAL_TIM_Encoder_Init+0x1c4>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cc4c:	4283      	cmp	r3, r0
 800cc4e:	d097      	beq.n	800cb80 <HAL_TIM_Encoder_Init+0xac>
 800cc50:	2e00      	cmp	r6, #0
 800cc52:	d195      	bne.n	800cb80 <HAL_TIM_Encoder_Init+0xac>
 800cc54:	e776      	b.n	800cb44 <HAL_TIM_Encoder_Init+0x70>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cc56:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800cc58:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cc5c:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cc5e:	69a1      	ldr	r1, [r4, #24]
 800cc60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cc64:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cc66:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800cc68:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800cc6a:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cc6c:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800cc6e:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cc70:	e795      	b.n	800cb9e <HAL_TIM_Encoder_Init+0xca>
    return HAL_ERROR;
 800cc72:	2001      	movs	r0, #1
}
 800cc74:	4770      	bx	lr
 800cc76:	bf00      	nop
 800cc78:	fffebff8 	.word	0xfffebff8
 800cc7c:	40010000 	.word	0x40010000
 800cc80:	40000400 	.word	0x40000400
 800cc84:	40010400 	.word	0x40010400
 800cc88:	40014000 	.word	0x40014000
 800cc8c:	40014400 	.word	0x40014400
 800cc90:	fffffcfc 	.word	0xfffffcfc
 800cc94:	ffff0303 	.word	0xffff0303
 800cc98:	40000c00 	.word	0x40000c00

0800cc9c <HAL_TIM_Encoder_Start>:
{
 800cc9c:	b500      	push	{lr}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800cc9e:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800cca2:	f890 c03f 	ldrb.w	ip, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800cca6:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800ccaa:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ccac:	f890 e045 	ldrb.w	lr, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ccb0:	b2d2      	uxtb	r2, r2
  if (Channel == TIM_CHANNEL_1)
 800ccb2:	b9c1      	cbnz	r1, 800cce6 <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ccb4:	2b01      	cmp	r3, #1
 800ccb6:	d123      	bne.n	800cd00 <HAL_TIM_Encoder_Start+0x64>
 800ccb8:	2a01      	cmp	r2, #1
 800ccba:	d121      	bne.n	800cd00 <HAL_TIM_Encoder_Start+0x64>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ccbc:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ccbe:	2302      	movs	r3, #2
 800ccc0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ccc4:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ccc8:	6a13      	ldr	r3, [r2, #32]
 800ccca:	f023 0301 	bic.w	r3, r3, #1
 800ccce:	6213      	str	r3, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ccd0:	6a13      	ldr	r3, [r2, #32]
 800ccd2:	f043 0301 	orr.w	r3, r3, #1
 800ccd6:	6213      	str	r3, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 800ccd8:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800ccda:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800ccdc:	f043 0301 	orr.w	r3, r3, #1
 800cce0:	6013      	str	r3, [r2, #0]
}
 800cce2:	f85d fb04 	ldr.w	pc, [sp], #4
  else if (Channel == TIM_CHANNEL_2)
 800cce6:	2904      	cmp	r1, #4
 800cce8:	fa5f fc8c 	uxtb.w	ip, ip
 800ccec:	fa5f fe8e 	uxtb.w	lr, lr
 800ccf0:	d027      	beq.n	800cd42 <HAL_TIM_Encoder_Start+0xa6>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ccf2:	2b01      	cmp	r3, #1
 800ccf4:	d104      	bne.n	800cd00 <HAL_TIM_Encoder_Start+0x64>
 800ccf6:	f1bc 0f01 	cmp.w	ip, #1
 800ccfa:	d101      	bne.n	800cd00 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ccfc:	2a01      	cmp	r2, #1
 800ccfe:	d002      	beq.n	800cd06 <HAL_TIM_Encoder_Start+0x6a>
      return HAL_ERROR;
 800cd00:	2001      	movs	r0, #1
}
 800cd02:	f85d fb04 	ldr.w	pc, [sp], #4
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800cd06:	f1be 0f01 	cmp.w	lr, #1
 800cd0a:	d1f9      	bne.n	800cd00 <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cd0c:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cd0e:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cd10:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cd14:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cd18:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cd1c:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800cd20:	6a13      	ldr	r3, [r2, #32]
 800cd22:	f023 0301 	bic.w	r3, r3, #1
 800cd26:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cd28:	6a13      	ldr	r3, [r2, #32]
 800cd2a:	f043 0301 	orr.w	r3, r3, #1
 800cd2e:	6213      	str	r3, [r2, #32]
  TIMx->CCER &= ~tmp;
 800cd30:	6a13      	ldr	r3, [r2, #32]
 800cd32:	f023 0310 	bic.w	r3, r3, #16
 800cd36:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cd38:	6a13      	ldr	r3, [r2, #32]
 800cd3a:	f043 0310 	orr.w	r3, r3, #16
 800cd3e:	6213      	str	r3, [r2, #32]
}
 800cd40:	e7ca      	b.n	800ccd8 <HAL_TIM_Encoder_Start+0x3c>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800cd42:	f1bc 0f01 	cmp.w	ip, #1
 800cd46:	d1db      	bne.n	800cd00 <HAL_TIM_Encoder_Start+0x64>
 800cd48:	f1be 0f01 	cmp.w	lr, #1
 800cd4c:	d1d8      	bne.n	800cd00 <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cd4e:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cd50:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cd52:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cd56:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800cd5a:	e7e9      	b.n	800cd30 <HAL_TIM_Encoder_Start+0x94>

0800cd5c <HAL_TIM_IC_ConfigChannel>:
{
 800cd5c:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800cd5e:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
 800cd62:	2801      	cmp	r0, #1
 800cd64:	f000 80d4 	beq.w	800cf10 <HAL_TIM_IC_ConfigChannel+0x1b4>
 800cd68:	2001      	movs	r0, #1
{
 800cd6a:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 800cd6c:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 800cd70:	b15a      	cbz	r2, 800cd8a <HAL_TIM_IC_ConfigChannel+0x2e>
  else if (Channel == TIM_CHANNEL_2)
 800cd72:	2a04      	cmp	r2, #4
 800cd74:	d054      	beq.n	800ce20 <HAL_TIM_IC_ConfigChannel+0xc4>
  else if (Channel == TIM_CHANNEL_3)
 800cd76:	2a08      	cmp	r2, #8
 800cd78:	f000 80a2 	beq.w	800cec0 <HAL_TIM_IC_ConfigChannel+0x164>
  else if (Channel == TIM_CHANNEL_4)
 800cd7c:	2a0c      	cmp	r2, #12
 800cd7e:	d079      	beq.n	800ce74 <HAL_TIM_IC_ConfigChannel+0x118>
  __HAL_UNLOCK(htim);
 800cd80:	2200      	movs	r2, #0
 800cd82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800cd86:	bcf0      	pop	{r4, r5, r6, r7}
 800cd88:	4770      	bx	lr
    TIM_TI1_SetConfig(htim->Instance,
 800cd8a:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800cd8c:	f8df c184 	ldr.w	ip, [pc, #388]	; 800cf14 <HAL_TIM_IC_ConfigChannel+0x1b8>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cd90:	6a16      	ldr	r6, [r2, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800cd92:	4562      	cmp	r2, ip
    TIM_TI1_SetConfig(htim->Instance,
 800cd94:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cd96:	f026 0601 	bic.w	r6, r6, #1
    TIM_TI1_SetConfig(htim->Instance,
 800cd9a:	e9d1 4500 	ldrd	r4, r5, [r1]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cd9e:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cda0:	6997      	ldr	r7, [r2, #24]
  tmpccer = TIMx->CCER;
 800cda2:	6a16      	ldr	r6, [r2, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800cda4:	d01d      	beq.n	800cde2 <HAL_TIM_IC_ConfigChannel+0x86>
 800cda6:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800cdaa:	d01a      	beq.n	800cde2 <HAL_TIM_IC_ConfigChannel+0x86>
 800cdac:	f5ac 4c7c 	sub.w	ip, ip, #64512	; 0xfc00
 800cdb0:	4562      	cmp	r2, ip
 800cdb2:	d016      	beq.n	800cde2 <HAL_TIM_IC_ConfigChannel+0x86>
 800cdb4:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 800cdb8:	4562      	cmp	r2, ip
 800cdba:	d012      	beq.n	800cde2 <HAL_TIM_IC_ConfigChannel+0x86>
 800cdbc:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 800cdc0:	4562      	cmp	r2, ip
 800cdc2:	d00e      	beq.n	800cde2 <HAL_TIM_IC_ConfigChannel+0x86>
 800cdc4:	f50c 4c78 	add.w	ip, ip, #63488	; 0xf800
 800cdc8:	4562      	cmp	r2, ip
 800cdca:	d00a      	beq.n	800cde2 <HAL_TIM_IC_ConfigChannel+0x86>
 800cdcc:	f5ac 4c6c 	sub.w	ip, ip, #60416	; 0xec00
 800cdd0:	4562      	cmp	r2, ip
 800cdd2:	d006      	beq.n	800cde2 <HAL_TIM_IC_ConfigChannel+0x86>
 800cdd4:	f50c 3c94 	add.w	ip, ip, #75776	; 0x12800
 800cdd8:	4562      	cmp	r2, ip
 800cdda:	d002      	beq.n	800cde2 <HAL_TIM_IC_ConfigChannel+0x86>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800cddc:	f047 0c01 	orr.w	ip, r7, #1
 800cde0:	e003      	b.n	800cdea <HAL_TIM_IC_ConfigChannel+0x8e>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800cde2:	f027 0c03 	bic.w	ip, r7, #3
    tmpccmr1 |= TIM_ICSelection;
 800cde6:	ea45 0c0c 	orr.w	ip, r5, ip
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cdea:	0100      	lsls	r0, r0, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cdec:	f026 050a 	bic.w	r5, r6, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cdf0:	f02c 0cf0 	bic.w	ip, ip, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800cdf4:	f004 040a 	and.w	r4, r4, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cdf8:	b2c0      	uxtb	r0, r0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800cdfa:	432c      	orrs	r4, r5
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800cdfc:	688d      	ldr	r5, [r1, #8]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800cdfe:	ea40 000c 	orr.w	r0, r0, ip
  TIMx->CCMR1 = tmpccmr1;
 800ce02:	6190      	str	r0, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800ce04:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 800ce06:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800ce08:	6994      	ldr	r4, [r2, #24]
 800ce0a:	f024 040c 	bic.w	r4, r4, #12
 800ce0e:	6194      	str	r4, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800ce10:	6991      	ldr	r1, [r2, #24]
 800ce12:	4329      	orrs	r1, r5
 800ce14:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 800ce16:	2200      	movs	r2, #0
 800ce18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800ce1c:	bcf0      	pop	{r4, r5, r6, r7}
 800ce1e:	4770      	bx	lr
    TIM_TI2_SetConfig(htim->Instance,
 800ce20:	681a      	ldr	r2, [r3, #0]
 800ce22:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ce24:	6a15      	ldr	r5, [r2, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800ce26:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ce28:	f025 0510 	bic.w	r5, r5, #16
    TIM_TI2_SetConfig(htim->Instance,
 800ce2c:	e9d1 4600 	ldrd	r4, r6, [r1]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ce30:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800ce32:	688d      	ldr	r5, [r1, #8]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800ce34:	b281      	uxth	r1, r0
  tmpccmr1 = TIMx->CCMR1;
 800ce36:	6990      	ldr	r0, [r2, #24]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800ce38:	0124      	lsls	r4, r4, #4
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800ce3a:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800ce3e:	f004 04a0 	and.w	r4, r4, #160	; 0xa0
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800ce42:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ce46:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800ce4a:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 800ce4c:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 800ce4e:	6191      	str	r1, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ce50:	f020 01a0 	bic.w	r1, r0, #160	; 0xa0
  HAL_StatusTypeDef status = HAL_OK;
 800ce54:	2000      	movs	r0, #0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800ce56:	4321      	orrs	r1, r4
  TIMx->CCER = tmpccer;
 800ce58:	6211      	str	r1, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800ce5a:	6994      	ldr	r4, [r2, #24]
 800ce5c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
 800ce60:	6194      	str	r4, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800ce62:	6991      	ldr	r1, [r2, #24]
 800ce64:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 800ce68:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800ce70:	bcf0      	pop	{r4, r5, r6, r7}
 800ce72:	4770      	bx	lr
    TIM_TI4_SetConfig(htim->Instance,
 800ce74:	681a      	ldr	r2, [r3, #0]
 800ce76:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ce78:	6a15      	ldr	r5, [r2, #32]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ce7a:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ce7c:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
    TIM_TI4_SetConfig(htim->Instance,
 800ce80:	e9d1 4600 	ldrd	r4, r6, [r1]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ce84:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800ce86:	688d      	ldr	r5, [r1, #8]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ce88:	b281      	uxth	r1, r0
  tmpccmr2 = TIMx->CCMR2;
 800ce8a:	69d0      	ldr	r0, [r2, #28]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ce8c:	0324      	lsls	r4, r4, #12
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ce8e:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ce92:	f404 4420 	and.w	r4, r4, #40960	; 0xa000
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ce96:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ce9a:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ce9e:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 800cea0:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR2 = tmpccmr2;
 800cea2:	61d1      	str	r1, [r2, #28]
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800cea4:	f420 4120 	bic.w	r1, r0, #40960	; 0xa000
  HAL_StatusTypeDef status = HAL_OK;
 800cea8:	2000      	movs	r0, #0
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ceaa:	4321      	orrs	r1, r4
  TIMx->CCER = tmpccer ;
 800ceac:	6211      	str	r1, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800ceae:	69d4      	ldr	r4, [r2, #28]
 800ceb0:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
 800ceb4:	61d4      	str	r4, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800ceb6:	69d1      	ldr	r1, [r2, #28]
 800ceb8:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 800cebc:	61d1      	str	r1, [r2, #28]
 800cebe:	e75f      	b.n	800cd80 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI3_SetConfig(htim->Instance,
 800cec0:	681a      	ldr	r2, [r3, #0]
 800cec2:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cec4:	6a15      	ldr	r5, [r2, #32]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800cec6:	0100      	lsls	r0, r0, #4
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cec8:	f425 7580 	bic.w	r5, r5, #256	; 0x100
    TIM_TI3_SetConfig(htim->Instance,
 800cecc:	e9d1 6400 	ldrd	r6, r4, [r1]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ced0:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800ced2:	688d      	ldr	r5, [r1, #8]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ced4:	b2c1      	uxtb	r1, r0
  tmpccmr2 = TIMx->CCMR2;
 800ced6:	69d0      	ldr	r0, [r2, #28]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ced8:	0236      	lsls	r6, r6, #8
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800ceda:	f020 0003 	bic.w	r0, r0, #3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800cede:	f406 6620 	and.w	r6, r6, #2560	; 0xa00
  tmpccmr2 |= TIM_ICSelection;
 800cee2:	4320      	orrs	r0, r4
  tmpccer = TIMx->CCER;
 800cee4:	6a14      	ldr	r4, [r2, #32]
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800cee6:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ceea:	f424 6420 	bic.w	r4, r4, #2560	; 0xa00
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ceee:	4301      	orrs	r1, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800cef0:	4334      	orrs	r4, r6
  HAL_StatusTypeDef status = HAL_OK;
 800cef2:	2000      	movs	r0, #0
  TIMx->CCMR2 = tmpccmr2;
 800cef4:	61d1      	str	r1, [r2, #28]
  TIMx->CCER = tmpccer;
 800cef6:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800cef8:	69d4      	ldr	r4, [r2, #28]
 800cefa:	f024 040c 	bic.w	r4, r4, #12
 800cefe:	61d4      	str	r4, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800cf00:	69d1      	ldr	r1, [r2, #28]
 800cf02:	4329      	orrs	r1, r5
 800cf04:	61d1      	str	r1, [r2, #28]
  __HAL_UNLOCK(htim);
 800cf06:	2200      	movs	r2, #0
 800cf08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800cf0c:	bcf0      	pop	{r4, r5, r6, r7}
 800cf0e:	4770      	bx	lr
  __HAL_LOCK(htim);
 800cf10:	2002      	movs	r0, #2
}
 800cf12:	4770      	bx	lr
 800cf14:	40010000 	.word	0x40010000

0800cf18 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800cf18:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800cf1c:	2b01      	cmp	r3, #1
 800cf1e:	f000 8081 	beq.w	800d024 <HAL_TIM_ConfigClockSource+0x10c>
 800cf22:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800cf24:	2302      	movs	r3, #2
{
 800cf26:	b470      	push	{r4, r5, r6}
  tmpsmcr = htim->Instance->SMCR;
 800cf28:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(htim);
 800cf2a:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800cf2c:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 800cf30:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cf34:	4b5a      	ldr	r3, [pc, #360]	; (800d0a0 <HAL_TIM_ConfigClockSource+0x188>)
  tmpsmcr = htim->Instance->SMCR;
 800cf36:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cf38:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800cf3a:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800cf3c:	680b      	ldr	r3, [r1, #0]
 800cf3e:	2b70      	cmp	r3, #112	; 0x70
 800cf40:	f000 809c 	beq.w	800d07c <HAL_TIM_ConfigClockSource+0x164>
 800cf44:	d825      	bhi.n	800cf92 <HAL_TIM_ConfigClockSource+0x7a>
 800cf46:	2b50      	cmp	r3, #80	; 0x50
 800cf48:	d06e      	beq.n	800d028 <HAL_TIM_ConfigClockSource+0x110>
 800cf4a:	d939      	bls.n	800cfc0 <HAL_TIM_ConfigClockSource+0xa8>
 800cf4c:	2b60      	cmp	r3, #96	; 0x60
 800cf4e:	d118      	bne.n	800cf82 <HAL_TIM_ConfigClockSource+0x6a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cf50:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cf52:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cf54:	f020 0010 	bic.w	r0, r0, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cf58:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cf5a:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800cf5c:	2000      	movs	r0, #0
  tmpccmr1 = TIMx->CCMR1;
 800cf5e:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cf60:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cf64:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccer = TIMx->CCER;
 800cf68:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cf6a:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
  TIMx->CCMR1 = tmpccmr1 ;
 800cf6e:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800cf70:	4b4c      	ldr	r3, [pc, #304]	; (800d0a4 <HAL_TIM_ConfigClockSource+0x18c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800cf72:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  TIMx->CCER = tmpccer;
 800cf76:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800cf78:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800cf7a:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cf7c:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800cf80:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 800cf82:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800cf84:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800cf86:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800cf8a:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800cf8e:	bc70      	pop	{r4, r5, r6}
 800cf90:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800cf92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cf96:	d060      	beq.n	800d05a <HAL_TIM_ConfigClockSource+0x142>
 800cf98:	d933      	bls.n	800d002 <HAL_TIM_ConfigClockSource+0xea>
 800cf9a:	4943      	ldr	r1, [pc, #268]	; (800d0a8 <HAL_TIM_ConfigClockSource+0x190>)
 800cf9c:	428b      	cmp	r3, r1
 800cf9e:	d006      	beq.n	800cfae <HAL_TIM_ConfigClockSource+0x96>
 800cfa0:	d929      	bls.n	800cff6 <HAL_TIM_ConfigClockSource+0xde>
 800cfa2:	4942      	ldr	r1, [pc, #264]	; (800d0ac <HAL_TIM_ConfigClockSource+0x194>)
 800cfa4:	428b      	cmp	r3, r1
 800cfa6:	d002      	beq.n	800cfae <HAL_TIM_ConfigClockSource+0x96>
 800cfa8:	3110      	adds	r1, #16
 800cfaa:	428b      	cmp	r3, r1
 800cfac:	d1e9      	bne.n	800cf82 <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr = TIMx->SMCR;
 800cfae:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800cfb0:	493c      	ldr	r1, [pc, #240]	; (800d0a4 <HAL_TIM_ConfigClockSource+0x18c>)
 800cfb2:	4001      	ands	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 800cfb4:	2000      	movs	r0, #0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cfb6:	430b      	orrs	r3, r1
 800cfb8:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800cfbc:	60a3      	str	r3, [r4, #8]
}
 800cfbe:	e7e0      	b.n	800cf82 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800cfc0:	2b40      	cmp	r3, #64	; 0x40
 800cfc2:	d123      	bne.n	800d00c <HAL_TIM_ConfigClockSource+0xf4>
  tmpccer = TIMx->CCER;
 800cfc4:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cfc6:	6a25      	ldr	r5, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cfc8:	6848      	ldr	r0, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cfca:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cfce:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cfd2:	68ce      	ldr	r6, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800cfd4:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800cfd6:	4b33      	ldr	r3, [pc, #204]	; (800d0a4 <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cfd8:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cfda:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cfdc:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cfe0:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800cfe4:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800cfe6:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800cfe8:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800cfea:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800cfec:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cfee:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800cff2:	60a3      	str	r3, [r4, #8]
}
 800cff4:	e7c5      	b.n	800cf82 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800cff6:	f023 0110 	bic.w	r1, r3, #16
 800cffa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800cffe:	d1c0      	bne.n	800cf82 <HAL_TIM_ConfigClockSource+0x6a>
 800d000:	e7d5      	b.n	800cfae <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 800d002:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 800d006:	bf18      	it	ne
 800d008:	2001      	movne	r0, #1
 800d00a:	e7ba      	b.n	800cf82 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800d00c:	d8b9      	bhi.n	800cf82 <HAL_TIM_ConfigClockSource+0x6a>
 800d00e:	2b20      	cmp	r3, #32
 800d010:	d0cd      	beq.n	800cfae <HAL_TIM_ConfigClockSource+0x96>
 800d012:	d903      	bls.n	800d01c <HAL_TIM_ConfigClockSource+0x104>
 800d014:	2b30      	cmp	r3, #48	; 0x30
 800d016:	d0ca      	beq.n	800cfae <HAL_TIM_ConfigClockSource+0x96>
 800d018:	2001      	movs	r0, #1
 800d01a:	e7b2      	b.n	800cf82 <HAL_TIM_ConfigClockSource+0x6a>
 800d01c:	f033 0110 	bics.w	r1, r3, #16
 800d020:	d1af      	bne.n	800cf82 <HAL_TIM_ConfigClockSource+0x6a>
 800d022:	e7c4      	b.n	800cfae <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 800d024:	2002      	movs	r0, #2
}
 800d026:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 800d028:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d02a:	6a25      	ldr	r5, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d02c:	6848      	ldr	r0, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d02e:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d032:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d036:	68ce      	ldr	r6, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800d038:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800d03a:	4b1a      	ldr	r3, [pc, #104]	; (800d0a4 <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d03c:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d03e:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d040:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d044:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800d048:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800d04a:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800d04c:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800d04e:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d050:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d052:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800d056:	60a3      	str	r3, [r4, #8]
}
 800d058:	e793      	b.n	800cf82 <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d05a:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800d05e:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d060:	432b      	orrs	r3, r5
 800d062:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d064:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800d068:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d06a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800d06e:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800d070:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d072:	68a3      	ldr	r3, [r4, #8]
 800d074:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d078:	60a3      	str	r3, [r4, #8]
      break;
 800d07a:	e782      	b.n	800cf82 <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d07c:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800d080:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d082:	432b      	orrs	r3, r5
 800d084:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d086:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800d08a:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d08c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800d090:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800d092:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800d094:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d096:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800d09a:	60a3      	str	r3, [r4, #8]
      break;
 800d09c:	e771      	b.n	800cf82 <HAL_TIM_ConfigClockSource+0x6a>
 800d09e:	bf00      	nop
 800d0a0:	ffce0088 	.word	0xffce0088
 800d0a4:	ffcfff8f 	.word	0xffcfff8f
 800d0a8:	00100020 	.word	0x00100020
 800d0ac:	00100030 	.word	0x00100030

0800d0b0 <HAL_TIM_OC_DelayElapsedCallback>:
 800d0b0:	4770      	bx	lr
 800d0b2:	bf00      	nop

0800d0b4 <HAL_TIM_IC_CaptureCallback>:
 800d0b4:	4770      	bx	lr
 800d0b6:	bf00      	nop

0800d0b8 <HAL_TIM_PWM_PulseFinishedCallback>:
 800d0b8:	4770      	bx	lr
 800d0ba:	bf00      	nop

0800d0bc <HAL_TIM_TriggerCallback>:
 800d0bc:	4770      	bx	lr
 800d0be:	bf00      	nop

0800d0c0 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d0c0:	6803      	ldr	r3, [r0, #0]
 800d0c2:	691a      	ldr	r2, [r3, #16]
 800d0c4:	0791      	lsls	r1, r2, #30
{
 800d0c6:	b510      	push	{r4, lr}
 800d0c8:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d0ca:	d502      	bpl.n	800d0d2 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d0cc:	68da      	ldr	r2, [r3, #12]
 800d0ce:	0792      	lsls	r2, r2, #30
 800d0d0:	d468      	bmi.n	800d1a4 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d0d2:	691a      	ldr	r2, [r3, #16]
 800d0d4:	0752      	lsls	r2, r2, #29
 800d0d6:	d502      	bpl.n	800d0de <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d0d8:	68da      	ldr	r2, [r3, #12]
 800d0da:	0750      	lsls	r0, r2, #29
 800d0dc:	d44f      	bmi.n	800d17e <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d0de:	691a      	ldr	r2, [r3, #16]
 800d0e0:	0711      	lsls	r1, r2, #28
 800d0e2:	d502      	bpl.n	800d0ea <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d0e4:	68da      	ldr	r2, [r3, #12]
 800d0e6:	0712      	lsls	r2, r2, #28
 800d0e8:	d437      	bmi.n	800d15a <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d0ea:	691a      	ldr	r2, [r3, #16]
 800d0ec:	06d0      	lsls	r0, r2, #27
 800d0ee:	d502      	bpl.n	800d0f6 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d0f0:	68da      	ldr	r2, [r3, #12]
 800d0f2:	06d1      	lsls	r1, r2, #27
 800d0f4:	d41e      	bmi.n	800d134 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d0f6:	691a      	ldr	r2, [r3, #16]
 800d0f8:	07d2      	lsls	r2, r2, #31
 800d0fa:	d502      	bpl.n	800d102 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d0fc:	68da      	ldr	r2, [r3, #12]
 800d0fe:	07d0      	lsls	r0, r2, #31
 800d100:	d469      	bmi.n	800d1d6 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d102:	691a      	ldr	r2, [r3, #16]
 800d104:	0611      	lsls	r1, r2, #24
 800d106:	d502      	bpl.n	800d10e <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d108:	68da      	ldr	r2, [r3, #12]
 800d10a:	0612      	lsls	r2, r2, #24
 800d10c:	d46b      	bmi.n	800d1e6 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d10e:	691a      	ldr	r2, [r3, #16]
 800d110:	05d0      	lsls	r0, r2, #23
 800d112:	d502      	bpl.n	800d11a <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d114:	68da      	ldr	r2, [r3, #12]
 800d116:	0611      	lsls	r1, r2, #24
 800d118:	d46d      	bmi.n	800d1f6 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d11a:	691a      	ldr	r2, [r3, #16]
 800d11c:	0652      	lsls	r2, r2, #25
 800d11e:	d502      	bpl.n	800d126 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d120:	68da      	ldr	r2, [r3, #12]
 800d122:	0650      	lsls	r0, r2, #25
 800d124:	d46f      	bmi.n	800d206 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d126:	691a      	ldr	r2, [r3, #16]
 800d128:	0691      	lsls	r1, r2, #26
 800d12a:	d502      	bpl.n	800d132 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d12c:	68da      	ldr	r2, [r3, #12]
 800d12e:	0692      	lsls	r2, r2, #26
 800d130:	d449      	bmi.n	800d1c6 <HAL_TIM_IRQHandler+0x106>
}
 800d132:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d134:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d138:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800d13a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d13c:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d13e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d140:	69db      	ldr	r3, [r3, #28]
 800d142:	f413 7f40 	tst.w	r3, #768	; 0x300
 800d146:	d16f      	bne.n	800d228 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d148:	f7ff ffb2 	bl	800d0b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d14c:	4620      	mov	r0, r4
 800d14e:	f7ff ffb3 	bl	800d0b8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d152:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d154:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d156:	7722      	strb	r2, [r4, #28]
 800d158:	e7cd      	b.n	800d0f6 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d15a:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d15e:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800d160:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d162:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d164:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d166:	69db      	ldr	r3, [r3, #28]
 800d168:	079b      	lsls	r3, r3, #30
 800d16a:	d15a      	bne.n	800d222 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d16c:	f7ff ffa0 	bl	800d0b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d170:	4620      	mov	r0, r4
 800d172:	f7ff ffa1 	bl	800d0b8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d176:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d178:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d17a:	7722      	strb	r2, [r4, #28]
 800d17c:	e7b5      	b.n	800d0ea <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d17e:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d182:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800d184:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d186:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d188:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d18a:	699b      	ldr	r3, [r3, #24]
 800d18c:	f413 7f40 	tst.w	r3, #768	; 0x300
 800d190:	d144      	bne.n	800d21c <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d192:	f7ff ff8d 	bl	800d0b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d196:	4620      	mov	r0, r4
 800d198:	f7ff ff8e 	bl	800d0b8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d19c:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d19e:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1a0:	7722      	strb	r2, [r4, #28]
 800d1a2:	e79c      	b.n	800d0de <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d1a4:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d1a8:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d1aa:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d1ac:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d1ae:	699b      	ldr	r3, [r3, #24]
 800d1b0:	0799      	lsls	r1, r3, #30
 800d1b2:	d130      	bne.n	800d216 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d1b4:	f7ff ff7c 	bl	800d0b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d1b8:	4620      	mov	r0, r4
 800d1ba:	f7ff ff7d 	bl	800d0b8 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1be:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d1c0:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1c2:	7722      	strb	r2, [r4, #28]
 800d1c4:	e785      	b.n	800d0d2 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d1c6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800d1ca:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d1cc:	611a      	str	r2, [r3, #16]
}
 800d1ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800d1d2:	f000 b887 	b.w	800d2e4 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d1d6:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800d1da:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d1dc:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800d1de:	f7f7 fa79 	bl	80046d4 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d1e2:	6823      	ldr	r3, [r4, #0]
 800d1e4:	e78d      	b.n	800d102 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d1e6:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800d1ea:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d1ec:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800d1ee:	f000 f87b 	bl	800d2e8 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d1f2:	6823      	ldr	r3, [r4, #0]
 800d1f4:	e78b      	b.n	800d10e <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d1f6:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800d1fa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d1fc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800d1fe:	f000 f875 	bl	800d2ec <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d202:	6823      	ldr	r3, [r4, #0]
 800d204:	e789      	b.n	800d11a <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d206:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800d20a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d20c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800d20e:	f7ff ff55 	bl	800d0bc <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d212:	6823      	ldr	r3, [r4, #0]
 800d214:	e787      	b.n	800d126 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800d216:	f7ff ff4d 	bl	800d0b4 <HAL_TIM_IC_CaptureCallback>
 800d21a:	e7d0      	b.n	800d1be <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800d21c:	f7ff ff4a 	bl	800d0b4 <HAL_TIM_IC_CaptureCallback>
 800d220:	e7bc      	b.n	800d19c <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800d222:	f7ff ff47 	bl	800d0b4 <HAL_TIM_IC_CaptureCallback>
 800d226:	e7a6      	b.n	800d176 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800d228:	f7ff ff44 	bl	800d0b4 <HAL_TIM_IC_CaptureCallback>
 800d22c:	e791      	b.n	800d152 <HAL_TIM_IRQHandler+0x92>
 800d22e:	bf00      	nop

0800d230 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d230:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800d234:	2b01      	cmp	r3, #1
 800d236:	d04b      	beq.n	800d2d0 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d238:	6803      	ldr	r3, [r0, #0]
 800d23a:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800d23c:	2002      	movs	r0, #2
{
 800d23e:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d240:	4d24      	ldr	r5, [pc, #144]	; (800d2d4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800d242:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d246:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800d248:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800d24a:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d24c:	d029      	beq.n	800d2a2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800d24e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800d252:	42ab      	cmp	r3, r5
 800d254:	d025      	beq.n	800d2a2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d256:	4d20      	ldr	r5, [pc, #128]	; (800d2d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800d258:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d25c:	42ab      	cmp	r3, r5
 800d25e:	bf18      	it	ne
 800d260:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800d264:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800d268:	bf0c      	ite	eq
 800d26a:	f04f 0c01 	moveq.w	ip, #1
 800d26e:	f04f 0c00 	movne.w	ip, #0
 800d272:	42ab      	cmp	r3, r5
 800d274:	bf08      	it	eq
 800d276:	f04c 0c01 	orreq.w	ip, ip, #1
 800d27a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800d27e:	42ab      	cmp	r3, r5
 800d280:	bf08      	it	eq
 800d282:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d286:	680d      	ldr	r5, [r1, #0]
 800d288:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d28a:	4d14      	ldr	r5, [pc, #80]	; (800d2dc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 800d28c:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d28e:	42ab      	cmp	r3, r5
 800d290:	bf14      	ite	ne
 800d292:	4660      	movne	r0, ip
 800d294:	f04c 0001 	orreq.w	r0, ip, #1
 800d298:	b960      	cbnz	r0, 800d2b4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800d29a:	4811      	ldr	r0, [pc, #68]	; (800d2e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800d29c:	4283      	cmp	r3, r0
 800d29e:	d009      	beq.n	800d2b4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800d2a0:	e00d      	b.n	800d2be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d2a2:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d2a4:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d2a8:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d2aa:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800d2ac:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d2b0:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800d2b2:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d2b4:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d2b6:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d2ba:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d2bc:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800d2be:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d2c0:	2101      	movs	r1, #1

  return HAL_OK;
 800d2c2:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800d2c4:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d2c8:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800d2cc:	bc30      	pop	{r4, r5}
 800d2ce:	4770      	bx	lr
  __HAL_LOCK(htim);
 800d2d0:	2002      	movs	r0, #2
}
 800d2d2:	4770      	bx	lr
 800d2d4:	40010000 	.word	0x40010000
 800d2d8:	40000400 	.word	0x40000400
 800d2dc:	40001800 	.word	0x40001800
 800d2e0:	40014000 	.word	0x40014000

0800d2e4 <HAL_TIMEx_CommutCallback>:
 800d2e4:	4770      	bx	lr
 800d2e6:	bf00      	nop

0800d2e8 <HAL_TIMEx_BreakCallback>:
 800d2e8:	4770      	bx	lr
 800d2ea:	bf00      	nop

0800d2ec <HAL_TIMEx_Break2Callback>:
 800d2ec:	4770      	bx	lr
 800d2ee:	bf00      	nop

0800d2f0 <HAL_UART_TxCpltCallback>:
 800d2f0:	4770      	bx	lr
 800d2f2:	bf00      	nop

0800d2f4 <HAL_UART_ErrorCallback>:
 800d2f4:	4770      	bx	lr
 800d2f6:	bf00      	nop

0800d2f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d2f8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d2fa:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800d302:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d306:	f7ff fff5 	bl	800d2f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d30a:	bd08      	pop	{r3, pc}

0800d30c <HAL_UARTEx_RxEventCallback>:
}
 800d30c:	4770      	bx	lr
 800d30e:	bf00      	nop

0800d310 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d310:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d312:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d316:	69da      	ldr	r2, [r3, #28]
  if (errorflags == 0U)
 800d318:	ea12 0f0c 	tst.w	r2, ip
{
 800d31c:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d31e:	681d      	ldr	r5, [r3, #0]
{
 800d320:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d322:	6899      	ldr	r1, [r3, #8]
  if (errorflags == 0U)
 800d324:	f000 8121 	beq.w	800d56a <HAL_UART_IRQHandler+0x25a>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d328:	4eb1      	ldr	r6, [pc, #708]	; (800d5f0 <HAL_UART_IRQHandler+0x2e0>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d32a:	48b2      	ldr	r0, [pc, #712]	; (800d5f4 <HAL_UART_IRQHandler+0x2e4>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d32c:	ea05 0c06 	and.w	ip, r5, r6
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d330:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d332:	ea5c 0600 	orrs.w	r6, ip, r0
 800d336:	f040 8089 	bne.w	800d44c <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d33a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800d33c:	2801      	cmp	r0, #1
 800d33e:	d022      	beq.n	800d386 <HAL_UART_IRQHandler+0x76>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d340:	02d0      	lsls	r0, r2, #11
 800d342:	d502      	bpl.n	800d34a <HAL_UART_IRQHandler+0x3a>
 800d344:	024e      	lsls	r6, r1, #9
 800d346:	f100 8139 	bmi.w	800d5bc <HAL_UART_IRQHandler+0x2ac>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d34a:	0610      	lsls	r0, r2, #24
 800d34c:	d506      	bpl.n	800d35c <HAL_UART_IRQHandler+0x4c>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d34e:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d352:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d356:	4301      	orrs	r1, r0
 800d358:	f040 8128 	bne.w	800d5ac <HAL_UART_IRQHandler+0x29c>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d35c:	0651      	lsls	r1, r2, #25
 800d35e:	d567      	bpl.n	800d430 <HAL_UART_IRQHandler+0x120>
 800d360:	066e      	lsls	r6, r5, #25
 800d362:	d565      	bpl.n	800d430 <HAL_UART_IRQHandler+0x120>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d364:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d368:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d36c:	e843 2100 	strex	r1, r2, [r3]
 800d370:	2900      	cmp	r1, #0
 800d372:	d1f7      	bne.n	800d364 <HAL_UART_IRQHandler+0x54>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d374:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d376:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d378:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800d37a:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->TxISR = NULL;
 800d37e:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 800d380:	f7ff ffb6 	bl	800d2f0 <HAL_UART_TxCpltCallback>
}
 800d384:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d386:	06d0      	lsls	r0, r2, #27
 800d388:	d5da      	bpl.n	800d340 <HAL_UART_IRQHandler+0x30>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d38a:	06ee      	lsls	r6, r5, #27
 800d38c:	d5d8      	bpl.n	800d340 <HAL_UART_IRQHandler+0x30>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d38e:	2210      	movs	r2, #16
 800d390:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d392:	689a      	ldr	r2, [r3, #8]
 800d394:	0655      	lsls	r5, r2, #25
 800d396:	f140 813c 	bpl.w	800d612 <HAL_UART_IRQHandler+0x302>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d39a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800d39e:	6801      	ldr	r1, [r0, #0]
 800d3a0:	684a      	ldr	r2, [r1, #4]
 800d3a2:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800d3a4:	2a00      	cmp	r2, #0
 800d3a6:	d0ed      	beq.n	800d384 <HAL_UART_IRQHandler+0x74>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d3a8:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800d3ac:	4291      	cmp	r1, r2
 800d3ae:	d9e9      	bls.n	800d384 <HAL_UART_IRQHandler+0x74>
        huart->RxXferCount = nb_remaining_rx_data;
 800d3b0:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d3b4:	69c2      	ldr	r2, [r0, #28]
 800d3b6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800d3ba:	d02f      	beq.n	800d41c <HAL_UART_IRQHandler+0x10c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3bc:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d3c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3c4:	e843 2100 	strex	r1, r2, [r3]
 800d3c8:	2900      	cmp	r1, #0
 800d3ca:	d1f7      	bne.n	800d3bc <HAL_UART_IRQHandler+0xac>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3cc:	f103 0208 	add.w	r2, r3, #8
 800d3d0:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3d4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3d8:	f103 0508 	add.w	r5, r3, #8
 800d3dc:	e845 2100 	strex	r1, r2, [r5]
 800d3e0:	2900      	cmp	r1, #0
 800d3e2:	d1f3      	bne.n	800d3cc <HAL_UART_IRQHandler+0xbc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3e4:	f103 0208 	add.w	r2, r3, #8
 800d3e8:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d3ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3f0:	f103 0508 	add.w	r5, r3, #8
 800d3f4:	e845 2100 	strex	r1, r2, [r5]
 800d3f8:	2900      	cmp	r1, #0
 800d3fa:	d1f3      	bne.n	800d3e4 <HAL_UART_IRQHandler+0xd4>
          huart->RxState = HAL_UART_STATE_READY;
 800d3fc:	2220      	movs	r2, #32
 800d3fe:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d402:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d404:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d408:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d40c:	e843 2100 	strex	r1, r2, [r3]
 800d410:	2900      	cmp	r1, #0
 800d412:	d1f7      	bne.n	800d404 <HAL_UART_IRQHandler+0xf4>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d414:	f7fb ffdc 	bl	80093d0 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d418:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d41c:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d41e:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d420:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d422:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800d426:	1ac9      	subs	r1, r1, r3
 800d428:	b289      	uxth	r1, r1
 800d42a:	f7ff ff6f 	bl	800d30c <HAL_UARTEx_RxEventCallback>
}
 800d42e:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d430:	0210      	lsls	r0, r2, #8
 800d432:	d502      	bpl.n	800d43a <HAL_UART_IRQHandler+0x12a>
 800d434:	0069      	lsls	r1, r5, #1
 800d436:	f100 80e7 	bmi.w	800d608 <HAL_UART_IRQHandler+0x2f8>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d43a:	01d3      	lsls	r3, r2, #7
 800d43c:	d5a2      	bpl.n	800d384 <HAL_UART_IRQHandler+0x74>
 800d43e:	2d00      	cmp	r5, #0
 800d440:	daa0      	bge.n	800d384 <HAL_UART_IRQHandler+0x74>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d442:	4620      	mov	r0, r4
}
 800d444:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d448:	f000 bd7a 	b.w	800df40 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d44c:	07d6      	lsls	r6, r2, #31
 800d44e:	d509      	bpl.n	800d464 <HAL_UART_IRQHandler+0x154>
 800d450:	05ee      	lsls	r6, r5, #23
 800d452:	d507      	bpl.n	800d464 <HAL_UART_IRQHandler+0x154>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d454:	2601      	movs	r6, #1
 800d456:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d458:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800d45c:	f046 0601 	orr.w	r6, r6, #1
 800d460:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d464:	0796      	lsls	r6, r2, #30
 800d466:	f140 8092 	bpl.w	800d58e <HAL_UART_IRQHandler+0x27e>
 800d46a:	07ce      	lsls	r6, r1, #31
 800d46c:	d50a      	bpl.n	800d484 <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d46e:	2602      	movs	r6, #2
 800d470:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d472:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800d476:	f046 0604 	orr.w	r6, r6, #4
 800d47a:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d47e:	0756      	lsls	r6, r2, #29
 800d480:	f100 808b 	bmi.w	800d59a <HAL_UART_IRQHandler+0x28a>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d484:	0716      	lsls	r6, r2, #28
 800d486:	d50b      	bpl.n	800d4a0 <HAL_UART_IRQHandler+0x190>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d488:	f005 0620 	and.w	r6, r5, #32
 800d48c:	4330      	orrs	r0, r6
 800d48e:	d007      	beq.n	800d4a0 <HAL_UART_IRQHandler+0x190>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d490:	2008      	movs	r0, #8
 800d492:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d494:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800d498:	f040 0008 	orr.w	r0, r0, #8
 800d49c:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d4a0:	0516      	lsls	r6, r2, #20
 800d4a2:	d50a      	bpl.n	800d4ba <HAL_UART_IRQHandler+0x1aa>
 800d4a4:	0168      	lsls	r0, r5, #5
 800d4a6:	d508      	bpl.n	800d4ba <HAL_UART_IRQHandler+0x1aa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d4a8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d4ac:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d4ae:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800d4b2:	f040 0020 	orr.w	r0, r0, #32
 800d4b6:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d4ba:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800d4be:	2800      	cmp	r0, #0
 800d4c0:	f43f af60 	beq.w	800d384 <HAL_UART_IRQHandler+0x74>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d4c4:	0696      	lsls	r6, r2, #26
 800d4c6:	d50b      	bpl.n	800d4e0 <HAL_UART_IRQHandler+0x1d0>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d4c8:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d4cc:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800d4d0:	ea55 0201 	orrs.w	r2, r5, r1
 800d4d4:	d004      	beq.n	800d4e0 <HAL_UART_IRQHandler+0x1d0>
        if (huart->RxISR != NULL)
 800d4d6:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800d4d8:	b112      	cbz	r2, 800d4e0 <HAL_UART_IRQHandler+0x1d0>
          huart->RxISR(huart);
 800d4da:	4620      	mov	r0, r4
 800d4dc:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d4de:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800d4e0:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d4e4:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d4e6:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d4ea:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800d4ee:	4315      	orrs	r5, r2
 800d4f0:	f000 80c5 	beq.w	800d67e <HAL_UART_IRQHandler+0x36e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4f4:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d4f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4fc:	e843 2100 	strex	r1, r2, [r3]
 800d500:	2900      	cmp	r1, #0
 800d502:	d1f7      	bne.n	800d4f4 <HAL_UART_IRQHandler+0x1e4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d504:	483c      	ldr	r0, [pc, #240]	; (800d5f8 <HAL_UART_IRQHandler+0x2e8>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d506:	f103 0208 	add.w	r2, r3, #8
 800d50a:	e852 2f00 	ldrex	r2, [r2]
 800d50e:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d510:	f103 0508 	add.w	r5, r3, #8
 800d514:	e845 2100 	strex	r1, r2, [r5]
 800d518:	2900      	cmp	r1, #0
 800d51a:	d1f4      	bne.n	800d506 <HAL_UART_IRQHandler+0x1f6>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d51c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800d51e:	2a01      	cmp	r2, #1
 800d520:	d054      	beq.n	800d5cc <HAL_UART_IRQHandler+0x2bc>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d522:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800d524:	2120      	movs	r1, #32
 800d526:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d52a:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d52c:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800d52e:	6762      	str	r2, [r4, #116]	; 0x74
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d530:	064d      	lsls	r5, r1, #25
 800d532:	d565      	bpl.n	800d600 <HAL_UART_IRQHandler+0x2f0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d534:	f103 0208 	add.w	r2, r3, #8
 800d538:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d53c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d540:	f103 0008 	add.w	r0, r3, #8
 800d544:	e840 2100 	strex	r1, r2, [r0]
 800d548:	2900      	cmp	r1, #0
 800d54a:	d1f3      	bne.n	800d534 <HAL_UART_IRQHandler+0x224>
          if (huart->hdmarx != NULL)
 800d54c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800d550:	2800      	cmp	r0, #0
 800d552:	d055      	beq.n	800d600 <HAL_UART_IRQHandler+0x2f0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d554:	4b29      	ldr	r3, [pc, #164]	; (800d5fc <HAL_UART_IRQHandler+0x2ec>)
 800d556:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d558:	f7fc f8b2 	bl	80096c0 <HAL_DMA_Abort_IT>
 800d55c:	2800      	cmp	r0, #0
 800d55e:	f43f af11 	beq.w	800d384 <HAL_UART_IRQHandler+0x74>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d562:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800d566:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800d568:	e00e      	b.n	800d588 <HAL_UART_IRQHandler+0x278>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d56a:	0696      	lsls	r6, r2, #26
 800d56c:	f57f aee5 	bpl.w	800d33a <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d570:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d574:	f001 5c80 	and.w	ip, r1, #268435456	; 0x10000000
 800d578:	ea56 060c 	orrs.w	r6, r6, ip
 800d57c:	f43f aedd 	beq.w	800d33a <HAL_UART_IRQHandler+0x2a>
      if (huart->RxISR != NULL)
 800d580:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800d582:	2b00      	cmp	r3, #0
 800d584:	f43f aefe 	beq.w	800d384 <HAL_UART_IRQHandler+0x74>
}
 800d588:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d58c:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d58e:	0756      	lsls	r6, r2, #29
 800d590:	f57f af78 	bpl.w	800d484 <HAL_UART_IRQHandler+0x174>
 800d594:	07ce      	lsls	r6, r1, #31
 800d596:	f57f af75 	bpl.w	800d484 <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d59a:	2604      	movs	r6, #4
 800d59c:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d59e:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800d5a2:	f046 0602 	orr.w	r6, r6, #2
 800d5a6:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
 800d5aa:	e76b      	b.n	800d484 <HAL_UART_IRQHandler+0x174>
    if (huart->TxISR != NULL)
 800d5ac:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	f43f aee8 	beq.w	800d384 <HAL_UART_IRQHandler+0x74>
      huart->TxISR(huart);
 800d5b4:	4620      	mov	r0, r4
}
 800d5b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800d5ba:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d5bc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800d5c0:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d5c2:	621a      	str	r2, [r3, #32]
}
 800d5c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800d5c8:	f000 bcb8 	b.w	800df3c <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5cc:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d5d0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5d4:	e843 2100 	strex	r1, r2, [r3]
 800d5d8:	2900      	cmp	r1, #0
 800d5da:	d0a2      	beq.n	800d522 <HAL_UART_IRQHandler+0x212>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5dc:	e853 2f00 	ldrex	r2, [r3]
 800d5e0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5e4:	e843 2100 	strex	r1, r2, [r3]
 800d5e8:	2900      	cmp	r1, #0
 800d5ea:	d1ef      	bne.n	800d5cc <HAL_UART_IRQHandler+0x2bc>
 800d5ec:	e799      	b.n	800d522 <HAL_UART_IRQHandler+0x212>
 800d5ee:	bf00      	nop
 800d5f0:	04000120 	.word	0x04000120
 800d5f4:	10000001 	.word	0x10000001
 800d5f8:	effffffe 	.word	0xeffffffe
 800d5fc:	0800d2f9 	.word	0x0800d2f9
            HAL_UART_ErrorCallback(huart);
 800d600:	4620      	mov	r0, r4
 800d602:	f7ff fe77 	bl	800d2f4 <HAL_UART_ErrorCallback>
}
 800d606:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d608:	4620      	mov	r0, r4
}
 800d60a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d60e:	f000 bc99 	b.w	800df44 <HAL_UARTEx_TxFifoEmptyCallback>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d612:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
 800d616:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800d61a:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d61e:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 800d620:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d622:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800d624:	2a00      	cmp	r2, #0
 800d626:	f43f aead 	beq.w	800d384 <HAL_UART_IRQHandler+0x74>
 800d62a:	2900      	cmp	r1, #0
 800d62c:	f43f aeaa 	beq.w	800d384 <HAL_UART_IRQHandler+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d630:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d634:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d638:	e843 2000 	strex	r0, r2, [r3]
 800d63c:	2800      	cmp	r0, #0
 800d63e:	d1f7      	bne.n	800d630 <HAL_UART_IRQHandler+0x320>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d640:	4d12      	ldr	r5, [pc, #72]	; (800d68c <HAL_UART_IRQHandler+0x37c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d642:	f103 0208 	add.w	r2, r3, #8
 800d646:	e852 2f00 	ldrex	r2, [r2]
 800d64a:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d64c:	f103 0608 	add.w	r6, r3, #8
 800d650:	e846 2000 	strex	r0, r2, [r6]
 800d654:	2800      	cmp	r0, #0
 800d656:	d1f4      	bne.n	800d642 <HAL_UART_IRQHandler+0x332>
        huart->RxState = HAL_UART_STATE_READY;
 800d658:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 800d65a:	6760      	str	r0, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800d65c:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d660:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d662:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d666:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d66a:	e843 2000 	strex	r0, r2, [r3]
 800d66e:	2800      	cmp	r0, #0
 800d670:	d1f7      	bne.n	800d662 <HAL_UART_IRQHandler+0x352>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d672:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d674:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d676:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d678:	f7ff fe48 	bl	800d30c <HAL_UARTEx_RxEventCallback>
}
 800d67c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800d67e:	4620      	mov	r0, r4
 800d680:	f7ff fe38 	bl	800d2f4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d684:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 800d688:	bd70      	pop	{r4, r5, r6, pc}
 800d68a:	bf00      	nop
 800d68c:	effffffe 	.word	0xeffffffe

0800d690 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d690:	6901      	ldr	r1, [r0, #16]
 800d692:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 800d694:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d696:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d698:	49c0      	ldr	r1, [pc, #768]	; (800d99c <UART_SetConfig+0x30c>)
{
 800d69a:	b530      	push	{r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d69c:	6945      	ldr	r5, [r0, #20]
{
 800d69e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d6a0:	69c0      	ldr	r0, [r0, #28]
{
 800d6a2:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d6a4:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d6a6:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d6a8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d6aa:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d6ac:	4dbc      	ldr	r5, [pc, #752]	; (800d9a0 <UART_SetConfig+0x310>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d6ae:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d6b0:	68e1      	ldr	r1, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d6b2:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d6b4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d6b6:	685a      	ldr	r2, [r3, #4]
 800d6b8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800d6bc:	ea42 0201 	orr.w	r2, r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d6c0:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d6c2:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d6c4:	f000 80e0 	beq.w	800d888 <UART_SetConfig+0x1f8>
    tmpreg |= huart->Init.OneBitSampling;
 800d6c8:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d6ca:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800d6cc:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d6ce:	4ab5      	ldr	r2, [pc, #724]	; (800d9a4 <UART_SetConfig+0x314>)
 800d6d0:	402a      	ands	r2, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d6d2:	6a65      	ldr	r5, [r4, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d6d4:	4311      	orrs	r1, r2
 800d6d6:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d6d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6da:	f022 020f 	bic.w	r2, r2, #15
 800d6de:	432a      	orrs	r2, r5
 800d6e0:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d6e2:	4ab1      	ldr	r2, [pc, #708]	; (800d9a8 <UART_SetConfig+0x318>)
 800d6e4:	4293      	cmp	r3, r2
 800d6e6:	d023      	beq.n	800d730 <UART_SetConfig+0xa0>
 800d6e8:	4ab0      	ldr	r2, [pc, #704]	; (800d9ac <UART_SetConfig+0x31c>)
 800d6ea:	4293      	cmp	r3, r2
 800d6ec:	d076      	beq.n	800d7dc <UART_SetConfig+0x14c>
 800d6ee:	4ab0      	ldr	r2, [pc, #704]	; (800d9b0 <UART_SetConfig+0x320>)
 800d6f0:	4293      	cmp	r3, r2
 800d6f2:	f000 818f 	beq.w	800da14 <UART_SetConfig+0x384>
 800d6f6:	4aaf      	ldr	r2, [pc, #700]	; (800d9b4 <UART_SetConfig+0x324>)
 800d6f8:	4293      	cmp	r3, r2
 800d6fa:	f000 81e1 	beq.w	800dac0 <UART_SetConfig+0x430>
 800d6fe:	4aae      	ldr	r2, [pc, #696]	; (800d9b8 <UART_SetConfig+0x328>)
 800d700:	4293      	cmp	r3, r2
 800d702:	f000 8121 	beq.w	800d948 <UART_SetConfig+0x2b8>
 800d706:	4aad      	ldr	r2, [pc, #692]	; (800d9bc <UART_SetConfig+0x32c>)
 800d708:	4293      	cmp	r3, r2
 800d70a:	f000 81e3 	beq.w	800dad4 <UART_SetConfig+0x444>
 800d70e:	4aac      	ldr	r2, [pc, #688]	; (800d9c0 <UART_SetConfig+0x330>)
 800d710:	4293      	cmp	r3, r2
 800d712:	f000 8234 	beq.w	800db7e <UART_SetConfig+0x4ee>
 800d716:	4aab      	ldr	r2, [pc, #684]	; (800d9c4 <UART_SetConfig+0x334>)
 800d718:	4293      	cmp	r3, r2
 800d71a:	f000 81e7 	beq.w	800daec <UART_SetConfig+0x45c>
        ret = HAL_ERROR;
 800d71e:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800d720:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800d722:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800d726:	6763      	str	r3, [r4, #116]	; 0x74
  huart->NbRxDataToProcess = 1;
 800d728:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800d72a:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800d72c:	b007      	add	sp, #28
 800d72e:	bd30      	pop	{r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d730:	4ba5      	ldr	r3, [pc, #660]	; (800d9c8 <UART_SetConfig+0x338>)
 800d732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d734:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d738:	2b28      	cmp	r3, #40	; 0x28
 800d73a:	d8f0      	bhi.n	800d71e <UART_SetConfig+0x8e>
 800d73c:	4aa3      	ldr	r2, [pc, #652]	; (800d9cc <UART_SetConfig+0x33c>)
 800d73e:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d740:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800d744:	d055      	beq.n	800d7f2 <UART_SetConfig+0x162>
    switch (clocksource)
 800d746:	2b20      	cmp	r3, #32
 800d748:	f200 814a 	bhi.w	800d9e0 <UART_SetConfig+0x350>
 800d74c:	2b20      	cmp	r3, #32
 800d74e:	d8e6      	bhi.n	800d71e <UART_SetConfig+0x8e>
 800d750:	a201      	add	r2, pc, #4	; (adr r2, 800d758 <UART_SetConfig+0xc8>)
 800d752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d756:	bf00      	nop
 800d758:	0800d997 	.word	0x0800d997
 800d75c:	0800d991 	.word	0x0800d991
 800d760:	0800d71f 	.word	0x0800d71f
 800d764:	0800d71f 	.word	0x0800d71f
 800d768:	0800d981 	.word	0x0800d981
 800d76c:	0800d71f 	.word	0x0800d71f
 800d770:	0800d71f 	.word	0x0800d71f
 800d774:	0800d71f 	.word	0x0800d71f
 800d778:	0800d973 	.word	0x0800d973
 800d77c:	0800d71f 	.word	0x0800d71f
 800d780:	0800d71f 	.word	0x0800d71f
 800d784:	0800d71f 	.word	0x0800d71f
 800d788:	0800d71f 	.word	0x0800d71f
 800d78c:	0800d71f 	.word	0x0800d71f
 800d790:	0800d71f 	.word	0x0800d71f
 800d794:	0800d71f 	.word	0x0800d71f
 800d798:	0800d95d 	.word	0x0800d95d
 800d79c:	0800d71f 	.word	0x0800d71f
 800d7a0:	0800d71f 	.word	0x0800d71f
 800d7a4:	0800d71f 	.word	0x0800d71f
 800d7a8:	0800d71f 	.word	0x0800d71f
 800d7ac:	0800d71f 	.word	0x0800d71f
 800d7b0:	0800d71f 	.word	0x0800d71f
 800d7b4:	0800d71f 	.word	0x0800d71f
 800d7b8:	0800d71f 	.word	0x0800d71f
 800d7bc:	0800d71f 	.word	0x0800d71f
 800d7c0:	0800d71f 	.word	0x0800d71f
 800d7c4:	0800d71f 	.word	0x0800d71f
 800d7c8:	0800d71f 	.word	0x0800d71f
 800d7cc:	0800d71f 	.word	0x0800d71f
 800d7d0:	0800d71f 	.word	0x0800d71f
 800d7d4:	0800d71f 	.word	0x0800d71f
 800d7d8:	0800db01 	.word	0x0800db01
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d7dc:	4b7a      	ldr	r3, [pc, #488]	; (800d9c8 <UART_SetConfig+0x338>)
 800d7de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d7e0:	f003 0307 	and.w	r3, r3, #7
 800d7e4:	2b05      	cmp	r3, #5
 800d7e6:	d89a      	bhi.n	800d71e <UART_SetConfig+0x8e>
 800d7e8:	4a79      	ldr	r2, [pc, #484]	; (800d9d0 <UART_SetConfig+0x340>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d7ea:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800d7ee:	5cd3      	ldrb	r3, [r2, r3]
 800d7f0:	d1a9      	bne.n	800d746 <UART_SetConfig+0xb6>
    switch (clocksource)
 800d7f2:	2b20      	cmp	r3, #32
 800d7f4:	f200 8145 	bhi.w	800da82 <UART_SetConfig+0x3f2>
 800d7f8:	2b20      	cmp	r3, #32
 800d7fa:	d890      	bhi.n	800d71e <UART_SetConfig+0x8e>
 800d7fc:	a201      	add	r2, pc, #4	; (adr r2, 800d804 <UART_SetConfig+0x174>)
 800d7fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d802:	bf00      	nop
 800d804:	0800db6b 	.word	0x0800db6b
 800d808:	0800db65 	.word	0x0800db65
 800d80c:	0800d71f 	.word	0x0800d71f
 800d810:	0800d71f 	.word	0x0800d71f
 800d814:	0800db71 	.word	0x0800db71
 800d818:	0800d71f 	.word	0x0800d71f
 800d81c:	0800d71f 	.word	0x0800d71f
 800d820:	0800d71f 	.word	0x0800d71f
 800d824:	0800db53 	.word	0x0800db53
 800d828:	0800d71f 	.word	0x0800d71f
 800d82c:	0800d71f 	.word	0x0800d71f
 800d830:	0800d71f 	.word	0x0800d71f
 800d834:	0800d71f 	.word	0x0800d71f
 800d838:	0800d71f 	.word	0x0800d71f
 800d83c:	0800d71f 	.word	0x0800d71f
 800d840:	0800d71f 	.word	0x0800d71f
 800d844:	0800db3f 	.word	0x0800db3f
 800d848:	0800d71f 	.word	0x0800d71f
 800d84c:	0800d71f 	.word	0x0800d71f
 800d850:	0800d71f 	.word	0x0800d71f
 800d854:	0800d71f 	.word	0x0800d71f
 800d858:	0800d71f 	.word	0x0800d71f
 800d85c:	0800d71f 	.word	0x0800d71f
 800d860:	0800d71f 	.word	0x0800d71f
 800d864:	0800d71f 	.word	0x0800d71f
 800d868:	0800d71f 	.word	0x0800d71f
 800d86c:	0800d71f 	.word	0x0800d71f
 800d870:	0800d71f 	.word	0x0800d71f
 800d874:	0800d71f 	.word	0x0800d71f
 800d878:	0800d71f 	.word	0x0800d71f
 800d87c:	0800d71f 	.word	0x0800d71f
 800d880:	0800d71f 	.word	0x0800d71f
 800d884:	0800db7b 	.word	0x0800db7b
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d888:	6898      	ldr	r0, [r3, #8]
 800d88a:	4a46      	ldr	r2, [pc, #280]	; (800d9a4 <UART_SetConfig+0x314>)
 800d88c:	4002      	ands	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d88e:	484e      	ldr	r0, [pc, #312]	; (800d9c8 <UART_SetConfig+0x338>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d890:	430a      	orrs	r2, r1
 800d892:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d896:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d898:	f022 020f 	bic.w	r2, r2, #15
 800d89c:	430a      	orrs	r2, r1
 800d89e:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d8a0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800d8a2:	f003 0307 	and.w	r3, r3, #7
 800d8a6:	2b05      	cmp	r3, #5
 800d8a8:	f63f af39 	bhi.w	800d71e <UART_SetConfig+0x8e>
 800d8ac:	4a49      	ldr	r2, [pc, #292]	; (800d9d4 <UART_SetConfig+0x344>)
 800d8ae:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 800d8b0:	2b20      	cmp	r3, #32
 800d8b2:	f200 80b9 	bhi.w	800da28 <UART_SetConfig+0x398>
 800d8b6:	2b01      	cmp	r3, #1
 800d8b8:	f67f af31 	bls.w	800d71e <UART_SetConfig+0x8e>
 800d8bc:	3b02      	subs	r3, #2
 800d8be:	2b1e      	cmp	r3, #30
 800d8c0:	f63f af2d 	bhi.w	800d71e <UART_SetConfig+0x8e>
 800d8c4:	a201      	add	r2, pc, #4	; (adr r2, 800d8cc <UART_SetConfig+0x23c>)
 800d8c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8ca:	bf00      	nop
 800d8cc:	0800db35 	.word	0x0800db35
 800d8d0:	0800d71f 	.word	0x0800d71f
 800d8d4:	0800db2b 	.word	0x0800db2b
 800d8d8:	0800d71f 	.word	0x0800d71f
 800d8dc:	0800d71f 	.word	0x0800d71f
 800d8e0:	0800d71f 	.word	0x0800d71f
 800d8e4:	0800db19 	.word	0x0800db19
 800d8e8:	0800d71f 	.word	0x0800d71f
 800d8ec:	0800d71f 	.word	0x0800d71f
 800d8f0:	0800d71f 	.word	0x0800d71f
 800d8f4:	0800d71f 	.word	0x0800d71f
 800d8f8:	0800d71f 	.word	0x0800d71f
 800d8fc:	0800d71f 	.word	0x0800d71f
 800d900:	0800d71f 	.word	0x0800d71f
 800d904:	0800db05 	.word	0x0800db05
 800d908:	0800d71f 	.word	0x0800d71f
 800d90c:	0800d71f 	.word	0x0800d71f
 800d910:	0800d71f 	.word	0x0800d71f
 800d914:	0800d71f 	.word	0x0800d71f
 800d918:	0800d71f 	.word	0x0800d71f
 800d91c:	0800d71f 	.word	0x0800d71f
 800d920:	0800d71f 	.word	0x0800d71f
 800d924:	0800d71f 	.word	0x0800d71f
 800d928:	0800d71f 	.word	0x0800d71f
 800d92c:	0800d71f 	.word	0x0800d71f
 800d930:	0800d71f 	.word	0x0800d71f
 800d934:	0800d71f 	.word	0x0800d71f
 800d938:	0800d71f 	.word	0x0800d71f
 800d93c:	0800d71f 	.word	0x0800d71f
 800d940:	0800d71f 	.word	0x0800d71f
 800d944:	0800db3b 	.word	0x0800db3b
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d948:	4b1f      	ldr	r3, [pc, #124]	; (800d9c8 <UART_SetConfig+0x338>)
 800d94a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d94c:	f003 0307 	and.w	r3, r3, #7
 800d950:	2b05      	cmp	r3, #5
 800d952:	f63f aee4 	bhi.w	800d71e <UART_SetConfig+0x8e>
 800d956:	4a20      	ldr	r2, [pc, #128]	; (800d9d8 <UART_SetConfig+0x348>)
 800d958:	5cd3      	ldrb	r3, [r2, r3]
 800d95a:	e6f1      	b.n	800d740 <UART_SetConfig+0xb0>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d95c:	4b1a      	ldr	r3, [pc, #104]	; (800d9c8 <UART_SetConfig+0x338>)
 800d95e:	681a      	ldr	r2, [r3, #0]
 800d960:	0692      	lsls	r2, r2, #26
 800d962:	f140 80c1 	bpl.w	800dae8 <UART_SetConfig+0x458>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	481c      	ldr	r0, [pc, #112]	; (800d9dc <UART_SetConfig+0x34c>)
 800d96a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800d96e:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800d970:	e03b      	b.n	800d9ea <UART_SetConfig+0x35a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d972:	a803      	add	r0, sp, #12
 800d974:	f7fe fb6c 	bl	800c050 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d978:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800d97a:	b938      	cbnz	r0, 800d98c <UART_SetConfig+0x2fc>
          pclk = (uint32_t) HSI_VALUE;
 800d97c:	2000      	movs	r0, #0
 800d97e:	e6cf      	b.n	800d720 <UART_SetConfig+0x90>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d980:	4668      	mov	r0, sp
 800d982:	f7fe fab9 	bl	800bef8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d986:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 800d988:	2800      	cmp	r0, #0
 800d98a:	d0f7      	beq.n	800d97c <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d98c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d98e:	e02c      	b.n	800d9ea <UART_SetConfig+0x35a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800d990:	f7fd fb68 	bl	800b064 <HAL_RCC_GetPCLK2Freq>
        break;
 800d994:	e7f1      	b.n	800d97a <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetPCLK1Freq();
 800d996:	f7fd fb1d 	bl	800afd4 <HAL_RCC_GetPCLK1Freq>
        break;
 800d99a:	e7ee      	b.n	800d97a <UART_SetConfig+0x2ea>
 800d99c:	cfff69f3 	.word	0xcfff69f3
 800d9a0:	58000c00 	.word	0x58000c00
 800d9a4:	11fff4ff 	.word	0x11fff4ff
 800d9a8:	40011000 	.word	0x40011000
 800d9ac:	40004400 	.word	0x40004400
 800d9b0:	40004800 	.word	0x40004800
 800d9b4:	40004c00 	.word	0x40004c00
 800d9b8:	40005000 	.word	0x40005000
 800d9bc:	40011400 	.word	0x40011400
 800d9c0:	40007800 	.word	0x40007800
 800d9c4:	40007c00 	.word	0x40007c00
 800d9c8:	58024400 	.word	0x58024400
 800d9cc:	0801d120 	.word	0x0801d120
 800d9d0:	0801d14c 	.word	0x0801d14c
 800d9d4:	0801d154 	.word	0x0801d154
 800d9d8:	0801d14c 	.word	0x0801d14c
 800d9dc:	03d09000 	.word	0x03d09000
    switch (clocksource)
 800d9e0:	2b40      	cmp	r3, #64	; 0x40
 800d9e2:	f47f ae9c 	bne.w	800d71e <UART_SetConfig+0x8e>
 800d9e6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d9ea:	4b6c      	ldr	r3, [pc, #432]	; (800db9c <UART_SetConfig+0x50c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d9ec:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d9f0:	6862      	ldr	r2, [r4, #4]
 800d9f2:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800d9f6:	fbb0 f3f3 	udiv	r3, r0, r3
 800d9fa:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800d9fe:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800da02:	f1a3 0210 	sub.w	r2, r3, #16
 800da06:	428a      	cmp	r2, r1
 800da08:	f63f ae89 	bhi.w	800d71e <UART_SetConfig+0x8e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800da0c:	6822      	ldr	r2, [r4, #0]
 800da0e:	2000      	movs	r0, #0
 800da10:	60d3      	str	r3, [r2, #12]
 800da12:	e685      	b.n	800d720 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800da14:	4b62      	ldr	r3, [pc, #392]	; (800dba0 <UART_SetConfig+0x510>)
 800da16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da18:	f003 0307 	and.w	r3, r3, #7
 800da1c:	2b05      	cmp	r3, #5
 800da1e:	f63f ae7e 	bhi.w	800d71e <UART_SetConfig+0x8e>
 800da22:	4a60      	ldr	r2, [pc, #384]	; (800dba4 <UART_SetConfig+0x514>)
 800da24:	5cd3      	ldrb	r3, [r2, r3]
 800da26:	e68b      	b.n	800d740 <UART_SetConfig+0xb0>
    switch (clocksource)
 800da28:	2b40      	cmp	r3, #64	; 0x40
 800da2a:	f47f ae78 	bne.w	800d71e <UART_SetConfig+0x8e>
 800da2e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800da32:	4b5a      	ldr	r3, [pc, #360]	; (800db9c <UART_SetConfig+0x50c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800da34:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800da36:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800da3a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800da3e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800da42:	4299      	cmp	r1, r3
 800da44:	f63f ae6b 	bhi.w	800d71e <UART_SetConfig+0x8e>
 800da48:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800da4c:	f63f ae67 	bhi.w	800d71e <UART_SetConfig+0x8e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da50:	2300      	movs	r3, #0
 800da52:	4619      	mov	r1, r3
 800da54:	f7f2 fcfc 	bl	8000450 <__aeabi_uldivmod>
 800da58:	462a      	mov	r2, r5
 800da5a:	0209      	lsls	r1, r1, #8
 800da5c:	0203      	lsls	r3, r0, #8
 800da5e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800da62:	0868      	lsrs	r0, r5, #1
 800da64:	1818      	adds	r0, r3, r0
 800da66:	f04f 0300 	mov.w	r3, #0
 800da6a:	f141 0100 	adc.w	r1, r1, #0
 800da6e:	f7f2 fcef 	bl	8000450 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800da72:	4a4d      	ldr	r2, [pc, #308]	; (800dba8 <UART_SetConfig+0x518>)
 800da74:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da78:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800da7a:	4291      	cmp	r1, r2
 800da7c:	f63f ae4f 	bhi.w	800d71e <UART_SetConfig+0x8e>
 800da80:	e7c4      	b.n	800da0c <UART_SetConfig+0x37c>
    switch (clocksource)
 800da82:	2b40      	cmp	r3, #64	; 0x40
 800da84:	f47f ae4b 	bne.w	800d71e <UART_SetConfig+0x8e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da88:	4b44      	ldr	r3, [pc, #272]	; (800db9c <UART_SetConfig+0x50c>)
 800da8a:	6862      	ldr	r2, [r4, #4]
 800da8c:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 800da90:	0853      	lsrs	r3, r2, #1
 800da92:	fbb0 f0f1 	udiv	r0, r0, r1
 800da96:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800da9a:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da9e:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800daa2:	f1a0 0210 	sub.w	r2, r0, #16
 800daa6:	429a      	cmp	r2, r3
 800daa8:	f63f ae39 	bhi.w	800d71e <UART_SetConfig+0x8e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800daac:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800dab0:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 800dab4:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800dab6:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 800dab8:	4303      	orrs	r3, r0
 800daba:	2000      	movs	r0, #0
 800dabc:	60d3      	str	r3, [r2, #12]
 800dabe:	e62f      	b.n	800d720 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dac0:	4b37      	ldr	r3, [pc, #220]	; (800dba0 <UART_SetConfig+0x510>)
 800dac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dac4:	f003 0307 	and.w	r3, r3, #7
 800dac8:	2b05      	cmp	r3, #5
 800daca:	f63f ae28 	bhi.w	800d71e <UART_SetConfig+0x8e>
 800dace:	4a37      	ldr	r2, [pc, #220]	; (800dbac <UART_SetConfig+0x51c>)
 800dad0:	5cd3      	ldrb	r3, [r2, r3]
 800dad2:	e635      	b.n	800d740 <UART_SetConfig+0xb0>
 800dad4:	4b32      	ldr	r3, [pc, #200]	; (800dba0 <UART_SetConfig+0x510>)
 800dad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dad8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800dadc:	2b28      	cmp	r3, #40	; 0x28
 800dade:	f63f ae1e 	bhi.w	800d71e <UART_SetConfig+0x8e>
 800dae2:	4a33      	ldr	r2, [pc, #204]	; (800dbb0 <UART_SetConfig+0x520>)
 800dae4:	5cd3      	ldrb	r3, [r2, r3]
 800dae6:	e62b      	b.n	800d740 <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800dae8:	4832      	ldr	r0, [pc, #200]	; (800dbb4 <UART_SetConfig+0x524>)
 800daea:	e77e      	b.n	800d9ea <UART_SetConfig+0x35a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800daec:	4b2c      	ldr	r3, [pc, #176]	; (800dba0 <UART_SetConfig+0x510>)
 800daee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800daf0:	f003 0307 	and.w	r3, r3, #7
 800daf4:	2b05      	cmp	r3, #5
 800daf6:	f63f ae12 	bhi.w	800d71e <UART_SetConfig+0x8e>
 800dafa:	4a2f      	ldr	r2, [pc, #188]	; (800dbb8 <UART_SetConfig+0x528>)
 800dafc:	5cd3      	ldrb	r3, [r2, r3]
 800dafe:	e61f      	b.n	800d740 <UART_SetConfig+0xb0>
        pclk = (uint32_t) CSI_VALUE;
 800db00:	482e      	ldr	r0, [pc, #184]	; (800dbbc <UART_SetConfig+0x52c>)
 800db02:	e772      	b.n	800d9ea <UART_SetConfig+0x35a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800db04:	4b26      	ldr	r3, [pc, #152]	; (800dba0 <UART_SetConfig+0x510>)
 800db06:	681a      	ldr	r2, [r3, #0]
 800db08:	0690      	lsls	r0, r2, #26
 800db0a:	d542      	bpl.n	800db92 <UART_SetConfig+0x502>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	4829      	ldr	r0, [pc, #164]	; (800dbb4 <UART_SetConfig+0x524>)
 800db10:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800db14:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800db16:	e78c      	b.n	800da32 <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800db18:	a803      	add	r0, sp, #12
 800db1a:	f7fe fa99 	bl	800c050 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800db1e:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800db20:	2800      	cmp	r0, #0
 800db22:	f43f af2b 	beq.w	800d97c <UART_SetConfig+0x2ec>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800db26:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800db28:	e783      	b.n	800da32 <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800db2a:	4668      	mov	r0, sp
 800db2c:	f7fe f9e4 	bl	800bef8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800db30:	9801      	ldr	r0, [sp, #4]
        break;
 800db32:	e7f5      	b.n	800db20 <UART_SetConfig+0x490>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800db34:	f7fe f9ce 	bl	800bed4 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800db38:	e7f2      	b.n	800db20 <UART_SetConfig+0x490>
        pclk = (uint32_t) CSI_VALUE;
 800db3a:	4820      	ldr	r0, [pc, #128]	; (800dbbc <UART_SetConfig+0x52c>)
 800db3c:	e779      	b.n	800da32 <UART_SetConfig+0x3a2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800db3e:	4b18      	ldr	r3, [pc, #96]	; (800dba0 <UART_SetConfig+0x510>)
 800db40:	681a      	ldr	r2, [r3, #0]
 800db42:	0691      	lsls	r1, r2, #26
 800db44:	d527      	bpl.n	800db96 <UART_SetConfig+0x506>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	481a      	ldr	r0, [pc, #104]	; (800dbb4 <UART_SetConfig+0x524>)
 800db4a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800db4e:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800db50:	e79a      	b.n	800da88 <UART_SetConfig+0x3f8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800db52:	a803      	add	r0, sp, #12
 800db54:	f7fe fa7c 	bl	800c050 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800db58:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800db5a:	2800      	cmp	r0, #0
 800db5c:	f43f af0e 	beq.w	800d97c <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800db60:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800db62:	e791      	b.n	800da88 <UART_SetConfig+0x3f8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800db64:	f7fd fa7e 	bl	800b064 <HAL_RCC_GetPCLK2Freq>
        break;
 800db68:	e7f7      	b.n	800db5a <UART_SetConfig+0x4ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800db6a:	f7fd fa33 	bl	800afd4 <HAL_RCC_GetPCLK1Freq>
        break;
 800db6e:	e7f4      	b.n	800db5a <UART_SetConfig+0x4ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800db70:	4668      	mov	r0, sp
 800db72:	f7fe f9c1 	bl	800bef8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800db76:	9801      	ldr	r0, [sp, #4]
        break;
 800db78:	e7ef      	b.n	800db5a <UART_SetConfig+0x4ca>
        pclk = (uint32_t) CSI_VALUE;
 800db7a:	4810      	ldr	r0, [pc, #64]	; (800dbbc <UART_SetConfig+0x52c>)
 800db7c:	e784      	b.n	800da88 <UART_SetConfig+0x3f8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800db7e:	4b08      	ldr	r3, [pc, #32]	; (800dba0 <UART_SetConfig+0x510>)
 800db80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db82:	f003 0307 	and.w	r3, r3, #7
 800db86:	2b05      	cmp	r3, #5
 800db88:	f63f adc9 	bhi.w	800d71e <UART_SetConfig+0x8e>
 800db8c:	4a0c      	ldr	r2, [pc, #48]	; (800dbc0 <UART_SetConfig+0x530>)
 800db8e:	5cd3      	ldrb	r3, [r2, r3]
 800db90:	e5d6      	b.n	800d740 <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800db92:	4808      	ldr	r0, [pc, #32]	; (800dbb4 <UART_SetConfig+0x524>)
 800db94:	e74d      	b.n	800da32 <UART_SetConfig+0x3a2>
          pclk = (uint32_t) HSI_VALUE;
 800db96:	4807      	ldr	r0, [pc, #28]	; (800dbb4 <UART_SetConfig+0x524>)
 800db98:	e776      	b.n	800da88 <UART_SetConfig+0x3f8>
 800db9a:	bf00      	nop
 800db9c:	0801d15c 	.word	0x0801d15c
 800dba0:	58024400 	.word	0x58024400
 800dba4:	0801d14c 	.word	0x0801d14c
 800dba8:	000ffcff 	.word	0x000ffcff
 800dbac:	0801d14c 	.word	0x0801d14c
 800dbb0:	0801d120 	.word	0x0801d120
 800dbb4:	03d09000 	.word	0x03d09000
 800dbb8:	0801d14c 	.word	0x0801d14c
 800dbbc:	003d0900 	.word	0x003d0900
 800dbc0:	0801d14c 	.word	0x0801d14c

0800dbc4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dbc4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800dbc6:	07da      	lsls	r2, r3, #31
{
 800dbc8:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dbca:	d506      	bpl.n	800dbda <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dbcc:	6801      	ldr	r1, [r0, #0]
 800dbce:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800dbd0:	684a      	ldr	r2, [r1, #4]
 800dbd2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800dbd6:	4322      	orrs	r2, r4
 800dbd8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800dbda:	079c      	lsls	r4, r3, #30
 800dbdc:	d506      	bpl.n	800dbec <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dbde:	6801      	ldr	r1, [r0, #0]
 800dbe0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800dbe2:	684a      	ldr	r2, [r1, #4]
 800dbe4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800dbe8:	4322      	orrs	r2, r4
 800dbea:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800dbec:	0759      	lsls	r1, r3, #29
 800dbee:	d506      	bpl.n	800dbfe <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800dbf0:	6801      	ldr	r1, [r0, #0]
 800dbf2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800dbf4:	684a      	ldr	r2, [r1, #4]
 800dbf6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800dbfa:	4322      	orrs	r2, r4
 800dbfc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dbfe:	071a      	lsls	r2, r3, #28
 800dc00:	d506      	bpl.n	800dc10 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dc02:	6801      	ldr	r1, [r0, #0]
 800dc04:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800dc06:	684a      	ldr	r2, [r1, #4]
 800dc08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800dc0c:	4322      	orrs	r2, r4
 800dc0e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dc10:	06dc      	lsls	r4, r3, #27
 800dc12:	d506      	bpl.n	800dc22 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dc14:	6801      	ldr	r1, [r0, #0]
 800dc16:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800dc18:	688a      	ldr	r2, [r1, #8]
 800dc1a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800dc1e:	4322      	orrs	r2, r4
 800dc20:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dc22:	0699      	lsls	r1, r3, #26
 800dc24:	d506      	bpl.n	800dc34 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dc26:	6801      	ldr	r1, [r0, #0]
 800dc28:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800dc2a:	688a      	ldr	r2, [r1, #8]
 800dc2c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800dc30:	4322      	orrs	r2, r4
 800dc32:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dc34:	065a      	lsls	r2, r3, #25
 800dc36:	d50a      	bpl.n	800dc4e <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dc38:	6801      	ldr	r1, [r0, #0]
 800dc3a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800dc3c:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dc3e:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dc42:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800dc46:	ea42 0204 	orr.w	r2, r2, r4
 800dc4a:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dc4c:	d00b      	beq.n	800dc66 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dc4e:	061b      	lsls	r3, r3, #24
 800dc50:	d506      	bpl.n	800dc60 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dc52:	6802      	ldr	r2, [r0, #0]
 800dc54:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800dc56:	6853      	ldr	r3, [r2, #4]
 800dc58:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800dc5c:	430b      	orrs	r3, r1
 800dc5e:	6053      	str	r3, [r2, #4]
}
 800dc60:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dc64:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dc66:	684a      	ldr	r2, [r1, #4]
 800dc68:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800dc6a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800dc6e:	4322      	orrs	r2, r4
 800dc70:	604a      	str	r2, [r1, #4]
 800dc72:	e7ec      	b.n	800dc4e <UART_AdvFeatureConfig+0x8a>

0800dc74 <UART_CheckIdleState>:
{
 800dc74:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc76:	2300      	movs	r3, #0
{
 800dc78:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc7a:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 800dc7e:	f7f9 f89b 	bl	8006db8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800dc82:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 800dc84:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800dc86:	6813      	ldr	r3, [r2, #0]
 800dc88:	071b      	lsls	r3, r3, #28
 800dc8a:	d40e      	bmi.n	800dcaa <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800dc8c:	6813      	ldr	r3, [r2, #0]
 800dc8e:	0759      	lsls	r1, r3, #29
 800dc90:	d432      	bmi.n	800dcf8 <UART_CheckIdleState+0x84>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc92:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800dc94:	2220      	movs	r2, #32
  return HAL_OK;
 800dc96:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800dc98:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800dc9c:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800dca0:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dca4:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dca6:	6723      	str	r3, [r4, #112]	; 0x70
}
 800dca8:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dcaa:	69d3      	ldr	r3, [r2, #28]
 800dcac:	0298      	lsls	r0, r3, #10
 800dcae:	d4ed      	bmi.n	800dc8c <UART_CheckIdleState+0x18>
 800dcb0:	e00c      	b.n	800dccc <UART_CheckIdleState+0x58>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800dcb2:	6819      	ldr	r1, [r3, #0]
 800dcb4:	461a      	mov	r2, r3
 800dcb6:	0749      	lsls	r1, r1, #29
 800dcb8:	d505      	bpl.n	800dcc6 <UART_CheckIdleState+0x52>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800dcba:	69d9      	ldr	r1, [r3, #28]
 800dcbc:	0708      	lsls	r0, r1, #28
 800dcbe:	d44f      	bmi.n	800dd60 <UART_CheckIdleState+0xec>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dcc0:	69d9      	ldr	r1, [r3, #28]
 800dcc2:	0509      	lsls	r1, r1, #20
 800dcc4:	d47a      	bmi.n	800ddbc <UART_CheckIdleState+0x148>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dcc6:	69db      	ldr	r3, [r3, #28]
 800dcc8:	0298      	lsls	r0, r3, #10
 800dcca:	d4df      	bmi.n	800dc8c <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dccc:	f7f9 f874 	bl	8006db8 <HAL_GetTick>
 800dcd0:	1b43      	subs	r3, r0, r5
 800dcd2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dcd6:	6823      	ldr	r3, [r4, #0]
 800dcd8:	d3eb      	bcc.n	800dcb2 <UART_CheckIdleState+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcda:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800dcde:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dce2:	e843 2100 	strex	r1, r2, [r3]
 800dce6:	2900      	cmp	r1, #0
 800dce8:	d1f7      	bne.n	800dcda <UART_CheckIdleState+0x66>
      huart->gState = HAL_UART_STATE_READY;
 800dcea:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800dcec:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800dcee:	f884 1084 	strb.w	r1, [r4, #132]	; 0x84
      huart->gState = HAL_UART_STATE_READY;
 800dcf2:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 800dcf6:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dcf8:	69d3      	ldr	r3, [r2, #28]
 800dcfa:	025b      	lsls	r3, r3, #9
 800dcfc:	d4c9      	bmi.n	800dc92 <UART_CheckIdleState+0x1e>
 800dcfe:	e00d      	b.n	800dd1c <UART_CheckIdleState+0xa8>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800dd00:	681a      	ldr	r2, [r3, #0]
 800dd02:	0750      	lsls	r0, r2, #29
 800dd04:	d507      	bpl.n	800dd16 <UART_CheckIdleState+0xa2>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800dd06:	69da      	ldr	r2, [r3, #28]
 800dd08:	0711      	lsls	r1, r2, #28
 800dd0a:	f100 8085 	bmi.w	800de18 <UART_CheckIdleState+0x1a4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dd0e:	69da      	ldr	r2, [r3, #28]
 800dd10:	0512      	lsls	r2, r2, #20
 800dd12:	f100 80af 	bmi.w	800de74 <UART_CheckIdleState+0x200>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dd16:	69db      	ldr	r3, [r3, #28]
 800dd18:	025b      	lsls	r3, r3, #9
 800dd1a:	d4ba      	bmi.n	800dc92 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dd1c:	f7f9 f84c 	bl	8006db8 <HAL_GetTick>
 800dd20:	1b43      	subs	r3, r0, r5
 800dd22:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dd26:	6823      	ldr	r3, [r4, #0]
 800dd28:	d3ea      	bcc.n	800dd00 <UART_CheckIdleState+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd2a:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dd2e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd32:	e843 2100 	strex	r1, r2, [r3]
 800dd36:	2900      	cmp	r1, #0
 800dd38:	d1f7      	bne.n	800dd2a <UART_CheckIdleState+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd3a:	f103 0208 	add.w	r2, r3, #8
 800dd3e:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dd42:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd46:	f103 0008 	add.w	r0, r3, #8
 800dd4a:	e840 2100 	strex	r1, r2, [r0]
 800dd4e:	2900      	cmp	r1, #0
 800dd50:	d1f3      	bne.n	800dd3a <UART_CheckIdleState+0xc6>
      huart->RxState = HAL_UART_STATE_READY;
 800dd52:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800dd54:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800dd56:	f884 1084 	strb.w	r1, [r4, #132]	; 0x84
      huart->RxState = HAL_UART_STATE_READY;
 800dd5a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
}
 800dd5e:	bd38      	pop	{r3, r4, r5, pc}
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dd60:	2208      	movs	r2, #8
 800dd62:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd64:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dd68:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd6c:	e843 2100 	strex	r1, r2, [r3]
 800dd70:	2900      	cmp	r1, #0
 800dd72:	d1f7      	bne.n	800dd64 <UART_CheckIdleState+0xf0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dd74:	4856      	ldr	r0, [pc, #344]	; (800ded0 <UART_CheckIdleState+0x25c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd76:	f103 0208 	add.w	r2, r3, #8
 800dd7a:	e852 2f00 	ldrex	r2, [r2]
 800dd7e:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd80:	f103 0508 	add.w	r5, r3, #8
 800dd84:	e845 2100 	strex	r1, r2, [r5]
 800dd88:	2900      	cmp	r1, #0
 800dd8a:	d1f4      	bne.n	800dd76 <UART_CheckIdleState+0x102>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd8c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800dd8e:	2a01      	cmp	r2, #1
 800dd90:	d00b      	beq.n	800ddaa <UART_CheckIdleState+0x136>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd92:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800dd94:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800dd96:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800dd98:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800dd9c:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd9e:	66e2      	str	r2, [r4, #108]	; 0x6c
           __HAL_UNLOCK(huart);
 800dda0:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800dda4:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
           return HAL_ERROR;
 800dda8:	e797      	b.n	800dcda <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddaa:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ddae:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddb2:	e843 2100 	strex	r1, r2, [r3]
 800ddb6:	2900      	cmp	r1, #0
 800ddb8:	d1f7      	bne.n	800ddaa <UART_CheckIdleState+0x136>
 800ddba:	e7ea      	b.n	800dd92 <UART_CheckIdleState+0x11e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ddbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ddc0:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddc2:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ddc6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddca:	e843 2100 	strex	r1, r2, [r3]
 800ddce:	2900      	cmp	r1, #0
 800ddd0:	d1f7      	bne.n	800ddc2 <UART_CheckIdleState+0x14e>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ddd2:	483f      	ldr	r0, [pc, #252]	; (800ded0 <UART_CheckIdleState+0x25c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddd4:	f103 0208 	add.w	r2, r3, #8
 800ddd8:	e852 2f00 	ldrex	r2, [r2]
 800dddc:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddde:	f103 0508 	add.w	r5, r3, #8
 800dde2:	e845 2100 	strex	r1, r2, [r5]
 800dde6:	2900      	cmp	r1, #0
 800dde8:	d1f4      	bne.n	800ddd4 <UART_CheckIdleState+0x160>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ddea:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800ddec:	2a01      	cmp	r2, #1
 800ddee:	d00a      	beq.n	800de06 <UART_CheckIdleState+0x192>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ddf0:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800ddf2:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800ddf4:	6762      	str	r2, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800ddf6:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 800ddfa:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ddfe:	66e2      	str	r2, [r4, #108]	; 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800de00:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800de04:	e769      	b.n	800dcda <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de06:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800de0a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de0e:	e843 2100 	strex	r1, r2, [r3]
 800de12:	2900      	cmp	r1, #0
 800de14:	d1f7      	bne.n	800de06 <UART_CheckIdleState+0x192>
 800de16:	e7eb      	b.n	800ddf0 <UART_CheckIdleState+0x17c>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800de18:	2208      	movs	r2, #8
 800de1a:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de1c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800de20:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de24:	e843 2100 	strex	r1, r2, [r3]
 800de28:	2900      	cmp	r1, #0
 800de2a:	d1f7      	bne.n	800de1c <UART_CheckIdleState+0x1a8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800de2c:	4828      	ldr	r0, [pc, #160]	; (800ded0 <UART_CheckIdleState+0x25c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de2e:	f103 0208 	add.w	r2, r3, #8
 800de32:	e852 2f00 	ldrex	r2, [r2]
 800de36:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de38:	f103 0508 	add.w	r5, r3, #8
 800de3c:	e845 2100 	strex	r1, r2, [r5]
 800de40:	2900      	cmp	r1, #0
 800de42:	d1f4      	bne.n	800de2e <UART_CheckIdleState+0x1ba>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800de44:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800de46:	2a01      	cmp	r2, #1
 800de48:	d00b      	beq.n	800de62 <UART_CheckIdleState+0x1ee>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de4a:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800de4c:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800de4e:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800de50:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800de54:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de56:	66e2      	str	r2, [r4, #108]	; 0x6c
           __HAL_UNLOCK(huart);
 800de58:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800de5c:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
           return HAL_ERROR;
 800de60:	e763      	b.n	800dd2a <UART_CheckIdleState+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de62:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800de66:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de6a:	e843 2100 	strex	r1, r2, [r3]
 800de6e:	2900      	cmp	r1, #0
 800de70:	d1f7      	bne.n	800de62 <UART_CheckIdleState+0x1ee>
 800de72:	e7ea      	b.n	800de4a <UART_CheckIdleState+0x1d6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800de74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800de78:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de7a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800de7e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de82:	e843 2100 	strex	r1, r2, [r3]
 800de86:	2900      	cmp	r1, #0
 800de88:	d1f7      	bne.n	800de7a <UART_CheckIdleState+0x206>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800de8a:	4811      	ldr	r0, [pc, #68]	; (800ded0 <UART_CheckIdleState+0x25c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de8c:	f103 0208 	add.w	r2, r3, #8
 800de90:	e852 2f00 	ldrex	r2, [r2]
 800de94:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de96:	f103 0508 	add.w	r5, r3, #8
 800de9a:	e845 2100 	strex	r1, r2, [r5]
 800de9e:	2900      	cmp	r1, #0
 800dea0:	d1f4      	bne.n	800de8c <UART_CheckIdleState+0x218>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dea2:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800dea4:	2a01      	cmp	r2, #1
 800dea6:	d00a      	beq.n	800debe <UART_CheckIdleState+0x24a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dea8:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800deaa:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800deac:	6762      	str	r2, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800deae:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 800deb2:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800deb6:	66e2      	str	r2, [r4, #108]	; 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800deb8:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800debc:	e735      	b.n	800dd2a <UART_CheckIdleState+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800debe:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dec2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dec6:	e843 2100 	strex	r1, r2, [r3]
 800deca:	2900      	cmp	r1, #0
 800decc:	d1f7      	bne.n	800debe <UART_CheckIdleState+0x24a>
 800dece:	e7eb      	b.n	800dea8 <UART_CheckIdleState+0x234>
 800ded0:	effffffe 	.word	0xeffffffe

0800ded4 <HAL_UART_Init>:
  if (huart == NULL)
 800ded4:	b380      	cbz	r0, 800df38 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800ded6:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 800deda:	b510      	push	{r4, lr}
 800dedc:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800dede:	b333      	cbz	r3, 800df2e <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 800dee0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800dee2:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800dee4:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800dee6:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 800deea:	6813      	ldr	r3, [r2, #0]
 800deec:	f023 0301 	bic.w	r3, r3, #1
 800def0:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800def2:	f7ff fbcd 	bl	800d690 <UART_SetConfig>
 800def6:	2801      	cmp	r0, #1
 800def8:	d017      	beq.n	800df2a <HAL_UART_Init+0x56>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800defa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800defc:	b98b      	cbnz	r3, 800df22 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800defe:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800df00:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800df02:	685a      	ldr	r2, [r3, #4]
 800df04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800df08:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800df0a:	689a      	ldr	r2, [r3, #8]
 800df0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800df10:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800df12:	681a      	ldr	r2, [r3, #0]
 800df14:	f042 0201 	orr.w	r2, r2, #1
}
 800df18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800df1c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800df1e:	f7ff bea9 	b.w	800dc74 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 800df22:	4620      	mov	r0, r4
 800df24:	f7ff fe4e 	bl	800dbc4 <UART_AdvFeatureConfig>
 800df28:	e7e9      	b.n	800defe <HAL_UART_Init+0x2a>
}
 800df2a:	2001      	movs	r0, #1
 800df2c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800df2e:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 800df32:	f7f8 fc47 	bl	80067c4 <HAL_UART_MspInit>
 800df36:	e7d3      	b.n	800dee0 <HAL_UART_Init+0xc>
}
 800df38:	2001      	movs	r0, #1
 800df3a:	4770      	bx	lr

0800df3c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800df3c:	4770      	bx	lr
 800df3e:	bf00      	nop

0800df40 <HAL_UARTEx_RxFifoFullCallback>:
 800df40:	4770      	bx	lr
 800df42:	bf00      	nop

0800df44 <HAL_UARTEx_TxFifoEmptyCallback>:
 800df44:	4770      	bx	lr
 800df46:	bf00      	nop

0800df48 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800df48:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800df4c:	2a01      	cmp	r2, #1
 800df4e:	d017      	beq.n	800df80 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800df50:	6802      	ldr	r2, [r0, #0]
 800df52:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800df54:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800df56:	2100      	movs	r1, #0
{
 800df58:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 800df5a:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800df5e:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800df60:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800df62:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800df64:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800df68:	f024 0401 	bic.w	r4, r4, #1
 800df6c:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800df6e:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800df70:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800df72:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800df74:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800df78:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800df7c:	bc30      	pop	{r4, r5}
 800df7e:	4770      	bx	lr
  __HAL_LOCK(huart);
 800df80:	2002      	movs	r0, #2
}
 800df82:	4770      	bx	lr

0800df84 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800df84:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800df88:	2a01      	cmp	r2, #1
 800df8a:	d037      	beq.n	800dffc <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800df8c:	6802      	ldr	r2, [r0, #0]
 800df8e:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800df90:	2024      	movs	r0, #36	; 0x24
{
 800df92:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800df94:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800df98:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800df9a:	6810      	ldr	r0, [r2, #0]
 800df9c:	f020 0001 	bic.w	r0, r0, #1
 800dfa0:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dfa2:	6890      	ldr	r0, [r2, #8]
 800dfa4:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800dfa8:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800dfaa:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dfac:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800dfae:	b310      	cbz	r0, 800dff6 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800dfb0:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dfb2:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dfb4:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dfb8:	4911      	ldr	r1, [pc, #68]	; (800e000 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dfba:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800dfbe:	4d11      	ldr	r5, [pc, #68]	; (800e004 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dfc0:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dfc4:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800dfc8:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dfcc:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800dfce:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dfd2:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dfd4:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dfd8:	fbb1 f1f5 	udiv	r1, r1, r5
 800dfdc:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800dfe0:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800dfe2:	2100      	movs	r1, #0
 800dfe4:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dfe8:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800dfea:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800dfec:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800dff0:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800dff4:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800dff6:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800dff8:	4608      	mov	r0, r1
 800dffa:	e7ef      	b.n	800dfdc <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800dffc:	2002      	movs	r0, #2
}
 800dffe:	4770      	bx	lr
 800e000:	0801d17c 	.word	0x0801d17c
 800e004:	0801d174 	.word	0x0801d174

0800e008 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800e008:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800e00c:	2a01      	cmp	r2, #1
 800e00e:	d037      	beq.n	800e080 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e010:	6802      	ldr	r2, [r0, #0]
 800e012:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800e014:	2024      	movs	r0, #36	; 0x24
{
 800e016:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800e018:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e01c:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800e01e:	6810      	ldr	r0, [r2, #0]
 800e020:	f020 0001 	bic.w	r0, r0, #1
 800e024:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e026:	6890      	ldr	r0, [r2, #8]
 800e028:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800e02c:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e02e:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e030:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e032:	b310      	cbz	r0, 800e07a <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e034:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e036:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e038:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e03c:	4911      	ldr	r1, [pc, #68]	; (800e084 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e03e:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800e042:	4d11      	ldr	r5, [pc, #68]	; (800e088 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e044:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e048:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800e04c:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e050:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800e052:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e056:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e058:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e05c:	fbb1 f1f5 	udiv	r1, r1, r5
 800e060:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800e064:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800e066:	2100      	movs	r1, #0
 800e068:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e06c:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800e06e:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800e070:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800e074:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800e078:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800e07a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800e07c:	4608      	mov	r0, r1
 800e07e:	e7ef      	b.n	800e060 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800e080:	2002      	movs	r0, #2
}
 800e082:	4770      	bx	lr
 800e084:	0801d17c 	.word	0x0801d17c
 800e088:	0801d174 	.word	0x0801d174

0800e08c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e08c:	b084      	sub	sp, #16
 800e08e:	4684      	mov	ip, r0
 800e090:	b500      	push	{lr}
 800e092:	b083      	sub	sp, #12
 800e094:	f10d 0e14 	add.w	lr, sp, #20
 800e098:	e88e 000e 	stmia.w	lr, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e09c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e09e:	2b01      	cmp	r3, #1
 800e0a0:	d13e      	bne.n	800e120 <USB_CoreInit+0x94>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e0a2:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e0a4:	f1a3 1342 	sub.w	r3, r3, #4325442	; 0x420042

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800e0a8:	9911      	ldr	r1, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e0aa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 800e0ae:	2901      	cmp	r1, #1
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e0b0:	6382      	str	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e0b2:	68c2      	ldr	r2, [r0, #12]
 800e0b4:	ea03 0302 	and.w	r3, r3, r2
 800e0b8:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e0ba:	68c3      	ldr	r3, [r0, #12]
 800e0bc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800e0c0:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800e0c2:	d07c      	beq.n	800e1be <USB_CoreInit+0x132>
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  __IO uint32_t count = 0U;
 800e0c4:	2300      	movs	r3, #0
  /* Wait for AHB master IDLE state. */
  do
  {
    count++;

    if (count > 200000U)
 800e0c6:	4a40      	ldr	r2, [pc, #256]	; (800e1c8 <USB_CoreInit+0x13c>)
  __IO uint32_t count = 0U;
 800e0c8:	9300      	str	r3, [sp, #0]
 800e0ca:	e003      	b.n	800e0d4 <USB_CoreInit+0x48>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e0cc:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	db41      	blt.n	800e158 <USB_CoreInit+0xcc>
    count++;
 800e0d4:	9b00      	ldr	r3, [sp, #0]
 800e0d6:	3301      	adds	r3, #1
 800e0d8:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800e0da:	9b00      	ldr	r3, [sp, #0]
 800e0dc:	4293      	cmp	r3, r2
 800e0de:	d9f5      	bls.n	800e0cc <USB_CoreInit+0x40>
      return HAL_TIMEOUT;
 800e0e0:	2003      	movs	r0, #3
  if (cfg.dma_enable == 1U)
 800e0e2:	9b07      	ldr	r3, [sp, #28]
 800e0e4:	2b01      	cmp	r3, #1
 800e0e6:	d116      	bne.n	800e116 <USB_CoreInit+0x8a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800e0e8:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800e0ec:	4b37      	ldr	r3, [pc, #220]	; (800e1cc <USB_CoreInit+0x140>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800e0ee:	b292      	uxth	r2, r2
 800e0f0:	f8cc 205c 	str.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800e0f4:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
 800e0f8:	4313      	orrs	r3, r2
 800e0fa:	f8cc 305c 	str.w	r3, [ip, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e0fe:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800e102:	f043 0306 	orr.w	r3, r3, #6
 800e106:	f8cc 3008 	str.w	r3, [ip, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e10a:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800e10e:	f043 0320 	orr.w	r3, r3, #32
 800e112:	f8cc 3008 	str.w	r3, [ip, #8]
}
 800e116:	b003      	add	sp, #12
 800e118:	f85d eb04 	ldr.w	lr, [sp], #4
 800e11c:	b004      	add	sp, #16
 800e11e:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e120:	68c3      	ldr	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800e122:	2100      	movs	r1, #0
    if (count > 200000U)
 800e124:	4a28      	ldr	r2, [pc, #160]	; (800e1c8 <USB_CoreInit+0x13c>)
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e126:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e12a:	60c3      	str	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800e12c:	9101      	str	r1, [sp, #4]
 800e12e:	e003      	b.n	800e138 <USB_CoreInit+0xac>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e130:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e134:	2b00      	cmp	r3, #0
 800e136:	db2c      	blt.n	800e192 <USB_CoreInit+0x106>
    count++;
 800e138:	9b01      	ldr	r3, [sp, #4]
 800e13a:	3301      	adds	r3, #1
 800e13c:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800e13e:	9b01      	ldr	r3, [sp, #4]
 800e140:	4293      	cmp	r3, r2
 800e142:	d9f5      	bls.n	800e130 <USB_CoreInit+0xa4>
      return HAL_TIMEOUT;
 800e144:	2003      	movs	r0, #3
    if (cfg.battery_charging_enable == 0U)
 800e146:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e148:	b9e3      	cbnz	r3, 800e184 <USB_CoreInit+0xf8>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e14a:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800e14e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e152:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800e156:	e7c4      	b.n	800e0e2 <USB_CoreInit+0x56>

  /* Core Soft Reset */
  count = 0U;
 800e158:	2300      	movs	r3, #0

  do
  {
    count++;

    if (count > 200000U)
 800e15a:	4a1b      	ldr	r2, [pc, #108]	; (800e1c8 <USB_CoreInit+0x13c>)
  count = 0U;
 800e15c:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e15e:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e162:	f043 0301 	orr.w	r3, r3, #1
 800e166:	f8cc 3010 	str.w	r3, [ip, #16]
 800e16a:	e004      	b.n	800e176 <USB_CoreInit+0xea>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e16c:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800e170:	f010 0001 	ands.w	r0, r0, #1
 800e174:	d0b5      	beq.n	800e0e2 <USB_CoreInit+0x56>
    count++;
 800e176:	9b00      	ldr	r3, [sp, #0]
 800e178:	3301      	adds	r3, #1
 800e17a:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800e17c:	9b00      	ldr	r3, [sp, #0]
 800e17e:	4293      	cmp	r3, r2
 800e180:	d9f4      	bls.n	800e16c <USB_CoreInit+0xe0>
 800e182:	e7ad      	b.n	800e0e0 <USB_CoreInit+0x54>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e184:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800e188:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e18c:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800e190:	e7a7      	b.n	800e0e2 <USB_CoreInit+0x56>
  count = 0U;
 800e192:	2300      	movs	r3, #0
    if (count > 200000U)
 800e194:	4a0c      	ldr	r2, [pc, #48]	; (800e1c8 <USB_CoreInit+0x13c>)
  count = 0U;
 800e196:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e198:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e19c:	f043 0301 	orr.w	r3, r3, #1
 800e1a0:	f8cc 3010 	str.w	r3, [ip, #16]
 800e1a4:	e004      	b.n	800e1b0 <USB_CoreInit+0x124>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e1a6:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800e1aa:	f010 0001 	ands.w	r0, r0, #1
 800e1ae:	d0ca      	beq.n	800e146 <USB_CoreInit+0xba>
    count++;
 800e1b0:	9b01      	ldr	r3, [sp, #4]
 800e1b2:	3301      	adds	r3, #1
 800e1b4:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800e1b6:	9b01      	ldr	r3, [sp, #4]
 800e1b8:	4293      	cmp	r3, r2
 800e1ba:	d9f4      	bls.n	800e1a6 <USB_CoreInit+0x11a>
 800e1bc:	e7c2      	b.n	800e144 <USB_CoreInit+0xb8>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e1be:	68c3      	ldr	r3, [r0, #12]
 800e1c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e1c4:	60c3      	str	r3, [r0, #12]
 800e1c6:	e77d      	b.n	800e0c4 <USB_CoreInit+0x38>
 800e1c8:	00030d40 	.word	0x00030d40
 800e1cc:	03ee0000 	.word	0x03ee0000

0800e1d0 <USB_DisableGlobalInt>:
{
 800e1d0:	4603      	mov	r3, r0
}
 800e1d2:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e1d4:	689a      	ldr	r2, [r3, #8]
 800e1d6:	f022 0201 	bic.w	r2, r2, #1
 800e1da:	609a      	str	r2, [r3, #8]
}
 800e1dc:	4770      	bx	lr
 800e1de:	bf00      	nop

0800e1e0 <USB_SetCurrentMode>:
{
 800e1e0:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e1e2:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800e1e4:	2901      	cmp	r1, #1
{
 800e1e6:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e1e8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800e1ec:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800e1ee:	d017      	beq.n	800e220 <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 800e1f0:	b9a1      	cbnz	r1, 800e21c <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e1f2:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800e1f4:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e1f6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e1fa:	60c3      	str	r3, [r0, #12]
 800e1fc:	e001      	b.n	800e202 <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800e1fe:	2c32      	cmp	r4, #50	; 0x32
 800e200:	d00c      	beq.n	800e21c <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800e202:	2001      	movs	r0, #1
      ms++;
 800e204:	4404      	add	r4, r0
      HAL_Delay(1U);
 800e206:	f7f8 fddd 	bl	8006dc4 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800e20a:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800e20c:	07db      	lsls	r3, r3, #31
 800e20e:	d4f6      	bmi.n	800e1fe <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 800e210:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800e214:	fab0 f080 	clz	r0, r0
 800e218:	0940      	lsrs	r0, r0, #5
}
 800e21a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800e21c:	2001      	movs	r0, #1
}
 800e21e:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e220:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800e222:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e224:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e228:	60c3      	str	r3, [r0, #12]
 800e22a:	e001      	b.n	800e230 <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800e22c:	2c32      	cmp	r4, #50	; 0x32
 800e22e:	d0f5      	beq.n	800e21c <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800e230:	2001      	movs	r0, #1
      ms++;
 800e232:	4404      	add	r4, r0
      HAL_Delay(1U);
 800e234:	f7f8 fdc6 	bl	8006dc4 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800e238:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800e23a:	07da      	lsls	r2, r3, #31
 800e23c:	d5f6      	bpl.n	800e22c <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 800e23e:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800e242:	fab0 f080 	clz	r0, r0
 800e246:	0940      	lsrs	r0, r0, #5
 800e248:	e7e7      	b.n	800e21a <USB_SetCurrentMode+0x3a>
 800e24a:	bf00      	nop

0800e24c <USB_DevInit>:
{
 800e24c:	b084      	sub	sp, #16
 800e24e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e252:	b083      	sub	sp, #12
 800e254:	ac0b      	add	r4, sp, #44	; 0x2c
 800e256:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800e258:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    USBx->DIEPTXF[i] = 0U;
 800e25c:	2300      	movs	r3, #0
 800e25e:	460c      	mov	r4, r1
 800e260:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 800e264:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 800e268:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 800e26c:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 800e270:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 800e274:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 800e278:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
 800e27c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
 800e280:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
 800e284:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
 800e288:	f8c0 312c 	str.w	r3, [r0, #300]	; 0x12c
 800e28c:	f8c0 3130 	str.w	r3, [r0, #304]	; 0x130
 800e290:	f8c0 3134 	str.w	r3, [r0, #308]	; 0x134
 800e294:	f8c0 3138 	str.w	r3, [r0, #312]	; 0x138
 800e298:	f8c0 313c 	str.w	r3, [r0, #316]	; 0x13c
  if (cfg.vbus_sensing_enable == 0U)
 800e29c:	2d00      	cmp	r5, #0
 800e29e:	f040 80aa 	bne.w	800e3f6 <USB_DevInit+0x1aa>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e2a2:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800e2a6:	f500 6c00 	add.w	ip, r0, #2048	; 0x800
 800e2aa:	f043 0302 	orr.w	r3, r3, #2
 800e2ae:	f8cc 3004 	str.w	r3, [ip, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800e2b2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e2b4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e2b8:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800e2ba:	6803      	ldr	r3, [r0, #0]
 800e2bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e2c0:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800e2c2:	6803      	ldr	r3, [r0, #0]
 800e2c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2c8:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	f8c0 3e00 	str.w	r3, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800e2d0:	f8dc 3000 	ldr.w	r3, [ip]
 800e2d4:	f8cc 3000 	str.w	r3, [ip]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e2d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e2da:	2b01      	cmp	r3, #1
 800e2dc:	f000 80b5 	beq.w	800e44a <USB_DevInit+0x1fe>
  USBx_DEVICE->DCFG |= speed;
 800e2e0:	f8dc 3000 	ldr.w	r3, [ip]
 800e2e4:	f043 0303 	orr.w	r3, r3, #3
 800e2e8:	f8cc 3000 	str.w	r3, [ip]
  __IO uint32_t count = 0U;
 800e2ec:	2300      	movs	r3, #0
    if (count > 200000U)
 800e2ee:	4a5e      	ldr	r2, [pc, #376]	; (800e468 <USB_DevInit+0x21c>)
  __IO uint32_t count = 0U;
 800e2f0:	9300      	str	r3, [sp, #0]
 800e2f2:	e003      	b.n	800e2fc <USB_DevInit+0xb0>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e2f4:	6903      	ldr	r3, [r0, #16]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	f2c0 8094 	blt.w	800e424 <USB_DevInit+0x1d8>
    count++;
 800e2fc:	9b00      	ldr	r3, [sp, #0]
 800e2fe:	3301      	adds	r3, #1
 800e300:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800e302:	9b00      	ldr	r3, [sp, #0]
 800e304:	4293      	cmp	r3, r2
 800e306:	d9f5      	bls.n	800e2f4 <USB_DevInit+0xa8>
    ret = HAL_ERROR;
 800e308:	2101      	movs	r1, #1
  __IO uint32_t count = 0U;
 800e30a:	2300      	movs	r3, #0
    if (count > 200000U)
 800e30c:	4a56      	ldr	r2, [pc, #344]	; (800e468 <USB_DevInit+0x21c>)
  __IO uint32_t count = 0U;
 800e30e:	9301      	str	r3, [sp, #4]
 800e310:	e002      	b.n	800e318 <USB_DevInit+0xcc>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e312:	6903      	ldr	r3, [r0, #16]
 800e314:	2b00      	cmp	r3, #0
 800e316:	db75      	blt.n	800e404 <USB_DevInit+0x1b8>
    count++;
 800e318:	9b01      	ldr	r3, [sp, #4]
 800e31a:	3301      	adds	r3, #1
 800e31c:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800e31e:	9b01      	ldr	r3, [sp, #4]
 800e320:	4293      	cmp	r3, r2
 800e322:	d9f6      	bls.n	800e312 <USB_DevInit+0xc6>
    ret = HAL_ERROR;
 800e324:	2101      	movs	r1, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800e326:	2200      	movs	r2, #0
 800e328:	f8cc 2010 	str.w	r2, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e32c:	f8cc 2014 	str.w	r2, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e330:	f8cc 201c 	str.w	r2, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e334:	b1dc      	cbz	r4, 800e36e <USB_DevInit+0x122>
 800e336:	f500 6310 	add.w	r3, r0, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e33a:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e33e:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800e342:	4617      	mov	r7, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e344:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800e348:	e007      	b.n	800e35a <USB_DevInit+0x10e>
      USBx_INEP(i)->DIEPCTL = 0U;
 800e34a:	601f      	str	r7, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e34c:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e34e:	611f      	str	r7, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e350:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e354:	3320      	adds	r3, #32
 800e356:	4294      	cmp	r4, r2
 800e358:	d030      	beq.n	800e3bc <USB_DevInit+0x170>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e35a:	681e      	ldr	r6, [r3, #0]
 800e35c:	2e00      	cmp	r6, #0
 800e35e:	daf4      	bge.n	800e34a <USB_DevInit+0xfe>
      if (i == 0U)
 800e360:	b112      	cbz	r2, 800e368 <USB_DevInit+0x11c>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e362:	f8c3 8000 	str.w	r8, [r3]
 800e366:	e7f1      	b.n	800e34c <USB_DevInit+0x100>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e368:	f8c3 9000 	str.w	r9, [r3]
 800e36c:	e7ee      	b.n	800e34c <USB_DevInit+0x100>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e36e:	f8dc 3010 	ldr.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 800e372:	2200      	movs	r2, #0
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e374:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e378:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e37c:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0U;
 800e380:	6182      	str	r2, [r0, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e382:	6143      	str	r3, [r0, #20]
  if (cfg.dma_enable == 0U)
 800e384:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e386:	b91b      	cbnz	r3, 800e390 <USB_DevInit+0x144>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e388:	6983      	ldr	r3, [r0, #24]
 800e38a:	f043 0310 	orr.w	r3, r3, #16
 800e38e:	6183      	str	r3, [r0, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e390:	6982      	ldr	r2, [r0, #24]
 800e392:	4b36      	ldr	r3, [pc, #216]	; (800e46c <USB_DevInit+0x220>)
 800e394:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 800e396:	9a11      	ldr	r2, [sp, #68]	; 0x44
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e398:	6183      	str	r3, [r0, #24]
  if (cfg.Sof_enable != 0U)
 800e39a:	b11a      	cbz	r2, 800e3a4 <USB_DevInit+0x158>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e39c:	6983      	ldr	r3, [r0, #24]
 800e39e:	f043 0308 	orr.w	r3, r3, #8
 800e3a2:	6183      	str	r3, [r0, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800e3a4:	2d01      	cmp	r5, #1
 800e3a6:	d103      	bne.n	800e3b0 <USB_DevInit+0x164>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e3a8:	6982      	ldr	r2, [r0, #24]
 800e3aa:	4b31      	ldr	r3, [pc, #196]	; (800e470 <USB_DevInit+0x224>)
 800e3ac:	4313      	orrs	r3, r2
 800e3ae:	6183      	str	r3, [r0, #24]
}
 800e3b0:	4608      	mov	r0, r1
 800e3b2:	b003      	add	sp, #12
 800e3b4:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e3b8:	b004      	add	sp, #16
 800e3ba:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e3bc:	2200      	movs	r2, #0
 800e3be:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e3c2:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e3c6:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e3ca:	4617      	mov	r7, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e3cc:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800e3d0:	e007      	b.n	800e3e2 <USB_DevInit+0x196>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e3d2:	601f      	str	r7, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e3d4:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e3d6:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e3d8:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e3dc:	3320      	adds	r3, #32
 800e3de:	4294      	cmp	r4, r2
 800e3e0:	d0c5      	beq.n	800e36e <USB_DevInit+0x122>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e3e2:	681e      	ldr	r6, [r3, #0]
 800e3e4:	2e00      	cmp	r6, #0
 800e3e6:	daf4      	bge.n	800e3d2 <USB_DevInit+0x186>
      if (i == 0U)
 800e3e8:	b112      	cbz	r2, 800e3f0 <USB_DevInit+0x1a4>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e3ea:	f8c3 8000 	str.w	r8, [r3]
 800e3ee:	e7f1      	b.n	800e3d4 <USB_DevInit+0x188>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e3f0:	f8c3 9000 	str.w	r9, [r3]
 800e3f4:	e7ee      	b.n	800e3d4 <USB_DevInit+0x188>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e3f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e3f8:	f500 6c00 	add.w	ip, r0, #2048	; 0x800
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e3fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e400:	6383      	str	r3, [r0, #56]	; 0x38
 800e402:	e762      	b.n	800e2ca <USB_DevInit+0x7e>
  count = 0U;
 800e404:	2300      	movs	r3, #0
    if (count > 200000U)
 800e406:	4a18      	ldr	r2, [pc, #96]	; (800e468 <USB_DevInit+0x21c>)
  count = 0U;
 800e408:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e40a:	2310      	movs	r3, #16
 800e40c:	6103      	str	r3, [r0, #16]
 800e40e:	e002      	b.n	800e416 <USB_DevInit+0x1ca>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e410:	6903      	ldr	r3, [r0, #16]
 800e412:	06db      	lsls	r3, r3, #27
 800e414:	d587      	bpl.n	800e326 <USB_DevInit+0xda>
    count++;
 800e416:	9b01      	ldr	r3, [sp, #4]
 800e418:	3301      	adds	r3, #1
 800e41a:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800e41c:	9b01      	ldr	r3, [sp, #4]
 800e41e:	4293      	cmp	r3, r2
 800e420:	d9f6      	bls.n	800e410 <USB_DevInit+0x1c4>
 800e422:	e77f      	b.n	800e324 <USB_DevInit+0xd8>
  count = 0U;
 800e424:	2300      	movs	r3, #0
    if (count > 200000U)
 800e426:	4a10      	ldr	r2, [pc, #64]	; (800e468 <USB_DevInit+0x21c>)
  count = 0U;
 800e428:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e42a:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800e42e:	6103      	str	r3, [r0, #16]
 800e430:	e004      	b.n	800e43c <USB_DevInit+0x1f0>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e432:	6901      	ldr	r1, [r0, #16]
 800e434:	f011 0120 	ands.w	r1, r1, #32
 800e438:	f43f af67 	beq.w	800e30a <USB_DevInit+0xbe>
    count++;
 800e43c:	9b00      	ldr	r3, [sp, #0]
 800e43e:	3301      	adds	r3, #1
 800e440:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800e442:	9b00      	ldr	r3, [sp, #0]
 800e444:	4293      	cmp	r3, r2
 800e446:	d9f4      	bls.n	800e432 <USB_DevInit+0x1e6>
 800e448:	e75e      	b.n	800e308 <USB_DevInit+0xbc>
    if (cfg.speed == USBD_HS_SPEED)
 800e44a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e44c:	b923      	cbnz	r3, 800e458 <USB_DevInit+0x20c>
  USBx_DEVICE->DCFG |= speed;
 800e44e:	f8dc 3000 	ldr.w	r3, [ip]
 800e452:	f8cc 3000 	str.w	r3, [ip]
  return HAL_OK;
 800e456:	e749      	b.n	800e2ec <USB_DevInit+0xa0>
  USBx_DEVICE->DCFG |= speed;
 800e458:	f8dc 3000 	ldr.w	r3, [ip]
 800e45c:	f043 0301 	orr.w	r3, r3, #1
 800e460:	f8cc 3000 	str.w	r3, [ip]
  return HAL_OK;
 800e464:	e742      	b.n	800e2ec <USB_DevInit+0xa0>
 800e466:	bf00      	nop
 800e468:	00030d40 	.word	0x00030d40
 800e46c:	803c3800 	.word	0x803c3800
 800e470:	40000004 	.word	0x40000004

0800e474 <USB_DevDisconnect>:
{
 800e474:	4603      	mov	r3, r0
}
 800e476:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e478:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e47c:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e480:	f022 0203 	bic.w	r2, r2, #3
 800e484:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e488:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800e48c:	f043 0302 	orr.w	r3, r3, #2
 800e490:	604b      	str	r3, [r1, #4]
}
 800e492:	4770      	bx	lr

0800e494 <audiod_tx_done_cb.constprop.0>:
// This function is called once a transmit of an audio packet was successfully completed. Here, we encode samples and place it in IN EP's buffer for next transmission.
// If you prefer your own (more efficient) implementation suiting your purpose set CFG_TUD_AUDIO_ENABLE_ENCODING = 0 and use tud_audio_n_write.

// n_bytes_copied - Informs caller how many bytes were loaded. In case n_bytes_copied = 0, a ZLP is scheduled to inform host no data is available for current frame.
#if CFG_TUD_AUDIO_ENABLE_EP_IN
static bool audiod_tx_done_cb(uint8_t rhport, audiod_function_t * audio)
 800e494:	b5f0      	push	{r4, r5, r6, r7, lr}
// This helper function finds for a given audio function and AS interface number the index of the attached driver structure, the index of the interface in the audio function
// (e.g. the std. AS interface with interface number 15 is the first AS interface for the given audio function and thus gets index zero), and
// finally a pointer to the std. AS interface, where the pointer always points to the first alternate setting i.e. alternate interface zero.
static bool audiod_get_AS_interface_index(uint8_t itf, audiod_function_t * audio, uint8_t *idxItf, uint8_t const **pp_desc_int)
{
  if (audio->p_desc)
 800e496:	4c2a      	ldr	r4, [pc, #168]	; (800e540 <audiod_tx_done_cb.constprop.0+0xac>)
static bool audiod_tx_done_cb(uint8_t rhport, audiod_function_t * audio)
 800e498:	b083      	sub	sp, #12
  if (audio->p_desc)
 800e49a:	6862      	ldr	r2, [r4, #4]
 800e49c:	b312      	cbz	r2, 800e4e4 <audiod_tx_done_cb.constprop.0+0x50>

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc)
{
  uint8_t const* desc8 = (uint8_t const*) desc;
  return desc8 + desc8[DESC_OFFSET_LEN];
 800e49e:	7813      	ldrb	r3, [r2, #0]
  {
    // Get pointer at end
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e4a0:	f8b4 c012 	ldrh.w	ip, [r4, #18]
 800e4a4:	4413      	add	r3, r2
 800e4a6:	f1ac 0c08 	sub.w	ip, ip, #8
 800e4aa:	4494      	add	ip, r2

    // Advance past AC descriptors
    uint8_t const *p_desc = tu_desc_next(audio->p_desc);
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800e4ac:	88da      	ldrh	r2, [r3, #6]
 800e4ae:	4413      	add	r3, r2

    uint8_t tmp = 0;
    while (p_desc < p_desc_end)
 800e4b0:	459c      	cmp	ip, r3
 800e4b2:	d917      	bls.n	800e4e4 <audiod_tx_done_cb.constprop.0+0x50>
 800e4b4:	4605      	mov	r5, r0
  TU_VERIFY(audiod_get_AS_interface_index(audio->ep_in_as_intf_num, audio, &idxItf, &dummy2));
 800e4b6:	f894 e00c 	ldrb.w	lr, [r4, #12]
    uint8_t tmp = 0;
 800e4ba:	2600      	movs	r6, #0
 800e4bc:	e003      	b.n	800e4c6 <audiod_tx_done_cb.constprop.0+0x32>
 800e4be:	781a      	ldrb	r2, [r3, #0]
 800e4c0:	4413      	add	r3, r2
    while (p_desc < p_desc_end)
 800e4c2:	459c      	cmp	ip, r3
 800e4c4:	d90e      	bls.n	800e4e4 <audiod_tx_done_cb.constprop.0+0x50>
    {
      // We assume the number of alternate settings is increasing thus we return the index of alternate setting zero!
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e4c6:	785a      	ldrb	r2, [r3, #1]
 800e4c8:	2a04      	cmp	r2, #4
 800e4ca:	d1f8      	bne.n	800e4be <audiod_tx_done_cb.constprop.0+0x2a>
 800e4cc:	78d9      	ldrb	r1, [r3, #3]
          *idxItf = tmp;
          *pp_desc_int = p_desc;
          return true;
        }
        // Increase index, bytes read, and pointer
        tmp++;
 800e4ce:	1c72      	adds	r2, r6, #1
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e4d0:	2900      	cmp	r1, #0
 800e4d2:	d1f4      	bne.n	800e4be <audiod_tx_done_cb.constprop.0+0x2a>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 800e4d4:	7898      	ldrb	r0, [r3, #2]
 800e4d6:	4570      	cmp	r0, lr
 800e4d8:	d007      	beq.n	800e4ea <audiod_tx_done_cb.constprop.0+0x56>
        tmp++;
 800e4da:	b2d6      	uxtb	r6, r2
 800e4dc:	781a      	ldrb	r2, [r3, #0]
 800e4de:	4413      	add	r3, r2
    while (p_desc < p_desc_end)
 800e4e0:	459c      	cmp	ip, r3
 800e4e2:	d8f0      	bhi.n	800e4c6 <audiod_tx_done_cb.constprop.0+0x32>
  TU_VERIFY(audiod_get_AS_interface_index(audio->ep_in_as_intf_num, audio, &idxItf, &dummy2));
 800e4e4:	2000      	movs	r0, #0
}
 800e4e6:	b003      	add	sp, #12
 800e4e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (audio->alt_setting[idxItf] == 0) return false;
 800e4ea:	69e3      	ldr	r3, [r4, #28]
 800e4ec:	5d9b      	ldrb	r3, [r3, r6]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d0f8      	beq.n	800e4e4 <audiod_tx_done_cb.constprop.0+0x50>
  if (tud_audio_tx_done_pre_load_cb) TU_VERIFY(tud_audio_tx_done_pre_load_cb(rhport, idx_audio_fct, audio->ep_in, audio->alt_setting[idxItf]));
 800e4f2:	4a14      	ldr	r2, [pc, #80]	; (800e544 <audiod_tx_done_cb.constprop.0+0xb0>)
 800e4f4:	b12a      	cbz	r2, 800e502 <audiod_tx_done_cb.constprop.0+0x6e>
 800e4f6:	7a22      	ldrb	r2, [r4, #8]
 800e4f8:	4628      	mov	r0, r5
 800e4fa:	f7f6 f88f 	bl	800461c <tud_audio_tx_done_pre_load_cb>
 800e4fe:	2800      	cmp	r0, #0
 800e500:	d0f0      	beq.n	800e4e4 <audiod_tx_done_cb.constprop.0+0x50>
  n_bytes_tx = tu_min16(tu_fifo_count(&audio->ep_in_ff), audio->ep_in_sz);      // Limit up to max packet size, more can not be done for ISO
 800e502:	4811      	ldr	r0, [pc, #68]	; (800e548 <audiod_tx_done_cb.constprop.0+0xb4>)
 800e504:	f000 feb0 	bl	800f268 <tu_fifo_count>
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos));               }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800e508:	8963      	ldrh	r3, [r4, #10]
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_in, &audio->ep_in_ff, n_bytes_tx));
 800e50a:	4a0f      	ldr	r2, [pc, #60]	; (800e548 <audiod_tx_done_cb.constprop.0+0xb4>)
 800e50c:	4298      	cmp	r0, r3
 800e50e:	7a21      	ldrb	r1, [r4, #8]
 800e510:	bf28      	it	cs
 800e512:	4618      	movcs	r0, r3
 800e514:	b287      	uxth	r7, r0
 800e516:	4628      	mov	r0, r5
 800e518:	463b      	mov	r3, r7
 800e51a:	f002 f8cd 	bl	80106b8 <usbd_edpt_xfer_fifo>
 800e51e:	2800      	cmp	r0, #0
 800e520:	d0e0      	beq.n	800e4e4 <audiod_tx_done_cb.constprop.0+0x50>
  if (tud_audio_tx_done_post_load_cb) TU_VERIFY(tud_audio_tx_done_post_load_cb(rhport, n_bytes_tx, idx_audio_fct, audio->ep_in, audio->alt_setting[idxItf]));
 800e522:	4b0a      	ldr	r3, [pc, #40]	; (800e54c <audiod_tx_done_cb.constprop.0+0xb8>)
 800e524:	2b00      	cmp	r3, #0
 800e526:	d0de      	beq.n	800e4e6 <audiod_tx_done_cb.constprop.0+0x52>
 800e528:	69e2      	ldr	r2, [r4, #28]
 800e52a:	4639      	mov	r1, r7
 800e52c:	7a23      	ldrb	r3, [r4, #8]
 800e52e:	4628      	mov	r0, r5
 800e530:	5d94      	ldrb	r4, [r2, r6]
 800e532:	2200      	movs	r2, #0
 800e534:	9400      	str	r4, [sp, #0]
 800e536:	f7f6 f873 	bl	8004620 <tud_audio_tx_done_post_load_cb>
}
 800e53a:	b003      	add	sp, #12
 800e53c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e53e:	bf00      	nop
 800e540:	2400c808 	.word	0x2400c808
 800e544:	0800461d 	.word	0x0800461d
 800e548:	2400c834 	.word	0x2400c834
 800e54c:	08004621 	.word	0x08004621

0800e550 <tud_audio_n_read>:
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL);
 800e550:	b928      	cbnz	r0, 800e55e <tud_audio_n_read+0xe>
 800e552:	4804      	ldr	r0, [pc, #16]	; (800e564 <tud_audio_n_read+0x14>)
 800e554:	6843      	ldr	r3, [r0, #4]
 800e556:	b113      	cbz	r3, 800e55e <tud_audio_n_read+0xe>
  return tu_fifo_read_n(&_audiod_fct[func_id].ep_out_ff, buffer, bufsize);
 800e558:	3020      	adds	r0, #32
 800e55a:	f000 bf01 	b.w	800f360 <tu_fifo_read_n>
}
 800e55e:	2000      	movs	r0, #0
 800e560:	4770      	bx	lr
 800e562:	bf00      	nop
 800e564:	2400c808 	.word	0x2400c808

0800e568 <tud_audio_n_write>:
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL);
 800e568:	b928      	cbnz	r0, 800e576 <tud_audio_n_write+0xe>
 800e56a:	4804      	ldr	r0, [pc, #16]	; (800e57c <tud_audio_n_write+0x14>)
 800e56c:	6843      	ldr	r3, [r0, #4]
 800e56e:	b113      	cbz	r3, 800e576 <tud_audio_n_write+0xe>
  return tu_fifo_write_n(&_audiod_fct[func_id].ep_in_ff, data, len);
 800e570:	302c      	adds	r0, #44	; 0x2c
 800e572:	f001 b847 	b.w	800f604 <tu_fifo_write_n>
}
 800e576:	2000      	movs	r0, #0
 800e578:	4770      	bx	lr
 800e57a:	bf00      	nop
 800e57c:	2400c808 	.word	0x2400c808

0800e580 <audiod_init>:
{
 800e580:	b530      	push	{r4, r5, lr}
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 800e582:	4c11      	ldr	r4, [pc, #68]	; (800e5c8 <audiod_init+0x48>)
{
 800e584:	b083      	sub	sp, #12
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 800e586:	2238      	movs	r2, #56	; 0x38
 800e588:	2100      	movs	r1, #0
 800e58a:	4620      	mov	r0, r4
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 800e58c:	2501      	movs	r5, #1
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 800e58e:	f003 fb51 	bl	8011c34 <memset>
        audio->ctrl_buf = ctrl_buf_1;
 800e592:	4a0e      	ldr	r2, [pc, #56]	; (800e5cc <audiod_init+0x4c>)
        audio->ctrl_buf_sz = CFG_TUD_AUDIO_FUNC_1_CTRL_BUF_SZ;
 800e594:	2340      	movs	r3, #64	; 0x40
        audio->alt_setting = alt_setting_1;
 800e596:	490e      	ldr	r1, [pc, #56]	; (800e5d0 <audiod_init+0x50>)
        audio->ctrl_buf = ctrl_buf_1;
 800e598:	6162      	str	r2, [r4, #20]
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 800e59a:	f104 002c 	add.w	r0, r4, #44	; 0x2c
        audio->ctrl_buf_sz = CFG_TUD_AUDIO_FUNC_1_CTRL_BUF_SZ;
 800e59e:	7623      	strb	r3, [r4, #24]
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 800e5a0:	f44f 7242 	mov.w	r2, #776	; 0x308
 800e5a4:	462b      	mov	r3, r5
        audio->alt_setting = alt_setting_1;
 800e5a6:	61e1      	str	r1, [r4, #28]
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 800e5a8:	9500      	str	r5, [sp, #0]
 800e5aa:	490a      	ldr	r1, [pc, #40]	; (800e5d4 <audiod_init+0x54>)
 800e5ac:	f000 fe42 	bl	800f234 <tu_fifo_config>
        tu_fifo_config(&audio->ep_out_ff, audio_ep_out_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_OUT_SW_BUF_SZ, 1, true);
 800e5b0:	462b      	mov	r3, r5
 800e5b2:	f44f 62c2 	mov.w	r2, #1552	; 0x610
 800e5b6:	4908      	ldr	r1, [pc, #32]	; (800e5d8 <audiod_init+0x58>)
 800e5b8:	f104 0020 	add.w	r0, r4, #32
 800e5bc:	9500      	str	r5, [sp, #0]
 800e5be:	f000 fe39 	bl	800f234 <tu_fifo_config>
}
 800e5c2:	b003      	add	sp, #12
 800e5c4:	bd30      	pop	{r4, r5, pc}
 800e5c6:	bf00      	nop
 800e5c8:	2400c808 	.word	0x2400c808
 800e5cc:	2400d15c 	.word	0x2400d15c
 800e5d0:	2400c840 	.word	0x2400c840
 800e5d4:	2400c844 	.word	0x2400c844
 800e5d8:	2400cb4c 	.word	0x2400cb4c

0800e5dc <audiod_reset>:
{
 800e5dc:	b510      	push	{r4, lr}
    tu_memclr(audio, ITF_MEM_RESET_SIZE);
 800e5de:	4c08      	ldr	r4, [pc, #32]	; (800e600 <audiod_reset+0x24>)
 800e5e0:	2300      	movs	r3, #0
    tu_fifo_clear(&audio->ep_in_ff);
 800e5e2:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    tu_memclr(audio, ITF_MEM_RESET_SIZE);
 800e5e6:	6123      	str	r3, [r4, #16]
 800e5e8:	e9c4 3300 	strd	r3, r3, [r4]
 800e5ec:	e9c4 3302 	strd	r3, r3, [r4, #8]
    tu_fifo_clear(&audio->ep_in_ff);
 800e5f0:	f001 f9a2 	bl	800f938 <tu_fifo_clear>
    tu_fifo_clear(&audio->ep_out_ff);
 800e5f4:	f104 0020 	add.w	r0, r4, #32
}
 800e5f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    tu_fifo_clear(&audio->ep_out_ff);
 800e5fc:	f001 b99c 	b.w	800f938 <tu_fifo_clear>
 800e600:	2400c808 	.word	0x2400c808

0800e604 <audiod_open>:
  TU_VERIFY ( TUSB_CLASS_AUDIO  == itf_desc->bInterfaceClass &&
 800e604:	794a      	ldrb	r2, [r1, #5]
 800e606:	2a01      	cmp	r2, #1
 800e608:	d102      	bne.n	800e610 <audiod_open+0xc>
 800e60a:	798a      	ldrb	r2, [r1, #6]
 800e60c:	2a01      	cmp	r2, #1
 800e60e:	d001      	beq.n	800e614 <audiod_open+0x10>
 800e610:	2000      	movs	r0, #0
}
 800e612:	4770      	bx	lr
  TU_VERIFY(itf_desc->bInterfaceProtocol == AUDIO_INT_PROTOCOL_CODE_V2);
 800e614:	79ca      	ldrb	r2, [r1, #7]
 800e616:	2a20      	cmp	r2, #32
 800e618:	d1fa      	bne.n	800e610 <audiod_open+0xc>
  if (itf_desc->bNumEndpoints == 1) // 0 or 1 EPs are allowed
 800e61a:	790a      	ldrb	r2, [r1, #4]
 800e61c:	2a01      	cmp	r2, #1
 800e61e:	d0f7      	beq.n	800e610 <audiod_open+0xc>
  TU_VERIFY(itf_desc->bAlternateSetting == 0);
 800e620:	78ca      	ldrb	r2, [r1, #3]
 800e622:	2a00      	cmp	r2, #0
 800e624:	d1f4      	bne.n	800e610 <audiod_open+0xc>
    if (!_audiod_fct[i].p_desc)
 800e626:	4603      	mov	r3, r0
{
 800e628:	b410      	push	{r4}
    if (!_audiod_fct[i].p_desc)
 800e62a:	4c0b      	ldr	r4, [pc, #44]	; (800e658 <audiod_open+0x54>)
 800e62c:	6860      	ldr	r0, [r4, #4]
 800e62e:	b948      	cbnz	r0, 800e644 <audiod_open+0x40>
          _audiod_fct[i].desc_length = CFG_TUD_AUDIO_FUNC_1_DESC_LEN;
 800e630:	f44f 729c 	mov.w	r2, #312	; 0x138
  return drv_len;
 800e634:	f44f 7098 	mov.w	r0, #304	; 0x130
      _audiod_fct[i].p_desc = (uint8_t const *)itf_desc;    // Save pointer to AC descriptor which is by specification always the first one
 800e638:	6061      	str	r1, [r4, #4]
      _audiod_fct[i].rhport = rhport;
 800e63a:	7023      	strb	r3, [r4, #0]
          _audiod_fct[i].desc_length = CFG_TUD_AUDIO_FUNC_1_DESC_LEN;
 800e63c:	8262      	strh	r2, [r4, #18]
}
 800e63e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e642:	4770      	bx	lr
  TU_ASSERT( i < CFG_TUD_AUDIO );
 800e644:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800e648:	f8d3 0df0 	ldr.w	r0, [r3, #3568]	; 0xdf0
 800e64c:	f010 0001 	ands.w	r0, r0, #1
 800e650:	d0f5      	beq.n	800e63e <audiod_open+0x3a>
 800e652:	be00      	bkpt	0x0000
 800e654:	4610      	mov	r0, r2
 800e656:	e7f2      	b.n	800e63e <audiod_open+0x3a>
 800e658:	2400c808 	.word	0x2400c808

0800e65c <audiod_control_xfer_cb>:
  if ( stage == CONTROL_STAGE_SETUP )
 800e65c:	2901      	cmp	r1, #1
{
 800e65e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e662:	4605      	mov	r5, r0
 800e664:	b083      	sub	sp, #12
 800e666:	4614      	mov	r4, r2
  if ( stage == CONTROL_STAGE_SETUP )
 800e668:	d006      	beq.n	800e678 <audiod_control_xfer_cb+0x1c>
  else if ( stage == CONTROL_STAGE_DATA )
 800e66a:	2902      	cmp	r1, #2
 800e66c:	d041      	beq.n	800e6f2 <audiod_control_xfer_cb+0x96>
  return true;
 800e66e:	2201      	movs	r2, #1
}
 800e670:	4610      	mov	r0, r2
 800e672:	b003      	add	sp, #12
 800e674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD)
 800e678:	7810      	ldrb	r0, [r2, #0]
 800e67a:	f010 0860 	ands.w	r8, r0, #96	; 0x60
 800e67e:	d129      	bne.n	800e6d4 <audiod_control_xfer_cb+0x78>
    switch (p_request->bRequest)
 800e680:	7853      	ldrb	r3, [r2, #1]
 800e682:	2b0a      	cmp	r3, #10
 800e684:	f000 8090 	beq.w	800e7a8 <audiod_control_xfer_cb+0x14c>
 800e688:	2b0b      	cmp	r3, #11
 800e68a:	d126      	bne.n	800e6da <audiod_control_xfer_cb+0x7e>
  if (audio->p_desc)
 800e68c:	4f9e      	ldr	r7, [pc, #632]	; (800e908 <audiod_control_xfer_cb+0x2ac>)
 800e68e:	687a      	ldr	r2, [r7, #4]
 800e690:	b352      	cbz	r2, 800e6e8 <audiod_control_xfer_cb+0x8c>
 800e692:	7816      	ldrb	r6, [r2, #0]
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e694:	8a7b      	ldrh	r3, [r7, #18]
 800e696:	4416      	add	r6, r2
 800e698:	3b08      	subs	r3, #8
 800e69a:	441a      	add	r2, r3
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800e69c:	88f3      	ldrh	r3, [r6, #6]
 800e69e:	441e      	add	r6, r3
    while (p_desc < p_desc_end)
 800e6a0:	42b2      	cmp	r2, r6
 800e6a2:	d921      	bls.n	800e6e8 <audiod_control_xfer_cb+0x8c>
  uint8_t const itf = tu_u16_low(p_request->wIndex);
 800e6a4:	f8b4 a004 	ldrh.w	sl, [r4, #4]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800e6a8:	fa5f fa8a 	uxtb.w	sl, sl
 800e6ac:	e003      	b.n	800e6b6 <audiod_control_xfer_cb+0x5a>
 800e6ae:	7833      	ldrb	r3, [r6, #0]
 800e6b0:	441e      	add	r6, r3
    while (p_desc < p_desc_end)
 800e6b2:	42b2      	cmp	r2, r6
 800e6b4:	d918      	bls.n	800e6e8 <audiod_control_xfer_cb+0x8c>
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e6b6:	7873      	ldrb	r3, [r6, #1]
 800e6b8:	2b04      	cmp	r3, #4
 800e6ba:	d1f8      	bne.n	800e6ae <audiod_control_xfer_cb+0x52>
 800e6bc:	78f3      	ldrb	r3, [r6, #3]
        tmp++;
 800e6be:	f108 0101 	add.w	r1, r8, #1
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d1f3      	bne.n	800e6ae <audiod_control_xfer_cb+0x52>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 800e6c6:	78b0      	ldrb	r0, [r6, #2]
 800e6c8:	4550      	cmp	r0, sl
 800e6ca:	f000 808f 	beq.w	800e7ec <audiod_control_xfer_cb+0x190>
        tmp++;
 800e6ce:	fa5f f881 	uxtb.w	r8, r1
 800e6d2:	e7ec      	b.n	800e6ae <audiod_control_xfer_cb+0x52>
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS)
 800e6d4:	f1b8 0f20 	cmp.w	r8, #32
 800e6d8:	d03a      	beq.n	800e750 <audiod_control_xfer_cb+0xf4>
      default: TU_LOG2("  Unsupported recipient: %d\r\n", p_request->bmRequestType_bit.recipient); TU_BREAKPOINT(); return false;
 800e6da:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800e6de:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800e6e2:	07d8      	lsls	r0, r3, #31
 800e6e4:	d500      	bpl.n	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e6e6:	be00      	bkpt	0x0000
 800e6e8:	2200      	movs	r2, #0
}
 800e6ea:	4610      	mov	r0, r2
 800e6ec:	b003      	add	sp, #12
 800e6ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if(p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS && p_request->bmRequestType_bit.direction == TUSB_DIR_OUT)
 800e6f2:	7813      	ldrb	r3, [r2, #0]
 800e6f4:	f003 02e0 	and.w	r2, r3, #224	; 0xe0
 800e6f8:	2a20      	cmp	r2, #32
 800e6fa:	d1b8      	bne.n	800e66e <audiod_control_xfer_cb+0x12>
    switch (p_request->bmRequestType_bit.recipient)
 800e6fc:	f003 031f 	and.w	r3, r3, #31
 800e700:	2b01      	cmp	r3, #1
 800e702:	f000 80d6 	beq.w	800e8b2 <audiod_control_xfer_cb+0x256>
 800e706:	2b02      	cmp	r3, #2
 800e708:	d1e7      	bne.n	800e6da <audiod_control_xfer_cb+0x7e>
        uint8_t ep = TU_U16_LOW(p_request->wIndex);
 800e70a:	88a0      	ldrh	r0, [r4, #4]
        if (tud_audio_set_req_ep_cb)
 800e70c:	4b7f      	ldr	r3, [pc, #508]	; (800e90c <audiod_control_xfer_cb+0x2b0>)
        uint8_t ep = TU_U16_LOW(p_request->wIndex);
 800e70e:	b2c0      	uxtb	r0, r0
        if (tud_audio_set_req_ep_cb)
 800e710:	2b00      	cmp	r3, #0
 800e712:	d0e9      	beq.n	800e6e8 <audiod_control_xfer_cb+0x8c>
static bool audiod_verify_ep_exists(uint8_t ep, uint8_t *func_id)
{
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++)
  {
    if (_audiod_fct[i].p_desc)
 800e714:	4f7c      	ldr	r7, [pc, #496]	; (800e908 <audiod_control_xfer_cb+0x2ac>)
 800e716:	6879      	ldr	r1, [r7, #4]
 800e718:	2900      	cmp	r1, #0
 800e71a:	d0e5      	beq.n	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e71c:	780b      	ldrb	r3, [r1, #0]
    {
      // Get pointer at end
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 800e71e:	8a7a      	ldrh	r2, [r7, #18]
 800e720:	440b      	add	r3, r1
 800e722:	4411      	add	r1, r2

      // Advance past AC descriptors - EP we look for are streaming EPs
      uint8_t const *p_desc = tu_desc_next(_audiod_fct[i].p_desc);
      p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800e724:	88da      	ldrh	r2, [r3, #6]
 800e726:	4413      	add	r3, r2

      while (p_desc < p_desc_end)
 800e728:	4299      	cmp	r1, r3
 800e72a:	d804      	bhi.n	800e736 <audiod_control_xfer_cb+0xda>
 800e72c:	e7dc      	b.n	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e72e:	781a      	ldrb	r2, [r3, #0]
 800e730:	4413      	add	r3, r2
 800e732:	4299      	cmp	r1, r3
 800e734:	d9d8      	bls.n	800e6e8 <audiod_control_xfer_cb+0x8c>
      {
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const * )p_desc)->bEndpointAddress == ep)
 800e736:	785a      	ldrb	r2, [r3, #1]
 800e738:	2a05      	cmp	r2, #5
 800e73a:	d1f8      	bne.n	800e72e <audiod_control_xfer_cb+0xd2>
 800e73c:	789a      	ldrb	r2, [r3, #2]
 800e73e:	4282      	cmp	r2, r0
 800e740:	d1f5      	bne.n	800e72e <audiod_control_xfer_cb+0xd2>
          return tud_audio_set_req_ep_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 800e742:	697a      	ldr	r2, [r7, #20]
 800e744:	4621      	mov	r1, r4
 800e746:	4628      	mov	r0, r5
 800e748:	f3af 8000 	nop.w
 800e74c:	4602      	mov	r2, r0
 800e74e:	e78f      	b.n	800e670 <audiod_control_xfer_cb+0x14>
    uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800e750:	8893      	ldrh	r3, [r2, #4]
    switch (p_request->bmRequestType_bit.recipient)
 800e752:	f000 021f 	and.w	r2, r0, #31
 800e756:	2a01      	cmp	r2, #1
    uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800e758:	b2de      	uxtb	r6, r3
    switch (p_request->bmRequestType_bit.recipient)
 800e75a:	f000 80ee 	beq.w	800e93a <audiod_control_xfer_cb+0x2de>
 800e75e:	2a02      	cmp	r2, #2
 800e760:	d1bb      	bne.n	800e6da <audiod_control_xfer_cb+0x7e>
    if (_audiod_fct[i].p_desc)
 800e762:	4f69      	ldr	r7, [pc, #420]	; (800e908 <audiod_control_xfer_cb+0x2ac>)
 800e764:	6879      	ldr	r1, [r7, #4]
 800e766:	2900      	cmp	r1, #0
 800e768:	d0be      	beq.n	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e76a:	780b      	ldrb	r3, [r1, #0]
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 800e76c:	8a7a      	ldrh	r2, [r7, #18]
 800e76e:	440b      	add	r3, r1
 800e770:	4411      	add	r1, r2
      p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800e772:	88da      	ldrh	r2, [r3, #6]
 800e774:	4413      	add	r3, r2
      while (p_desc < p_desc_end)
 800e776:	4299      	cmp	r1, r3
 800e778:	d804      	bhi.n	800e784 <audiod_control_xfer_cb+0x128>
 800e77a:	e7b5      	b.n	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e77c:	781a      	ldrb	r2, [r3, #0]
 800e77e:	4413      	add	r3, r2
 800e780:	4299      	cmp	r1, r3
 800e782:	d9b1      	bls.n	800e6e8 <audiod_control_xfer_cb+0x8c>
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const * )p_desc)->bEndpointAddress == ep)
 800e784:	785a      	ldrb	r2, [r3, #1]
 800e786:	2a05      	cmp	r2, #5
 800e788:	d1f8      	bne.n	800e77c <audiod_control_xfer_cb+0x120>
 800e78a:	789a      	ldrb	r2, [r3, #2]
 800e78c:	42b2      	cmp	r2, r6
 800e78e:	d1f5      	bne.n	800e77c <audiod_control_xfer_cb+0x120>
        if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 800e790:	0603      	lsls	r3, r0, #24
 800e792:	f100 8171 	bmi.w	800ea78 <audiod_control_xfer_cb+0x41c>
    TU_VERIFY(tud_control_xfer(rhport, p_request, _audiod_fct[func_id].ctrl_buf, _audiod_fct[func_id].ctrl_buf_sz));
 800e796:	7e3b      	ldrb	r3, [r7, #24]
 800e798:	4621      	mov	r1, r4
 800e79a:	697a      	ldr	r2, [r7, #20]
 800e79c:	4628      	mov	r0, r5
}
 800e79e:	b003      	add	sp, #12
 800e7a0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TU_VERIFY(tud_control_xfer(rhport, p_request, &_audiod_fct[func_id].alt_setting[idxItf], 1));
 800e7a4:	f002 b82c 	b.w	8010800 <tud_control_xfer>
  if (audio->p_desc)
 800e7a8:	4f57      	ldr	r7, [pc, #348]	; (800e908 <audiod_control_xfer_cb+0x2ac>)
 800e7aa:	6878      	ldr	r0, [r7, #4]
 800e7ac:	2800      	cmp	r0, #0
 800e7ae:	d09b      	beq.n	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e7b0:	7803      	ldrb	r3, [r0, #0]
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e7b2:	8a7a      	ldrh	r2, [r7, #18]
 800e7b4:	4403      	add	r3, r0
 800e7b6:	3a08      	subs	r2, #8
 800e7b8:	4410      	add	r0, r2
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800e7ba:	88da      	ldrh	r2, [r3, #6]
 800e7bc:	4413      	add	r3, r2
    while (p_desc < p_desc_end)
 800e7be:	4298      	cmp	r0, r3
 800e7c0:	d992      	bls.n	800e6e8 <audiod_control_xfer_cb+0x8c>
  uint8_t const itf = tu_u16_low(p_request->wIndex);
 800e7c2:	88a6      	ldrh	r6, [r4, #4]
 800e7c4:	b2f6      	uxtb	r6, r6
 800e7c6:	e003      	b.n	800e7d0 <audiod_control_xfer_cb+0x174>
 800e7c8:	781a      	ldrb	r2, [r3, #0]
 800e7ca:	4413      	add	r3, r2
    while (p_desc < p_desc_end)
 800e7cc:	4298      	cmp	r0, r3
 800e7ce:	d98b      	bls.n	800e6e8 <audiod_control_xfer_cb+0x8c>
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e7d0:	785a      	ldrb	r2, [r3, #1]
 800e7d2:	2a04      	cmp	r2, #4
 800e7d4:	d1f8      	bne.n	800e7c8 <audiod_control_xfer_cb+0x16c>
 800e7d6:	78da      	ldrb	r2, [r3, #3]
        tmp++;
 800e7d8:	f108 0101 	add.w	r1, r8, #1
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e7dc:	2a00      	cmp	r2, #0
 800e7de:	d1f3      	bne.n	800e7c8 <audiod_control_xfer_cb+0x16c>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 800e7e0:	789a      	ldrb	r2, [r3, #2]
 800e7e2:	42b2      	cmp	r2, r6
 800e7e4:	d05f      	beq.n	800e8a6 <audiod_control_xfer_cb+0x24a>
        tmp++;
 800e7e6:	fa5f f881 	uxtb.w	r8, r1
 800e7ea:	e7ed      	b.n	800e7c8 <audiod_control_xfer_cb+0x16c>
  if (audio->ep_in_as_intf_num == itf)
 800e7ec:	4699      	mov	r9, r3
 800e7ee:	7b3b      	ldrb	r3, [r7, #12]
  uint8_t const alt = tu_u16_low(p_request->wValue);
 800e7f0:	f8b4 b002 	ldrh.w	fp, [r4, #2]
  if (audio->ep_in_as_intf_num == itf)
 800e7f4:	4553      	cmp	r3, sl
 800e7f6:	f000 8115 	beq.w	800ea24 <audiod_control_xfer_cb+0x3c8>
  if (audio->ep_out_as_intf_num == itf)
 800e7fa:	7c3b      	ldrb	r3, [r7, #16]
 800e7fc:	4553      	cmp	r3, sl
 800e7fe:	f000 8126 	beq.w	800ea4e <audiod_control_xfer_cb+0x3f2>
  audio->alt_setting[idxItf] = alt;
 800e802:	69fb      	ldr	r3, [r7, #28]
 800e804:	fa5f f28b 	uxtb.w	r2, fp
 800e808:	f803 2008 	strb.w	r2, [r3, r8]
  uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e80c:	f8b7 8012 	ldrh.w	r8, [r7, #18]
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	f1a8 0808 	sub.w	r8, r8, #8
 800e816:	4498      	add	r8, r3
  while (p_desc < p_desc_end)
 800e818:	45b0      	cmp	r8, r6
 800e81a:	d805      	bhi.n	800e828 <audiod_control_xfer_cb+0x1cc>
 800e81c:	e087      	b.n	800e92e <audiod_control_xfer_cb+0x2d2>
 800e81e:	7833      	ldrb	r3, [r6, #0]
 800e820:	441e      	add	r6, r3
 800e822:	45b0      	cmp	r8, r6
 800e824:	f240 8083 	bls.w	800e92e <audiod_control_xfer_cb+0x2d2>
    if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == alt)
 800e828:	7873      	ldrb	r3, [r6, #1]
 800e82a:	2b04      	cmp	r3, #4
 800e82c:	d1f7      	bne.n	800e81e <audiod_control_xfer_cb+0x1c2>
 800e82e:	78b3      	ldrb	r3, [r6, #2]
 800e830:	4553      	cmp	r3, sl
 800e832:	d1f4      	bne.n	800e81e <audiod_control_xfer_cb+0x1c2>
 800e834:	78f3      	ldrb	r3, [r6, #3]
 800e836:	4293      	cmp	r3, r2
 800e838:	d1f1      	bne.n	800e81e <audiod_control_xfer_cb+0x1c2>
      uint8_t foundEPs = 0, nEps = ((tusb_desc_interface_t const * )p_desc)->bNumEndpoints;
 800e83a:	f896 b004 	ldrb.w	fp, [r6, #4]
      while (foundEPs < nEps && p_desc < p_desc_end)
 800e83e:	f1bb 0f00 	cmp.w	fp, #0
 800e842:	d06b      	beq.n	800e91c <audiod_control_xfer_cb+0x2c0>
 800e844:	45b0      	cmp	r8, r6
 800e846:	f67f af4f 	bls.w	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e84a:	7833      	ldrb	r3, [r6, #0]
 800e84c:	45cb      	cmp	fp, r9
 800e84e:	441e      	add	r6, r3
 800e850:	d962      	bls.n	800e918 <audiod_control_xfer_cb+0x2bc>
 800e852:	45b0      	cmp	r8, r6
 800e854:	f67f af48 	bls.w	800e6e8 <audiod_control_xfer_cb+0x8c>
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT)
 800e858:	7873      	ldrb	r3, [r6, #1]
 800e85a:	2b05      	cmp	r3, #5
 800e85c:	d1f5      	bne.n	800e84a <audiod_control_xfer_cb+0x1ee>
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800e85e:	4631      	mov	r1, r6
 800e860:	4628      	mov	r0, r5
 800e862:	f001 feb1 	bl	80105c8 <usbd_edpt_open>
 800e866:	4602      	mov	r2, r0
          usbd_edpt_clear_stall(rhport, ep_addr);
 800e868:	4628      	mov	r0, r5
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800e86a:	2a00      	cmp	r2, #0
 800e86c:	f000 8121 	beq.w	800eab2 <audiod_control_xfer_cb+0x456>
          uint8_t const ep_addr = desc_ep->bEndpointAddress;
 800e870:	78b1      	ldrb	r1, [r6, #2]
          usbd_edpt_clear_stall(rhport, ep_addr);
 800e872:	9101      	str	r1, [sp, #4]
 800e874:	f001 ff58 	bl	8010728 <usbd_edpt_clear_stall>
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN && desc_ep->bmAttributes.usage == 0x00)   // Check if usage is data EP
 800e878:	9901      	ldr	r1, [sp, #4]
 800e87a:	09cb      	lsrs	r3, r1, #7
 800e87c:	f040 8106 	bne.w	800ea8c <audiod_control_xfer_cb+0x430>
            audio->ep_out = ep_addr;
 800e880:	7379      	strb	r1, [r7, #13]
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800e882:	4628      	mov	r0, r5
            audio->ep_out_as_intf_num = itf;
 800e884:	f887 a010 	strb.w	sl, [r7, #16]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 800e888:	88b3      	ldrh	r3, [r6, #4]
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800e88a:	4a21      	ldr	r2, [pc, #132]	; (800e910 <audiod_control_xfer_cb+0x2b4>)
 800e88c:	f3c3 030a 	ubfx	r3, r3, #0, #11
            audio->ep_out_sz = tu_edpt_packet_size(desc_ep);
 800e890:	81fb      	strh	r3, [r7, #14]
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800e892:	f001 ff11 	bl	80106b8 <usbd_edpt_xfer_fifo>
 800e896:	2800      	cmp	r0, #0
 800e898:	f43f af26 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
          foundEPs += 1;
 800e89c:	f109 0901 	add.w	r9, r9, #1
 800e8a0:	fa5f f989 	uxtb.w	r9, r9
 800e8a4:	e7d1      	b.n	800e84a <audiod_control_xfer_cb+0x1ee>
  TU_VERIFY(tud_control_xfer(rhport, p_request, &_audiod_fct[func_id].alt_setting[idxItf], 1));
 800e8a6:	69fa      	ldr	r2, [r7, #28]
 800e8a8:	2301      	movs	r3, #1
 800e8aa:	4621      	mov	r1, r4
 800e8ac:	4628      	mov	r0, r5
 800e8ae:	4442      	add	r2, r8
 800e8b0:	e775      	b.n	800e79e <audiod_control_xfer_cb+0x142>
        uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800e8b2:	88a3      	ldrh	r3, [r4, #4]
 800e8b4:	b2de      	uxtb	r6, r3
        if (entityID != 0)
 800e8b6:	0a1b      	lsrs	r3, r3, #8
 800e8b8:	f000 8091 	beq.w	800e9de <audiod_control_xfer_cb+0x382>
          if (tud_audio_set_req_entity_cb)
 800e8bc:	4a15      	ldr	r2, [pc, #84]	; (800e914 <audiod_control_xfer_cb+0x2b8>)
 800e8be:	2a00      	cmp	r2, #0
 800e8c0:	f43f af12 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800e8c4:	4f10      	ldr	r7, [pc, #64]	; (800e908 <audiod_control_xfer_cb+0x2ac>)
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 800e8c6:	b2da      	uxtb	r2, r3
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800e8c8:	6879      	ldr	r1, [r7, #4]
 800e8ca:	2900      	cmp	r1, #0
 800e8cc:	f43f af0c 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e8d0:	788b      	ldrb	r3, [r1, #2]
 800e8d2:	42b3      	cmp	r3, r6
 800e8d4:	f47f af08 	bne.w	800e6e8 <audiod_control_xfer_cb+0x8c>
  return desc8 + desc8[DESC_OFFSET_LEN];
 800e8d8:	780b      	ldrb	r3, [r1, #0]
 800e8da:	18c8      	adds	r0, r1, r3
 800e8dc:	5ccb      	ldrb	r3, [r1, r3]
      uint8_t const *p_desc_end = ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength + p_desc;
 800e8de:	88c1      	ldrh	r1, [r0, #6]
 800e8e0:	4403      	add	r3, r0
 800e8e2:	4408      	add	r0, r1
      while (p_desc < p_desc_end)
 800e8e4:	4298      	cmp	r0, r3
 800e8e6:	d805      	bhi.n	800e8f4 <audiod_control_xfer_cb+0x298>
 800e8e8:	e6fe      	b.n	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e8ea:	7819      	ldrb	r1, [r3, #0]
 800e8ec:	440b      	add	r3, r1
 800e8ee:	4298      	cmp	r0, r3
 800e8f0:	f67f aefa 	bls.w	800e6e8 <audiod_control_xfer_cb+0x8c>
        if (p_desc[3] == entityID)  // Entity IDs are always at offset 3
 800e8f4:	78d9      	ldrb	r1, [r3, #3]
 800e8f6:	4291      	cmp	r1, r2
 800e8f8:	d1f7      	bne.n	800e8ea <audiod_control_xfer_cb+0x28e>
            return tud_audio_set_req_entity_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 800e8fa:	697a      	ldr	r2, [r7, #20]
 800e8fc:	4621      	mov	r1, r4
 800e8fe:	4628      	mov	r0, r5
 800e900:	f7f5 fe30 	bl	8004564 <tud_audio_set_req_entity_cb>
 800e904:	4602      	mov	r2, r0
 800e906:	e6b3      	b.n	800e670 <audiod_control_xfer_cb+0x14>
 800e908:	2400c808 	.word	0x2400c808
 800e90c:	00000000 	.word	0x00000000
 800e910:	2400c828 	.word	0x2400c828
 800e914:	08004565 	.word	0x08004565
      TU_VERIFY(foundEPs == nEps);
 800e918:	f47f aee6 	bne.w	800e6e8 <audiod_control_xfer_cb+0x8c>
      if (tud_audio_set_itf_cb) TU_VERIFY(tud_audio_set_itf_cb(rhport, p_request));
 800e91c:	4b69      	ldr	r3, [pc, #420]	; (800eac4 <audiod_control_xfer_cb+0x468>)
 800e91e:	b133      	cbz	r3, 800e92e <audiod_control_xfer_cb+0x2d2>
 800e920:	4621      	mov	r1, r4
 800e922:	4628      	mov	r0, r5
 800e924:	f7f5 fe56 	bl	80045d4 <tud_audio_set_itf_cb>
 800e928:	2800      	cmp	r0, #0
 800e92a:	f43f aedd 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
  tud_control_status(rhport, p_request);
 800e92e:	4621      	mov	r1, r4
 800e930:	4628      	mov	r0, r5
 800e932:	f001 ff4b 	bl	80107cc <tud_control_status>
  return true;
 800e936:	2201      	movs	r2, #1
 800e938:	e69a      	b.n	800e670 <audiod_control_xfer_cb+0x14>
        if (entityID != 0)
 800e93a:	0a1b      	lsrs	r3, r3, #8
 800e93c:	d027      	beq.n	800e98e <audiod_control_xfer_cb+0x332>
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800e93e:	4f62      	ldr	r7, [pc, #392]	; (800eac8 <audiod_control_xfer_cb+0x46c>)
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 800e940:	b2da      	uxtb	r2, r3
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800e942:	6879      	ldr	r1, [r7, #4]
 800e944:	2900      	cmp	r1, #0
 800e946:	f43f aecf 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e94a:	788b      	ldrb	r3, [r1, #2]
 800e94c:	42b3      	cmp	r3, r6
 800e94e:	f47f aecb 	bne.w	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e952:	780b      	ldrb	r3, [r1, #0]
 800e954:	18ce      	adds	r6, r1, r3
 800e956:	5ccb      	ldrb	r3, [r1, r3]
      uint8_t const *p_desc_end = ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength + p_desc;
 800e958:	88f1      	ldrh	r1, [r6, #6]
 800e95a:	4433      	add	r3, r6
 800e95c:	440e      	add	r6, r1
      while (p_desc < p_desc_end)
 800e95e:	429e      	cmp	r6, r3
 800e960:	d805      	bhi.n	800e96e <audiod_control_xfer_cb+0x312>
 800e962:	e6c1      	b.n	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e964:	7819      	ldrb	r1, [r3, #0]
 800e966:	440b      	add	r3, r1
 800e968:	429e      	cmp	r6, r3
 800e96a:	f67f aebd 	bls.w	800e6e8 <audiod_control_xfer_cb+0x8c>
        if (p_desc[3] == entityID)  // Entity IDs are always at offset 3
 800e96e:	78d9      	ldrb	r1, [r3, #3]
 800e970:	4291      	cmp	r1, r2
 800e972:	d1f7      	bne.n	800e964 <audiod_control_xfer_cb+0x308>
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 800e974:	0601      	lsls	r1, r0, #24
 800e976:	f57f af0e 	bpl.w	800e796 <audiod_control_xfer_cb+0x13a>
            if (tud_audio_get_req_entity_cb)
 800e97a:	4b54      	ldr	r3, [pc, #336]	; (800eacc <audiod_control_xfer_cb+0x470>)
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	f43f aeb3 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
              return tud_audio_get_req_entity_cb(rhport, p_request);
 800e982:	4621      	mov	r1, r4
 800e984:	4628      	mov	r0, r5
 800e986:	f7f5 fd5b 	bl	8004440 <tud_audio_get_req_entity_cb>
 800e98a:	4602      	mov	r2, r0
 800e98c:	e670      	b.n	800e670 <audiod_control_xfer_cb+0x14>
    if (_audiod_fct[i].p_desc)
 800e98e:	4f4e      	ldr	r7, [pc, #312]	; (800eac8 <audiod_control_xfer_cb+0x46c>)
 800e990:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800e994:	f1bc 0f00 	cmp.w	ip, #0
 800e998:	f43f aea6 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e99c:	8a79      	ldrh	r1, [r7, #18]
 800e99e:	3908      	subs	r1, #8
 800e9a0:	4461      	add	r1, ip
      while (p_desc < p_desc_end)
 800e9a2:	458c      	cmp	ip, r1
 800e9a4:	f4bf aea0 	bcs.w	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e9a8:	4663      	mov	r3, ip
 800e9aa:	e004      	b.n	800e9b6 <audiod_control_xfer_cb+0x35a>
 800e9ac:	781a      	ldrb	r2, [r3, #0]
 800e9ae:	4413      	add	r3, r2
 800e9b0:	4299      	cmp	r1, r3
 800e9b2:	f67f ae99 	bls.w	800e6e8 <audiod_control_xfer_cb+0x8c>
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800e9b6:	785a      	ldrb	r2, [r3, #1]
 800e9b8:	2a04      	cmp	r2, #4
 800e9ba:	d1f7      	bne.n	800e9ac <audiod_control_xfer_cb+0x350>
 800e9bc:	f89c 2002 	ldrb.w	r2, [ip, #2]
 800e9c0:	42b2      	cmp	r2, r6
 800e9c2:	d1f3      	bne.n	800e9ac <audiod_control_xfer_cb+0x350>
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 800e9c4:	0602      	lsls	r2, r0, #24
 800e9c6:	f57f aee6 	bpl.w	800e796 <audiod_control_xfer_cb+0x13a>
            if (tud_audio_get_req_itf_cb)
 800e9ca:	4b41      	ldr	r3, [pc, #260]	; (800ead0 <audiod_control_xfer_cb+0x474>)
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	f43f ae8b 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
              return tud_audio_get_req_itf_cb(rhport, p_request);
 800e9d2:	4621      	mov	r1, r4
 800e9d4:	4628      	mov	r0, r5
 800e9d6:	f3af 8000 	nop.w
 800e9da:	4602      	mov	r2, r0
 800e9dc:	e648      	b.n	800e670 <audiod_control_xfer_cb+0x14>
          if (tud_audio_set_req_itf_cb)
 800e9de:	4b3d      	ldr	r3, [pc, #244]	; (800ead4 <audiod_control_xfer_cb+0x478>)
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	f43f ae81 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
    if (_audiod_fct[i].p_desc)
 800e9e6:	4f38      	ldr	r7, [pc, #224]	; (800eac8 <audiod_control_xfer_cb+0x46c>)
 800e9e8:	6878      	ldr	r0, [r7, #4]
 800e9ea:	2800      	cmp	r0, #0
 800e9ec:	f43f ae7c 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e9f0:	8a79      	ldrh	r1, [r7, #18]
 800e9f2:	3908      	subs	r1, #8
 800e9f4:	4401      	add	r1, r0
      while (p_desc < p_desc_end)
 800e9f6:	4288      	cmp	r0, r1
 800e9f8:	f4bf ae76 	bcs.w	800e6e8 <audiod_control_xfer_cb+0x8c>
 800e9fc:	4603      	mov	r3, r0
 800e9fe:	e004      	b.n	800ea0a <audiod_control_xfer_cb+0x3ae>
 800ea00:	781a      	ldrb	r2, [r3, #0]
 800ea02:	4413      	add	r3, r2
 800ea04:	4299      	cmp	r1, r3
 800ea06:	f67f ae6f 	bls.w	800e6e8 <audiod_control_xfer_cb+0x8c>
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800ea0a:	785a      	ldrb	r2, [r3, #1]
 800ea0c:	2a04      	cmp	r2, #4
 800ea0e:	d1f7      	bne.n	800ea00 <audiod_control_xfer_cb+0x3a4>
 800ea10:	7882      	ldrb	r2, [r0, #2]
 800ea12:	42b2      	cmp	r2, r6
 800ea14:	d1f4      	bne.n	800ea00 <audiod_control_xfer_cb+0x3a4>
            return tud_audio_set_req_itf_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 800ea16:	697a      	ldr	r2, [r7, #20]
 800ea18:	4621      	mov	r1, r4
 800ea1a:	4628      	mov	r0, r5
 800ea1c:	f3af 8000 	nop.w
 800ea20:	4602      	mov	r2, r0
 800ea22:	e625      	b.n	800e670 <audiod_control_xfer_cb+0x14>
    usbd_edpt_close(rhport, audio->ep_in);
 800ea24:	7a39      	ldrb	r1, [r7, #8]
 800ea26:	4628      	mov	r0, r5
    audio->ep_in_as_intf_num = 0;
 800ea28:	f887 900c 	strb.w	r9, [r7, #12]
    usbd_edpt_close(rhport, audio->ep_in);
 800ea2c:	f001 fe9c 	bl	8010768 <usbd_edpt_close>
    tu_fifo_clear(&audio->ep_in_ff);
 800ea30:	4829      	ldr	r0, [pc, #164]	; (800ead8 <audiod_control_xfer_cb+0x47c>)
 800ea32:	f000 ff81 	bl	800f938 <tu_fifo_clear>
    if (tud_audio_set_itf_close_EP_cb) TU_VERIFY(tud_audio_set_itf_close_EP_cb(rhport, p_request));
 800ea36:	4b29      	ldr	r3, [pc, #164]	; (800eadc <audiod_control_xfer_cb+0x480>)
 800ea38:	b133      	cbz	r3, 800ea48 <audiod_control_xfer_cb+0x3ec>
 800ea3a:	4621      	mov	r1, r4
 800ea3c:	4628      	mov	r0, r5
 800ea3e:	f7f5 fdc7 	bl	80045d0 <tud_audio_set_itf_close_EP_cb>
 800ea42:	2800      	cmp	r0, #0
 800ea44:	f43f ae50 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
    audio->ep_in = 0;                           // Necessary?
 800ea48:	2300      	movs	r3, #0
 800ea4a:	723b      	strb	r3, [r7, #8]
 800ea4c:	e6d5      	b.n	800e7fa <audiod_control_xfer_cb+0x19e>
    audio->ep_out_as_intf_num = 0;
 800ea4e:	2300      	movs	r3, #0
    usbd_edpt_close(rhport, audio->ep_out);
 800ea50:	7b79      	ldrb	r1, [r7, #13]
 800ea52:	4628      	mov	r0, r5
    audio->ep_out_as_intf_num = 0;
 800ea54:	743b      	strb	r3, [r7, #16]
    usbd_edpt_close(rhport, audio->ep_out);
 800ea56:	f001 fe87 	bl	8010768 <usbd_edpt_close>
    tu_fifo_clear(&audio->ep_out_ff);
 800ea5a:	4821      	ldr	r0, [pc, #132]	; (800eae0 <audiod_control_xfer_cb+0x484>)
 800ea5c:	f000 ff6c 	bl	800f938 <tu_fifo_clear>
    if (tud_audio_set_itf_close_EP_cb) TU_VERIFY(tud_audio_set_itf_close_EP_cb(rhport, p_request));
 800ea60:	4b1e      	ldr	r3, [pc, #120]	; (800eadc <audiod_control_xfer_cb+0x480>)
 800ea62:	b133      	cbz	r3, 800ea72 <audiod_control_xfer_cb+0x416>
 800ea64:	4621      	mov	r1, r4
 800ea66:	4628      	mov	r0, r5
 800ea68:	f7f5 fdb2 	bl	80045d0 <tud_audio_set_itf_close_EP_cb>
 800ea6c:	2800      	cmp	r0, #0
 800ea6e:	f43f ae3b 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
    audio->ep_out = 0;                          // Necessary?
 800ea72:	2300      	movs	r3, #0
 800ea74:	737b      	strb	r3, [r7, #13]
 800ea76:	e6c4      	b.n	800e802 <audiod_control_xfer_cb+0x1a6>
          if (tud_audio_get_req_ep_cb)
 800ea78:	4b1a      	ldr	r3, [pc, #104]	; (800eae4 <audiod_control_xfer_cb+0x488>)
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	f43f ae34 	beq.w	800e6e8 <audiod_control_xfer_cb+0x8c>
            return tud_audio_get_req_ep_cb(rhport, p_request);
 800ea80:	4621      	mov	r1, r4
 800ea82:	4628      	mov	r0, r5
 800ea84:	f3af 8000 	nop.w
 800ea88:	4602      	mov	r2, r0
 800ea8a:	e5f1      	b.n	800e670 <audiod_control_xfer_cb+0x14>
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN && desc_ep->bmAttributes.usage == 0x00)   // Check if usage is data EP
 800ea8c:	78f3      	ldrb	r3, [r6, #3]
 800ea8e:	f013 0f30 	tst.w	r3, #48	; 0x30
 800ea92:	f47f af03 	bne.w	800e89c <audiod_control_xfer_cb+0x240>
            audio->ep_in = ep_addr;
 800ea96:	7239      	strb	r1, [r7, #8]
            TU_VERIFY(audiod_tx_done_cb(rhport, &_audiod_fct[func_id]));
 800ea98:	4628      	mov	r0, r5
            audio->ep_in_as_intf_num = itf;
 800ea9a:	f887 a00c 	strb.w	sl, [r7, #12]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 800ea9e:	88b3      	ldrh	r3, [r6, #4]
 800eaa0:	f3c3 030a 	ubfx	r3, r3, #0, #11
            audio->ep_in_sz = tu_edpt_packet_size(desc_ep);
 800eaa4:	817b      	strh	r3, [r7, #10]
            TU_VERIFY(audiod_tx_done_cb(rhport, &_audiod_fct[func_id]));
 800eaa6:	f7ff fcf5 	bl	800e494 <audiod_tx_done_cb.constprop.0>
 800eaaa:	2800      	cmp	r0, #0
 800eaac:	f47f aef6 	bne.w	800e89c <audiod_control_xfer_cb+0x240>
 800eab0:	e61a      	b.n	800e6e8 <audiod_control_xfer_cb+0x8c>
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800eab2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800eab6:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800eaba:	07dc      	lsls	r4, r3, #31
 800eabc:	f57f ae14 	bpl.w	800e6e8 <audiod_control_xfer_cb+0x8c>
 800eac0:	be00      	bkpt	0x0000
 800eac2:	e5d5      	b.n	800e670 <audiod_control_xfer_cb+0x14>
 800eac4:	080045d5 	.word	0x080045d5
 800eac8:	2400c808 	.word	0x2400c808
 800eacc:	08004441 	.word	0x08004441
	...
 800ead8:	2400c834 	.word	0x2400c834
 800eadc:	080045d1 	.word	0x080045d1
 800eae0:	2400c828 	.word	0x2400c828
 800eae4:	00000000 	.word	0x00000000

0800eae8 <audiod_xfer_cb>:
{
 800eae8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    if (audio->ep_in == ep_addr && audio->alt_setting != 0)
 800eaec:	4c42      	ldr	r4, [pc, #264]	; (800ebf8 <audiod_xfer_cb+0x110>)
{
 800eaee:	b083      	sub	sp, #12
 800eaf0:	4606      	mov	r6, r0
    if (audio->ep_in == ep_addr && audio->alt_setting != 0)
 800eaf2:	7a22      	ldrb	r2, [r4, #8]
 800eaf4:	428a      	cmp	r2, r1
 800eaf6:	d063      	beq.n	800ebc0 <audiod_xfer_cb+0xd8>
    if (audio->ep_out == ep_addr)
 800eaf8:	7b62      	ldrb	r2, [r4, #13]
 800eafa:	428a      	cmp	r2, r1
 800eafc:	d13a      	bne.n	800eb74 <audiod_xfer_cb+0x8c>
  if (tud_audio_rx_done_pre_read_cb || tud_audio_rx_done_post_read_cb)
 800eafe:	f8df e104 	ldr.w	lr, [pc, #260]	; 800ec04 <audiod_xfer_cb+0x11c>
      TU_VERIFY(audiod_rx_done_cb(rhport, audio, (uint16_t) xferred_bytes));
 800eb02:	b29d      	uxth	r5, r3
  if (tud_audio_rx_done_pre_read_cb || tud_audio_rx_done_post_read_cb)
 800eb04:	f04f 0301 	mov.w	r3, #1
 800eb08:	f1be 0f00 	cmp.w	lr, #0
 800eb0c:	d06a      	beq.n	800ebe4 <audiod_xfer_cb+0xfc>
 800eb0e:	b2db      	uxtb	r3, r3
 800eb10:	b93b      	cbnz	r3, 800eb22 <audiod_xfer_cb+0x3a>
 800eb12:	4a3a      	ldr	r2, [pc, #232]	; (800ebfc <audiod_xfer_cb+0x114>)
 800eb14:	f04f 0301 	mov.w	r3, #1
 800eb18:	2a00      	cmp	r2, #0
 800eb1a:	d059      	beq.n	800ebd0 <audiod_xfer_cb+0xe8>
 800eb1c:	b2db      	uxtb	r3, r3
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d058      	beq.n	800ebd4 <audiod_xfer_cb+0xec>
  if (audio->p_desc)
 800eb22:	6860      	ldr	r0, [r4, #4]
 800eb24:	b330      	cbz	r0, 800eb74 <audiod_xfer_cb+0x8c>
  return desc8 + desc8[DESC_OFFSET_LEN];
 800eb26:	f890 c000 	ldrb.w	ip, [r0]
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800eb2a:	8a63      	ldrh	r3, [r4, #18]
 800eb2c:	4484      	add	ip, r0
 800eb2e:	3b08      	subs	r3, #8
 800eb30:	4418      	add	r0, r3
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800eb32:	f8bc 3006 	ldrh.w	r3, [ip, #6]
 800eb36:	449c      	add	ip, r3
    while (p_desc < p_desc_end)
 800eb38:	4560      	cmp	r0, ip
 800eb3a:	d91b      	bls.n	800eb74 <audiod_xfer_cb+0x8c>
    TU_VERIFY(audiod_get_AS_interface_index(audio->ep_out_as_intf_num, audio, &idxItf, &dummy2));
 800eb3c:	f894 9010 	ldrb.w	r9, [r4, #16]
    uint8_t tmp = 0;
 800eb40:	2700      	movs	r7, #0
 800eb42:	e004      	b.n	800eb4e <audiod_xfer_cb+0x66>
 800eb44:	f89c 2000 	ldrb.w	r2, [ip]
 800eb48:	4494      	add	ip, r2
    while (p_desc < p_desc_end)
 800eb4a:	4560      	cmp	r0, ip
 800eb4c:	d912      	bls.n	800eb74 <audiod_xfer_cb+0x8c>
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800eb4e:	f89c 2001 	ldrb.w	r2, [ip, #1]
 800eb52:	2a04      	cmp	r2, #4
 800eb54:	d1f6      	bne.n	800eb44 <audiod_xfer_cb+0x5c>
 800eb56:	f89c 2003 	ldrb.w	r2, [ip, #3]
        tmp++;
 800eb5a:	1c7b      	adds	r3, r7, #1
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800eb5c:	2a00      	cmp	r2, #0
 800eb5e:	d1f1      	bne.n	800eb44 <audiod_xfer_cb+0x5c>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 800eb60:	f89c 8002 	ldrb.w	r8, [ip, #2]
 800eb64:	45c8      	cmp	r8, r9
 800eb66:	d009      	beq.n	800eb7c <audiod_xfer_cb+0x94>
 800eb68:	f89c 2000 	ldrb.w	r2, [ip]
        tmp++;
 800eb6c:	b2df      	uxtb	r7, r3
 800eb6e:	4494      	add	ip, r2
    while (p_desc < p_desc_end)
 800eb70:	4560      	cmp	r0, ip
 800eb72:	d8ec      	bhi.n	800eb4e <audiod_xfer_cb+0x66>
  return false;
 800eb74:	2000      	movs	r0, #0
}
 800eb76:	b003      	add	sp, #12
 800eb78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if (tud_audio_rx_done_pre_read_cb)
 800eb7c:	f1be 0f00 	cmp.w	lr, #0
 800eb80:	d032      	beq.n	800ebe8 <audiod_xfer_cb+0x100>
    TU_VERIFY(tud_audio_rx_done_pre_read_cb(rhport, n_bytes_received, idx_audio_fct, audio->ep_out, audio->alt_setting[idxItf]));
 800eb82:	460b      	mov	r3, r1
 800eb84:	69e1      	ldr	r1, [r4, #28]
 800eb86:	4630      	mov	r0, r6
 800eb88:	5dc9      	ldrb	r1, [r1, r7]
 800eb8a:	9100      	str	r1, [sp, #0]
 800eb8c:	4629      	mov	r1, r5
 800eb8e:	f7f5 fd35 	bl	80045fc <tud_audio_rx_done_pre_read_cb>
 800eb92:	2800      	cmp	r0, #0
 800eb94:	d0ee      	beq.n	800eb74 <audiod_xfer_cb+0x8c>
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800eb96:	89e3      	ldrh	r3, [r4, #14]
 800eb98:	4630      	mov	r0, r6
 800eb9a:	4a19      	ldr	r2, [pc, #100]	; (800ec00 <audiod_xfer_cb+0x118>)
 800eb9c:	7b61      	ldrb	r1, [r4, #13]
 800eb9e:	f001 fd8b 	bl	80106b8 <usbd_edpt_xfer_fifo>
 800eba2:	2800      	cmp	r0, #0
 800eba4:	d0e6      	beq.n	800eb74 <audiod_xfer_cb+0x8c>
  if (tud_audio_rx_done_post_read_cb)
 800eba6:	4b15      	ldr	r3, [pc, #84]	; (800ebfc <audiod_xfer_cb+0x114>)
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d0e4      	beq.n	800eb76 <audiod_xfer_cb+0x8e>
    TU_VERIFY(tud_audio_rx_done_post_read_cb(rhport, n_bytes_received, idx_audio_fct, audio->ep_out, audio->alt_setting[idxItf]));
 800ebac:	69e2      	ldr	r2, [r4, #28]
 800ebae:	4629      	mov	r1, r5
 800ebb0:	7b63      	ldrb	r3, [r4, #13]
 800ebb2:	4630      	mov	r0, r6
 800ebb4:	5dd4      	ldrb	r4, [r2, r7]
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	9400      	str	r4, [sp, #0]
 800ebba:	f3af 8000 	nop.w
 800ebbe:	e7da      	b.n	800eb76 <audiod_xfer_cb+0x8e>
    if (audio->ep_in == ep_addr && audio->alt_setting != 0)
 800ebc0:	69e2      	ldr	r2, [r4, #28]
 800ebc2:	2a00      	cmp	r2, #0
 800ebc4:	d098      	beq.n	800eaf8 <audiod_xfer_cb+0x10>
}
 800ebc6:	b003      	add	sp, #12
 800ebc8:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
      TU_VERIFY(audiod_tx_done_cb(rhport, audio));
 800ebcc:	f7ff bc62 	b.w	800e494 <audiod_tx_done_cb.constprop.0>
  if (tud_audio_rx_done_pre_read_cb || tud_audio_rx_done_post_read_cb)
 800ebd0:	4613      	mov	r3, r2
 800ebd2:	e7a3      	b.n	800eb1c <audiod_xfer_cb+0x34>
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800ebd4:	89e3      	ldrh	r3, [r4, #14]
 800ebd6:	4630      	mov	r0, r6
 800ebd8:	4a09      	ldr	r2, [pc, #36]	; (800ec00 <audiod_xfer_cb+0x118>)
 800ebda:	f001 fd6d 	bl	80106b8 <usbd_edpt_xfer_fifo>
 800ebde:	2800      	cmp	r0, #0
 800ebe0:	d1c9      	bne.n	800eb76 <audiod_xfer_cb+0x8e>
 800ebe2:	e7c7      	b.n	800eb74 <audiod_xfer_cb+0x8c>
  if (tud_audio_rx_done_pre_read_cb || tud_audio_rx_done_post_read_cb)
 800ebe4:	4673      	mov	r3, lr
 800ebe6:	e792      	b.n	800eb0e <audiod_xfer_cb+0x26>
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800ebe8:	89e3      	ldrh	r3, [r4, #14]
 800ebea:	4630      	mov	r0, r6
 800ebec:	4a04      	ldr	r2, [pc, #16]	; (800ec00 <audiod_xfer_cb+0x118>)
 800ebee:	f001 fd63 	bl	80106b8 <usbd_edpt_xfer_fifo>
 800ebf2:	2800      	cmp	r0, #0
 800ebf4:	d1da      	bne.n	800ebac <audiod_xfer_cb+0xc4>
 800ebf6:	e7bd      	b.n	800eb74 <audiod_xfer_cb+0x8c>
 800ebf8:	2400c808 	.word	0x2400c808
 800ebfc:	00000000 	.word	0x00000000
 800ec00:	2400c828 	.word	0x2400c828
 800ec04:	080045fd 	.word	0x080045fd

0800ec08 <audiod_sof_isr>:
}
 800ec08:	4770      	bx	lr
 800ec0a:	bf00      	nop

0800ec0c <tud_audio_buffer_and_schedule_control_xfer>:
{
 800ec0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec10:	460c      	mov	r4, r1
 800ec12:	4611      	mov	r1, r2
 800ec14:	b082      	sub	sp, #8
  if (p_request->bmRequestType_bit.direction == TUSB_DIR_OUT) return false;
 800ec16:	f994 2000 	ldrsb.w	r2, [r4]
 800ec1a:	2a00      	cmp	r2, #0
 800ec1c:	da44      	bge.n	800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
  switch (p_request->bmRequestType_bit.recipient)
 800ec1e:	7822      	ldrb	r2, [r4, #0]
 800ec20:	4606      	mov	r6, r0
  uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800ec22:	88a0      	ldrh	r0, [r4, #4]
  switch (p_request->bmRequestType_bit.recipient)
 800ec24:	f002 021f 	and.w	r2, r2, #31
  uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800ec28:	fa5f f880 	uxtb.w	r8, r0
  switch (p_request->bmRequestType_bit.recipient)
 800ec2c:	2a01      	cmp	r2, #1
 800ec2e:	d032      	beq.n	800ec96 <tud_audio_buffer_and_schedule_control_xfer+0x8a>
 800ec30:	2a02      	cmp	r2, #2
 800ec32:	d13d      	bne.n	800ecb0 <tud_audio_buffer_and_schedule_control_xfer+0xa4>
    if (_audiod_fct[i].p_desc)
 800ec34:	4d38      	ldr	r5, [pc, #224]	; (800ed18 <tud_audio_buffer_and_schedule_control_xfer+0x10c>)
 800ec36:	686f      	ldr	r7, [r5, #4]
 800ec38:	2f00      	cmp	r7, #0
 800ec3a:	d035      	beq.n	800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800ec3c:	f897 c000 	ldrb.w	ip, [r7]
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 800ec40:	8a6a      	ldrh	r2, [r5, #18]
 800ec42:	44bc      	add	ip, r7
 800ec44:	4417      	add	r7, r2
      p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800ec46:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 800ec4a:	4494      	add	ip, r2
      while (p_desc < p_desc_end)
 800ec4c:	4567      	cmp	r7, ip
 800ec4e:	d805      	bhi.n	800ec5c <tud_audio_buffer_and_schedule_control_xfer+0x50>
 800ec50:	e02a      	b.n	800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800ec52:	f89c 0000 	ldrb.w	r0, [ip]
 800ec56:	4484      	add	ip, r0
 800ec58:	4567      	cmp	r7, ip
 800ec5a:	d925      	bls.n	800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const * )p_desc)->bEndpointAddress == ep)
 800ec5c:	f89c e001 	ldrb.w	lr, [ip, #1]
 800ec60:	f1be 0f05 	cmp.w	lr, #5
 800ec64:	d1f5      	bne.n	800ec52 <tud_audio_buffer_and_schedule_control_xfer+0x46>
 800ec66:	f89c 2002 	ldrb.w	r2, [ip, #2]
 800ec6a:	4542      	cmp	r2, r8
 800ec6c:	d1f1      	bne.n	800ec52 <tud_audio_buffer_and_schedule_control_xfer+0x46>
  if (len > _audiod_fct[func_id].ctrl_buf_sz) len = _audiod_fct[func_id].ctrl_buf_sz;
 800ec6e:	7e2a      	ldrb	r2, [r5, #24]
  TU_VERIFY(0 == tu_memcpy_s(_audiod_fct[func_id].ctrl_buf, _audiod_fct[func_id].ctrl_buf_sz, data, (size_t)len));
 800ec70:	6968      	ldr	r0, [r5, #20]
 800ec72:	4293      	cmp	r3, r2
 800ec74:	bf28      	it	cs
 800ec76:	4613      	movcs	r3, r2
  if (count > destsz) {
 800ec78:	429a      	cmp	r2, r3
 800ec7a:	d315      	bcc.n	800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
  memcpy(dest, src, count);
 800ec7c:	461a      	mov	r2, r3
 800ec7e:	9301      	str	r3, [sp, #4]
 800ec80:	f002 ffca 	bl	8011c18 <memcpy>
  return tud_control_xfer(rhport, p_request, (void*)_audiod_fct[func_id].ctrl_buf, len);
 800ec84:	9b01      	ldr	r3, [sp, #4]
 800ec86:	696a      	ldr	r2, [r5, #20]
 800ec88:	4621      	mov	r1, r4
 800ec8a:	4630      	mov	r0, r6
}
 800ec8c:	b002      	add	sp, #8
 800ec8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return tud_control_xfer(rhport, p_request, (void*)_audiod_fct[func_id].ctrl_buf, len);
 800ec92:	f001 bdb5 	b.w	8010800 <tud_control_xfer>
      if (entityID != 0)
 800ec96:	0a00      	lsrs	r0, r0, #8
 800ec98:	d012      	beq.n	800ecc0 <tud_audio_buffer_and_schedule_control_xfer+0xb4>
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800ec9a:	4d1f      	ldr	r5, [pc, #124]	; (800ed18 <tud_audio_buffer_and_schedule_control_xfer+0x10c>)
      uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 800ec9c:	b2c0      	uxtb	r0, r0
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800ec9e:	686f      	ldr	r7, [r5, #4]
 800eca0:	b117      	cbz	r7, 800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800eca2:	78ba      	ldrb	r2, [r7, #2]
 800eca4:	4542      	cmp	r2, r8
 800eca6:	d023      	beq.n	800ecf0 <tud_audio_buffer_and_schedule_control_xfer+0xe4>
}
 800eca8:	2000      	movs	r0, #0
 800ecaa:	b002      	add	sp, #8
 800ecac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    default: TU_LOG2("  Unsupported recipient: %d\r\n", p_request->bmRequestType_bit.recipient); TU_BREAKPOINT(); return false;
 800ecb0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800ecb4:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800ecb8:	07db      	lsls	r3, r3, #31
 800ecba:	d5f5      	bpl.n	800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800ecbc:	be00      	bkpt	0x0000
 800ecbe:	e7f3      	b.n	800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
    if (_audiod_fct[i].p_desc)
 800ecc0:	4d15      	ldr	r5, [pc, #84]	; (800ed18 <tud_audio_buffer_and_schedule_control_xfer+0x10c>)
 800ecc2:	686f      	ldr	r7, [r5, #4]
 800ecc4:	2f00      	cmp	r7, #0
 800ecc6:	d0ef      	beq.n	800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800ecc8:	8a68      	ldrh	r0, [r5, #18]
 800ecca:	3808      	subs	r0, #8
 800eccc:	4438      	add	r0, r7
      while (p_desc < p_desc_end)
 800ecce:	4287      	cmp	r7, r0
 800ecd0:	d2ea      	bcs.n	800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800ecd2:	46bc      	mov	ip, r7
 800ecd4:	e004      	b.n	800ece0 <tud_audio_buffer_and_schedule_control_xfer+0xd4>
 800ecd6:	f89c 2000 	ldrb.w	r2, [ip]
 800ecda:	4494      	add	ip, r2
 800ecdc:	4560      	cmp	r0, ip
 800ecde:	d9e3      	bls.n	800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800ece0:	f89c 2001 	ldrb.w	r2, [ip, #1]
 800ece4:	2a04      	cmp	r2, #4
 800ece6:	d1f6      	bne.n	800ecd6 <tud_audio_buffer_and_schedule_control_xfer+0xca>
 800ece8:	78ba      	ldrb	r2, [r7, #2]
 800ecea:	4542      	cmp	r2, r8
 800ecec:	d1f3      	bne.n	800ecd6 <tud_audio_buffer_and_schedule_control_xfer+0xca>
 800ecee:	e7be      	b.n	800ec6e <tud_audio_buffer_and_schedule_control_xfer+0x62>
 800ecf0:	783a      	ldrb	r2, [r7, #0]
 800ecf2:	eb07 0c02 	add.w	ip, r7, r2
 800ecf6:	5cba      	ldrb	r2, [r7, r2]
      uint8_t const *p_desc_end = ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength + p_desc;
 800ecf8:	f8bc 7006 	ldrh.w	r7, [ip, #6]
 800ecfc:	4462      	add	r2, ip
 800ecfe:	44bc      	add	ip, r7
      while (p_desc < p_desc_end)
 800ed00:	4594      	cmp	ip, r2
 800ed02:	d804      	bhi.n	800ed0e <tud_audio_buffer_and_schedule_control_xfer+0x102>
 800ed04:	e7d0      	b.n	800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800ed06:	7817      	ldrb	r7, [r2, #0]
 800ed08:	443a      	add	r2, r7
 800ed0a:	4594      	cmp	ip, r2
 800ed0c:	d9cc      	bls.n	800eca8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
        if (p_desc[3] == entityID)  // Entity IDs are always at offset 3
 800ed0e:	78d7      	ldrb	r7, [r2, #3]
 800ed10:	4287      	cmp	r7, r0
 800ed12:	d1f8      	bne.n	800ed06 <tud_audio_buffer_and_schedule_control_xfer+0xfa>
 800ed14:	e7ab      	b.n	800ec6e <tud_audio_buffer_and_schedule_control_xfer+0x62>
 800ed16:	bf00      	nop
 800ed18:	2400c808 	.word	0x2400c808

0800ed1c <tud_cdc_n_connected>:

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_cdc_n_connected(uint8_t itf)
{
 800ed1c:	b510      	push	{r4, lr}
 800ed1e:	4604      	mov	r4, r0

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void)
{
  return tud_mounted() && !tud_suspended();
 800ed20:	f000 fe82 	bl	800fa28 <tud_mounted>
 800ed24:	b908      	cbnz	r0, 800ed2a <tud_cdc_n_connected+0xe>
 800ed26:	2000      	movs	r0, #0
  // DTR (bit 0) active  is considered as connected
  return tud_ready() && tu_bit_test(_cdcd_itf[itf].line_state, 0);
}
 800ed28:	bd10      	pop	{r4, pc}
 800ed2a:	f000 fe85 	bl	800fa38 <tud_suspended>
 800ed2e:	2800      	cmp	r0, #0
 800ed30:	d1f9      	bne.n	800ed26 <tud_cdc_n_connected+0xa>
  return tud_ready() && tu_bit_test(_cdcd_itf[itf].line_state, 0);
 800ed32:	f44f 7394 	mov.w	r3, #296	; 0x128
 800ed36:	4803      	ldr	r0, [pc, #12]	; (800ed44 <tud_cdc_n_connected+0x28>)
 800ed38:	fb03 0004 	mla	r0, r3, r4, r0
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800ed3c:	7900      	ldrb	r0, [r0, #4]
 800ed3e:	f000 0001 	and.w	r0, r0, #1
}
 800ed42:	bd10      	pop	{r4, pc}
 800ed44:	2400d19c 	.word	0x2400d19c

0800ed48 <tud_cdc_n_available>:
//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf)
{
  return tu_fifo_count(&_cdcd_itf[itf].rx_ff);
 800ed48:	f44f 7294 	mov.w	r2, #296	; 0x128
{
 800ed4c:	b508      	push	{r3, lr}
  return tu_fifo_count(&_cdcd_itf[itf].rx_ff);
 800ed4e:	4b03      	ldr	r3, [pc, #12]	; (800ed5c <tud_cdc_n_available+0x14>)
 800ed50:	fb02 3000 	mla	r0, r2, r0, r3
 800ed54:	3010      	adds	r0, #16
 800ed56:	f000 fa87 	bl	800f268 <tu_fifo_count>
}
 800ed5a:	bd08      	pop	{r3, pc}
 800ed5c:	2400d19c 	.word	0x2400d19c

0800ed60 <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize)
{
 800ed60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed64:	f44f 7594 	mov.w	r5, #296	; 0x128
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];
  uint32_t num_read = tu_fifo_read_n(&p_cdc->rx_ff, buffer, (uint16_t) bufsize);
 800ed68:	4f1a      	ldr	r7, [pc, #104]	; (800edd4 <tud_cdc_n_read+0x74>)
 800ed6a:	b292      	uxth	r2, r2
 800ed6c:	fb00 f505 	mul.w	r5, r0, r5
 800ed70:	f105 0410 	add.w	r4, r5, #16
 800ed74:	443c      	add	r4, r7
 800ed76:	4620      	mov	r0, r4
 800ed78:	f000 faf2 	bl	800f360 <tu_fifo_read_n>
 800ed7c:	4606      	mov	r6, r0
  uint16_t available = tu_fifo_remaining(&p_cdc->rx_ff);
 800ed7e:	4620      	mov	r0, r4
 800ed80:	f000 fa92 	bl	800f2a8 <tu_fifo_remaining>
  TU_VERIFY(available >= sizeof(p_cdc->epout_buf));
 800ed84:	283f      	cmp	r0, #63	; 0x3f
 800ed86:	d802      	bhi.n	800ed8e <tud_cdc_n_read+0x2e>
  _prep_out_transaction(p_cdc);
  return num_read;
}
 800ed88:	4630      	mov	r0, r6
 800ed8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TU_VERIFY(usbd_edpt_claim(rhport, p_cdc->ep_out));
 800ed8e:	eb07 0805 	add.w	r8, r7, r5
 800ed92:	2000      	movs	r0, #0
 800ed94:	f898 1003 	ldrb.w	r1, [r8, #3]
 800ed98:	f001 fc3a 	bl	8010610 <usbd_edpt_claim>
 800ed9c:	2800      	cmp	r0, #0
 800ed9e:	d0f3      	beq.n	800ed88 <tud_cdc_n_read+0x28>
  available = tu_fifo_remaining(&p_cdc->rx_ff);
 800eda0:	4620      	mov	r0, r4
 800eda2:	f000 fa81 	bl	800f2a8 <tu_fifo_remaining>
  if ( available >= sizeof(p_cdc->epout_buf) )
 800eda6:	283f      	cmp	r0, #63	; 0x3f
 800eda8:	d90b      	bls.n	800edc2 <tud_cdc_n_read+0x62>
    return usbd_edpt_xfer(rhport, p_cdc->ep_out, p_cdc->epout_buf, sizeof(p_cdc->epout_buf));
 800edaa:	f105 02a8 	add.w	r2, r5, #168	; 0xa8
 800edae:	2340      	movs	r3, #64	; 0x40
 800edb0:	f898 1003 	ldrb.w	r1, [r8, #3]
 800edb4:	2000      	movs	r0, #0
 800edb6:	443a      	add	r2, r7
 800edb8:	f001 fc46 	bl	8010648 <usbd_edpt_xfer>
}
 800edbc:	4630      	mov	r0, r6
 800edbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    usbd_edpt_release(rhport, p_cdc->ep_out);
 800edc2:	f898 1003 	ldrb.w	r1, [r8, #3]
 800edc6:	2000      	movs	r0, #0
 800edc8:	f001 fc30 	bl	801062c <usbd_edpt_release>
}
 800edcc:	4630      	mov	r0, r6
 800edce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edd2:	bf00      	nop
 800edd4:	2400d19c 	.word	0x2400d19c

0800edd8 <tud_cdc_n_write_flush>:

  return ret;
}

uint32_t tud_cdc_n_write_flush (uint8_t itf)
{
 800edd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eddc:	4604      	mov	r4, r0
 800edde:	f000 fe23 	bl	800fa28 <tud_mounted>
 800ede2:	b910      	cbnz	r0, 800edea <tud_cdc_n_write_flush+0x12>
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];

  // Skip if usb is not ready yet
  TU_VERIFY( tud_ready(), 0 );
 800ede4:	2000      	movs	r0, #0
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    usbd_edpt_release(rhport, p_cdc->ep_in);
    return 0;
  }
}
 800ede6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edea:	f000 fe25 	bl	800fa38 <tud_suspended>
 800edee:	4606      	mov	r6, r0
 800edf0:	2800      	cmp	r0, #0
 800edf2:	d1f7      	bne.n	800ede4 <tud_cdc_n_write_flush+0xc>
  if ( !tu_fifo_count(&p_cdc->tx_ff) ) return 0;
 800edf4:	f44f 7094 	mov.w	r0, #296	; 0x128
 800edf8:	f8df 8060 	ldr.w	r8, [pc, #96]	; 800ee5c <tud_cdc_n_write_flush+0x84>
 800edfc:	fb00 f404 	mul.w	r4, r0, r4
 800ee00:	f104 051c 	add.w	r5, r4, #28
 800ee04:	4445      	add	r5, r8
 800ee06:	4628      	mov	r0, r5
 800ee08:	f000 fa2e 	bl	800f268 <tu_fifo_count>
 800ee0c:	2800      	cmp	r0, #0
 800ee0e:	d0e9      	beq.n	800ede4 <tud_cdc_n_write_flush+0xc>
  TU_VERIFY( usbd_edpt_claim(rhport, p_cdc->ep_in), 0 );
 800ee10:	eb08 0704 	add.w	r7, r8, r4
 800ee14:	4630      	mov	r0, r6
 800ee16:	78b9      	ldrb	r1, [r7, #2]
 800ee18:	f001 fbfa 	bl	8010610 <usbd_edpt_claim>
 800ee1c:	2800      	cmp	r0, #0
 800ee1e:	d0e1      	beq.n	800ede4 <tud_cdc_n_write_flush+0xc>
  uint16_t const count = tu_fifo_read_n(&p_cdc->tx_ff, p_cdc->epin_buf, sizeof(p_cdc->epin_buf));
 800ee20:	34e8      	adds	r4, #232	; 0xe8
 800ee22:	4628      	mov	r0, r5
 800ee24:	2240      	movs	r2, #64	; 0x40
 800ee26:	4444      	add	r4, r8
 800ee28:	4621      	mov	r1, r4
 800ee2a:	f000 fa99 	bl	800f360 <tu_fifo_read_n>
  if ( count )
 800ee2e:	4605      	mov	r5, r0
 800ee30:	b170      	cbz	r0, 800ee50 <tud_cdc_n_write_flush+0x78>
    TU_ASSERT( usbd_edpt_xfer(rhport, p_cdc->ep_in, p_cdc->epin_buf, count), 0 );
 800ee32:	4603      	mov	r3, r0
 800ee34:	4622      	mov	r2, r4
 800ee36:	78b9      	ldrb	r1, [r7, #2]
 800ee38:	4630      	mov	r0, r6
 800ee3a:	f001 fc05 	bl	8010648 <usbd_edpt_xfer>
 800ee3e:	b950      	cbnz	r0, 800ee56 <tud_cdc_n_write_flush+0x7e>
 800ee40:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800ee44:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800ee48:	07db      	lsls	r3, r3, #31
 800ee4a:	d5cb      	bpl.n	800ede4 <tud_cdc_n_write_flush+0xc>
 800ee4c:	be00      	bkpt	0x0000
 800ee4e:	e7ca      	b.n	800ede6 <tud_cdc_n_write_flush+0xe>
    usbd_edpt_release(rhport, p_cdc->ep_in);
 800ee50:	78b9      	ldrb	r1, [r7, #2]
 800ee52:	f001 fbeb 	bl	801062c <usbd_edpt_release>
    return 0;
 800ee56:	4628      	mov	r0, r5
 800ee58:	e7c5      	b.n	800ede6 <tud_cdc_n_write_flush+0xe>
 800ee5a:	bf00      	nop
 800ee5c:	2400d19c 	.word	0x2400d19c

0800ee60 <tud_cdc_n_write>:
{
 800ee60:	b538      	push	{r3, r4, r5, lr}
  uint16_t ret = tu_fifo_write_n(&p_cdc->tx_ff, buffer, (uint16_t) bufsize);
 800ee62:	f44f 7394 	mov.w	r3, #296	; 0x128
 800ee66:	4c0b      	ldr	r4, [pc, #44]	; (800ee94 <tud_cdc_n_write+0x34>)
 800ee68:	b292      	uxth	r2, r2
{
 800ee6a:	4605      	mov	r5, r0
  uint16_t ret = tu_fifo_write_n(&p_cdc->tx_ff, buffer, (uint16_t) bufsize);
 800ee6c:	fb03 4400 	mla	r4, r3, r0, r4
 800ee70:	341c      	adds	r4, #28
 800ee72:	4620      	mov	r0, r4
 800ee74:	f000 fbc6 	bl	800f604 <tu_fifo_write_n>
 800ee78:	4603      	mov	r3, r0
  if ( (tu_fifo_count(&p_cdc->tx_ff) >= BULK_PACKET_SIZE) || ((CFG_TUD_CDC_TX_BUFSIZE < BULK_PACKET_SIZE) && tu_fifo_full(&p_cdc->tx_ff)) )
 800ee7a:	4620      	mov	r0, r4
  uint16_t ret = tu_fifo_write_n(&p_cdc->tx_ff, buffer, (uint16_t) bufsize);
 800ee7c:	461c      	mov	r4, r3
  if ( (tu_fifo_count(&p_cdc->tx_ff) >= BULK_PACKET_SIZE) || ((CFG_TUD_CDC_TX_BUFSIZE < BULK_PACKET_SIZE) && tu_fifo_full(&p_cdc->tx_ff)) )
 800ee7e:	f000 f9f3 	bl	800f268 <tu_fifo_count>
 800ee82:	283f      	cmp	r0, #63	; 0x3f
 800ee84:	d801      	bhi.n	800ee8a <tud_cdc_n_write+0x2a>
}
 800ee86:	4620      	mov	r0, r4
 800ee88:	bd38      	pop	{r3, r4, r5, pc}
    tud_cdc_n_write_flush(itf);
 800ee8a:	4628      	mov	r0, r5
 800ee8c:	f7ff ffa4 	bl	800edd8 <tud_cdc_n_write_flush>
}
 800ee90:	4620      	mov	r0, r4
 800ee92:	bd38      	pop	{r3, r4, r5, pc}
 800ee94:	2400d19c 	.word	0x2400d19c

0800ee98 <cdcd_init>:

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void)
{
 800ee98:	b510      	push	{r4, lr}
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 800ee9a:	4c12      	ldr	r4, [pc, #72]	; (800eee4 <cdcd_init+0x4c>)
{
 800ee9c:	b082      	sub	sp, #8
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 800ee9e:	f44f 7294 	mov.w	r2, #296	; 0x128
 800eea2:	2100      	movs	r1, #0
 800eea4:	4620      	mov	r0, r4
 800eea6:	f002 fec5 	bl	8011c34 <memset>
    p_cdc->line_coding.stop_bits = 0;
    p_cdc->line_coding.parity    = 0;
    p_cdc->line_coding.data_bits = 8;

    // Config RX fifo
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800eeaa:	2300      	movs	r3, #0
    p_cdc->wanted_char = (char) -1;
 800eeac:	21ff      	movs	r1, #255	; 0xff
    p_cdc->line_coding.bit_rate  = 115200;
 800eeae:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
    p_cdc->line_coding.data_bits = 8;
 800eeb2:	2008      	movs	r0, #8
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800eeb4:	9300      	str	r3, [sp, #0]
    p_cdc->wanted_char = (char) -1;
 800eeb6:	7161      	strb	r1, [r4, #5]
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800eeb8:	2301      	movs	r3, #1
 800eeba:	f104 0128 	add.w	r1, r4, #40	; 0x28
    p_cdc->line_coding.bit_rate  = 115200;
 800eebe:	60a2      	str	r2, [r4, #8]
    p_cdc->line_coding.data_bits = 8;
 800eec0:	73a0      	strb	r0, [r4, #14]
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800eec2:	2240      	movs	r2, #64	; 0x40
 800eec4:	f104 0010 	add.w	r0, r4, #16
 800eec8:	f000 f9b4 	bl	800f234 <tu_fifo_config>

    // Config TX fifo as overwritable at initialization and will be changed to non-overwritable
    // if terminal supports DTR bit. Without DTR we do not know if data is actually polled by terminal.
    // In this way, the most current data is prioritized.
    tu_fifo_config(&p_cdc->tx_ff, p_cdc->tx_ff_buf, TU_ARRAY_SIZE(p_cdc->tx_ff_buf), 1, true);
 800eecc:	2301      	movs	r3, #1
 800eece:	2240      	movs	r2, #64	; 0x40
 800eed0:	f104 0168 	add.w	r1, r4, #104	; 0x68
 800eed4:	f104 001c 	add.w	r0, r4, #28
 800eed8:	9300      	str	r3, [sp, #0]
 800eeda:	f000 f9ab 	bl	800f234 <tu_fifo_config>

    tu_fifo_config_mutex(&p_cdc->rx_ff, NULL, osal_mutex_create(&p_cdc->rx_ff_mutex));
    tu_fifo_config_mutex(&p_cdc->tx_ff, osal_mutex_create(&p_cdc->tx_ff_mutex), NULL);
  }
}
 800eede:	b002      	add	sp, #8
 800eee0:	bd10      	pop	{r4, pc}
 800eee2:	bf00      	nop
 800eee4:	2400d19c 	.word	0x2400d19c

0800eee8 <cdcd_reset>:

  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
  {
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];

    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 800eee8:	4b09      	ldr	r3, [pc, #36]	; (800ef10 <cdcd_reset+0x28>)
 800eeea:	2200      	movs	r2, #0
{
 800eeec:	b510      	push	{r4, lr}
    tu_fifo_clear(&p_cdc->rx_ff);
    tu_fifo_clear(&p_cdc->tx_ff);
 800eeee:	f103 041c 	add.w	r4, r3, #28
    tu_fifo_clear(&p_cdc->rx_ff);
 800eef2:	f103 0010 	add.w	r0, r3, #16
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 800eef6:	601a      	str	r2, [r3, #0]
 800eef8:	711a      	strb	r2, [r3, #4]
    tu_fifo_clear(&p_cdc->rx_ff);
 800eefa:	f000 fd1d 	bl	800f938 <tu_fifo_clear>
    tu_fifo_clear(&p_cdc->tx_ff);
 800eefe:	4620      	mov	r0, r4
 800ef00:	f000 fd1a 	bl	800f938 <tu_fifo_clear>
    tu_fifo_set_overwritable(&p_cdc->tx_ff, true);
 800ef04:	4620      	mov	r0, r4
 800ef06:	2101      	movs	r1, #1
  }
}
 800ef08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    tu_fifo_set_overwritable(&p_cdc->tx_ff, true);
 800ef0c:	f000 bd1a 	b.w	800f944 <tu_fifo_set_overwritable>
 800ef10:	2400d19c 	.word	0x2400d19c

0800ef14 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len)
{
 800ef14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  // Only support ACM subclass
  TU_VERIFY( TUSB_CLASS_CDC                           == itf_desc->bInterfaceClass &&
 800ef18:	794b      	ldrb	r3, [r1, #5]
{
 800ef1a:	b082      	sub	sp, #8
  TU_VERIFY( TUSB_CLASS_CDC                           == itf_desc->bInterfaceClass &&
 800ef1c:	2b02      	cmp	r3, #2
 800ef1e:	d102      	bne.n	800ef26 <cdcd_open+0x12>
 800ef20:	798b      	ldrb	r3, [r1, #6]
 800ef22:	2b02      	cmp	r3, #2
 800ef24:	d004      	beq.n	800ef30 <cdcd_open+0x1c>
    {
      p_cdc = &_cdcd_itf[cdc_id];
      break;
    }
  }
  TU_ASSERT(p_cdc, 0);
 800ef26:	2500      	movs	r5, #0

  // Prepare for incoming data
  _prep_out_transaction(p_cdc);

  return drv_len;
}
 800ef28:	4628      	mov	r0, r5
 800ef2a:	b002      	add	sp, #8
 800ef2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ( _cdcd_itf[cdc_id].ep_in == 0 )
 800ef30:	4e32      	ldr	r6, [pc, #200]	; (800effc <cdcd_open+0xe8>)
 800ef32:	78b3      	ldrb	r3, [r6, #2]
 800ef34:	b13b      	cbz	r3, 800ef46 <cdcd_open+0x32>
  TU_ASSERT(p_cdc, 0);
 800ef36:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800ef3a:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800ef3e:	07db      	lsls	r3, r3, #31
 800ef40:	d5f1      	bpl.n	800ef26 <cdcd_open+0x12>
 800ef42:	be00      	bkpt	0x0000
 800ef44:	e7ef      	b.n	800ef26 <cdcd_open+0x12>
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 800ef46:	788b      	ldrb	r3, [r1, #2]
 800ef48:	4607      	mov	r7, r0
  uint16_t drv_len = sizeof(tusb_desc_interface_t);
 800ef4a:	2509      	movs	r5, #9
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 800ef4c:	7033      	strb	r3, [r6, #0]
 800ef4e:	780c      	ldrb	r4, [r1, #0]
 800ef50:	440c      	add	r4, r1
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800ef52:	7861      	ldrb	r1, [r4, #1]
  while ( TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc) && drv_len <= max_len )
 800ef54:	2924      	cmp	r1, #36	; 0x24
 800ef56:	d10b      	bne.n	800ef70 <cdcd_open+0x5c>
 800ef58:	2a08      	cmp	r2, #8
 800ef5a:	d802      	bhi.n	800ef62 <cdcd_open+0x4e>
 800ef5c:	e00f      	b.n	800ef7e <cdcd_open+0x6a>
 800ef5e:	42aa      	cmp	r2, r5
 800ef60:	d30d      	bcc.n	800ef7e <cdcd_open+0x6a>
}

// get descriptor length
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_len(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800ef62:	7823      	ldrb	r3, [r4, #0]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800ef64:	441c      	add	r4, r3
    drv_len += tu_desc_len(p_desc);
 800ef66:	442b      	add	r3, r5
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800ef68:	7861      	ldrb	r1, [r4, #1]
 800ef6a:	b29d      	uxth	r5, r3
  while ( TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc) && drv_len <= max_len )
 800ef6c:	2924      	cmp	r1, #36	; 0x24
 800ef6e:	d0f6      	beq.n	800ef5e <cdcd_open+0x4a>
  if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 800ef70:	2905      	cmp	r1, #5
 800ef72:	d01b      	beq.n	800efac <cdcd_open+0x98>
  if ( (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) &&
 800ef74:	2904      	cmp	r1, #4
 800ef76:	d102      	bne.n	800ef7e <cdcd_open+0x6a>
 800ef78:	7963      	ldrb	r3, [r4, #5]
 800ef7a:	2b0a      	cmp	r3, #10
 800ef7c:	d029      	beq.n	800efd2 <cdcd_open+0xbe>
  uint16_t available = tu_fifo_remaining(&p_cdc->rx_ff);
 800ef7e:	4820      	ldr	r0, [pc, #128]	; (800f000 <cdcd_open+0xec>)
 800ef80:	f000 f992 	bl	800f2a8 <tu_fifo_remaining>
  TU_VERIFY(available >= sizeof(p_cdc->epout_buf));
 800ef84:	283f      	cmp	r0, #63	; 0x3f
 800ef86:	d9cf      	bls.n	800ef28 <cdcd_open+0x14>
  TU_VERIFY(usbd_edpt_claim(rhport, p_cdc->ep_out));
 800ef88:	78f1      	ldrb	r1, [r6, #3]
 800ef8a:	2000      	movs	r0, #0
 800ef8c:	f001 fb40 	bl	8010610 <usbd_edpt_claim>
 800ef90:	2800      	cmp	r0, #0
 800ef92:	d0c9      	beq.n	800ef28 <cdcd_open+0x14>
  available = tu_fifo_remaining(&p_cdc->rx_ff);
 800ef94:	481a      	ldr	r0, [pc, #104]	; (800f000 <cdcd_open+0xec>)
 800ef96:	f000 f987 	bl	800f2a8 <tu_fifo_remaining>
  if ( available >= sizeof(p_cdc->epout_buf) )
 800ef9a:	283f      	cmp	r0, #63	; 0x3f
 800ef9c:	d914      	bls.n	800efc8 <cdcd_open+0xb4>
    return usbd_edpt_xfer(rhport, p_cdc->ep_out, p_cdc->epout_buf, sizeof(p_cdc->epout_buf));
 800ef9e:	2340      	movs	r3, #64	; 0x40
 800efa0:	4a18      	ldr	r2, [pc, #96]	; (800f004 <cdcd_open+0xf0>)
 800efa2:	78f1      	ldrb	r1, [r6, #3]
 800efa4:	2000      	movs	r0, #0
 800efa6:	f001 fb4f 	bl	8010648 <usbd_edpt_xfer>
 800efaa:	e7bd      	b.n	800ef28 <cdcd_open+0x14>
    TU_ASSERT( usbd_edpt_open(rhport, desc_ep), 0 );
 800efac:	4621      	mov	r1, r4
 800efae:	4638      	mov	r0, r7
 800efb0:	f001 fb0a 	bl	80105c8 <usbd_edpt_open>
 800efb4:	2800      	cmp	r0, #0
 800efb6:	d0be      	beq.n	800ef36 <cdcd_open+0x22>
    p_cdc->ep_notif = desc_ep->bEndpointAddress;
 800efb8:	78a3      	ldrb	r3, [r4, #2]
 800efba:	7073      	strb	r3, [r6, #1]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800efbc:	7822      	ldrb	r2, [r4, #0]
    drv_len += tu_desc_len(p_desc);
 800efbe:	18ab      	adds	r3, r5, r2
  return desc8 + desc8[DESC_OFFSET_LEN];
 800efc0:	4414      	add	r4, r2
 800efc2:	b29d      	uxth	r5, r3
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800efc4:	7861      	ldrb	r1, [r4, #1]
 800efc6:	e7d5      	b.n	800ef74 <cdcd_open+0x60>
    usbd_edpt_release(rhport, p_cdc->ep_out);
 800efc8:	78f1      	ldrb	r1, [r6, #3]
 800efca:	2000      	movs	r0, #0
 800efcc:	f001 fb2e 	bl	801062c <usbd_edpt_release>
    return false;
 800efd0:	e7aa      	b.n	800ef28 <cdcd_open+0x14>
    TU_ASSERT( usbd_open_edpt_pair(rhport, p_desc, 2, TUSB_XFER_BULK, &p_cdc->ep_out, &p_cdc->ep_in), 0 );
 800efd2:	4b0d      	ldr	r3, [pc, #52]	; (800f008 <cdcd_open+0xf4>)
 800efd4:	4638      	mov	r0, r7
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800efd6:	f894 8000 	ldrb.w	r8, [r4]
 800efda:	9301      	str	r3, [sp, #4]
 800efdc:	3301      	adds	r3, #1
 800efde:	eb04 0108 	add.w	r1, r4, r8
 800efe2:	9300      	str	r3, [sp, #0]
 800efe4:	2302      	movs	r3, #2
 800efe6:	461a      	mov	r2, r3
 800efe8:	f001 fa98 	bl	801051c <usbd_open_edpt_pair>
 800efec:	2800      	cmp	r0, #0
 800efee:	d0a2      	beq.n	800ef36 <cdcd_open+0x22>
    drv_len += 2*sizeof(tusb_desc_endpoint_t);
 800eff0:	f105 030e 	add.w	r3, r5, #14
 800eff4:	fa18 f383 	uxtah	r3, r8, r3
 800eff8:	b29d      	uxth	r5, r3
 800effa:	e7c0      	b.n	800ef7e <cdcd_open+0x6a>
 800effc:	2400d19c 	.word	0x2400d19c
 800f000:	2400d1ac 	.word	0x2400d1ac
 800f004:	2400d244 	.word	0x2400d244
 800f008:	2400d19e 	.word	0x2400d19e

0800f00c <cdcd_control_xfer_cb>:
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request)
{
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800f00c:	7813      	ldrb	r3, [r2, #0]
 800f00e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f012:	2b20      	cmp	r3, #32
{
 800f014:	b570      	push	{r4, r5, r6, lr}
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800f016:	d10f      	bne.n	800f038 <cdcd_control_xfer_cb+0x2c>
  // Identify which interface to use
  for ( ; ; itf++, p_cdc++)
  {
    if (itf >= TU_ARRAY_SIZE(_cdcd_itf)) return false;

    if ( p_cdc->itf_num == request->wIndex ) break;
 800f018:	4694      	mov	ip, r2
 800f01a:	4c33      	ldr	r4, [pc, #204]	; (800f0e8 <cdcd_control_xfer_cb+0xdc>)
 800f01c:	f8bc 3004 	ldrh.w	r3, [ip, #4]
 800f020:	7822      	ldrb	r2, [r4, #0]
 800f022:	429a      	cmp	r2, r3
 800f024:	d108      	bne.n	800f038 <cdcd_control_xfer_cb+0x2c>
  }

  switch ( request->bRequest )
 800f026:	f89c 3001 	ldrb.w	r3, [ip, #1]
 800f02a:	3b20      	subs	r3, #32
 800f02c:	2b03      	cmp	r3, #3
 800f02e:	d803      	bhi.n	800f038 <cdcd_control_xfer_cb+0x2c>
 800f030:	e8df f003 	tbb	[pc, r3]
 800f034:	05312816 	.word	0x05312816
 800f038:	2400      	movs	r4, #0

    default: return false; // stall unsupported request
  }

  return true;
}
 800f03a:	4620      	mov	r0, r4
 800f03c:	bd70      	pop	{r4, r5, r6, pc}
      if (stage == CONTROL_STAGE_SETUP)
 800f03e:	2901      	cmp	r1, #1
 800f040:	d042      	beq.n	800f0c8 <cdcd_control_xfer_cb+0xbc>
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
 800f042:	4b2a      	ldr	r3, [pc, #168]	; (800f0ec <cdcd_control_xfer_cb+0xe0>)
 800f044:	f04f 0401 	mov.w	r4, #1
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d042      	beq.n	800f0d2 <cdcd_control_xfer_cb+0xc6>
 800f04c:	2903      	cmp	r1, #3
 800f04e:	bf14      	ite	ne
 800f050:	2400      	movne	r4, #0
 800f052:	f004 0401 	andeq.w	r4, r4, #1
 800f056:	2c00      	cmp	r4, #0
 800f058:	d13f      	bne.n	800f0da <cdcd_control_xfer_cb+0xce>
  return true;
 800f05a:	2401      	movs	r4, #1
}
 800f05c:	4620      	mov	r0, r4
 800f05e:	bd70      	pop	{r4, r5, r6, pc}
      if (stage == CONTROL_STAGE_SETUP)
 800f060:	2901      	cmp	r1, #1
 800f062:	d011      	beq.n	800f088 <cdcd_control_xfer_cb+0x7c>
        if ( tud_cdc_line_coding_cb ) tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 800f064:	4b22      	ldr	r3, [pc, #136]	; (800f0f0 <cdcd_control_xfer_cb+0xe4>)
 800f066:	f04f 0401 	mov.w	r4, #1
 800f06a:	b3a3      	cbz	r3, 800f0d6 <cdcd_control_xfer_cb+0xca>
 800f06c:	2903      	cmp	r1, #3
 800f06e:	bf14      	ite	ne
 800f070:	2400      	movne	r4, #0
 800f072:	f004 0401 	andeq.w	r4, r4, #1
 800f076:	2c00      	cmp	r4, #0
 800f078:	d0ef      	beq.n	800f05a <cdcd_control_xfer_cb+0x4e>
 800f07a:	491e      	ldr	r1, [pc, #120]	; (800f0f4 <cdcd_control_xfer_cb+0xe8>)
 800f07c:	2000      	movs	r0, #0
 800f07e:	f3af 8000 	nop.w
 800f082:	e7da      	b.n	800f03a <cdcd_control_xfer_cb+0x2e>
      if (stage == CONTROL_STAGE_SETUP)
 800f084:	2901      	cmp	r1, #1
 800f086:	d1e8      	bne.n	800f05a <cdcd_control_xfer_cb+0x4e>
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800f088:	2307      	movs	r3, #7
 800f08a:	4a1a      	ldr	r2, [pc, #104]	; (800f0f4 <cdcd_control_xfer_cb+0xe8>)
 800f08c:	4661      	mov	r1, ip
  return true;
 800f08e:	2401      	movs	r4, #1
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800f090:	f001 fbb6 	bl	8010800 <tud_control_xfer>
 800f094:	e7d1      	b.n	800f03a <cdcd_control_xfer_cb+0x2e>
      if (stage == CONTROL_STAGE_SETUP)
 800f096:	2901      	cmp	r1, #1
 800f098:	d016      	beq.n	800f0c8 <cdcd_control_xfer_cb+0xbc>
      else if (stage == CONTROL_STAGE_ACK)
 800f09a:	2903      	cmp	r1, #3
 800f09c:	d1dd      	bne.n	800f05a <cdcd_control_xfer_cb+0x4e>
        bool const dtr = tu_bit_test(request->wValue, 0);
 800f09e:	f8bc 5002 	ldrh.w	r5, [ip, #2]
        tu_fifo_set_overwritable(&p_cdc->tx_ff, !dtr);
 800f0a2:	4815      	ldr	r0, [pc, #84]	; (800f0f8 <cdcd_control_xfer_cb+0xec>)
 800f0a4:	f005 0601 	and.w	r6, r5, #1
        p_cdc->line_state = (uint8_t) request->wValue;
 800f0a8:	7125      	strb	r5, [r4, #4]
        tu_fifo_set_overwritable(&p_cdc->tx_ff, !dtr);
 800f0aa:	f086 0101 	eor.w	r1, r6, #1
 800f0ae:	f000 fc49 	bl	800f944 <tu_fifo_set_overwritable>
        if ( tud_cdc_line_state_cb ) tud_cdc_line_state_cb(itf, dtr, rts);
 800f0b2:	4b12      	ldr	r3, [pc, #72]	; (800f0fc <cdcd_control_xfer_cb+0xf0>)
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d0d0      	beq.n	800f05a <cdcd_control_xfer_cb+0x4e>
 800f0b8:	f3c5 0240 	ubfx	r2, r5, #1, #1
 800f0bc:	4631      	mov	r1, r6
 800f0be:	2000      	movs	r0, #0
  return true;
 800f0c0:	2401      	movs	r4, #1
        if ( tud_cdc_line_state_cb ) tud_cdc_line_state_cb(itf, dtr, rts);
 800f0c2:	f7f5 faaf 	bl	8004624 <tud_cdc_line_state_cb>
 800f0c6:	e7b8      	b.n	800f03a <cdcd_control_xfer_cb+0x2e>
        tud_control_status(rhport, request);
 800f0c8:	4661      	mov	r1, ip
  return true;
 800f0ca:	2401      	movs	r4, #1
        tud_control_status(rhport, request);
 800f0cc:	f001 fb7e 	bl	80107cc <tud_control_status>
 800f0d0:	e7b3      	b.n	800f03a <cdcd_control_xfer_cb+0x2e>
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
 800f0d2:	461c      	mov	r4, r3
 800f0d4:	e7ba      	b.n	800f04c <cdcd_control_xfer_cb+0x40>
        if ( tud_cdc_line_coding_cb ) tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 800f0d6:	461c      	mov	r4, r3
 800f0d8:	e7c8      	b.n	800f06c <cdcd_control_xfer_cb+0x60>
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
 800f0da:	f8bc 1002 	ldrh.w	r1, [ip, #2]
 800f0de:	2000      	movs	r0, #0
 800f0e0:	f3af 8000 	nop.w
 800f0e4:	e7a9      	b.n	800f03a <cdcd_control_xfer_cb+0x2e>
 800f0e6:	bf00      	nop
 800f0e8:	2400d19c 	.word	0x2400d19c
	...
 800f0f4:	2400d1a4 	.word	0x2400d1a4
 800f0f8:	2400d1b8 	.word	0x2400d1b8
 800f0fc:	08004625 	.word	0x08004625

0800f100 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 800f100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++)
  {
    p_cdc = &_cdcd_itf[itf];
    if ( ( ep_addr == p_cdc->ep_out ) || ( ep_addr == p_cdc->ep_in ) ) break;
 800f104:	4e44      	ldr	r6, [pc, #272]	; (800f218 <cdcd_xfer_cb+0x118>)
{
 800f106:	460c      	mov	r4, r1
 800f108:	4607      	mov	r7, r0
 800f10a:	461d      	mov	r5, r3
    if ( ( ep_addr == p_cdc->ep_out ) || ( ep_addr == p_cdc->ep_in ) ) break;
 800f10c:	78f2      	ldrb	r2, [r6, #3]
 800f10e:	428a      	cmp	r2, r1
 800f110:	d15e      	bne.n	800f1d0 <cdcd_xfer_cb+0xd0>
  TU_ASSERT(itf < CFG_TUD_CDC);

  // Received new data
  if ( ep_addr == p_cdc->ep_out )
  {
    tu_fifo_write_n(&p_cdc->rx_ff, p_cdc->epout_buf, (uint16_t) xferred_bytes);
 800f112:	b29a      	uxth	r2, r3
 800f114:	f106 01a8 	add.w	r1, r6, #168	; 0xa8
 800f118:	f106 0010 	add.w	r0, r6, #16
 800f11c:	f000 fa72 	bl	800f604 <tu_fifo_write_n>

    // Check for wanted char and invoke callback if needed
    if ( tud_cdc_rx_wanted_cb && (((signed char) p_cdc->wanted_char) != -1) )
 800f120:	4b3e      	ldr	r3, [pc, #248]	; (800f21c <cdcd_xfer_cb+0x11c>)
 800f122:	b1d3      	cbz	r3, 800f15a <cdcd_xfer_cb+0x5a>
 800f124:	7973      	ldrb	r3, [r6, #5]
 800f126:	2bff      	cmp	r3, #255	; 0xff
 800f128:	d017      	beq.n	800f15a <cdcd_xfer_cb+0x5a>
    {
      for ( uint32_t i = 0; i < xferred_bytes; i++ )
 800f12a:	b1b5      	cbz	r5, 800f15a <cdcd_xfer_cb+0x5a>
 800f12c:	f106 08a7 	add.w	r8, r6, #167	; 0xa7
 800f130:	eb08 0a05 	add.w	sl, r8, r5
      {
        if ( (p_cdc->wanted_char == p_cdc->epout_buf[i]) && !tu_fifo_empty(&p_cdc->rx_ff) )
 800f134:	f1a8 0997 	sub.w	r9, r8, #151	; 0x97
 800f138:	e002      	b.n	800f140 <cdcd_xfer_cb+0x40>
      for ( uint32_t i = 0; i < xferred_bytes; i++ )
 800f13a:	45d0      	cmp	r8, sl
 800f13c:	d00d      	beq.n	800f15a <cdcd_xfer_cb+0x5a>
        if ( (p_cdc->wanted_char == p_cdc->epout_buf[i]) && !tu_fifo_empty(&p_cdc->rx_ff) )
 800f13e:	7973      	ldrb	r3, [r6, #5]
 800f140:	f818 2f01 	ldrb.w	r2, [r8, #1]!
 800f144:	429a      	cmp	r2, r3
 800f146:	d1f8      	bne.n	800f13a <cdcd_xfer_cb+0x3a>
 800f148:	4648      	mov	r0, r9
 800f14a:	f000 f8a3 	bl	800f294 <tu_fifo_empty>
 800f14e:	2800      	cmp	r0, #0
 800f150:	d1f3      	bne.n	800f13a <cdcd_xfer_cb+0x3a>
        {
          tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 800f152:	7971      	ldrb	r1, [r6, #5]
 800f154:	f3af 8000 	nop.w
 800f158:	e7ef      	b.n	800f13a <cdcd_xfer_cb+0x3a>
        }
      }
    }

    // invoke receive callback (if there is still data)
    if (tud_cdc_rx_cb && !tu_fifo_empty(&p_cdc->rx_ff) ) tud_cdc_rx_cb(itf);
 800f15a:	4b31      	ldr	r3, [pc, #196]	; (800f220 <cdcd_xfer_cb+0x120>)
 800f15c:	b123      	cbz	r3, 800f168 <cdcd_xfer_cb+0x68>
 800f15e:	4831      	ldr	r0, [pc, #196]	; (800f224 <cdcd_xfer_cb+0x124>)
 800f160:	f000 f898 	bl	800f294 <tu_fifo_empty>
 800f164:	2800      	cmp	r0, #0
 800f166:	d04f      	beq.n	800f208 <cdcd_xfer_cb+0x108>
  uint16_t available = tu_fifo_remaining(&p_cdc->rx_ff);
 800f168:	482e      	ldr	r0, [pc, #184]	; (800f224 <cdcd_xfer_cb+0x124>)
 800f16a:	f000 f89d 	bl	800f2a8 <tu_fifo_remaining>
  TU_VERIFY(available >= sizeof(p_cdc->epout_buf));
 800f16e:	283f      	cmp	r0, #63	; 0x3f
 800f170:	d905      	bls.n	800f17e <cdcd_xfer_cb+0x7e>
  TU_VERIFY(usbd_edpt_claim(rhport, p_cdc->ep_out));
 800f172:	78f1      	ldrb	r1, [r6, #3]
 800f174:	2000      	movs	r0, #0
 800f176:	f001 fa4b 	bl	8010610 <usbd_edpt_claim>
 800f17a:	2800      	cmp	r0, #0
 800f17c:	d137      	bne.n	800f1ee <cdcd_xfer_cb+0xee>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding.
  //       Though maybe the baudrate is not really important !!!
  if ( ep_addr == p_cdc->ep_in )
 800f17e:	78b3      	ldrb	r3, [r6, #2]
 800f180:	42a3      	cmp	r3, r4
 800f182:	d003      	beq.n	800f18c <cdcd_xfer_cb+0x8c>
    }
  }

  // nothing to do with notif endpoint for now

  return true;
 800f184:	2401      	movs	r4, #1
}
 800f186:	4620      	mov	r0, r4
 800f188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ( tud_cdc_tx_complete_cb ) tud_cdc_tx_complete_cb(itf);
 800f18c:	4b26      	ldr	r3, [pc, #152]	; (800f228 <cdcd_xfer_cb+0x128>)
 800f18e:	b113      	cbz	r3, 800f196 <cdcd_xfer_cb+0x96>
 800f190:	2000      	movs	r0, #0
 800f192:	f3af 8000 	nop.w
    if ( 0 == tud_cdc_n_write_flush(itf) )
 800f196:	2000      	movs	r0, #0
 800f198:	f7ff fe1e 	bl	800edd8 <tud_cdc_n_write_flush>
 800f19c:	2800      	cmp	r0, #0
 800f19e:	d1f1      	bne.n	800f184 <cdcd_xfer_cb+0x84>
      if ( !tu_fifo_count(&p_cdc->tx_ff) && xferred_bytes && (0 == (xferred_bytes & (BULK_PACKET_SIZE-1))) )
 800f1a0:	4822      	ldr	r0, [pc, #136]	; (800f22c <cdcd_xfer_cb+0x12c>)
 800f1a2:	f000 f861 	bl	800f268 <tu_fifo_count>
 800f1a6:	2d00      	cmp	r5, #0
 800f1a8:	d0ec      	beq.n	800f184 <cdcd_xfer_cb+0x84>
 800f1aa:	2800      	cmp	r0, #0
 800f1ac:	d1ea      	bne.n	800f184 <cdcd_xfer_cb+0x84>
 800f1ae:	f015 053f 	ands.w	r5, r5, #63	; 0x3f
 800f1b2:	d1e7      	bne.n	800f184 <cdcd_xfer_cb+0x84>
        if ( usbd_edpt_claim(rhport, p_cdc->ep_in) )
 800f1b4:	78b1      	ldrb	r1, [r6, #2]
 800f1b6:	4638      	mov	r0, r7
 800f1b8:	f001 fa2a 	bl	8010610 <usbd_edpt_claim>
 800f1bc:	4604      	mov	r4, r0
 800f1be:	2800      	cmp	r0, #0
 800f1c0:	d0e0      	beq.n	800f184 <cdcd_xfer_cb+0x84>
          usbd_edpt_xfer(rhport, p_cdc->ep_in, NULL, 0);
 800f1c2:	462b      	mov	r3, r5
 800f1c4:	462a      	mov	r2, r5
 800f1c6:	78b1      	ldrb	r1, [r6, #2]
 800f1c8:	4638      	mov	r0, r7
 800f1ca:	f001 fa3d 	bl	8010648 <usbd_edpt_xfer>
 800f1ce:	e7da      	b.n	800f186 <cdcd_xfer_cb+0x86>
    if ( ( ep_addr == p_cdc->ep_out ) || ( ep_addr == p_cdc->ep_in ) ) break;
 800f1d0:	78b3      	ldrb	r3, [r6, #2]
 800f1d2:	428b      	cmp	r3, r1
 800f1d4:	d0da      	beq.n	800f18c <cdcd_xfer_cb+0x8c>
  TU_ASSERT(itf < CFG_TUD_CDC);
 800f1d6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800f1da:	f8d3 4df0 	ldr.w	r4, [r3, #3568]	; 0xdf0
 800f1de:	f014 0401 	ands.w	r4, r4, #1
 800f1e2:	d0d0      	beq.n	800f186 <cdcd_xfer_cb+0x86>
 800f1e4:	be00      	bkpt	0x0000
 800f1e6:	2400      	movs	r4, #0
}
 800f1e8:	4620      	mov	r0, r4
 800f1ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  available = tu_fifo_remaining(&p_cdc->rx_ff);
 800f1ee:	480d      	ldr	r0, [pc, #52]	; (800f224 <cdcd_xfer_cb+0x124>)
 800f1f0:	f000 f85a 	bl	800f2a8 <tu_fifo_remaining>
  if ( available >= sizeof(p_cdc->epout_buf) )
 800f1f4:	283f      	cmp	r0, #63	; 0x3f
 800f1f6:	d90a      	bls.n	800f20e <cdcd_xfer_cb+0x10e>
    return usbd_edpt_xfer(rhport, p_cdc->ep_out, p_cdc->epout_buf, sizeof(p_cdc->epout_buf));
 800f1f8:	2340      	movs	r3, #64	; 0x40
 800f1fa:	4a0d      	ldr	r2, [pc, #52]	; (800f230 <cdcd_xfer_cb+0x130>)
 800f1fc:	78f1      	ldrb	r1, [r6, #3]
 800f1fe:	2000      	movs	r0, #0
 800f200:	f001 fa22 	bl	8010648 <usbd_edpt_xfer>
  if ( ep_addr == p_cdc->ep_in )
 800f204:	78b3      	ldrb	r3, [r6, #2]
 800f206:	e7bb      	b.n	800f180 <cdcd_xfer_cb+0x80>
    if (tud_cdc_rx_cb && !tu_fifo_empty(&p_cdc->rx_ff) ) tud_cdc_rx_cb(itf);
 800f208:	f7f5 fa0e 	bl	8004628 <tud_cdc_rx_cb>
 800f20c:	e7ac      	b.n	800f168 <cdcd_xfer_cb+0x68>
    usbd_edpt_release(rhport, p_cdc->ep_out);
 800f20e:	78f1      	ldrb	r1, [r6, #3]
 800f210:	2000      	movs	r0, #0
 800f212:	f001 fa0b 	bl	801062c <usbd_edpt_release>
 800f216:	e7b2      	b.n	800f17e <cdcd_xfer_cb+0x7e>
 800f218:	2400d19c 	.word	0x2400d19c
 800f21c:	00000000 	.word	0x00000000
 800f220:	08004629 	.word	0x08004629
 800f224:	2400d1ac 	.word	0x2400d1ac
 800f228:	00000000 	.word	0x00000000
 800f22c:	2400d1b8 	.word	0x2400d1b8
 800f230:	2400d244 	.word	0x2400d244

0800f234 <tu_fifo_config>:
bool tu_fifo_config(tu_fifo_t *f, void* buffer, uint16_t depth, uint16_t item_size, bool overwritable)
{
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) return false;
 800f234:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
{
 800f238:	4684      	mov	ip, r0
 800f23a:	f89d 0000 	ldrb.w	r0, [sp]
  if (depth > 0x8000) return false;
 800f23e:	d810      	bhi.n	800f262 <tu_fifo_config+0x2e>
  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t*) buffer;
  f->depth        = depth;
  f->item_size    = (uint16_t) (item_size & 0x7FFF);
 800f240:	f3c3 030e 	ubfx	r3, r3, #0, #15
  f->buffer       = (uint8_t*) buffer;
 800f244:	f8cc 1000 	str.w	r1, [ip]
  f->overwritable = overwritable;
  f->rd_idx       = 0;
 800f248:	2100      	movs	r1, #0
  f->depth        = depth;
 800f24a:	f8ac 2004 	strh.w	r2, [ip, #4]
  f->item_size    = (uint16_t) (item_size & 0x7FFF);
 800f24e:	ea43 33c0 	orr.w	r3, r3, r0, lsl #15
  f->wr_idx       = 0;

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);

  return true;
 800f252:	2001      	movs	r0, #1
  f->rd_idx       = 0;
 800f254:	f8ac 100a 	strh.w	r1, [ip, #10]
  f->item_size    = (uint16_t) (item_size & 0x7FFF);
 800f258:	f8ac 3006 	strh.w	r3, [ip, #6]
  f->wr_idx       = 0;
 800f25c:	f8ac 1008 	strh.w	r1, [ip, #8]
  return true;
 800f260:	4770      	bx	lr
  if (depth > 0x8000) return false;
 800f262:	2000      	movs	r0, #0
}
 800f264:	4770      	bx	lr
 800f266:	bf00      	nop

0800f268 <tu_fifo_count>:
    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_count(tu_fifo_t* f)
{
  return tu_min16(_ff_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800f268:	8903      	ldrh	r3, [r0, #8]
 800f26a:	8942      	ldrh	r2, [r0, #10]
 800f26c:	b29b      	uxth	r3, r3
 800f26e:	8880      	ldrh	r0, [r0, #4]
 800f270:	b292      	uxth	r2, r2
  if (wr_idx >= rd_idx)
 800f272:	4293      	cmp	r3, r2
 800f274:	d305      	bcc.n	800f282 <tu_fifo_count+0x1a>
    return (uint16_t) (wr_idx - rd_idx);
 800f276:	1a9b      	subs	r3, r3, r2
 800f278:	b29b      	uxth	r3, r3
}
 800f27a:	4298      	cmp	r0, r3
 800f27c:	bf28      	it	cs
 800f27e:	4618      	movcs	r0, r3
 800f280:	4770      	bx	lr
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f282:	ebc2 0240 	rsb	r2, r2, r0, lsl #1
 800f286:	4413      	add	r3, r2
 800f288:	b29b      	uxth	r3, r3
}
 800f28a:	4298      	cmp	r0, r3
 800f28c:	bf28      	it	cs
 800f28e:	4618      	movcs	r0, r3
 800f290:	4770      	bx	lr
 800f292:	bf00      	nop

0800f294 <tu_fifo_empty>:
    @returns Number of items in FIFO
 */
/******************************************************************************/
bool tu_fifo_empty(tu_fifo_t* f)
{
  return f->wr_idx == f->rd_idx;
 800f294:	8902      	ldrh	r2, [r0, #8]
 800f296:	8943      	ldrh	r3, [r0, #10]
 800f298:	b290      	uxth	r0, r2
 800f29a:	b29b      	uxth	r3, r3
}
 800f29c:	1ac0      	subs	r0, r0, r3
 800f29e:	fab0 f080 	clz	r0, r0
 800f2a2:	0940      	lsrs	r0, r0, #5
 800f2a4:	4770      	bx	lr
 800f2a6:	bf00      	nop

0800f2a8 <tu_fifo_remaining>:
    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_remaining(tu_fifo_t* f)
{
  return _ff_remaining(f->depth, f->wr_idx, f->rd_idx);
 800f2a8:	8903      	ldrh	r3, [r0, #8]
 800f2aa:	8942      	ldrh	r2, [r0, #10]
 800f2ac:	b29b      	uxth	r3, r3
 800f2ae:	8880      	ldrh	r0, [r0, #4]
 800f2b0:	b292      	uxth	r2, r2
  if (wr_idx >= rd_idx)
 800f2b2:	4293      	cmp	r3, r2
 800f2b4:	d306      	bcc.n	800f2c4 <tu_fifo_remaining+0x1c>
    return (uint16_t) (wr_idx - rd_idx);
 800f2b6:	1a9b      	subs	r3, r3, r2
 800f2b8:	b29b      	uxth	r3, r3
  return (depth > count) ? (depth - count) : 0;
 800f2ba:	4298      	cmp	r0, r3
 800f2bc:	d908      	bls.n	800f2d0 <tu_fifo_remaining+0x28>
 800f2be:	1ac0      	subs	r0, r0, r3
 800f2c0:	b280      	uxth	r0, r0
 800f2c2:	4770      	bx	lr
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f2c4:	ebc2 0240 	rsb	r2, r2, r0, lsl #1
 800f2c8:	4413      	add	r3, r2
 800f2ca:	b29b      	uxth	r3, r3
  return (depth > count) ? (depth - count) : 0;
 800f2cc:	4298      	cmp	r0, r3
 800f2ce:	d8f6      	bhi.n	800f2be <tu_fifo_remaining+0x16>
 800f2d0:	2000      	movs	r0, #0
}
 800f2d2:	4770      	bx	lr

0800f2d4 <tu_fifo_read>:
{
  _ff_lock(f->mutex_rd);

  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800f2d4:	f8b0 c008 	ldrh.w	ip, [r0, #8]
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800f2d8:	8882      	ldrh	r2, [r0, #4]
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800f2da:	fa1f fc8c 	uxth.w	ip, ip
{
 800f2de:	b538      	push	{r3, r4, r5, lr}
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800f2e0:	8943      	ldrh	r3, [r0, #10]
{
 800f2e2:	4604      	mov	r4, r0
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800f2e4:	b29b      	uxth	r3, r3
  if (wr_idx >= rd_idx)
 800f2e6:	459c      	cmp	ip, r3
 800f2e8:	d32b      	bcc.n	800f342 <tu_fifo_read+0x6e>
    return (uint16_t) (wr_idx - rd_idx);
 800f2ea:	ebac 0503 	sub.w	r5, ip, r3
 800f2ee:	b2a8      	uxth	r0, r5
  if ( cnt == 0 ) return false;
 800f2f0:	b368      	cbz	r0, 800f34e <tu_fifo_read+0x7a>
  if ( cnt > f->depth )
 800f2f2:	4282      	cmp	r2, r0
 800f2f4:	d20b      	bcs.n	800f30e <tu_fifo_read+0x3a>
  if ( wr_idx >= f->depth )
 800f2f6:	4594      	cmp	ip, r2
    rd_idx = wr_idx - f->depth;
 800f2f8:	bf2c      	ite	cs
 800f2fa:	ebac 0302 	subcs.w	r3, ip, r2
    rd_idx = wr_idx + f->depth;
 800f2fe:	eb0c 0302 	addcc.w	r3, ip, r2
 800f302:	b29b      	uxth	r3, r3
  while ( idx >= depth ) idx -= depth;
 800f304:	429a      	cmp	r2, r3
  f->rd_idx = rd_idx;
 800f306:	8163      	strh	r3, [r4, #10]
  while ( idx >= depth ) idx -= depth;
 800f308:	d803      	bhi.n	800f312 <tu_fifo_read+0x3e>
 800f30a:	1a9b      	subs	r3, r3, r2
 800f30c:	b29b      	uxth	r3, r3
 800f30e:	429a      	cmp	r2, r3
 800f310:	d9fb      	bls.n	800f30a <tu_fifo_read+0x36>
  memcpy(app_buf, f->buffer + (rel * f->item_size), f->item_size);
 800f312:	88e2      	ldrh	r2, [r4, #6]
 800f314:	4608      	mov	r0, r1
 800f316:	6825      	ldr	r5, [r4, #0]
 800f318:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f31c:	fb02 5103 	mla	r1, r2, r3, r5
 800f320:	f002 fc7a 	bl	8011c18 <memcpy>

  // Advance pointer
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f324:	8961      	ldrh	r1, [r4, #10]
 800f326:	88a2      	ldrh	r2, [r4, #4]
  return true;
 800f328:	2001      	movs	r0, #1
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f32a:	b289      	uxth	r1, r1
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f32c:	1c4b      	adds	r3, r1, #1
 800f32e:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f330:	4299      	cmp	r1, r3
 800f332:	d90e      	bls.n	800f352 <tu_fifo_read+0x7e>
 800f334:	2300      	movs	r3, #0
 800f336:	fa02 f100 	lsl.w	r1, r2, r0
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f33a:	1a5b      	subs	r3, r3, r1
 800f33c:	b29b      	uxth	r3, r3
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f33e:	8163      	strh	r3, [r4, #10]

  _ff_unlock(f->mutex_rd);
  return ret;
}
 800f340:	bd38      	pop	{r3, r4, r5, pc}
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f342:	ebc3 0542 	rsb	r5, r3, r2, lsl #1
 800f346:	4465      	add	r5, ip
 800f348:	b2a8      	uxth	r0, r5
  if ( cnt == 0 ) return false;
 800f34a:	2800      	cmp	r0, #0
 800f34c:	d1d1      	bne.n	800f2f2 <tu_fifo_read+0x1e>
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f34e:	8963      	ldrh	r3, [r4, #10]
 800f350:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f352:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800f356:	ea4f 0142 	mov.w	r1, r2, lsl #1
 800f35a:	daee      	bge.n	800f33a <tu_fifo_read+0x66>
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f35c:	8163      	strh	r3, [r4, #10]
}
 800f35e:	bd38      	pop	{r3, r4, r5, pc}

0800f360 <tu_fifo_read_n>:

    @returns number of items read from the FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_read_n(tu_fifo_t* f, void * buffer, uint16_t n)
{
 800f360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f364:	8903      	ldrh	r3, [r0, #8]
{
 800f366:	4606      	mov	r6, r0
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f368:	8944      	ldrh	r4, [r0, #10]
{
 800f36a:	4688      	mov	r8, r1
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f36c:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800f36e:	8885      	ldrh	r5, [r0, #4]
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f370:	b2a4      	uxth	r4, r4
  if (wr_idx >= rd_idx)
 800f372:	42a3      	cmp	r3, r4
 800f374:	d353      	bcc.n	800f41e <tu_fifo_read_n+0xbe>
    return (uint16_t) (wr_idx - rd_idx);
 800f376:	1b1f      	subs	r7, r3, r4
 800f378:	b2bf      	uxth	r7, r7
  if ( cnt == 0 ) return 0;
 800f37a:	2f00      	cmp	r7, #0
 800f37c:	d044      	beq.n	800f408 <tu_fifo_read_n+0xa8>
  if ( cnt > f->depth )
 800f37e:	42bd      	cmp	r5, r7
 800f380:	d33a      	bcc.n	800f3f8 <tu_fifo_read_n+0x98>
  if ( cnt < n ) n = cnt;
 800f382:	42ba      	cmp	r2, r7
 800f384:	bf28      	it	cs
 800f386:	463a      	movcs	r2, r7
  while ( idx >= depth ) idx -= depth;
 800f388:	42a5      	cmp	r5, r4
 800f38a:	b297      	uxth	r7, r2
 800f38c:	d803      	bhi.n	800f396 <tu_fifo_read_n+0x36>
 800f38e:	1b64      	subs	r4, r4, r5
 800f390:	b2a4      	uxth	r4, r4
 800f392:	42a5      	cmp	r5, r4
 800f394:	d9fb      	bls.n	800f38e <tu_fifo_read_n+0x2e>
  uint16_t const lin_count = f->depth - rd_ptr;
 800f396:	1b2b      	subs	r3, r5, r4
  uint16_t lin_bytes = lin_count * f->item_size;
 800f398:	88f2      	ldrh	r2, [r6, #6]
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800f39a:	6831      	ldr	r1, [r6, #0]
  uint16_t const lin_count = f->depth - rd_ptr;
 800f39c:	b29b      	uxth	r3, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f39e:	f3c2 000e 	ubfx	r0, r2, #0, #15
      if ( n <= lin_count )
 800f3a2:	429f      	cmp	r7, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f3a4:	4682      	mov	sl, r0
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800f3a6:	fb00 1104 	mla	r1, r0, r4, r1
      if ( n <= lin_count )
 800f3aa:	d91f      	bls.n	800f3ec <tu_fifo_read_n+0x8c>
  uint16_t lin_bytes = lin_count * f->item_size;
 800f3ac:	fb13 f300 	smulbb	r3, r3, r0
        memcpy(app_buf, ff_buf, lin_bytes);
 800f3b0:	4640      	mov	r0, r8
 800f3b2:	fa1f f983 	uxth.w	r9, r3
 800f3b6:	464a      	mov	r2, r9
 800f3b8:	f002 fc2e 	bl	8011c18 <memcpy>
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f3bc:	1b7a      	subs	r2, r7, r5
        memcpy((uint8_t*) app_buf + lin_bytes, f->buffer, wrap_bytes);
 800f3be:	eb08 0009 	add.w	r0, r8, r9
 800f3c2:	6831      	ldr	r1, [r6, #0]
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f3c4:	4422      	add	r2, r4
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800f3c6:	fb12 f20a 	smulbb	r2, r2, sl
        memcpy((uint8_t*) app_buf + lin_bytes, f->buffer, wrap_bytes);
 800f3ca:	b292      	uxth	r2, r2
 800f3cc:	f002 fc24 	bl	8011c18 <memcpy>
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f3d0:	8972      	ldrh	r2, [r6, #10]
 800f3d2:	88b5      	ldrh	r5, [r6, #4]
 800f3d4:	b292      	uxth	r2, r2
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f3d6:	19d3      	adds	r3, r2, r7
 800f3d8:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f3da:	429a      	cmp	r2, r3
 800f3dc:	d916      	bls.n	800f40c <tu_fifo_read_n+0xac>
 800f3de:	006a      	lsls	r2, r5, #1
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f3e0:	1a9b      	subs	r3, r3, r2
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_INC);
}
 800f3e2:	4638      	mov	r0, r7
 800f3e4:	b29b      	uxth	r3, r3
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f3e6:	8173      	strh	r3, [r6, #10]
}
 800f3e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        memcpy(app_buf, ff_buf, n*f->item_size);
 800f3ec:	fb00 f207 	mul.w	r2, r0, r7
 800f3f0:	4640      	mov	r0, r8
 800f3f2:	f002 fc11 	bl	8011c18 <memcpy>
 800f3f6:	e7eb      	b.n	800f3d0 <tu_fifo_read_n+0x70>
  if ( wr_idx >= f->depth )
 800f3f8:	42ab      	cmp	r3, r5
  f->rd_idx = rd_idx;
 800f3fa:	462f      	mov	r7, r5
    rd_idx = wr_idx - f->depth;
 800f3fc:	bf2c      	ite	cs
 800f3fe:	1b5b      	subcs	r3, r3, r5
    rd_idx = wr_idx + f->depth;
 800f400:	195b      	addcc	r3, r3, r5
 800f402:	b29c      	uxth	r4, r3
  f->rd_idx = rd_idx;
 800f404:	8174      	strh	r4, [r6, #10]
    cnt = f->depth;
 800f406:	e7bc      	b.n	800f382 <tu_fifo_read_n+0x22>
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f408:	8973      	ldrh	r3, [r6, #10]
 800f40a:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f40c:	ebb3 0f45 	cmp.w	r3, r5, lsl #1
 800f410:	ea4f 0245 	mov.w	r2, r5, lsl #1
 800f414:	dae4      	bge.n	800f3e0 <tu_fifo_read_n+0x80>
}
 800f416:	4638      	mov	r0, r7
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f418:	8173      	strh	r3, [r6, #10]
}
 800f41a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f41e:	ebc4 0745 	rsb	r7, r4, r5, lsl #1
 800f422:	441f      	add	r7, r3
 800f424:	b2bf      	uxth	r7, r7
 800f426:	e7a8      	b.n	800f37a <tu_fifo_read_n+0x1a>

0800f428 <tu_fifo_read_n_const_addr_full_words>:

uint16_t tu_fifo_read_n_const_addr_full_words(tu_fifo_t* f, void * buffer, uint16_t n)
{
 800f428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f42c:	460f      	mov	r7, r1
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f42e:	8901      	ldrh	r1, [r0, #8]
 800f430:	8943      	ldrh	r3, [r0, #10]
{
 800f432:	b083      	sub	sp, #12
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f434:	b289      	uxth	r1, r1
{
 800f436:	4606      	mov	r6, r0
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f438:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800f43a:	8884      	ldrh	r4, [r0, #4]
  if (wr_idx >= rd_idx)
 800f43c:	4299      	cmp	r1, r3
 800f43e:	f0c0 80a0 	bcc.w	800f582 <tu_fifo_read_n_const_addr_full_words+0x15a>
    return (uint16_t) (wr_idx - rd_idx);
 800f442:	1acd      	subs	r5, r1, r3
 800f444:	ea4f 0944 	mov.w	r9, r4, lsl #1
 800f448:	b2ad      	uxth	r5, r5
  if ( cnt == 0 ) return 0;
 800f44a:	2d00      	cmp	r5, #0
 800f44c:	f000 8090 	beq.w	800f570 <tu_fifo_read_n_const_addr_full_words+0x148>
  if ( cnt > f->depth )
 800f450:	42ac      	cmp	r4, r5
 800f452:	f0c0 8085 	bcc.w	800f560 <tu_fifo_read_n_const_addr_full_words+0x138>
  if ( cnt < n ) n = cnt;
 800f456:	4295      	cmp	r5, r2
 800f458:	bf28      	it	cs
 800f45a:	4615      	movcs	r5, r2
  while ( idx >= depth ) idx -= depth;
 800f45c:	429c      	cmp	r4, r3
 800f45e:	d803      	bhi.n	800f468 <tu_fifo_read_n_const_addr_full_words+0x40>
 800f460:	1b1b      	subs	r3, r3, r4
 800f462:	b29b      	uxth	r3, r3
 800f464:	429c      	cmp	r4, r3
 800f466:	d9fb      	bls.n	800f460 <tu_fifo_read_n_const_addr_full_words+0x38>
  uint16_t const lin_count = f->depth - rd_ptr;
 800f468:	1ae2      	subs	r2, r4, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f46a:	f8b6 e006 	ldrh.w	lr, [r6, #6]
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800f46e:	f8d6 8000 	ldr.w	r8, [r6]
  uint16_t const lin_count = f->depth - rd_ptr;
 800f472:	b292      	uxth	r2, r2
  uint16_t lin_bytes = lin_count * f->item_size;
 800f474:	f3ce 0c0e 	ubfx	ip, lr, #0, #15
      if ( n <= lin_count )
 800f478:	4295      	cmp	r5, r2
  uint16_t lin_bytes = lin_count * f->item_size;
 800f47a:	46e6      	mov	lr, ip
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800f47c:	fb0c 8c03 	mla	ip, ip, r3, r8
      if ( n <= lin_count )
 800f480:	d81e      	bhi.n	800f4c0 <tu_fifo_read_n_const_addr_full_words+0x98>
        _ff_pull_const_addr(app_buf, ff_buf, n*f->item_size);
 800f482:	fb15 f40e 	smulbb	r4, r5, lr
  uint16_t full_words = len >> 2;
 800f486:	f3c4 018d 	ubfx	r1, r4, #2, #14
        _ff_pull_const_addr(app_buf, ff_buf, n*f->item_size);
 800f48a:	b2a2      	uxth	r2, r4
  while(full_words--)
 800f48c:	2900      	cmp	r1, #0
 800f48e:	d07f      	beq.n	800f590 <tu_fifo_read_n_const_addr_full_words+0x168>
 800f490:	eb0c 0181 	add.w	r1, ip, r1, lsl #2


#else

// MCU that could access unaligned memory natively
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
 800f494:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f498:	4561      	cmp	r1, ip
    *reg_tx = tu_unaligned_read32(ff_buf);
 800f49a:	603b      	str	r3, [r7, #0]
  while(full_words--)
 800f49c:	d1fa      	bne.n	800f494 <tu_fifo_read_n_const_addr_full_words+0x6c>
  if ( bytes_rem )
 800f49e:	f012 0203 	ands.w	r2, r2, #3
 800f4a2:	d155      	bne.n	800f550 <tu_fifo_read_n_const_addr_full_words+0x128>
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f4a4:	8972      	ldrh	r2, [r6, #10]
 800f4a6:	b292      	uxth	r2, r2
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f4a8:	1953      	adds	r3, r2, r5
 800f4aa:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f4ac:	429a      	cmp	r2, r3
 800f4ae:	d961      	bls.n	800f574 <tu_fifo_read_n_const_addr_full_words+0x14c>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f4b0:	eba3 0309 	sub.w	r3, r3, r9
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_CST_FULL_WORDS);
}
 800f4b4:	4628      	mov	r0, r5
 800f4b6:	b29b      	uxth	r3, r3
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f4b8:	8173      	strh	r3, [r6, #10]
}
 800f4ba:	b003      	add	sp, #12
 800f4bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  uint16_t lin_bytes = lin_count * f->item_size;
 800f4c0:	fb12 f20e 	smulbb	r2, r2, lr
 800f4c4:	b292      	uxth	r2, r2
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800f4c6:	f022 0003 	bic.w	r0, r2, #3
 800f4ca:	fa1f fa80 	uxth.w	sl, r0
  while(full_words--)
 800f4ce:	ea4f 0b90 	mov.w	fp, r0, lsr #2
 800f4d2:	b138      	cbz	r0, 800f4e4 <tu_fifo_read_n_const_addr_full_words+0xbc>
 800f4d4:	eb0c 0b8b 	add.w	fp, ip, fp, lsl #2
 800f4d8:	4660      	mov	r0, ip
 800f4da:	f850 1b04 	ldr.w	r1, [r0], #4
 800f4de:	4583      	cmp	fp, r0
    *reg_tx = tu_unaligned_read32(ff_buf);
 800f4e0:	6039      	str	r1, [r7, #0]
  while(full_words--)
 800f4e2:	d1fa      	bne.n	800f4da <tu_fifo_read_n_const_addr_full_words+0xb2>
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f4e4:	1b2c      	subs	r4, r5, r4
        if (rem > 0)
 800f4e6:	f012 0b03 	ands.w	fp, r2, #3
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f4ea:	441c      	add	r4, r3
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800f4ec:	fb14 f40e 	smulbb	r4, r4, lr
 800f4f0:	b2a4      	uxth	r4, r4
        if (rem > 0)
 800f4f2:	d01f      	beq.n	800f534 <tu_fifo_read_n_const_addr_full_words+0x10c>
          while(rem--) *dst_u8++ = *ff_buf++;
 800f4f4:	eb0c 010a 	add.w	r1, ip, sl
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800f4f8:	f1cb 0a04 	rsb	sl, fp, #4
          uint32_t tmp32=0;
 800f4fc:	2300      	movs	r3, #0
          while(rem--) *dst_u8++ = *ff_buf++;
 800f4fe:	465a      	mov	r2, fp
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f500:	fa1f fa8a 	uxth.w	sl, sl
 800f504:	a801      	add	r0, sp, #4
          uint32_t tmp32=0;
 800f506:	9301      	str	r3, [sp, #4]
 800f508:	45a2      	cmp	sl, r4
 800f50a:	bf28      	it	cs
 800f50c:	46a2      	movcs	sl, r4
          while(rem--) *dst_u8++ = *ff_buf++;
 800f50e:	f002 fb83 	bl	8011c18 <memcpy>
 800f512:	ab01      	add	r3, sp, #4
          wrap_bytes -= remrem;
 800f514:	eba4 040a 	sub.w	r4, r4, sl
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800f518:	fa5f f28a 	uxtb.w	r2, sl
          while(rem--) *dst_u8++ = *ff_buf++;
 800f51c:	eb03 000b 	add.w	r0, r3, fp
          wrap_bytes -= remrem;
 800f520:	b2a4      	uxth	r4, r4
          while(remrem--) *dst_u8++ = *ff_buf++;
 800f522:	f1ba 0f00 	cmp.w	sl, #0
 800f526:	d003      	beq.n	800f530 <tu_fifo_read_n_const_addr_full_words+0x108>
 800f528:	4641      	mov	r1, r8
 800f52a:	4490      	add	r8, r2
 800f52c:	f002 fb74 	bl	8011c18 <memcpy>
          *reg_tx = tmp32;
 800f530:	9b01      	ldr	r3, [sp, #4]
 800f532:	603b      	str	r3, [r7, #0]
        if (wrap_bytes > 0) _ff_pull_const_addr(app_buf, ff_buf, wrap_bytes);
 800f534:	2c00      	cmp	r4, #0
 800f536:	d0b5      	beq.n	800f4a4 <tu_fifo_read_n_const_addr_full_words+0x7c>
  while(full_words--)
 800f538:	08a1      	lsrs	r1, r4, #2
 800f53a:	d02b      	beq.n	800f594 <tu_fifo_read_n_const_addr_full_words+0x16c>
 800f53c:	eb08 0181 	add.w	r1, r8, r1, lsl #2
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
 800f540:	f858 3b04 	ldr.w	r3, [r8], #4
 800f544:	4588      	cmp	r8, r1
    *reg_tx = tu_unaligned_read32(ff_buf);
 800f546:	603b      	str	r3, [r7, #0]
  while(full_words--)
 800f548:	d1fa      	bne.n	800f540 <tu_fifo_read_n_const_addr_full_words+0x118>
  if ( bytes_rem )
 800f54a:	f014 0203 	ands.w	r2, r4, #3
 800f54e:	d0a9      	beq.n	800f4a4 <tu_fifo_read_n_const_addr_full_words+0x7c>
    uint32_t tmp32 = 0;
 800f550:	2300      	movs	r3, #0
    memcpy(&tmp32, ff_buf, bytes_rem);
 800f552:	a801      	add	r0, sp, #4
    uint32_t tmp32 = 0;
 800f554:	9301      	str	r3, [sp, #4]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800f556:	f002 fb5f 	bl	8011c18 <memcpy>
    *reg_tx = tmp32;
 800f55a:	9b01      	ldr	r3, [sp, #4]
 800f55c:	603b      	str	r3, [r7, #0]
 800f55e:	e7a1      	b.n	800f4a4 <tu_fifo_read_n_const_addr_full_words+0x7c>
  if ( wr_idx >= f->depth )
 800f560:	42a1      	cmp	r1, r4
  f->rd_idx = rd_idx;
 800f562:	4625      	mov	r5, r4
    rd_idx = wr_idx - f->depth;
 800f564:	bf2c      	ite	cs
 800f566:	1b0b      	subcs	r3, r1, r4
    rd_idx = wr_idx + f->depth;
 800f568:	190b      	addcc	r3, r1, r4
 800f56a:	b29b      	uxth	r3, r3
  f->rd_idx = rd_idx;
 800f56c:	8173      	strh	r3, [r6, #10]
    cnt = f->depth;
 800f56e:	e772      	b.n	800f456 <tu_fifo_read_n_const_addr_full_words+0x2e>
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f570:	8973      	ldrh	r3, [r6, #10]
 800f572:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f574:	454b      	cmp	r3, r9
 800f576:	da9b      	bge.n	800f4b0 <tu_fifo_read_n_const_addr_full_words+0x88>
}
 800f578:	4628      	mov	r0, r5
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f57a:	8173      	strh	r3, [r6, #10]
}
 800f57c:	b003      	add	sp, #12
 800f57e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f582:	ebc3 0544 	rsb	r5, r3, r4, lsl #1
 800f586:	ea4f 0944 	mov.w	r9, r4, lsl #1
 800f58a:	440d      	add	r5, r1
 800f58c:	b2ad      	uxth	r5, r5
 800f58e:	e75c      	b.n	800f44a <tu_fifo_read_n_const_addr_full_words+0x22>
  while(full_words--)
 800f590:	4661      	mov	r1, ip
 800f592:	e784      	b.n	800f49e <tu_fifo_read_n_const_addr_full_words+0x76>
 800f594:	4641      	mov	r1, r8
 800f596:	e7d8      	b.n	800f54a <tu_fifo_read_n_const_addr_full_words+0x122>

0800f598 <tu_fifo_write>:
    @returns TRUE if the data was written to the FIFO (overwrittable
             FIFO will always return TRUE)
 */
/******************************************************************************/
bool tu_fifo_write(tu_fifo_t* f, const void * data)
{
 800f598:	b538      	push	{r3, r4, r5, lr}
  _ff_lock(f->mutex_wr);

  bool ret;
  uint16_t const wr_idx = f->wr_idx;
 800f59a:	8905      	ldrh	r5, [r0, #8]
{
 800f59c:	4604      	mov	r4, r0
  return _ff_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800f59e:	8903      	ldrh	r3, [r0, #8]
 800f5a0:	8940      	ldrh	r0, [r0, #10]
  uint16_t const wr_idx = f->wr_idx;
 800f5a2:	b2ad      	uxth	r5, r5
  return _ff_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800f5a4:	b29b      	uxth	r3, r3
 800f5a6:	88a2      	ldrh	r2, [r4, #4]
 800f5a8:	b280      	uxth	r0, r0
  if (wr_idx >= rd_idx)
 800f5aa:	4283      	cmp	r3, r0
 800f5ac:	d320      	bcc.n	800f5f0 <tu_fifo_write+0x58>
    return (uint16_t) (wr_idx - rd_idx);
 800f5ae:	1a1b      	subs	r3, r3, r0
 800f5b0:	b29b      	uxth	r3, r3

  if ( tu_fifo_full(f) && !f->overwritable )
 800f5b2:	429a      	cmp	r2, r3
 800f5b4:	d802      	bhi.n	800f5bc <tu_fifo_write+0x24>
 800f5b6:	79e0      	ldrb	r0, [r4, #7]
 800f5b8:	09c0      	lsrs	r0, r0, #7
 800f5ba:	d018      	beq.n	800f5ee <tu_fifo_write+0x56>
  while ( idx >= depth ) idx -= depth;
 800f5bc:	4295      	cmp	r5, r2
 800f5be:	462b      	mov	r3, r5
 800f5c0:	d303      	bcc.n	800f5ca <tu_fifo_write+0x32>
 800f5c2:	1a9b      	subs	r3, r3, r2
 800f5c4:	b29b      	uxth	r3, r3
 800f5c6:	4293      	cmp	r3, r2
 800f5c8:	d2fb      	bcs.n	800f5c2 <tu_fifo_write+0x2a>
  memcpy(f->buffer + (rel * f->item_size), app_buf, f->item_size);
 800f5ca:	88e2      	ldrh	r2, [r4, #6]
 800f5cc:	6820      	ldr	r0, [r4, #0]
 800f5ce:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f5d2:	fb02 0003 	mla	r0, r2, r3, r0
 800f5d6:	f002 fb1f 	bl	8011c18 <memcpy>
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f5da:	1c6b      	adds	r3, r5, #1

    // Write data
    _ff_push(f, data, wr_ptr);

    // Advance pointer
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800f5dc:	88a2      	ldrh	r2, [r4, #4]
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f5de:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f5e0:	0051      	lsls	r1, r2, #1
 800f5e2:	429d      	cmp	r5, r3
 800f5e4:	d909      	bls.n	800f5fa <tu_fifo_write+0x62>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f5e6:	1a5b      	subs	r3, r3, r1
 800f5e8:	b29b      	uxth	r3, r3

    ret = true;
 800f5ea:	2001      	movs	r0, #1
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800f5ec:	8123      	strh	r3, [r4, #8]
  }

  _ff_unlock(f->mutex_wr);

  return ret;
}
 800f5ee:	bd38      	pop	{r3, r4, r5, pc}
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f5f0:	ebc0 0042 	rsb	r0, r0, r2, lsl #1
 800f5f4:	4403      	add	r3, r0
 800f5f6:	b29b      	uxth	r3, r3
 800f5f8:	e7db      	b.n	800f5b2 <tu_fifo_write+0x1a>
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f5fa:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800f5fe:	dbf4      	blt.n	800f5ea <tu_fifo_write+0x52>
 800f600:	e7f1      	b.n	800f5e6 <tu_fifo_write+0x4e>
 800f602:	bf00      	nop

0800f604 <tu_fifo_write_n>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n)
{
 800f604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f608:	b083      	sub	sp, #12
  if ( n == 0 ) return 0;
 800f60a:	2a00      	cmp	r2, #0
 800f60c:	d044      	beq.n	800f698 <tu_fifo_write_n+0x94>
  uint16_t wr_idx = f->wr_idx;
 800f60e:	8907      	ldrh	r7, [r0, #8]
 800f610:	4606      	mov	r6, r0
  uint16_t rd_idx = f->rd_idx;
 800f612:	8943      	ldrh	r3, [r0, #10]
  if ( !f->overwritable )
 800f614:	79c0      	ldrb	r0, [r0, #7]
  uint16_t wr_idx = f->wr_idx;
 800f616:	b2bf      	uxth	r7, r7
  uint16_t rd_idx = f->rd_idx;
 800f618:	b29b      	uxth	r3, r3
  if ( !f->overwritable )
 800f61a:	09c0      	lsrs	r0, r0, #7
 800f61c:	d142      	bne.n	800f6a4 <tu_fifo_write_n+0xa0>
  if (wr_idx >= rd_idx)
 800f61e:	429f      	cmp	r7, r3
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 800f620:	88b5      	ldrh	r5, [r6, #4]
  if (wr_idx >= rd_idx)
 800f622:	d255      	bcs.n	800f6d0 <tu_fifo_write_n+0xcc>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f624:	ebc3 0345 	rsb	r3, r3, r5, lsl #1
 800f628:	443b      	add	r3, r7
 800f62a:	b29b      	uxth	r3, r3
  return (depth > count) ? (depth - count) : 0;
 800f62c:	429d      	cmp	r5, r3
 800f62e:	d933      	bls.n	800f698 <tu_fifo_write_n+0x94>
 800f630:	eba5 0803 	sub.w	r8, r5, r3
 800f634:	f8b6 a006 	ldrh.w	sl, [r6, #6]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f638:	fa1f f888 	uxth.w	r8, r8
 800f63c:	4590      	cmp	r8, r2
 800f63e:	bf28      	it	cs
 800f640:	4690      	movcs	r8, r2
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f642:	eb08 0907 	add.w	r9, r8, r7
 800f646:	fa1f f989 	uxth.w	r9, r9
  while ( idx >= depth ) idx -= depth;
 800f64a:	42bd      	cmp	r5, r7
 800f64c:	463c      	mov	r4, r7
 800f64e:	d803      	bhi.n	800f658 <tu_fifo_write_n+0x54>
 800f650:	1b64      	subs	r4, r4, r5
 800f652:	b2a4      	uxth	r4, r4
 800f654:	42ac      	cmp	r4, r5
 800f656:	d2fb      	bcs.n	800f650 <tu_fifo_write_n+0x4c>
  uint16_t const lin_count = f->depth - wr_ptr;
 800f658:	1b2b      	subs	r3, r5, r4
  uint16_t lin_bytes = lin_count * f->item_size;
 800f65a:	f3ca 020e 	ubfx	r2, sl, #0, #15
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800f65e:	6830      	ldr	r0, [r6, #0]
  uint16_t const lin_count = f->depth - wr_ptr;
 800f660:	b29b      	uxth	r3, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f662:	4692      	mov	sl, r2
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800f664:	fb02 0004 	mla	r0, r2, r4, r0
      if(n <= lin_count)
 800f668:	4543      	cmp	r3, r8
 800f66a:	d342      	bcc.n	800f6f2 <tu_fifo_write_n+0xee>
        memcpy(ff_buf, app_buf, n*f->item_size);
 800f66c:	fb02 f208 	mul.w	r2, r2, r8
 800f670:	f002 fad2 	bl	8011c18 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800f674:	88b2      	ldrh	r2, [r6, #4]
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f676:	454f      	cmp	r7, r9
 800f678:	ea4f 0342 	mov.w	r3, r2, lsl #1
 800f67c:	d802      	bhi.n	800f684 <tu_fifo_write_n+0x80>
 800f67e:	ebb9 0f42 	cmp.w	r9, r2, lsl #1
 800f682:	db03      	blt.n	800f68c <tu_fifo_write_n+0x88>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f684:	eba9 0903 	sub.w	r9, r9, r3
 800f688:	fa1f f989 	uxth.w	r9, r9
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_INC);
}
 800f68c:	4640      	mov	r0, r8
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800f68e:	f8a6 9008 	strh.w	r9, [r6, #8]
}
 800f692:	b003      	add	sp, #12
 800f694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ( n == 0 ) return 0;
 800f698:	f04f 0800 	mov.w	r8, #0
}
 800f69c:	4640      	mov	r0, r8
 800f69e:	b003      	add	sp, #12
 800f6a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( n >= f->depth )
 800f6a4:	f8b6 8004 	ldrh.w	r8, [r6, #4]
 800f6a8:	4542      	cmp	r2, r8
 800f6aa:	d214      	bcs.n	800f6d6 <tu_fifo_write_n+0xd2>
  if (wr_idx >= rd_idx)
 800f6ac:	429f      	cmp	r7, r3
 800f6ae:	d34e      	bcc.n	800f74e <tu_fifo_write_n+0x14a>
    return (uint16_t) (wr_idx - rd_idx);
 800f6b0:	1af8      	subs	r0, r7, r3
 800f6b2:	ea4f 0448 	mov.w	r4, r8, lsl #1
 800f6b6:	b280      	uxth	r0, r0
      if (overflowable_count + n >= 2*f->depth)
 800f6b8:	4410      	add	r0, r2
 800f6ba:	42a0      	cmp	r0, r4
 800f6bc:	da2d      	bge.n	800f71a <tu_fifo_write_n+0x116>
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f6be:	eb02 0907 	add.w	r9, r2, r7
 800f6c2:	4645      	mov	r5, r8
 800f6c4:	f8b6 a006 	ldrh.w	sl, [r6, #6]
 800f6c8:	4690      	mov	r8, r2
 800f6ca:	fa1f f989 	uxth.w	r9, r9
 800f6ce:	e7bc      	b.n	800f64a <tu_fifo_write_n+0x46>
    return (uint16_t) (wr_idx - rd_idx);
 800f6d0:	1afb      	subs	r3, r7, r3
 800f6d2:	b29b      	uxth	r3, r3
 800f6d4:	e7aa      	b.n	800f62c <tu_fifo_write_n+0x28>
        buf8 += (n - f->depth) * f->item_size;
 800f6d6:	f8b6 a006 	ldrh.w	sl, [r6, #6]
 800f6da:	eba2 0208 	sub.w	r2, r2, r8
 800f6de:	f3ca 000e 	ubfx	r0, sl, #0, #15
 800f6e2:	fb00 1102 	mla	r1, r0, r2, r1
  if (n)
 800f6e6:	f1b8 0f00 	cmp.w	r8, #0
 800f6ea:	d0d7      	beq.n	800f69c <tu_fifo_write_n+0x98>
  uint16_t rd_idx = f->rd_idx;
 800f6ec:	461f      	mov	r7, r3
 800f6ee:	4645      	mov	r5, r8
 800f6f0:	e7a7      	b.n	800f642 <tu_fifo_write_n+0x3e>
  uint16_t lin_bytes = lin_count * f->item_size;
 800f6f2:	fb13 f302 	smulbb	r3, r3, r2
        memcpy(ff_buf, app_buf, lin_bytes);
 800f6f6:	9101      	str	r1, [sp, #4]
 800f6f8:	fa1f fb83 	uxth.w	fp, r3
 800f6fc:	465a      	mov	r2, fp
 800f6fe:	f002 fa8b 	bl	8011c18 <memcpy>
  uint16_t const wrap_count = n - lin_count;
 800f702:	eba8 0205 	sub.w	r2, r8, r5
        memcpy(f->buffer, ((uint8_t const*) app_buf) + lin_bytes, wrap_bytes);
 800f706:	9901      	ldr	r1, [sp, #4]
  uint16_t const wrap_count = n - lin_count;
 800f708:	4422      	add	r2, r4
        memcpy(f->buffer, ((uint8_t const*) app_buf) + lin_bytes, wrap_bytes);
 800f70a:	6830      	ldr	r0, [r6, #0]
 800f70c:	4459      	add	r1, fp
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800f70e:	fb12 f20a 	smulbb	r2, r2, sl
        memcpy(f->buffer, ((uint8_t const*) app_buf) + lin_bytes, wrap_bytes);
 800f712:	b292      	uxth	r2, r2
 800f714:	f002 fa80 	bl	8011c18 <memcpy>
 800f718:	e7ac      	b.n	800f674 <tu_fifo_write_n+0x70>
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800f71a:	eb03 0908 	add.w	r9, r3, r8
 800f71e:	fa1f f989 	uxth.w	r9, r9
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f722:	eba9 0702 	sub.w	r7, r9, r2
 800f726:	b2bf      	uxth	r7, r7
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f728:	42bb      	cmp	r3, r7
 800f72a:	d806      	bhi.n	800f73a <tu_fifo_write_n+0x136>
 800f72c:	42bc      	cmp	r4, r7
 800f72e:	dd04      	ble.n	800f73a <tu_fifo_write_n+0x136>
 800f730:	4645      	mov	r5, r8
 800f732:	f8b6 a006 	ldrh.w	sl, [r6, #6]
 800f736:	4690      	mov	r8, r2
 800f738:	e787      	b.n	800f64a <tu_fifo_write_n+0x46>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f73a:	1b3f      	subs	r7, r7, r4
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f73c:	4645      	mov	r5, r8
 800f73e:	4690      	mov	r8, r2
 800f740:	f8b6 a006 	ldrh.w	sl, [r6, #6]
 800f744:	b2bf      	uxth	r7, r7
 800f746:	443a      	add	r2, r7
 800f748:	fa1f f982 	uxth.w	r9, r2
 800f74c:	e77d      	b.n	800f64a <tu_fifo_write_n+0x46>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f74e:	ebc3 0048 	rsb	r0, r3, r8, lsl #1
 800f752:	ea4f 0448 	mov.w	r4, r8, lsl #1
 800f756:	4438      	add	r0, r7
 800f758:	b280      	uxth	r0, r0
 800f75a:	e7ad      	b.n	800f6b8 <tu_fifo_write_n+0xb4>

0800f75c <tu_fifo_write_n_const_addr_full_words>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n_const_addr_full_words(tu_fifo_t* f, const void * data, uint16_t n)
{
 800f75c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f760:	b085      	sub	sp, #20
  if ( n == 0 ) return 0;
 800f762:	2a00      	cmp	r2, #0
 800f764:	d056      	beq.n	800f814 <tu_fifo_write_n_const_addr_full_words+0xb8>
 800f766:	460e      	mov	r6, r1
  if ( !f->overwritable )
 800f768:	79c1      	ldrb	r1, [r0, #7]
  uint16_t wr_idx = f->wr_idx;
 800f76a:	8907      	ldrh	r7, [r0, #8]
 800f76c:	4605      	mov	r5, r0
  uint16_t rd_idx = f->rd_idx;
 800f76e:	8943      	ldrh	r3, [r0, #10]
  if ( !f->overwritable )
 800f770:	09c9      	lsrs	r1, r1, #7
  uint16_t wr_idx = f->wr_idx;
 800f772:	b2bf      	uxth	r7, r7
  uint16_t rd_idx = f->rd_idx;
 800f774:	b29b      	uxth	r3, r3
  if ( !f->overwritable )
 800f776:	d153      	bne.n	800f820 <tu_fifo_write_n_const_addr_full_words+0xc4>
  if (wr_idx >= rd_idx)
 800f778:	429f      	cmp	r7, r3
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 800f77a:	f8b0 c004 	ldrh.w	ip, [r0, #4]
  if (wr_idx >= rd_idx)
 800f77e:	d263      	bcs.n	800f848 <tu_fifo_write_n_const_addr_full_words+0xec>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f780:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
 800f784:	443b      	add	r3, r7
 800f786:	b29b      	uxth	r3, r3
  return (depth > count) ? (depth - count) : 0;
 800f788:	459c      	cmp	ip, r3
 800f78a:	d943      	bls.n	800f814 <tu_fifo_write_n_const_addr_full_words+0xb8>
 800f78c:	ebac 0803 	sub.w	r8, ip, r3
 800f790:	fa1f f888 	uxth.w	r8, r8
 800f794:	4590      	cmp	r8, r2
 800f796:	bf28      	it	cs
 800f798:	4690      	movcs	r8, r2
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f79a:	eb08 0907 	add.w	r9, r8, r7
 800f79e:	fa1f f989 	uxth.w	r9, r9
  while ( idx >= depth ) idx -= depth;
 800f7a2:	45bc      	cmp	ip, r7
 800f7a4:	463b      	mov	r3, r7
 800f7a6:	d804      	bhi.n	800f7b2 <tu_fifo_write_n_const_addr_full_words+0x56>
 800f7a8:	eba3 030c 	sub.w	r3, r3, ip
 800f7ac:	b29b      	uxth	r3, r3
 800f7ae:	4563      	cmp	r3, ip
 800f7b0:	d2fa      	bcs.n	800f7a8 <tu_fifo_write_n_const_addr_full_words+0x4c>
  uint16_t const lin_count = f->depth - wr_ptr;
 800f7b2:	ebac 0003 	sub.w	r0, ip, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f7b6:	88e9      	ldrh	r1, [r5, #6]
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800f7b8:	f8d5 a000 	ldr.w	sl, [r5]
  uint16_t const lin_count = f->depth - wr_ptr;
 800f7bc:	b280      	uxth	r0, r0
  uint16_t lin_bytes = lin_count * f->item_size;
 800f7be:	f3c1 0e0e 	ubfx	lr, r1, #0, #15
      if(n <= lin_count)
 800f7c2:	4540      	cmp	r0, r8
  uint16_t lin_bytes = lin_count * f->item_size;
 800f7c4:	4671      	mov	r1, lr
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800f7c6:	fb0e ae03 	mla	lr, lr, r3, sl
      if(n <= lin_count)
 800f7ca:	d346      	bcc.n	800f85a <tu_fifo_write_n_const_addr_full_words+0xfe>
        _ff_push_const_addr(ff_buf, app_buf, n*f->item_size);
 800f7cc:	fb11 f208 	smulbb	r2, r1, r8
  uint16_t full_words = len >> 2;
 800f7d0:	f3c2 008d 	ubfx	r0, r2, #2, #14
        _ff_push_const_addr(ff_buf, app_buf, n*f->item_size);
 800f7d4:	b292      	uxth	r2, r2
  while(full_words--)
 800f7d6:	2800      	cmp	r0, #0
 800f7d8:	f000 80ac 	beq.w	800f934 <tu_fifo_write_n_const_addr_full_words+0x1d8>
 800f7dc:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
    tu_unaligned_write32(ff_buf, *reg_rx);
 800f7e0:	6833      	ldr	r3, [r6, #0]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_unaligned_read16  (const void* mem) { return *((uint16_t const *) mem); }

TU_ATTR_ALWAYS_INLINE static inline void     tu_unaligned_write32 (void* mem, uint32_t value ) { *((uint32_t*) mem) = value; }
 800f7e2:	f84e 3b04 	str.w	r3, [lr], #4
  while(full_words--)
 800f7e6:	4570      	cmp	r0, lr
 800f7e8:	d1fa      	bne.n	800f7e0 <tu_fifo_write_n_const_addr_full_words+0x84>
  if ( bytes_rem )
 800f7ea:	f012 0203 	ands.w	r2, r2, #3
 800f7ee:	f040 8099 	bne.w	800f924 <tu_fifo_write_n_const_addr_full_words+0x1c8>
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f7f2:	45b9      	cmp	r9, r7
 800f7f4:	ea4f 034c 	mov.w	r3, ip, lsl #1
 800f7f8:	d302      	bcc.n	800f800 <tu_fifo_write_n_const_addr_full_words+0xa4>
 800f7fa:	ebb9 0f4c 	cmp.w	r9, ip, lsl #1
 800f7fe:	db03      	blt.n	800f808 <tu_fifo_write_n_const_addr_full_words+0xac>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f800:	eba9 0903 	sub.w	r9, r9, r3
 800f804:	fa1f f989 	uxth.w	r9, r9
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_CST_FULL_WORDS);
}
 800f808:	4640      	mov	r0, r8
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800f80a:	f8a5 9008 	strh.w	r9, [r5, #8]
}
 800f80e:	b005      	add	sp, #20
 800f810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ( n == 0 ) return 0;
 800f814:	f04f 0800 	mov.w	r8, #0
}
 800f818:	4640      	mov	r0, r8
 800f81a:	b005      	add	sp, #20
 800f81c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( n >= f->depth )
 800f820:	f8b0 8004 	ldrh.w	r8, [r0, #4]
 800f824:	4542      	cmp	r2, r8
 800f826:	d212      	bcs.n	800f84e <tu_fifo_write_n_const_addr_full_words+0xf2>
  if (wr_idx >= rd_idx)
 800f828:	429f      	cmp	r7, r3
 800f82a:	d368      	bcc.n	800f8fe <tu_fifo_write_n_const_addr_full_words+0x1a2>
    return (uint16_t) (wr_idx - rd_idx);
 800f82c:	1af9      	subs	r1, r7, r3
 800f82e:	ea4f 0048 	mov.w	r0, r8, lsl #1
 800f832:	b289      	uxth	r1, r1
      if (overflowable_count + n >= 2*f->depth)
 800f834:	4411      	add	r1, r2
 800f836:	4281      	cmp	r1, r0
 800f838:	da4b      	bge.n	800f8d2 <tu_fifo_write_n_const_addr_full_words+0x176>
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f83a:	eb02 0907 	add.w	r9, r2, r7
 800f83e:	46c4      	mov	ip, r8
 800f840:	4690      	mov	r8, r2
 800f842:	fa1f f989 	uxth.w	r9, r9
 800f846:	e7ac      	b.n	800f7a2 <tu_fifo_write_n_const_addr_full_words+0x46>
    return (uint16_t) (wr_idx - rd_idx);
 800f848:	1afb      	subs	r3, r7, r3
 800f84a:	b29b      	uxth	r3, r3
 800f84c:	e79c      	b.n	800f788 <tu_fifo_write_n_const_addr_full_words+0x2c>
  if (n)
 800f84e:	f1b8 0f00 	cmp.w	r8, #0
 800f852:	d0e1      	beq.n	800f818 <tu_fifo_write_n_const_addr_full_words+0xbc>
 800f854:	46c4      	mov	ip, r8
  uint16_t rd_idx = f->rd_idx;
 800f856:	461f      	mov	r7, r3
 800f858:	e79f      	b.n	800f79a <tu_fifo_write_n_const_addr_full_words+0x3e>
  uint16_t lin_bytes = lin_count * f->item_size;
 800f85a:	fb10 f001 	smulbb	r0, r0, r1
 800f85e:	b280      	uxth	r0, r0
        uint16_t nLin_4n_bytes = lin_bytes & 0xFFFC;
 800f860:	f020 0203 	bic.w	r2, r0, #3
 800f864:	b294      	uxth	r4, r2
  while(full_words--)
 800f866:	ea4f 0b92 	mov.w	fp, r2, lsr #2
        uint16_t nLin_4n_bytes = lin_bytes & 0xFFFC;
 800f86a:	9401      	str	r4, [sp, #4]
  while(full_words--)
 800f86c:	b13a      	cbz	r2, 800f87e <tu_fifo_write_n_const_addr_full_words+0x122>
 800f86e:	eb0e 0b8b 	add.w	fp, lr, fp, lsl #2
 800f872:	4672      	mov	r2, lr
    tu_unaligned_write32(ff_buf, *reg_rx);
 800f874:	6834      	ldr	r4, [r6, #0]
 800f876:	f842 4b04 	str.w	r4, [r2], #4
  while(full_words--)
 800f87a:	4593      	cmp	fp, r2
 800f87c:	d1fa      	bne.n	800f874 <tu_fifo_write_n_const_addr_full_words+0x118>
  uint16_t const wrap_count = n - lin_count;
 800f87e:	eba8 040c 	sub.w	r4, r8, ip
        if (rem > 0)
 800f882:	f010 0b03 	ands.w	fp, r0, #3
  uint16_t const wrap_count = n - lin_count;
 800f886:	441c      	add	r4, r3
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800f888:	fb14 f401 	smulbb	r4, r4, r1
 800f88c:	b2a4      	uxth	r4, r4
        if (rem > 0)
 800f88e:	d01c      	beq.n	800f8ca <tu_fifo_write_n_const_addr_full_words+0x16e>
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800f890:	f1cb 0304 	rsb	r3, fp, #4
          while(rem--) *ff_buf++ = *src_u8++;
 800f894:	9801      	ldr	r0, [sp, #4]
          uint32_t tmp32 = *rx_fifo;
 800f896:	6832      	ldr	r2, [r6, #0]
          while(rem--) *ff_buf++ = *src_u8++;
 800f898:	a903      	add	r1, sp, #12
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f89a:	b29b      	uxth	r3, r3
 800f89c:	4470      	add	r0, lr
          uint32_t tmp32 = *rx_fifo;
 800f89e:	9203      	str	r2, [sp, #12]
          while(rem--) *ff_buf++ = *src_u8++;
 800f8a0:	465a      	mov	r2, fp
 800f8a2:	42a3      	cmp	r3, r4
 800f8a4:	bf28      	it	cs
 800f8a6:	4623      	movcs	r3, r4
          wrap_bytes -= remrem;
 800f8a8:	1ae4      	subs	r4, r4, r3
 800f8aa:	9301      	str	r3, [sp, #4]
          while(rem--) *ff_buf++ = *src_u8++;
 800f8ac:	f002 f9b4 	bl	8011c18 <memcpy>
 800f8b0:	ab03      	add	r3, sp, #12
          wrap_bytes -= remrem;
 800f8b2:	b2a4      	uxth	r4, r4
          ff_buf = f->buffer;
 800f8b4:	f8d5 a000 	ldr.w	sl, [r5]
          while(rem--) *ff_buf++ = *src_u8++;
 800f8b8:	eb03 010b 	add.w	r1, r3, fp
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800f8bc:	9b01      	ldr	r3, [sp, #4]
 800f8be:	b2da      	uxtb	r2, r3
          while(remrem--) *ff_buf++ = *src_u8++;
 800f8c0:	b11b      	cbz	r3, 800f8ca <tu_fifo_write_n_const_addr_full_words+0x16e>
 800f8c2:	4650      	mov	r0, sl
 800f8c4:	4492      	add	sl, r2
 800f8c6:	f002 f9a7 	bl	8011c18 <memcpy>
        if (wrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, wrap_bytes);
 800f8ca:	b9fc      	cbnz	r4, 800f90c <tu_fifo_write_n_const_addr_full_words+0x1b0>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800f8cc:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 800f8d0:	e78f      	b.n	800f7f2 <tu_fifo_write_n_const_addr_full_words+0x96>
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800f8d2:	eb03 0908 	add.w	r9, r3, r8
 800f8d6:	fa1f f989 	uxth.w	r9, r9
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f8da:	eba9 0702 	sub.w	r7, r9, r2
 800f8de:	b2bf      	uxth	r7, r7
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f8e0:	42bb      	cmp	r3, r7
 800f8e2:	d804      	bhi.n	800f8ee <tu_fifo_write_n_const_addr_full_words+0x192>
 800f8e4:	42b8      	cmp	r0, r7
 800f8e6:	dd02      	ble.n	800f8ee <tu_fifo_write_n_const_addr_full_words+0x192>
 800f8e8:	46c4      	mov	ip, r8
 800f8ea:	4690      	mov	r8, r2
 800f8ec:	e759      	b.n	800f7a2 <tu_fifo_write_n_const_addr_full_words+0x46>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f8ee:	1a3f      	subs	r7, r7, r0
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f8f0:	46c4      	mov	ip, r8
 800f8f2:	4690      	mov	r8, r2
 800f8f4:	b2bf      	uxth	r7, r7
 800f8f6:	443a      	add	r2, r7
 800f8f8:	fa1f f982 	uxth.w	r9, r2
 800f8fc:	e751      	b.n	800f7a2 <tu_fifo_write_n_const_addr_full_words+0x46>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f8fe:	ebc3 0148 	rsb	r1, r3, r8, lsl #1
 800f902:	ea4f 0048 	mov.w	r0, r8, lsl #1
 800f906:	4439      	add	r1, r7
 800f908:	b289      	uxth	r1, r1
 800f90a:	e793      	b.n	800f834 <tu_fifo_write_n_const_addr_full_words+0xd8>
  while(full_words--)
 800f90c:	08a0      	lsrs	r0, r4, #2
 800f90e:	d00f      	beq.n	800f930 <tu_fifo_write_n_const_addr_full_words+0x1d4>
 800f910:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
    tu_unaligned_write32(ff_buf, *reg_rx);
 800f914:	6833      	ldr	r3, [r6, #0]
TU_ATTR_ALWAYS_INLINE static inline void     tu_unaligned_write32 (void* mem, uint32_t value ) { *((uint32_t*) mem) = value; }
 800f916:	f84a 3b04 	str.w	r3, [sl], #4
  while(full_words--)
 800f91a:	4582      	cmp	sl, r0
 800f91c:	d1fa      	bne.n	800f914 <tu_fifo_write_n_const_addr_full_words+0x1b8>
  if ( bytes_rem )
 800f91e:	f014 0203 	ands.w	r2, r4, #3
 800f922:	d0d3      	beq.n	800f8cc <tu_fifo_write_n_const_addr_full_words+0x170>
    uint32_t tmp32 = *reg_rx;
 800f924:	6833      	ldr	r3, [r6, #0]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800f926:	a903      	add	r1, sp, #12
    uint32_t tmp32 = *reg_rx;
 800f928:	9303      	str	r3, [sp, #12]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800f92a:	f002 f975 	bl	8011c18 <memcpy>
 800f92e:	e7cd      	b.n	800f8cc <tu_fifo_write_n_const_addr_full_words+0x170>
  while(full_words--)
 800f930:	4650      	mov	r0, sl
 800f932:	e7f4      	b.n	800f91e <tu_fifo_write_n_const_addr_full_words+0x1c2>
 800f934:	4670      	mov	r0, lr
 800f936:	e758      	b.n	800f7ea <tu_fifo_write_n_const_addr_full_words+0x8e>

0800f938 <tu_fifo_clear>:
    @param[in]  f
                Pointer to the FIFO buffer to manipulate
 */
/******************************************************************************/
bool tu_fifo_clear(tu_fifo_t *f)
{
 800f938:	4603      	mov	r3, r0
  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800f93a:	2200      	movs	r2, #0
  f->wr_idx = 0;

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);
  return true;
}
 800f93c:	2001      	movs	r0, #1
  f->rd_idx = 0;
 800f93e:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 800f940:	811a      	strh	r2, [r3, #8]
}
 800f942:	4770      	bx	lr

0800f944 <tu_fifo_set_overwritable>:
    @param[in]  overwritable
                Overwritable mode the fifo is set to
 */
/******************************************************************************/
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable)
{
 800f944:	4603      	mov	r3, r0

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);

  return true;
}
 800f946:	2001      	movs	r0, #1
  f->overwritable = overwritable;
 800f948:	79da      	ldrb	r2, [r3, #7]
 800f94a:	f361 12c7 	bfi	r2, r1, #7, #1
 800f94e:	71da      	strb	r2, [r3, #7]
}
 800f950:	4770      	bx	lr
 800f952:	bf00      	nop

0800f954 <configuration_reset>:

  return true;
}

static void configuration_reset(uint8_t rhport)
{
 800f954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f958:	4b29      	ldr	r3, [pc, #164]	; (800fa00 <configuration_reset+0xac>)
 800f95a:	4607      	mov	r7, r0
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800f95c:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800fa10 <configuration_reset+0xbc>
 800f960:	f898 2000 	ldrb.w	r2, [r8]
 800f964:	2b00      	cmp	r3, #0
 800f966:	d03a      	beq.n	800f9de <configuration_reset+0x8a>
 800f968:	2400      	movs	r4, #0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800f96a:	4d26      	ldr	r5, [pc, #152]	; (800fa04 <configuration_reset+0xb0>)
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800f96c:	4e26      	ldr	r6, [pc, #152]	; (800fa08 <configuration_reset+0xb4>)
    drvid -= _app_driver_count;
 800f96e:	1aa3      	subs	r3, r4, r2
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800f970:	42a2      	cmp	r2, r4
    drvid -= _app_driver_count;
 800f972:	b2db      	uxtb	r3, r3
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800f974:	d83d      	bhi.n	800f9f2 <configuration_reset+0x9e>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800f976:	2b01      	cmp	r3, #1
 800f978:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f97c:	d908      	bls.n	800f990 <configuration_reset+0x3c>
  {
    usbd_class_driver_t const * driver = get_driver(i);
    TU_ASSERT(driver, );
 800f97e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800f982:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800f986:	07db      	lsls	r3, r3, #31
 800f988:	d500      	bpl.n	800f98c <configuration_reset+0x38>
 800f98a:	be00      	bkpt	0x0000
  }

  tu_varclr(&_usbd_dev);
  memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
  memset(_usbd_dev.ep2drv , DRVID_INVALID, sizeof(_usbd_dev.ep2drv )); // invalid mapping
}
 800f98c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800f990:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    driver->reset(rhport);
 800f994:	685b      	ldr	r3, [r3, #4]
 800f996:	4638      	mov	r0, r7
 800f998:	4798      	blx	r3
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800f99a:	3401      	adds	r4, #1
 800f99c:	f898 2000 	ldrb.w	r2, [r8]
 800f9a0:	b2e4      	uxtb	r4, r4
 800f9a2:	1c53      	adds	r3, r2, #1
 800f9a4:	42a3      	cmp	r3, r4
 800f9a6:	dae2      	bge.n	800f96e <configuration_reset+0x1a>
  tu_varclr(&_usbd_dev);
 800f9a8:	4b18      	ldr	r3, [pc, #96]	; (800fa0c <configuration_reset+0xb8>)
 800f9aa:	2237      	movs	r2, #55	; 0x37
 800f9ac:	2100      	movs	r1, #0
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	f002 f940 	bl	8011c34 <memset>
  memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800f9b4:	f04f 32ff 	mov.w	r2, #4294967295
 800f9b8:	f8c0 2003 	str.w	r2, [r0, #3]
 800f9bc:	f8c0 2007 	str.w	r2, [r0, #7]
 800f9c0:	f8c0 200b 	str.w	r2, [r0, #11]
 800f9c4:	f8c0 200f 	str.w	r2, [r0, #15]
  memset(_usbd_dev.ep2drv , DRVID_INVALID, sizeof(_usbd_dev.ep2drv )); // invalid mapping
 800f9c8:	f8c0 2013 	str.w	r2, [r0, #19]
 800f9cc:	f8c0 2017 	str.w	r2, [r0, #23]
 800f9d0:	f8c0 201b 	str.w	r2, [r0, #27]
 800f9d4:	f8c0 201f 	str.w	r2, [r0, #31]
 800f9d8:	f8a0 2023 	strh.w	r2, [r0, #35]	; 0x23
 800f9dc:	e7d6      	b.n	800f98c <configuration_reset+0x38>
    driver->reset(rhport);
 800f9de:	f7ff fa83 	bl	800eee8 <cdcd_reset>
 800f9e2:	4638      	mov	r0, r7
 800f9e4:	f7fe fdfa 	bl	800e5dc <audiod_reset>
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800f9e8:	f898 3000 	ldrb.w	r3, [r8]
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d1c6      	bne.n	800f97e <configuration_reset+0x2a>
 800f9f0:	e7da      	b.n	800f9a8 <configuration_reset+0x54>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800f9f2:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800f9f6:	6832      	ldr	r2, [r6, #0]
    TU_ASSERT(driver, );
 800f9f8:	eb12 03c3 	adds.w	r3, r2, r3, lsl #3
 800f9fc:	d1ca      	bne.n	800f994 <configuration_reset+0x40>
 800f9fe:	e7be      	b.n	800f97e <configuration_reset+0x2a>
 800fa00:	00000000 	.word	0x00000000
 800fa04:	0801d184 	.word	0x0801d184
 800fa08:	2400d2c4 	.word	0x2400d2c4
 800fa0c:	2400d2cc 	.word	0x2400d2cc
 800fa10:	2400d2c8 	.word	0x2400d2c8

0800fa14 <usbd_int_set>:

void usbd_int_set(bool enabled)
{
  if (enabled)
  {
    dcd_int_enable(_usbd_rhport);
 800fa14:	4b03      	ldr	r3, [pc, #12]	; (800fa24 <usbd_int_set+0x10>)
  if (enabled)
 800fa16:	b110      	cbz	r0, 800fa1e <usbd_int_set+0xa>
    dcd_int_enable(_usbd_rhport);
 800fa18:	7818      	ldrb	r0, [r3, #0]
 800fa1a:	f001 b807 	b.w	8010a2c <dcd_int_enable>
  }else
  {
    dcd_int_disable(_usbd_rhport);
 800fa1e:	7818      	ldrb	r0, [r3, #0]
 800fa20:	f001 b80a 	b.w	8010a38 <dcd_int_disable>
 800fa24:	24000350 	.word	0x24000350

0800fa28 <tud_mounted>:
  return _usbd_dev.cfg_num ? true : false;
 800fa28:	4b02      	ldr	r3, [pc, #8]	; (800fa34 <tud_mounted+0xc>)
 800fa2a:	7858      	ldrb	r0, [r3, #1]
}
 800fa2c:	3800      	subs	r0, #0
 800fa2e:	bf18      	it	ne
 800fa30:	2001      	movne	r0, #1
 800fa32:	4770      	bx	lr
 800fa34:	2400d2cc 	.word	0x2400d2cc

0800fa38 <tud_suspended>:
  return _usbd_dev.suspended;
 800fa38:	4b02      	ldr	r3, [pc, #8]	; (800fa44 <tud_suspended+0xc>)
 800fa3a:	7818      	ldrb	r0, [r3, #0]
}
 800fa3c:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800fa40:	4770      	bx	lr
 800fa42:	bf00      	nop
 800fa44:	2400d2cc 	.word	0x2400d2cc

0800fa48 <tud_init>:
{
 800fa48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return _usbd_rhport != RHPORT_INVALID;
 800fa4c:	4f2e      	ldr	r7, [pc, #184]	; (800fb08 <tud_init+0xc0>)
  if ( tud_inited() ) return true;
 800fa4e:	783b      	ldrb	r3, [r7, #0]
 800fa50:	2bff      	cmp	r3, #255	; 0xff
 800fa52:	d002      	beq.n	800fa5a <tud_init+0x12>
 800fa54:	2001      	movs	r0, #1
}
 800fa56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  qhdl->interrupt_set(true);
}

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef)
{
  tu_fifo_clear(&qdef->ff);
 800fa5a:	4e2c      	ldr	r6, [pc, #176]	; (800fb0c <tud_init+0xc4>)
  tu_varclr(&_usbd_dev);
 800fa5c:	2237      	movs	r2, #55	; 0x37
 800fa5e:	2100      	movs	r1, #0
 800fa60:	4604      	mov	r4, r0
 800fa62:	482b      	ldr	r0, [pc, #172]	; (800fb10 <tud_init+0xc8>)
 800fa64:	f002 f8e6 	bl	8011c34 <memset>
 800fa68:	1d30      	adds	r0, r6, #4
 800fa6a:	f7ff ff65 	bl	800f938 <tu_fifo_clear>
  if ( usbd_app_driver_get_cb )
 800fa6e:	4d29      	ldr	r5, [pc, #164]	; (800fb14 <tud_init+0xcc>)
  _usbd_q = osal_queue_create(&_usbd_qdef);
 800fa70:	4b29      	ldr	r3, [pc, #164]	; (800fb18 <tud_init+0xd0>)
 800fa72:	601e      	str	r6, [r3, #0]
  if ( usbd_app_driver_get_cb )
 800fa74:	b125      	cbz	r5, 800fa80 <tud_init+0x38>
    _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 800fa76:	4829      	ldr	r0, [pc, #164]	; (800fb1c <tud_init+0xd4>)
 800fa78:	f3af 8000 	nop.w
 800fa7c:	4b28      	ldr	r3, [pc, #160]	; (800fb20 <tud_init+0xd8>)
 800fa7e:	6018      	str	r0, [r3, #0]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800fa80:	f8df 9098 	ldr.w	r9, [pc, #152]	; 800fb1c <tud_init+0xd4>
 800fa84:	f899 2000 	ldrb.w	r2, [r9]
 800fa88:	b36d      	cbz	r5, 800fae6 <tud_init+0x9e>
 800fa8a:	f04f 0800 	mov.w	r8, #0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fa8e:	4d25      	ldr	r5, [pc, #148]	; (800fb24 <tud_init+0xdc>)
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fa90:	4e23      	ldr	r6, [pc, #140]	; (800fb20 <tud_init+0xd8>)
    drvid -= _app_driver_count;
 800fa92:	eba8 0302 	sub.w	r3, r8, r2
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fa96:	4542      	cmp	r2, r8
    drvid -= _app_driver_count;
 800fa98:	b2db      	uxtb	r3, r3
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fa9a:	d82d      	bhi.n	800faf8 <tud_init+0xb0>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fa9c:	2b01      	cmp	r3, #1
 800fa9e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800faa2:	d90a      	bls.n	800faba <tud_init+0x72>
    TU_ASSERT(driver);
 800faa4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800faa8:	f8d3 0df0 	ldr.w	r0, [r3, #3568]	; 0xdf0
 800faac:	f010 0001 	ands.w	r0, r0, #1
 800fab0:	d0d1      	beq.n	800fa56 <tud_init+0xe>
 800fab2:	be00      	bkpt	0x0000
 800fab4:	2000      	movs	r0, #0
}
 800fab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800faba:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    driver->init();
 800fabe:	681b      	ldr	r3, [r3, #0]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800fac0:	f108 0801 	add.w	r8, r8, #1
    driver->init();
 800fac4:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800fac6:	f899 2000 	ldrb.w	r2, [r9]
 800faca:	fa5f f888 	uxtb.w	r8, r8
 800face:	1c53      	adds	r3, r2, #1
 800fad0:	4543      	cmp	r3, r8
 800fad2:	dade      	bge.n	800fa92 <tud_init+0x4a>
  dcd_init(rhport);
 800fad4:	4620      	mov	r0, r4
  _usbd_rhport = rhport;
 800fad6:	703c      	strb	r4, [r7, #0]
  dcd_init(rhport);
 800fad8:	f001 f802 	bl	8010ae0 <dcd_init>
  dcd_int_enable(rhport);
 800fadc:	4620      	mov	r0, r4
 800fade:	f000 ffa5 	bl	8010a2c <dcd_int_enable>
  return true;
 800fae2:	2001      	movs	r0, #1
 800fae4:	e7b7      	b.n	800fa56 <tud_init+0xe>
    driver->init();
 800fae6:	f7ff f9d7 	bl	800ee98 <cdcd_init>
 800faea:	f7fe fd49 	bl	800e580 <audiod_init>
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800faee:	f899 3000 	ldrb.w	r3, [r9]
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d1d6      	bne.n	800faa4 <tud_init+0x5c>
 800faf6:	e7ed      	b.n	800fad4 <tud_init+0x8c>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800faf8:	eb08 0348 	add.w	r3, r8, r8, lsl #1
 800fafc:	6832      	ldr	r2, [r6, #0]
    TU_ASSERT(driver);
 800fafe:	eb12 03c3 	adds.w	r3, r2, r3, lsl #3
 800fb02:	d1dc      	bne.n	800fabe <tud_init+0x76>
 800fb04:	e7ce      	b.n	800faa4 <tud_init+0x5c>
 800fb06:	bf00      	nop
 800fb08:	24000350 	.word	0x24000350
 800fb0c:	24000340 	.word	0x24000340
 800fb10:	2400d2cc 	.word	0x2400d2cc
 800fb14:	00000000 	.word	0x00000000
 800fb18:	2400d304 	.word	0x2400d304
 800fb1c:	2400d2c8 	.word	0x2400d2c8
 800fb20:	2400d2c4 	.word	0x2400d2c4
 800fb24:	0801d184 	.word	0x0801d184

0800fb28 <tud_task_ext>:
{
 800fb28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  return _usbd_rhport != RHPORT_INVALID;
 800fb2c:	f8df 9310 	ldr.w	r9, [pc, #784]	; 800fe40 <tud_task_ext+0x318>
{
 800fb30:	b08b      	sub	sp, #44	; 0x2c
  if ( !tud_inited() ) return;
 800fb32:	f899 3000 	ldrb.w	r3, [r9]
 800fb36:	2bff      	cmp	r3, #255	; 0xff
 800fb38:	d052      	beq.n	800fbe0 <tud_task_ext+0xb8>
 800fb3a:	4db9      	ldr	r5, [pc, #740]	; (800fe20 <tud_task_ext+0x2f8>)
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fb3c:	f8df a304 	ldr.w	sl, [pc, #772]	; 800fe44 <tud_task_ext+0x31c>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fb40:	f8df b304 	ldr.w	fp, [pc, #772]	; 800fe48 <tud_task_ext+0x320>
    if ( !osal_queue_receive(_usbd_q, &event, timeout_ms) ) return;
 800fb44:	682e      	ldr	r6, [r5, #0]
  qhdl->interrupt_set(false);
 800fb46:	2000      	movs	r0, #0
 800fb48:	4634      	mov	r4, r6
 800fb4a:	f854 3b04 	ldr.w	r3, [r4], #4
 800fb4e:	4798      	blx	r3
TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec)
{
  (void) msec; // not used, always behave as msec = 0

  _osal_q_lock(qhdl);
  bool success = tu_fifo_read(&qhdl->ff, data);
 800fb50:	a907      	add	r1, sp, #28
 800fb52:	4620      	mov	r0, r4
 800fb54:	f7ff fbbe 	bl	800f2d4 <tu_fifo_read>
 800fb58:	4604      	mov	r4, r0
  qhdl->interrupt_set(true);
 800fb5a:	6833      	ldr	r3, [r6, #0]
 800fb5c:	2001      	movs	r0, #1
 800fb5e:	4798      	blx	r3
 800fb60:	2c00      	cmp	r4, #0
 800fb62:	d03d      	beq.n	800fbe0 <tud_task_ext+0xb8>
    switch ( event.event_id )
 800fb64:	f89d 301d 	ldrb.w	r3, [sp, #29]
 800fb68:	3b01      	subs	r3, #1
 800fb6a:	2b07      	cmp	r3, #7
 800fb6c:	f200 80c4 	bhi.w	800fcf8 <tud_task_ext+0x1d0>
 800fb70:	e8df f003 	tbb	[pc, r3]
 800fb74:	94c2aab7 	.word	0x94c2aab7
 800fb78:	040a3981 	.word	0x040a3981
        if ( event.func_call.func ) event.func_call.func(event.func_call.param);
 800fb7c:	9b08      	ldr	r3, [sp, #32]
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d0e0      	beq.n	800fb44 <tud_task_ext+0x1c>
 800fb82:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fb84:	4798      	blx	r3
 800fb86:	e7dd      	b.n	800fb44 <tud_task_ext+0x1c>
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 800fb88:	f89d 1020 	ldrb.w	r1, [sp, #32]
        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800fb8c:	4ba5      	ldr	r3, [pc, #660]	; (800fe24 <tud_task_ext+0x2fc>)
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800fb8e:	f001 007f 	and.w	r0, r1, #127	; 0x7f
 800fb92:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800fb96:	eb03 13d1 	add.w	r3, r3, r1, lsr #7
 800fb9a:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800fb9e:	f36f 0200 	bfc	r2, #0, #1
 800fba2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800fba6:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800fbaa:	f36f 0282 	bfc	r2, #2, #1
 800fbae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
        if ( 0 == epnum )
 800fbb2:	2800      	cmp	r0, #0
 800fbb4:	f000 80bd 	beq.w	800fd32 <tud_task_ext+0x20a>
  if ( usbd_app_driver_get_cb )
 800fbb8:	4a9b      	ldr	r2, [pc, #620]	; (800fe28 <tud_task_ext+0x300>)
          usbd_class_driver_t const * driver = get_driver( _usbd_dev.ep2drv[epnum][ep_dir] );
 800fbba:	7cdb      	ldrb	r3, [r3, #19]
  if ( usbd_app_driver_get_cb )
 800fbbc:	b132      	cbz	r2, 800fbcc <tud_task_ext+0xa4>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fbbe:	4a9b      	ldr	r2, [pc, #620]	; (800fe2c <tud_task_ext+0x304>)
 800fbc0:	7812      	ldrb	r2, [r2, #0]
 800fbc2:	4293      	cmp	r3, r2
 800fbc4:	f0c0 80ad 	bcc.w	800fd22 <tud_task_ext+0x1fa>
    drvid -= _app_driver_count;
 800fbc8:	1a9b      	subs	r3, r3, r2
 800fbca:	b2db      	uxtb	r3, r3
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fbcc:	2b01      	cmp	r3, #1
 800fbce:	f240 809c 	bls.w	800fd0a <tud_task_ext+0x1e2>
          TU_ASSERT(driver, );
 800fbd2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800fbd6:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800fbda:	07da      	lsls	r2, r3, #31
 800fbdc:	d500      	bpl.n	800fbe0 <tud_task_ext+0xb8>
 800fbde:	be00      	bkpt	0x0000
}
 800fbe0:	b00b      	add	sp, #44	; 0x2c
 800fbe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        _usbd_dev.connected = 1;
 800fbe6:	4c8f      	ldr	r4, [pc, #572]	; (800fe24 <tud_task_ext+0x2fc>)
  usbd_control_set_complete_callback(NULL);
 800fbe8:	2000      	movs	r0, #0
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800fbea:	f89d 801c 	ldrb.w	r8, [sp, #28]
        _usbd_dev.connected = 1;
 800fbee:	7823      	ldrb	r3, [r4, #0]
 800fbf0:	f043 0301 	orr.w	r3, r3, #1
 800fbf4:	7023      	strb	r3, [r4, #0]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800fbf6:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 800fbfa:	f36f 0300 	bfc	r3, #0, #1
 800fbfe:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800fc02:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 800fc06:	f36f 0382 	bfc	r3, #2, #1
 800fc0a:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].busy = 0;
 800fc0e:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 800fc12:	f36f 0300 	bfc	r3, #0, #1
 800fc16:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].claimed = 0;
 800fc1a:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 800fc1e:	f36f 0382 	bfc	r3, #2, #1
 800fc22:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
  usbd_control_set_complete_callback(NULL);
 800fc26:	f000 fe53 	bl	80108d0 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800fc2a:	f89d 3020 	ldrb.w	r3, [sp, #32]
 800fc2e:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800fc32:	2a60      	cmp	r2, #96	; 0x60
 800fc34:	d00d      	beq.n	800fc52 <tud_task_ext+0x12a>
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR )
 800fc36:	2a40      	cmp	r2, #64	; 0x40
 800fc38:	f000 8087 	beq.w	800fd4a <tud_task_ext+0x222>
  switch ( p_request->bmRequestType_bit.recipient )
 800fc3c:	f003 031f 	and.w	r3, r3, #31
 800fc40:	2b01      	cmp	r3, #1
 800fc42:	f000 8103 	beq.w	800fe4c <tud_task_ext+0x324>
 800fc46:	2b02      	cmp	r3, #2
 800fc48:	f000 80b0 	beq.w	800fdac <tud_task_ext+0x284>
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	f000 808a 	beq.w	800fd66 <tud_task_ext+0x23e>
    default: TU_BREAKPOINT(); return false;
 800fc52:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800fc56:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800fc5a:	07d9      	lsls	r1, r3, #31
 800fc5c:	d500      	bpl.n	800fc60 <tud_task_ext+0x138>
 800fc5e:	be00      	bkpt	0x0000
          dcd_edpt_stall(event.rhport, 0);
 800fc60:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800fc64:	2100      	movs	r1, #0
 800fc66:	f001 faa5 	bl	80111b4 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 800fc6a:	2180      	movs	r1, #128	; 0x80
 800fc6c:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800fc70:	f001 faa0 	bl	80111b4 <dcd_edpt_stall>
 800fc74:	e766      	b.n	800fb44 <tud_task_ext+0x1c>
        if ( _usbd_dev.connected )
 800fc76:	4a6b      	ldr	r2, [pc, #428]	; (800fe24 <tud_task_ext+0x2fc>)
          if (tud_resume_cb) tud_resume_cb();
 800fc78:	f04f 0301 	mov.w	r3, #1
 800fc7c:	496c      	ldr	r1, [pc, #432]	; (800fe30 <tud_task_ext+0x308>)
        if ( _usbd_dev.connected )
 800fc7e:	7812      	ldrb	r2, [r2, #0]
 800fc80:	f002 0201 	and.w	r2, r2, #1
          if (tud_resume_cb) tud_resume_cb();
 800fc84:	2900      	cmp	r1, #0
 800fc86:	d05e      	beq.n	800fd46 <tud_task_ext+0x21e>
 800fc88:	b2db      	uxtb	r3, r3
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	f43f af5a 	beq.w	800fb44 <tud_task_ext+0x1c>
 800fc90:	2a00      	cmp	r2, #0
 800fc92:	f43f af57 	beq.w	800fb44 <tud_task_ext+0x1c>
 800fc96:	f7f4 fbd1 	bl	800443c <tud_resume_cb>
 800fc9a:	e753      	b.n	800fb44 <tud_task_ext+0x1c>
        if ( _usbd_dev.connected )
 800fc9c:	4c61      	ldr	r4, [pc, #388]	; (800fe24 <tud_task_ext+0x2fc>)
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800fc9e:	f04f 0301 	mov.w	r3, #1
 800fca2:	4964      	ldr	r1, [pc, #400]	; (800fe34 <tud_task_ext+0x30c>)
        if ( _usbd_dev.connected )
 800fca4:	7822      	ldrb	r2, [r4, #0]
 800fca6:	f002 0201 	and.w	r2, r2, #1
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800fcaa:	2900      	cmp	r1, #0
 800fcac:	d049      	beq.n	800fd42 <tud_task_ext+0x21a>
 800fcae:	b2db      	uxtb	r3, r3
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	f43f af47 	beq.w	800fb44 <tud_task_ext+0x1c>
 800fcb6:	2a00      	cmp	r2, #0
 800fcb8:	f43f af44 	beq.w	800fb44 <tud_task_ext+0x1c>
 800fcbc:	7820      	ldrb	r0, [r4, #0]
 800fcbe:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 800fcc2:	f7f4 fbb9 	bl	8004438 <tud_suspend_cb>
 800fcc6:	e73d      	b.n	800fb44 <tud_task_ext+0x1c>
  configuration_reset(rhport);
 800fcc8:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800fccc:	f7ff fe42 	bl	800f954 <configuration_reset>
  usbd_control_reset();
 800fcd0:	f000 fdf4 	bl	80108bc <usbd_control_reset>
        if (tud_umount_cb) tud_umount_cb();
 800fcd4:	4b58      	ldr	r3, [pc, #352]	; (800fe38 <tud_task_ext+0x310>)
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	f43f af34 	beq.w	800fb44 <tud_task_ext+0x1c>
 800fcdc:	f7f4 fbaa 	bl	8004434 <tud_umount_cb>
 800fce0:	e730      	b.n	800fb44 <tud_task_ext+0x1c>
  configuration_reset(rhport);
 800fce2:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800fce6:	f7ff fe35 	bl	800f954 <configuration_reset>
  usbd_control_reset();
 800fcea:	f000 fde7 	bl	80108bc <usbd_control_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 800fcee:	4b4d      	ldr	r3, [pc, #308]	; (800fe24 <tud_task_ext+0x2fc>)
 800fcf0:	f89d 2020 	ldrb.w	r2, [sp, #32]
 800fcf4:	709a      	strb	r2, [r3, #2]
      break;
 800fcf6:	e725      	b.n	800fb44 <tud_task_ext+0x1c>
        TU_BREAKPOINT();
 800fcf8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800fcfc:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800fd00:	07db      	lsls	r3, r3, #31
 800fd02:	f57f af1f 	bpl.w	800fb44 <tud_task_ext+0x1c>
 800fd06:	be00      	bkpt	0x0000
  {
 800fd08:	e71c      	b.n	800fb44 <tud_task_ext+0x1c>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fd0a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fd0e:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800fd12:	691c      	ldr	r4, [r3, #16]
 800fd14:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
 800fd18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd1a:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800fd1e:	47a0      	blx	r4
 800fd20:	e710      	b.n	800fb44 <tud_task_ext+0x1c>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fd22:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fd26:	f8db 2000 	ldr.w	r2, [fp]
          TU_ASSERT(driver, );
 800fd2a:	eb12 03c3 	adds.w	r3, r2, r3, lsl #3
 800fd2e:	d1f0      	bne.n	800fd12 <tud_task_ext+0x1ea>
 800fd30:	e74f      	b.n	800fbd2 <tud_task_ext+0xaa>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete
 800fd32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd34:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
 800fd38:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800fd3c:	f000 fdde 	bl	80108fc <usbd_control_xfer_cb>
 800fd40:	e700      	b.n	800fb44 <tud_task_ext+0x1c>
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800fd42:	460b      	mov	r3, r1
 800fd44:	e7b3      	b.n	800fcae <tud_task_ext+0x186>
          if (tud_resume_cb) tud_resume_cb();
 800fd46:	460b      	mov	r3, r1
 800fd48:	e79e      	b.n	800fc88 <tud_task_ext+0x160>
    TU_VERIFY(tud_vendor_control_xfer_cb);
 800fd4a:	483c      	ldr	r0, [pc, #240]	; (800fe3c <tud_task_ext+0x314>)
 800fd4c:	2800      	cmp	r0, #0
 800fd4e:	d087      	beq.n	800fc60 <tud_task_ext+0x138>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800fd50:	f000 fdbe 	bl	80108d0 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800fd54:	4640      	mov	r0, r8
 800fd56:	aa08      	add	r2, sp, #32
 800fd58:	2101      	movs	r1, #1
 800fd5a:	f3af 8000 	nop.w
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800fd5e:	2800      	cmp	r0, #0
 800fd60:	f47f aef0 	bne.w	800fb44 <tud_task_ext+0x1c>
 800fd64:	e77c      	b.n	800fc60 <tud_task_ext+0x138>
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type )
 800fd66:	2a20      	cmp	r2, #32
 800fd68:	f000 80aa 	beq.w	800fec0 <tud_task_ext+0x398>
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 800fd6c:	2a00      	cmp	r2, #0
 800fd6e:	f47f af70 	bne.w	800fc52 <tud_task_ext+0x12a>
      switch ( p_request->bRequest )
 800fd72:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 800fd76:	2b09      	cmp	r3, #9
 800fd78:	f63f af6b 	bhi.w	800fc52 <tud_task_ext+0x12a>
 800fd7c:	a201      	add	r2, pc, #4	; (adr r2, 800fd84 <tud_task_ext+0x25c>)
 800fd7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd82:	bf00      	nop
 800fd84:	0800ff2d 	.word	0x0800ff2d
 800fd88:	08010017 	.word	0x08010017
 800fd8c:	0800fc53 	.word	0x0800fc53
 800fd90:	0800fffb 	.word	0x0800fffb
 800fd94:	0800fc53 	.word	0x0800fc53
 800fd98:	0800ffe1 	.word	0x0800ffe1
 800fd9c:	0800ff8f 	.word	0x0800ff8f
 800fda0:	0800fc53 	.word	0x0800fc53
 800fda4:	0800ff79 	.word	0x0800ff79
 800fda8:	0800ff4f 	.word	0x0800ff4f
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800fdac:	f89d 1024 	ldrb.w	r1, [sp, #36]	; 0x24
 800fdb0:	f001 037f 	and.w	r3, r1, #127	; 0x7f
      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 800fdb4:	2b08      	cmp	r3, #8
 800fdb6:	f63f af4c 	bhi.w	800fc52 <tud_task_ext+0x12a>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800fdba:	eb04 0043 	add.w	r0, r4, r3, lsl #1
  if ( usbd_app_driver_get_cb )
 800fdbe:	4e1a      	ldr	r6, [pc, #104]	; (800fe28 <tud_task_ext+0x300>)
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800fdc0:	005b      	lsls	r3, r3, #1
 800fdc2:	eb00 10d1 	add.w	r0, r0, r1, lsr #7
 800fdc6:	ea4f 1cd1 	mov.w	ip, r1, lsr #7
 800fdca:	7cc0      	ldrb	r0, [r0, #19]
  if ( usbd_app_driver_get_cb )
 800fdcc:	b136      	cbz	r6, 800fddc <tud_task_ext+0x2b4>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fdce:	4e17      	ldr	r6, [pc, #92]	; (800fe2c <tud_task_ext+0x304>)
 800fdd0:	7836      	ldrb	r6, [r6, #0]
 800fdd2:	42b0      	cmp	r0, r6
 800fdd4:	f0c0 8174 	bcc.w	80100c0 <tud_task_ext+0x598>
    drvid -= _app_driver_count;
 800fdd8:	1b80      	subs	r0, r0, r6
 800fdda:	b2c0      	uxtb	r0, r0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fddc:	2801      	cmp	r0, #1
 800fdde:	f240 8092 	bls.w	800ff06 <tud_task_ext+0x3de>
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 800fde2:	2a00      	cmp	r2, #0
 800fde4:	f47f af3c 	bne.w	800fc60 <tud_task_ext+0x138>
  return NULL;
 800fde8:	4616      	mov	r6, r2
        switch ( p_request->bRequest )
 800fdea:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
 800fdee:	f002 00fd 	and.w	r0, r2, #253	; 0xfd
 800fdf2:	2801      	cmp	r0, #1
 800fdf4:	f000 817a 	beq.w	80100ec <tud_task_ext+0x5c4>
 800fdf8:	2a00      	cmp	r2, #0
 800fdfa:	f47f af2a 	bne.w	800fc52 <tud_task_ext+0x12a>
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800fdfe:	4423      	add	r3, r4
            tud_control_xfer(rhport, p_request, &status, 2);
 800fe00:	4640      	mov	r0, r8
 800fe02:	f10d 021a 	add.w	r2, sp, #26
 800fe06:	a908      	add	r1, sp, #32
  return _usbd_dev.ep_status[epnum][dir].stalled;
 800fe08:	449c      	add	ip, r3
 800fe0a:	f89c 3025 	ldrb.w	r3, [ip, #37]	; 0x25
 800fe0e:	f3c3 0340 	ubfx	r3, r3, #1, #1
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001 : 0x0000;
 800fe12:	f8ad 301a 	strh.w	r3, [sp, #26]
            tud_control_xfer(rhport, p_request, &status, 2);
 800fe16:	2302      	movs	r3, #2
 800fe18:	f000 fcf2 	bl	8010800 <tud_control_xfer>
          break;
 800fe1c:	e692      	b.n	800fb44 <tud_task_ext+0x1c>
 800fe1e:	bf00      	nop
 800fe20:	2400d304 	.word	0x2400d304
 800fe24:	2400d2cc 	.word	0x2400d2cc
 800fe28:	00000000 	.word	0x00000000
 800fe2c:	2400d2c8 	.word	0x2400d2c8
 800fe30:	0800443d 	.word	0x0800443d
 800fe34:	08004439 	.word	0x08004439
 800fe38:	08004435 	.word	0x08004435
 800fe3c:	00000000 	.word	0x00000000
 800fe40:	24000350 	.word	0x24000350
 800fe44:	0801d184 	.word	0x0801d184
 800fe48:	2400d2c4 	.word	0x2400d2c4
 800fe4c:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800fe50:	2b0f      	cmp	r3, #15
 800fe52:	f63f af05 	bhi.w	800fc60 <tud_task_ext+0x138>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800fe56:	4423      	add	r3, r4
  if ( usbd_app_driver_get_cb )
 800fe58:	4abb      	ldr	r2, [pc, #748]	; (8010148 <tud_task_ext+0x620>)
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800fe5a:	78db      	ldrb	r3, [r3, #3]
  if ( usbd_app_driver_get_cb )
 800fe5c:	b132      	cbz	r2, 800fe6c <tud_task_ext+0x344>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fe5e:	4abb      	ldr	r2, [pc, #748]	; (801014c <tud_task_ext+0x624>)
 800fe60:	7812      	ldrb	r2, [r2, #0]
 800fe62:	4293      	cmp	r3, r2
 800fe64:	f0c0 8139 	bcc.w	80100da <tud_task_ext+0x5b2>
    drvid -= _app_driver_count;
 800fe68:	1a9b      	subs	r3, r3, r2
 800fe6a:	b2db      	uxtb	r3, r3
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fe6c:	2b01      	cmp	r3, #1
 800fe6e:	f63f aef7 	bhi.w	800fc60 <tud_task_ext+0x138>
 800fe72:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fe76:	eb0a 04c3 	add.w	r4, sl, r3, lsl #3
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800fe7a:	68e0      	ldr	r0, [r4, #12]
 800fe7c:	f000 fd28 	bl	80108d0 <usbd_control_set_complete_callback>
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800fe80:	68e3      	ldr	r3, [r4, #12]
 800fe82:	aa08      	add	r2, sp, #32
 800fe84:	2101      	movs	r1, #1
 800fe86:	4640      	mov	r0, r8
 800fe88:	4798      	blx	r3
      if ( !invoke_class_control(rhport, driver, p_request) )
 800fe8a:	2800      	cmp	r0, #0
 800fe8c:	f47f ae5a 	bne.w	800fb44 <tud_task_ext+0x1c>
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 800fe90:	f89d 3020 	ldrb.w	r3, [sp, #32]
 800fe94:	f013 0460 	ands.w	r4, r3, #96	; 0x60
 800fe98:	f47f aee2 	bne.w	800fc60 <tud_task_ext+0x138>
        switch(p_request->bRequest)
 800fe9c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 800fea0:	3b0a      	subs	r3, #10
 800fea2:	2b01      	cmp	r3, #1
 800fea4:	f63f aedc 	bhi.w	800fc60 <tud_task_ext+0x138>
            usbd_control_set_complete_callback(NULL);
 800fea8:	f000 fd12 	bl	80108d0 <usbd_control_set_complete_callback>
            if (TUSB_REQ_GET_INTERFACE == p_request->bRequest)
 800feac:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 800feb0:	2b0a      	cmp	r3, #10
 800feb2:	f000 8173 	beq.w	801019c <tud_task_ext+0x674>
              if ( !_usbd_dev.ep_status[0][TUSB_DIR_IN].busy ) tud_control_status(rhport, p_request);
 800feb6:	a908      	add	r1, sp, #32
 800feb8:	4640      	mov	r0, r8
 800feba:	f000 fc87 	bl	80107cc <tud_control_status>
 800febe:	e641      	b.n	800fb44 <tud_task_ext+0x1c>
 800fec0:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800fec4:	2b0f      	cmp	r3, #15
 800fec6:	f63f aecb 	bhi.w	800fc60 <tud_task_ext+0x138>
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800feca:	4423      	add	r3, r4
  if ( usbd_app_driver_get_cb )
 800fecc:	4a9e      	ldr	r2, [pc, #632]	; (8010148 <tud_task_ext+0x620>)
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800fece:	78db      	ldrb	r3, [r3, #3]
  if ( usbd_app_driver_get_cb )
 800fed0:	b132      	cbz	r2, 800fee0 <tud_task_ext+0x3b8>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fed2:	4a9e      	ldr	r2, [pc, #632]	; (801014c <tud_task_ext+0x624>)
 800fed4:	7812      	ldrb	r2, [r2, #0]
 800fed6:	4293      	cmp	r3, r2
 800fed8:	f0c0 8140 	bcc.w	801015c <tud_task_ext+0x634>
    drvid -= _app_driver_count;
 800fedc:	1a9b      	subs	r3, r3, r2
 800fede:	b2db      	uxtb	r3, r3
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fee0:	2b01      	cmp	r3, #1
 800fee2:	f63f aebd 	bhi.w	800fc60 <tud_task_ext+0x138>
 800fee6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800feea:	eb0a 04c3 	add.w	r4, sl, r3, lsl #3
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800feee:	68e0      	ldr	r0, [r4, #12]
 800fef0:	f000 fcee 	bl	80108d0 <usbd_control_set_complete_callback>
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800fef4:	68e3      	ldr	r3, [r4, #12]
 800fef6:	4640      	mov	r0, r8
 800fef8:	aa08      	add	r2, sp, #32
 800fefa:	2101      	movs	r1, #1
 800fefc:	4798      	blx	r3
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800fefe:	2800      	cmp	r0, #0
 800ff00:	f47f ae20 	bne.w	800fb44 <tud_task_ext+0x1c>
 800ff04:	e6ac      	b.n	800fc60 <tud_task_ext+0x138>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800ff06:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800ff0a:	eb0a 06c0 	add.w	r6, sl, r0, lsl #3
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 800ff0e:	2a00      	cmp	r2, #0
 800ff10:	f43f af6b 	beq.w	800fdea <tud_task_ext+0x2c2>
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800ff14:	68f0      	ldr	r0, [r6, #12]
 800ff16:	f000 fcdb 	bl	80108d0 <usbd_control_set_complete_callback>
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800ff1a:	68f3      	ldr	r3, [r6, #12]
 800ff1c:	4640      	mov	r0, r8
 800ff1e:	aa08      	add	r2, sp, #32
 800ff20:	2101      	movs	r1, #1
 800ff22:	4798      	blx	r3
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800ff24:	2800      	cmp	r0, #0
 800ff26:	f47f ae0d 	bne.w	800fb44 <tud_task_ext+0x1c>
 800ff2a:	e699      	b.n	800fc60 <tud_task_ext+0x138>
          tud_control_xfer(rhport, p_request, &status, 2);
 800ff2c:	2302      	movs	r3, #2
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 800ff2e:	7821      	ldrb	r1, [r4, #0]
          tud_control_xfer(rhport, p_request, &status, 2);
 800ff30:	4640      	mov	r0, r8
 800ff32:	f10d 021a 	add.w	r2, sp, #26
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 800ff36:	fa21 f403 	lsr.w	r4, r1, r3
 800ff3a:	f3c1 1140 	ubfx	r1, r1, #5, #1
 800ff3e:	401c      	ands	r4, r3
 800ff40:	4321      	orrs	r1, r4
 800ff42:	f8ad 101a 	strh.w	r1, [sp, #26]
          tud_control_xfer(rhport, p_request, &status, 2);
 800ff46:	a908      	add	r1, sp, #32
 800ff48:	f000 fc5a 	bl	8010800 <tud_control_xfer>
        break;
 800ff4c:	e5fa      	b.n	800fb44 <tud_task_ext+0x1c>
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800ff4e:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
          if (_usbd_dev.cfg_num != cfg_num)
 800ff52:	7863      	ldrb	r3, [r4, #1]
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800ff54:	9201      	str	r2, [sp, #4]
          if (_usbd_dev.cfg_num != cfg_num)
 800ff56:	429a      	cmp	r2, r3
 800ff58:	d007      	beq.n	800ff6a <tud_task_ext+0x442>
            if ( _usbd_dev.cfg_num )
 800ff5a:	7863      	ldrb	r3, [r4, #1]
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	f040 816d 	bne.w	801023c <tud_task_ext+0x714>
            if ( cfg_num ) TU_ASSERT( process_set_config(rhport, cfg_num) );
 800ff62:	9b01      	ldr	r3, [sp, #4]
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	f040 8123 	bne.w	80101b0 <tud_task_ext+0x688>
          _usbd_dev.cfg_num = cfg_num;
 800ff6a:	9b01      	ldr	r3, [sp, #4]
          tud_control_status(rhport, p_request);
 800ff6c:	4640      	mov	r0, r8
 800ff6e:	a908      	add	r1, sp, #32
          _usbd_dev.cfg_num = cfg_num;
 800ff70:	7063      	strb	r3, [r4, #1]
          tud_control_status(rhport, p_request);
 800ff72:	f000 fc2b 	bl	80107cc <tud_control_status>
        break;
 800ff76:	e5e5      	b.n	800fb44 <tud_task_ext+0x1c>
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800ff78:	7863      	ldrb	r3, [r4, #1]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800ff7a:	4640      	mov	r0, r8
 800ff7c:	f10d 021a 	add.w	r2, sp, #26
 800ff80:	a908      	add	r1, sp, #32
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800ff82:	f88d 301a 	strb.w	r3, [sp, #26]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800ff86:	2301      	movs	r3, #1
 800ff88:	f000 fc3a 	bl	8010800 <tud_control_xfer>
        break;
 800ff8c:	e5da      	b.n	800fb44 <tud_task_ext+0x1c>
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800ff8e:	f8bd 0022 	ldrh.w	r0, [sp, #34]	; 0x22
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800ff92:	0a03      	lsrs	r3, r0, #8
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800ff94:	b2c0      	uxtb	r0, r0
  switch(desc_type)
 800ff96:	1e5a      	subs	r2, r3, #1
 800ff98:	2a0e      	cmp	r2, #14
 800ff9a:	f63f ae61 	bhi.w	800fc60 <tud_task_ext+0x138>
 800ff9e:	a101      	add	r1, pc, #4	; (adr r1, 800ffa4 <tud_task_ext+0x47c>)
 800ffa0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ffa4:	0801005f 	.word	0x0801005f
 800ffa8:	08010033 	.word	0x08010033
 800ffac:	0801009d 	.word	0x0801009d
 800ffb0:	0800fc61 	.word	0x0800fc61
 800ffb4:	0800fc61 	.word	0x0800fc61
 800ffb8:	08010077 	.word	0x08010077
 800ffbc:	08010033 	.word	0x08010033
 800ffc0:	0800fc61 	.word	0x0800fc61
 800ffc4:	0800fc61 	.word	0x0800fc61
 800ffc8:	0800fc61 	.word	0x0800fc61
 800ffcc:	0800fc61 	.word	0x0800fc61
 800ffd0:	0800fc61 	.word	0x0800fc61
 800ffd4:	0800fc61 	.word	0x0800fc61
 800ffd8:	0800fc61 	.word	0x0800fc61
 800ffdc:	080100ad 	.word	0x080100ad
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800ffe0:	a808      	add	r0, sp, #32
 800ffe2:	f000 fc7b 	bl	80108dc <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 800ffe6:	4640      	mov	r0, r8
 800ffe8:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
 800ffec:	f000 fd30 	bl	8010a50 <dcd_set_address>
          _usbd_dev.addressed = 1;
 800fff0:	7823      	ldrb	r3, [r4, #0]
 800fff2:	f043 0302 	orr.w	r3, r3, #2
 800fff6:	7023      	strb	r3, [r4, #0]
        break;
 800fff8:	e5a4      	b.n	800fb44 <tud_task_ext+0x1c>
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800fffa:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
 800fffe:	2b01      	cmp	r3, #1
 8010000:	f47f ae2e 	bne.w	800fc60 <tud_task_ext+0x138>
          _usbd_dev.remote_wakeup_en = true;
 8010004:	7823      	ldrb	r3, [r4, #0]
          tud_control_status(rhport, p_request);
 8010006:	4640      	mov	r0, r8
 8010008:	a908      	add	r1, sp, #32
          _usbd_dev.remote_wakeup_en = true;
 801000a:	f043 0308 	orr.w	r3, r3, #8
 801000e:	7023      	strb	r3, [r4, #0]
          tud_control_status(rhport, p_request);
 8010010:	f000 fbdc 	bl	80107cc <tud_control_status>
        break;
 8010014:	e596      	b.n	800fb44 <tud_task_ext+0x1c>
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 8010016:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
 801001a:	2b01      	cmp	r3, #1
 801001c:	f47f ae20 	bne.w	800fc60 <tud_task_ext+0x138>
          _usbd_dev.remote_wakeup_en = false;
 8010020:	7823      	ldrb	r3, [r4, #0]
          tud_control_status(rhport, p_request);
 8010022:	4640      	mov	r0, r8
 8010024:	a908      	add	r1, sp, #32
          _usbd_dev.remote_wakeup_en = false;
 8010026:	f36f 03c3 	bfc	r3, #3, #1
 801002a:	7023      	strb	r3, [r4, #0]
          tud_control_status(rhport, p_request);
 801002c:	f000 fbce 	bl	80107cc <tud_control_status>
        break;
 8010030:	e588      	b.n	800fb44 <tud_task_ext+0x1c>
      if ( desc_type == TUSB_DESC_CONFIGURATION )
 8010032:	2b02      	cmp	r3, #2
 8010034:	f000 8121 	beq.w	801027a <tud_task_ext+0x752>
        TU_VERIFY( tud_descriptor_other_speed_configuration_cb );
 8010038:	4b45      	ldr	r3, [pc, #276]	; (8010150 <tud_task_ext+0x628>)
 801003a:	2b00      	cmp	r3, #0
 801003c:	f43f ae10 	beq.w	800fc60 <tud_task_ext+0x138>
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 8010040:	f3af 8000 	nop.w
 8010044:	4602      	mov	r2, r0
      TU_ASSERT(desc_config);
 8010046:	2a00      	cmp	r2, #0
 8010048:	f43f ae03 	beq.w	800fc52 <tud_task_ext+0x12a>
      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 801004c:	4640      	mov	r0, r8
 801004e:	8853      	ldrh	r3, [r2, #2]
 8010050:	a908      	add	r1, sp, #32
 8010052:	f000 fbd5 	bl	8010800 <tud_control_xfer>
        if ( !process_control_request(event.rhport, &event.setup_received) )
 8010056:	2800      	cmp	r0, #0
 8010058:	f47f ad74 	bne.w	800fb44 <tud_task_ext+0x1c>
 801005c:	e600      	b.n	800fc60 <tud_task_ext+0x138>
      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 801005e:	f7f6 fddf 	bl	8006c20 <tud_descriptor_device_cb>
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 8010062:	2312      	movs	r3, #18
      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8010064:	4602      	mov	r2, r0
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 8010066:	a908      	add	r1, sp, #32
 8010068:	4640      	mov	r0, r8
 801006a:	f000 fbc9 	bl	8010800 <tud_control_xfer>
        if ( !process_control_request(event.rhport, &event.setup_received) )
 801006e:	2800      	cmp	r0, #0
 8010070:	f47f ad68 	bne.w	800fb44 <tud_task_ext+0x1c>
 8010074:	e5f4      	b.n	800fc60 <tud_task_ext+0x138>
      TU_VERIFY( tud_descriptor_device_qualifier_cb );
 8010076:	4b37      	ldr	r3, [pc, #220]	; (8010154 <tud_task_ext+0x62c>)
 8010078:	2b00      	cmp	r3, #0
 801007a:	f43f adf1 	beq.w	800fc60 <tud_task_ext+0x138>
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 801007e:	f3af 8000 	nop.w
      TU_VERIFY(desc_qualifier);
 8010082:	4602      	mov	r2, r0
 8010084:	2800      	cmp	r0, #0
 8010086:	f43f adeb 	beq.w	800fc60 <tud_task_ext+0x138>
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 801008a:	4640      	mov	r0, r8
 801008c:	7813      	ldrb	r3, [r2, #0]
 801008e:	a908      	add	r1, sp, #32
 8010090:	f000 fbb6 	bl	8010800 <tud_control_xfer>
        if ( !process_control_request(event.rhport, &event.setup_received) )
 8010094:	2800      	cmp	r0, #0
 8010096:	f47f ad55 	bne.w	800fb44 <tud_task_ext+0x1c>
 801009a:	e5e1      	b.n	800fc60 <tud_task_ext+0x138>
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 801009c:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 80100a0:	f7f6 fdc6 	bl	8006c30 <tud_descriptor_string_cb>
      TU_VERIFY(desc_str);
 80100a4:	4602      	mov	r2, r0
 80100a6:	2800      	cmp	r0, #0
 80100a8:	d1ef      	bne.n	801008a <tud_task_ext+0x562>
 80100aa:	e5d9      	b.n	800fc60 <tud_task_ext+0x138>
      if (!tud_descriptor_bos_cb) return false;
 80100ac:	4b2a      	ldr	r3, [pc, #168]	; (8010158 <tud_task_ext+0x630>)
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	f43f add6 	beq.w	800fc60 <tud_task_ext+0x138>
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 80100b4:	f3af 8000 	nop.w
      TU_ASSERT(desc_bos);
 80100b8:	4602      	mov	r2, r0
 80100ba:	2800      	cmp	r0, #0
 80100bc:	d1c6      	bne.n	801004c <tud_task_ext+0x524>
 80100be:	e5c8      	b.n	800fc52 <tud_task_ext+0x12a>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80100c0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80100c4:	f8db 6000 	ldr.w	r6, [fp]
 80100c8:	eb06 06c0 	add.w	r6, r6, r0, lsl #3
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 80100cc:	2a00      	cmp	r2, #0
 80100ce:	f43f ae8c 	beq.w	800fdea <tud_task_ext+0x2c2>
        TU_VERIFY(driver);
 80100d2:	2e00      	cmp	r6, #0
 80100d4:	f47f af1e 	bne.w	800ff14 <tud_task_ext+0x3ec>
 80100d8:	e5c2      	b.n	800fc60 <tud_task_ext+0x138>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80100da:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80100de:	f8db 4000 	ldr.w	r4, [fp]
      TU_VERIFY(driver);
 80100e2:	eb14 04c3 	adds.w	r4, r4, r3, lsl #3
 80100e6:	f43f adbb 	beq.w	800fc60 <tud_task_ext+0x138>
 80100ea:	e6c6      	b.n	800fe7a <tud_task_ext+0x352>
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue )
 80100ec:	f8bd 7022 	ldrh.w	r7, [sp, #34]	; 0x22
 80100f0:	b947      	cbnz	r7, 8010104 <tud_task_ext+0x5dc>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest )
 80100f2:	2a01      	cmp	r2, #1
 80100f4:	d03b      	beq.n	801016e <tud_task_ext+0x646>
  if ( !_usbd_dev.ep_status[epnum][dir].stalled )
 80100f6:	18e7      	adds	r7, r4, r3
 80100f8:	4467      	add	r7, ip
 80100fa:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80100fe:	3720      	adds	r7, #32
 8010100:	079b      	lsls	r3, r3, #30
 8010102:	d513      	bpl.n	801012c <tud_task_ext+0x604>
            if (driver)
 8010104:	2e00      	cmp	r6, #0
 8010106:	f43f ad1d 	beq.w	800fb44 <tud_task_ext+0x1c>
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 801010a:	68f0      	ldr	r0, [r6, #12]
 801010c:	f000 fbe0 	bl	80108d0 <usbd_control_set_complete_callback>
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8010110:	68f3      	ldr	r3, [r6, #12]
 8010112:	aa08      	add	r2, sp, #32
 8010114:	2101      	movs	r1, #1
 8010116:	4640      	mov	r0, r8
 8010118:	4798      	blx	r3
              usbd_control_set_complete_callback(NULL);
 801011a:	2000      	movs	r0, #0
 801011c:	f000 fbd8 	bl	80108d0 <usbd_control_set_complete_callback>
              if ( !_usbd_dev.ep_status[0][TUSB_DIR_IN].busy ) tud_control_status(rhport, p_request);
 8010120:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8010124:	07d8      	lsls	r0, r3, #31
 8010126:	f53f ad0d 	bmi.w	800fb44 <tud_task_ext+0x1c>
 801012a:	e6c4      	b.n	800feb6 <tud_task_ext+0x38e>
    dcd_edpt_stall(rhport, ep_addr);
 801012c:	f899 0000 	ldrb.w	r0, [r9]
 8010130:	f001 f840 	bl	80111b4 <dcd_edpt_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 1;
 8010134:	797b      	ldrb	r3, [r7, #5]
 8010136:	f043 0302 	orr.w	r3, r3, #2
 801013a:	717b      	strb	r3, [r7, #5]
    _usbd_dev.ep_status[epnum][dir].busy = 1;
 801013c:	797b      	ldrb	r3, [r7, #5]
 801013e:	f043 0301 	orr.w	r3, r3, #1
 8010142:	717b      	strb	r3, [r7, #5]
 8010144:	e7de      	b.n	8010104 <tud_task_ext+0x5dc>
 8010146:	bf00      	nop
 8010148:	00000000 	.word	0x00000000
 801014c:	2400d2c8 	.word	0x2400d2c8
	...
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 801015c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010160:	f8db 4000 	ldr.w	r4, [fp]
        TU_VERIFY(driver);
 8010164:	eb14 04c3 	adds.w	r4, r4, r3, lsl #3
 8010168:	f43f ad7a 	beq.w	800fc60 <tud_task_ext+0x138>
 801016c:	e6bf      	b.n	800feee <tud_task_ext+0x3c6>
  if ( _usbd_dev.ep_status[epnum][dir].stalled )
 801016e:	4423      	add	r3, r4
 8010170:	449c      	add	ip, r3
 8010172:	f89c 3025 	ldrb.w	r3, [ip, #37]	; 0x25
 8010176:	f10c 0220 	add.w	r2, ip, #32
 801017a:	0798      	lsls	r0, r3, #30
 801017c:	d5c2      	bpl.n	8010104 <tud_task_ext+0x5dc>
    dcd_edpt_clear_stall(rhport, ep_addr);
 801017e:	f899 0000 	ldrb.w	r0, [r9]
 8010182:	9200      	str	r2, [sp, #0]
 8010184:	f001 f886 	bl	8011294 <dcd_edpt_clear_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 0;
 8010188:	9a00      	ldr	r2, [sp, #0]
 801018a:	7953      	ldrb	r3, [r2, #5]
 801018c:	f367 0341 	bfi	r3, r7, #1, #1
 8010190:	7153      	strb	r3, [r2, #5]
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010192:	7953      	ldrb	r3, [r2, #5]
 8010194:	f367 0300 	bfi	r3, r7, #0, #1
 8010198:	7153      	strb	r3, [r2, #5]
 801019a:	e7b3      	b.n	8010104 <tud_task_ext+0x5dc>
              tud_control_xfer(rhport, p_request, &alternate, 1);
 801019c:	a908      	add	r1, sp, #32
 801019e:	4640      	mov	r0, r8
 80101a0:	2301      	movs	r3, #1
 80101a2:	f10d 021a 	add.w	r2, sp, #26
              uint8_t alternate = 0;
 80101a6:	f88d 401a 	strb.w	r4, [sp, #26]
              tud_control_xfer(rhport, p_request, &alternate, 1);
 80101aa:	f000 fb29 	bl	8010800 <tud_control_xfer>
 80101ae:	e4c9      	b.n	800fb44 <tud_task_ext+0x1c>
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 80101b0:	1e58      	subs	r0, r3, #1
 80101b2:	b2c0      	uxtb	r0, r0
 80101b4:	f7f6 fd38 	bl	8006c28 <tud_descriptor_configuration_cb>
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 80101b8:	2800      	cmp	r0, #0
 80101ba:	d036      	beq.n	801022a <tud_task_ext+0x702>
 80101bc:	7843      	ldrb	r3, [r0, #1]
 80101be:	2b02      	cmp	r3, #2
 80101c0:	d133      	bne.n	801022a <tud_task_ext+0x702>
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 80101c2:	7823      	ldrb	r3, [r4, #0]
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 80101c4:	f100 0709 	add.w	r7, r0, #9
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 80101c8:	79c2      	ldrb	r2, [r0, #7]
 80101ca:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 80101ce:	f3c2 1340 	ubfx	r3, r2, #5, #1
 80101d2:	f3c2 1280 	ubfx	r2, r2, #6, #1
 80101d6:	011b      	lsls	r3, r3, #4
 80101d8:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 80101dc:	430b      	orrs	r3, r1
 80101de:	7023      	strb	r3, [r4, #0]
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 80101e0:	8843      	ldrh	r3, [r0, #2]
 80101e2:	f8cd 8008 	str.w	r8, [sp, #8]
 80101e6:	18c3      	adds	r3, r0, r3
 80101e8:	9404      	str	r4, [sp, #16]
 80101ea:	9303      	str	r3, [sp, #12]
  while( p_desc < desc_end )
 80101ec:	9b03      	ldr	r3, [sp, #12]
 80101ee:	42bb      	cmp	r3, r7
 80101f0:	d97c      	bls.n	80102ec <tud_task_ext+0x7c4>
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 80101f2:	787b      	ldrb	r3, [r7, #1]
 80101f4:	2b0b      	cmp	r3, #11
 80101f6:	d074      	beq.n	80102e2 <tud_task_ext+0x7ba>
    uint8_t assoc_itf_count = 1;
 80101f8:	2301      	movs	r3, #1
 80101fa:	9300      	str	r3, [sp, #0]
    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 80101fc:	787b      	ldrb	r3, [r7, #1]
 80101fe:	2b04      	cmp	r3, #4
 8010200:	d113      	bne.n	801022a <tud_task_ext+0x702>
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 8010202:	9b03      	ldr	r3, [sp, #12]
 8010204:	494f      	ldr	r1, [pc, #316]	; (8010344 <tud_task_ext+0x81c>)
 8010206:	1bda      	subs	r2, r3, r7
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8010208:	4b4f      	ldr	r3, [pc, #316]	; (8010348 <tud_task_ext+0x820>)
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 801020a:	b292      	uxth	r2, r2
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 801020c:	781b      	ldrb	r3, [r3, #0]
 801020e:	2900      	cmp	r1, #0
 8010210:	d076      	beq.n	8010300 <tud_task_ext+0x7d8>
 8010212:	2600      	movs	r6, #0
 8010214:	4639      	mov	r1, r7
 8010216:	4617      	mov	r7, r2
 8010218:	46b0      	mov	r8, r6
    drvid -= _app_driver_count;
 801021a:	1af4      	subs	r4, r6, r3
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 801021c:	429e      	cmp	r6, r3
    drvid -= _app_driver_count;
 801021e:	b2e4      	uxtb	r4, r4
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8010220:	d357      	bcc.n	80102d2 <tud_task_ext+0x7aa>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 8010222:	2c01      	cmp	r4, #1
 8010224:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8010228:	d911      	bls.n	801024e <tud_task_ext+0x726>
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 801022a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801022e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010232:	07dc      	lsls	r4, r3, #31
 8010234:	f57f ad0d 	bpl.w	800fc52 <tud_task_ext+0x12a>
 8010238:	be00      	bkpt	0x0000
 801023a:	e50a      	b.n	800fc52 <tud_task_ext+0x12a>
              dcd_edpt_close_all(rhport);
 801023c:	4640      	mov	r0, r8
 801023e:	f000 fd45 	bl	8010ccc <dcd_edpt_close_all>
              uint8_t const speed = _usbd_dev.speed;
 8010242:	78a6      	ldrb	r6, [r4, #2]
              configuration_reset(rhport);
 8010244:	4640      	mov	r0, r8
 8010246:	f7ff fb85 	bl	800f954 <configuration_reset>
              _usbd_dev.speed = speed; // restore speed
 801024a:	70a6      	strb	r6, [r4, #2]
 801024c:	e689      	b.n	800ff62 <tud_task_ext+0x43a>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 801024e:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 8010252:	68a3      	ldr	r3, [r4, #8]
 8010254:	463a      	mov	r2, r7
 8010256:	9802      	ldr	r0, [sp, #8]
 8010258:	9105      	str	r1, [sp, #20]
 801025a:	4798      	blx	r3
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 801025c:	2808      	cmp	r0, #8
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 801025e:	f106 0301 	add.w	r3, r6, #1
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8010262:	9905      	ldr	r1, [sp, #20]
 8010264:	d901      	bls.n	801026a <tud_task_ext+0x742>
 8010266:	4287      	cmp	r7, r0
 8010268:	d20b      	bcs.n	8010282 <tud_task_ext+0x75a>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 801026a:	b2de      	uxtb	r6, r3
 801026c:	4b36      	ldr	r3, [pc, #216]	; (8010348 <tud_task_ext+0x820>)
 801026e:	781b      	ldrb	r3, [r3, #0]
 8010270:	46b0      	mov	r8, r6
 8010272:	1c5a      	adds	r2, r3, #1
 8010274:	42b2      	cmp	r2, r6
 8010276:	dad0      	bge.n	801021a <tud_task_ext+0x6f2>
 8010278:	e7d7      	b.n	801022a <tud_task_ext+0x702>
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 801027a:	f7f6 fcd5 	bl	8006c28 <tud_descriptor_configuration_cb>
 801027e:	4602      	mov	r2, r0
 8010280:	e6e1      	b.n	8010046 <tud_task_ext+0x51e>
 8010282:	460f      	mov	r7, r1
        if ( assoc_itf_count == 1)
 8010284:	9b00      	ldr	r3, [sp, #0]
 8010286:	2b01      	cmp	r3, #1
 8010288:	d106      	bne.n	8010298 <tud_task_ext+0x770>
          if ( driver->open == cdcd_open ) assoc_itf_count = 2;
 801028a:	9900      	ldr	r1, [sp, #0]
 801028c:	68a2      	ldr	r2, [r4, #8]
 801028e:	4b2f      	ldr	r3, [pc, #188]	; (801034c <tud_task_ext+0x824>)
 8010290:	429a      	cmp	r2, r3
 8010292:	bf08      	it	eq
 8010294:	2102      	moveq	r1, #2
 8010296:	9100      	str	r1, [sp, #0]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8010298:	2200      	movs	r2, #0
 801029a:	e008      	b.n	80102ae <tud_task_ext+0x786>
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 801029c:	78b9      	ldrb	r1, [r7, #2]
 801029e:	440b      	add	r3, r1
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 80102a0:	9904      	ldr	r1, [sp, #16]
 80102a2:	fa51 f383 	uxtab	r3, r1, r3
 80102a6:	78d9      	ldrb	r1, [r3, #3]
 80102a8:	29ff      	cmp	r1, #255	; 0xff
 80102aa:	d1be      	bne.n	801022a <tud_task_ext+0x702>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 80102ac:	70de      	strb	r6, [r3, #3]
 80102ae:	b2d3      	uxtb	r3, r2
        for(uint8_t i=0; i<assoc_itf_count; i++)
 80102b0:	9900      	ldr	r1, [sp, #0]
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 80102b2:	3201      	adds	r2, #1
        for(uint8_t i=0; i<assoc_itf_count; i++)
 80102b4:	4299      	cmp	r1, r3
 80102b6:	d8f1      	bhi.n	801029c <tud_task_ext+0x774>
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 80102b8:	4633      	mov	r3, r6
 80102ba:	4639      	mov	r1, r7
 80102bc:	4602      	mov	r2, r0
        p_desc += drv_len;
 80102be:	4407      	add	r7, r0
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 80102c0:	4823      	ldr	r0, [pc, #140]	; (8010350 <tud_task_ext+0x828>)
 80102c2:	f001 fc1f 	bl	8011b04 <tu_edpt_bind_driver>
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 80102c6:	4b20      	ldr	r3, [pc, #128]	; (8010348 <tud_task_ext+0x820>)
 80102c8:	781b      	ldrb	r3, [r3, #0]
 80102ca:	3301      	adds	r3, #1
 80102cc:	4543      	cmp	r3, r8
 80102ce:	da8d      	bge.n	80101ec <tud_task_ext+0x6c4>
 80102d0:	e7ab      	b.n	801022a <tud_task_ext+0x702>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80102d2:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80102d6:	f8db 4000 	ldr.w	r4, [fp]
      TU_ASSERT(driver);
 80102da:	eb14 04c3 	adds.w	r4, r4, r3, lsl #3
 80102de:	d1b8      	bne.n	8010252 <tud_task_ext+0x72a>
 80102e0:	e7a3      	b.n	801022a <tud_task_ext+0x702>
      assoc_itf_count = desc_iad->bInterfaceCount;
 80102e2:	78fa      	ldrb	r2, [r7, #3]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80102e4:	783b      	ldrb	r3, [r7, #0]
 80102e6:	9200      	str	r2, [sp, #0]
 80102e8:	441f      	add	r7, r3
 80102ea:	e787      	b.n	80101fc <tud_task_ext+0x6d4>
  if (tud_mount_cb) tud_mount_cb();
 80102ec:	4b19      	ldr	r3, [pc, #100]	; (8010354 <tud_task_ext+0x82c>)
 80102ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80102f2:	9c04      	ldr	r4, [sp, #16]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	f43f ae38 	beq.w	800ff6a <tud_task_ext+0x442>
 80102fa:	f7f4 f899 	bl	8004430 <tud_mount_cb>
 80102fe:	e634      	b.n	800ff6a <tud_task_ext+0x442>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8010300:	4688      	mov	r8, r1
 8010302:	4c15      	ldr	r4, [pc, #84]	; (8010358 <tud_task_ext+0x830>)
 8010304:	4639      	mov	r1, r7
 8010306:	4616      	mov	r6, r2
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 8010308:	f1b8 0f02 	cmp.w	r8, #2
 801030c:	fa5f f788 	uxtb.w	r7, r8
 8010310:	d08b      	beq.n	801022a <tud_task_ext+0x702>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 8010312:	68a3      	ldr	r3, [r4, #8]
 8010314:	4632      	mov	r2, r6
 8010316:	9802      	ldr	r0, [sp, #8]
 8010318:	9105      	str	r1, [sp, #20]
 801031a:	4798      	blx	r3
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 801031c:	4286      	cmp	r6, r0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 801031e:	4623      	mov	r3, r4
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8010320:	9905      	ldr	r1, [sp, #20]
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8010322:	f104 0418 	add.w	r4, r4, #24
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8010326:	d301      	bcc.n	801032c <tud_task_ext+0x804>
 8010328:	2808      	cmp	r0, #8
 801032a:	d807      	bhi.n	801033c <tud_task_ext+0x814>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 801032c:	4b06      	ldr	r3, [pc, #24]	; (8010348 <tud_task_ext+0x820>)
 801032e:	f108 0801 	add.w	r8, r8, #1
 8010332:	781b      	ldrb	r3, [r3, #0]
 8010334:	3301      	adds	r3, #1
 8010336:	4598      	cmp	r8, r3
 8010338:	dde6      	ble.n	8010308 <tud_task_ext+0x7e0>
 801033a:	e776      	b.n	801022a <tud_task_ext+0x702>
 801033c:	463e      	mov	r6, r7
 801033e:	461c      	mov	r4, r3
 8010340:	460f      	mov	r7, r1
 8010342:	e79f      	b.n	8010284 <tud_task_ext+0x75c>
 8010344:	00000000 	.word	0x00000000
 8010348:	2400d2c8 	.word	0x2400d2c8
 801034c:	0800ef15 	.word	0x0800ef15
 8010350:	2400d2df 	.word	0x2400d2df
 8010354:	08004431 	.word	0x08004431
 8010358:	0801d184 	.word	0x0801d184

0801035c <dcd_event_handler>:
{
 801035c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  switch (event->event_id)
 8010360:	7843      	ldrb	r3, [r0, #1]
{
 8010362:	b085      	sub	sp, #20
 8010364:	4605      	mov	r5, r0
 8010366:	460e      	mov	r6, r1
  switch (event->event_id)
 8010368:	3b02      	subs	r3, #2
 801036a:	2b03      	cmp	r3, #3
 801036c:	f200 80c3 	bhi.w	80104f6 <dcd_event_handler+0x19a>
 8010370:	e8df f003 	tbb	[pc, r3]
 8010374:	021f4733 	.word	0x021f4733
      if ( _usbd_dev.connected )
 8010378:	4b62      	ldr	r3, [pc, #392]	; (8010504 <dcd_event_handler+0x1a8>)
 801037a:	781a      	ldrb	r2, [r3, #0]
 801037c:	07d1      	lsls	r1, r2, #31
 801037e:	d515      	bpl.n	80103ac <dcd_event_handler+0x50>
        _usbd_dev.suspended = 0;
 8010380:	781a      	ldrb	r2, [r3, #0]
        osal_queue_send(_usbd_q, event, in_isr);
 8010382:	4961      	ldr	r1, [pc, #388]	; (8010508 <dcd_event_handler+0x1ac>)
        _usbd_dev.suspended = 0;
 8010384:	f36f 0282 	bfc	r2, #2, #1
        osal_queue_send(_usbd_q, event, in_isr);
 8010388:	680f      	ldr	r7, [r1, #0]
        _usbd_dev.suspended = 0;
 801038a:	701a      	strb	r2, [r3, #0]
  return success;
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const * data, bool in_isr)
{
  if (!in_isr) {
 801038c:	b9ee      	cbnz	r6, 80103ca <dcd_event_handler+0x6e>
  qhdl->interrupt_set(false);
 801038e:	463c      	mov	r4, r7
 8010390:	4630      	mov	r0, r6
 8010392:	f854 3b04 	ldr.w	r3, [r4], #4
 8010396:	4798      	blx	r3
    _osal_q_lock(qhdl);
  }

  bool success = tu_fifo_write(&qhdl->ff, data);
 8010398:	4629      	mov	r1, r5
 801039a:	4620      	mov	r0, r4
 801039c:	f7ff f8fc 	bl	800f598 <tu_fifo_write>
 80103a0:	4604      	mov	r4, r0
  qhdl->interrupt_set(true);
 80103a2:	683b      	ldr	r3, [r7, #0]
 80103a4:	2001      	movs	r0, #1
 80103a6:	4798      	blx	r3

  if (!in_isr) {
    _osal_q_unlock(qhdl);
  }

  TU_ASSERT(success);
 80103a8:	2c00      	cmp	r4, #0
 80103aa:	d075      	beq.n	8010498 <dcd_event_handler+0x13c>
}
 80103ac:	b005      	add	sp, #20
 80103ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if ( _usbd_dev.connected )
 80103b2:	4b54      	ldr	r3, [pc, #336]	; (8010504 <dcd_event_handler+0x1a8>)
 80103b4:	781a      	ldrb	r2, [r3, #0]
 80103b6:	07d0      	lsls	r0, r2, #31
 80103b8:	d5f8      	bpl.n	80103ac <dcd_event_handler+0x50>
        _usbd_dev.suspended = 1;
 80103ba:	781a      	ldrb	r2, [r3, #0]
        osal_queue_send(_usbd_q, event, in_isr);
 80103bc:	4952      	ldr	r1, [pc, #328]	; (8010508 <dcd_event_handler+0x1ac>)
        _usbd_dev.suspended = 1;
 80103be:	f042 0204 	orr.w	r2, r2, #4
        osal_queue_send(_usbd_q, event, in_isr);
 80103c2:	680f      	ldr	r7, [r1, #0]
        _usbd_dev.suspended = 1;
 80103c4:	701a      	strb	r2, [r3, #0]
  if (!in_isr) {
 80103c6:	2e00      	cmp	r6, #0
 80103c8:	d0e1      	beq.n	801038e <dcd_event_handler+0x32>
  bool success = tu_fifo_write(&qhdl->ff, data);
 80103ca:	4629      	mov	r1, r5
 80103cc:	1d38      	adds	r0, r7, #4
 80103ce:	f7ff f8e3 	bl	800f598 <tu_fifo_write>
 80103d2:	4604      	mov	r4, r0
  TU_ASSERT(success);
 80103d4:	2c00      	cmp	r4, #0
 80103d6:	d1e9      	bne.n	80103ac <dcd_event_handler+0x50>
 80103d8:	e05e      	b.n	8010498 <dcd_event_handler+0x13c>
      _usbd_dev.connected  = 0;
 80103da:	4b4a      	ldr	r3, [pc, #296]	; (8010504 <dcd_event_handler+0x1a8>)
      _usbd_dev.cfg_num    = 0;
 80103dc:	2100      	movs	r1, #0
      _usbd_dev.connected  = 0;
 80103de:	781a      	ldrb	r2, [r3, #0]
 80103e0:	f36f 0200 	bfc	r2, #0, #1
 80103e4:	701a      	strb	r2, [r3, #0]
      _usbd_dev.addressed  = 0;
 80103e6:	781a      	ldrb	r2, [r3, #0]
 80103e8:	f36f 0241 	bfc	r2, #1, #1
 80103ec:	701a      	strb	r2, [r3, #0]
      _usbd_dev.cfg_num    = 0;
 80103ee:	7059      	strb	r1, [r3, #1]
      _usbd_dev.suspended  = 0;
 80103f0:	781a      	ldrb	r2, [r3, #0]
 80103f2:	f361 0282 	bfi	r2, r1, #2, #1
      osal_queue_send(_usbd_q, event, in_isr);
 80103f6:	4944      	ldr	r1, [pc, #272]	; (8010508 <dcd_event_handler+0x1ac>)
      _usbd_dev.suspended  = 0;
 80103f8:	701a      	strb	r2, [r3, #0]
      osal_queue_send(_usbd_q, event, in_isr);
 80103fa:	680f      	ldr	r7, [r1, #0]
  if (!in_isr) {
 80103fc:	2e00      	cmp	r6, #0
 80103fe:	d1e4      	bne.n	80103ca <dcd_event_handler+0x6e>
 8010400:	e7c5      	b.n	801038e <dcd_event_handler+0x32>
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8010402:	4f42      	ldr	r7, [pc, #264]	; (801050c <dcd_event_handler+0x1b0>)
 8010404:	4c42      	ldr	r4, [pc, #264]	; (8010510 <dcd_event_handler+0x1b4>)
 8010406:	783a      	ldrb	r2, [r7, #0]
 8010408:	2c00      	cmp	r4, #0
 801040a:	d04d      	beq.n	80104a8 <dcd_event_handler+0x14c>
 801040c:	2400      	movs	r4, #0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 801040e:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8010514 <dcd_event_handler+0x1b8>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8010412:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8010518 <dcd_event_handler+0x1bc>
 8010416:	e004      	b.n	8010422 <dcd_event_handler+0xc6>
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8010418:	3401      	adds	r4, #1
 801041a:	1c53      	adds	r3, r2, #1
 801041c:	b2e4      	uxtb	r4, r4
 801041e:	42a3      	cmp	r3, r4
 8010420:	db15      	blt.n	801044e <dcd_event_handler+0xf2>
    drvid -= _app_driver_count;
 8010422:	1aa3      	subs	r3, r4, r2
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8010424:	4294      	cmp	r4, r2
    drvid -= _app_driver_count;
 8010426:	b2db      	uxtb	r3, r3
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8010428:	d354      	bcc.n	80104d4 <dcd_event_handler+0x178>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 801042a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 801042e:	2b01      	cmp	r3, #1
 8010430:	eb08 01c1 	add.w	r1, r8, r1, lsl #3
 8010434:	d8f0      	bhi.n	8010418 <dcd_event_handler+0xbc>
        if (driver && driver->sof)
 8010436:	694b      	ldr	r3, [r1, #20]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d0ed      	beq.n	8010418 <dcd_event_handler+0xbc>
          driver->sof(event->rhport, event->sof.frame_count);
 801043c:	6869      	ldr	r1, [r5, #4]
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 801043e:	3401      	adds	r4, #1
          driver->sof(event->rhport, event->sof.frame_count);
 8010440:	7828      	ldrb	r0, [r5, #0]
 8010442:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8010444:	783a      	ldrb	r2, [r7, #0]
 8010446:	b2e4      	uxtb	r4, r4
 8010448:	1c53      	adds	r3, r2, #1
 801044a:	42a3      	cmp	r3, r4
 801044c:	dae9      	bge.n	8010422 <dcd_event_handler+0xc6>
      if ( _usbd_dev.suspended )
 801044e:	4b2d      	ldr	r3, [pc, #180]	; (8010504 <dcd_event_handler+0x1a8>)
 8010450:	781a      	ldrb	r2, [r3, #0]
 8010452:	0752      	lsls	r2, r2, #29
 8010454:	d5aa      	bpl.n	80103ac <dcd_event_handler+0x50>
        _usbd_dev.suspended = 0;
 8010456:	781a      	ldrb	r2, [r3, #0]
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8010458:	2100      	movs	r1, #0
        _usbd_dev.suspended = 0;
 801045a:	f36f 0282 	bfc	r2, #2, #1
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 801045e:	9103      	str	r1, [sp, #12]
 8010460:	e9cd 1101 	strd	r1, r1, [sp, #4]
        _usbd_dev.suspended = 0;
 8010464:	701a      	strb	r2, [r3, #0]
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8010466:	2105      	movs	r1, #5
 8010468:	782b      	ldrb	r3, [r5, #0]
        osal_queue_send(_usbd_q, &event_resume, in_isr);
 801046a:	4a27      	ldr	r2, [pc, #156]	; (8010508 <dcd_event_handler+0x1ac>)
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 801046c:	f88d 1005 	strb.w	r1, [sp, #5]
        osal_queue_send(_usbd_q, &event_resume, in_isr);
 8010470:	6815      	ldr	r5, [r2, #0]
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8010472:	f88d 3004 	strb.w	r3, [sp, #4]
 8010476:	2e00      	cmp	r6, #0
 8010478:	d134      	bne.n	80104e4 <dcd_event_handler+0x188>
  qhdl->interrupt_set(false);
 801047a:	462c      	mov	r4, r5
 801047c:	4630      	mov	r0, r6
 801047e:	f854 3b04 	ldr.w	r3, [r4], #4
 8010482:	4798      	blx	r3
  bool success = tu_fifo_write(&qhdl->ff, data);
 8010484:	a901      	add	r1, sp, #4
 8010486:	4620      	mov	r0, r4
 8010488:	f7ff f886 	bl	800f598 <tu_fifo_write>
 801048c:	4604      	mov	r4, r0
  qhdl->interrupt_set(true);
 801048e:	682b      	ldr	r3, [r5, #0]
 8010490:	2001      	movs	r0, #1
 8010492:	4798      	blx	r3
  TU_ASSERT(success);
 8010494:	2c00      	cmp	r4, #0
 8010496:	d189      	bne.n	80103ac <dcd_event_handler+0x50>
 8010498:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801049c:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80104a0:	07db      	lsls	r3, r3, #31
 80104a2:	d583      	bpl.n	80103ac <dcd_event_handler+0x50>
 80104a4:	be00      	bkpt	0x0000
}
 80104a6:	e781      	b.n	80103ac <dcd_event_handler+0x50>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 80104a8:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8010514 <dcd_event_handler+0x1b8>
 80104ac:	e004      	b.n	80104b8 <dcd_event_handler+0x15c>
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 80104ae:	3401      	adds	r4, #1
 80104b0:	1c53      	adds	r3, r2, #1
 80104b2:	b2e4      	uxtb	r4, r4
 80104b4:	42a3      	cmp	r3, r4
 80104b6:	dbca      	blt.n	801044e <dcd_event_handler+0xf2>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 80104b8:	2c01      	cmp	r4, #1
 80104ba:	d8f8      	bhi.n	80104ae <dcd_event_handler+0x152>
 80104bc:	eb04 0344 	add.w	r3, r4, r4, lsl #1
        if (driver && driver->sof)
 80104c0:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 80104c4:	695b      	ldr	r3, [r3, #20]
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d0f1      	beq.n	80104ae <dcd_event_handler+0x152>
          driver->sof(event->rhport, event->sof.frame_count);
 80104ca:	6869      	ldr	r1, [r5, #4]
 80104cc:	7828      	ldrb	r0, [r5, #0]
 80104ce:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 80104d0:	783a      	ldrb	r2, [r7, #0]
 80104d2:	e7ec      	b.n	80104ae <dcd_event_handler+0x152>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80104d4:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 80104d8:	f8d9 3000 	ldr.w	r3, [r9]
        if (driver && driver->sof)
 80104dc:	eb13 01c1 	adds.w	r1, r3, r1, lsl #3
 80104e0:	d09a      	beq.n	8010418 <dcd_event_handler+0xbc>
 80104e2:	e7a8      	b.n	8010436 <dcd_event_handler+0xda>
  bool success = tu_fifo_write(&qhdl->ff, data);
 80104e4:	a901      	add	r1, sp, #4
 80104e6:	1d28      	adds	r0, r5, #4
 80104e8:	f7ff f856 	bl	800f598 <tu_fifo_write>
 80104ec:	4604      	mov	r4, r0
  TU_ASSERT(success);
 80104ee:	2c00      	cmp	r4, #0
 80104f0:	f47f af5c 	bne.w	80103ac <dcd_event_handler+0x50>
 80104f4:	e7d0      	b.n	8010498 <dcd_event_handler+0x13c>
      osal_queue_send(_usbd_q, event, in_isr);
 80104f6:	4b04      	ldr	r3, [pc, #16]	; (8010508 <dcd_event_handler+0x1ac>)
 80104f8:	681f      	ldr	r7, [r3, #0]
  if (!in_isr) {
 80104fa:	2900      	cmp	r1, #0
 80104fc:	f47f af65 	bne.w	80103ca <dcd_event_handler+0x6e>
 8010500:	e745      	b.n	801038e <dcd_event_handler+0x32>
 8010502:	bf00      	nop
 8010504:	2400d2cc 	.word	0x2400d2cc
 8010508:	2400d304 	.word	0x2400d304
 801050c:	2400d2c8 	.word	0x2400d2c8
 8010510:	00000000 	.word	0x00000000
 8010514:	0801d184 	.word	0x0801d184
 8010518:	2400d2c4 	.word	0x2400d2c4

0801051c <usbd_open_edpt_pair>:
{
 801051c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010520:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  for(int i=0; i<ep_count; i++)
 8010522:	2a00      	cmp	r2, #0
 8010524:	d046      	beq.n	80105b4 <usbd_open_edpt_pair+0x98>
 8010526:	460c      	mov	r4, r1
 8010528:	461e      	mov	r6, r3
 801052a:	4615      	mov	r5, r2
 801052c:	f04f 0b00 	mov.w	fp, #0
  rhport = _usbd_rhport;
 8010530:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80105c0 <usbd_open_edpt_pair+0xa4>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010534:	f8df 808c 	ldr.w	r8, [pc, #140]	; 80105c4 <usbd_open_edpt_pair+0xa8>
 8010538:	e016      	b.n	8010568 <usbd_open_edpt_pair+0x4c>
 801053a:	f898 1002 	ldrb.w	r1, [r8, #2]
  rhport = _usbd_rhport;
 801053e:	f899 a000 	ldrb.w	sl, [r9]
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010542:	f001 faab 	bl	8011a9c <tu_edpt_validate>
 8010546:	4603      	mov	r3, r0
  return dcd_edpt_open(rhport, desc_ep);
 8010548:	4621      	mov	r1, r4
 801054a:	4650      	mov	r0, sl
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 801054c:	b1d3      	cbz	r3, 8010584 <usbd_open_edpt_pair+0x68>
  return dcd_edpt_open(rhport, desc_ep);
 801054e:	f000 fb0f 	bl	8010b70 <dcd_edpt_open>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8010552:	b1f0      	cbz	r0, 8010592 <usbd_open_edpt_pair+0x76>
    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 8010554:	78a3      	ldrb	r3, [r4, #2]
 8010556:	09da      	lsrs	r2, r3, #7
 8010558:	d124      	bne.n	80105a4 <usbd_open_edpt_pair+0x88>
  for(int i=0; i<ep_count; i++)
 801055a:	f10b 0b01 	add.w	fp, fp, #1
      (*ep_out) = desc_ep->bEndpointAddress;
 801055e:	703b      	strb	r3, [r7, #0]
 8010560:	7823      	ldrb	r3, [r4, #0]
  for(int i=0; i<ep_count; i++)
 8010562:	45ab      	cmp	fp, r5
 8010564:	441c      	add	r4, r3
 8010566:	d025      	beq.n	80105b4 <usbd_open_edpt_pair+0x98>
    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 8010568:	7863      	ldrb	r3, [r4, #1]
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 801056a:	4620      	mov	r0, r4
    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 801056c:	2b05      	cmp	r3, #5
 801056e:	d110      	bne.n	8010592 <usbd_open_edpt_pair+0x76>
 8010570:	78e1      	ldrb	r1, [r4, #3]
 8010572:	f001 0103 	and.w	r1, r1, #3
 8010576:	42b1      	cmp	r1, r6
 8010578:	d10b      	bne.n	8010592 <usbd_open_edpt_pair+0x76>
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 801057a:	78a3      	ldrb	r3, [r4, #2]
  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 801057c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010580:	2b08      	cmp	r3, #8
 8010582:	d9da      	bls.n	801053a <usbd_open_edpt_pair+0x1e>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010584:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010588:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801058c:	07da      	lsls	r2, r3, #31
 801058e:	d500      	bpl.n	8010592 <usbd_open_edpt_pair+0x76>
 8010590:	be00      	bkpt	0x0000
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8010592:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010596:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801059a:	07db      	lsls	r3, r3, #31
 801059c:	d40d      	bmi.n	80105ba <usbd_open_edpt_pair+0x9e>
    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 801059e:	2000      	movs	r0, #0
}
 80105a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      (*ep_in) = desc_ep->bEndpointAddress;
 80105a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  for(int i=0; i<ep_count; i++)
 80105a6:	f10b 0b01 	add.w	fp, fp, #1
      (*ep_in) = desc_ep->bEndpointAddress;
 80105aa:	7013      	strb	r3, [r2, #0]
  for(int i=0; i<ep_count; i++)
 80105ac:	45ab      	cmp	fp, r5
  return desc8 + desc8[DESC_OFFSET_LEN];
 80105ae:	7823      	ldrb	r3, [r4, #0]
 80105b0:	441c      	add	r4, r3
 80105b2:	d1d9      	bne.n	8010568 <usbd_open_edpt_pair+0x4c>
  return true;
 80105b4:	2001      	movs	r0, #1
}
 80105b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 80105ba:	be00      	bkpt	0x0000
 80105bc:	e7ef      	b.n	801059e <usbd_open_edpt_pair+0x82>
 80105be:	bf00      	nop
 80105c0:	24000350 	.word	0x24000350
 80105c4:	2400d2cc 	.word	0x2400d2cc

080105c8 <usbd_edpt_open>:
{
 80105c8:	b538      	push	{r3, r4, r5, lr}
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80105ca:	788b      	ldrb	r3, [r1, #2]
  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 80105cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80105d0:	2b08      	cmp	r3, #8
 80105d2:	d908      	bls.n	80105e6 <usbd_edpt_open+0x1e>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 80105d4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80105d8:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80105dc:	07db      	lsls	r3, r3, #31
 80105de:	d500      	bpl.n	80105e2 <usbd_edpt_open+0x1a>
 80105e0:	be00      	bkpt	0x0000
}
 80105e2:	2000      	movs	r0, #0
 80105e4:	bd38      	pop	{r3, r4, r5, pc}
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 80105e6:	4a08      	ldr	r2, [pc, #32]	; (8010608 <usbd_edpt_open+0x40>)
 80105e8:	460c      	mov	r4, r1
  rhport = _usbd_rhport;
 80105ea:	4b08      	ldr	r3, [pc, #32]	; (801060c <usbd_edpt_open+0x44>)
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 80105ec:	4608      	mov	r0, r1
 80105ee:	7891      	ldrb	r1, [r2, #2]
  rhport = _usbd_rhport;
 80105f0:	781d      	ldrb	r5, [r3, #0]
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 80105f2:	f001 fa53 	bl	8011a9c <tu_edpt_validate>
 80105f6:	2800      	cmp	r0, #0
 80105f8:	d0ec      	beq.n	80105d4 <usbd_edpt_open+0xc>
  return dcd_edpt_open(rhport, desc_ep);
 80105fa:	4621      	mov	r1, r4
 80105fc:	4628      	mov	r0, r5
}
 80105fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return dcd_edpt_open(rhport, desc_ep);
 8010602:	f000 bab5 	b.w	8010b70 <dcd_edpt_open>
 8010606:	bf00      	nop
 8010608:	2400d2cc 	.word	0x2400d2cc
 801060c:	24000350 	.word	0x24000350

08010610 <usbd_edpt_claim>:
{
 8010610:	460b      	mov	r3, r1
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8010612:	4805      	ldr	r0, [pc, #20]	; (8010628 <usbd_edpt_claim+0x18>)
  return tu_edpt_claim(ep_state, _usbd_mutex);
 8010614:	2100      	movs	r1, #0
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8010616:	09da      	lsrs	r2, r3, #7
 8010618:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801061c:	3225      	adds	r2, #37	; 0x25
 801061e:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  return tu_edpt_claim(ep_state, _usbd_mutex);
 8010622:	4418      	add	r0, r3
 8010624:	f001 ba0e 	b.w	8011a44 <tu_edpt_claim>
 8010628:	2400d2cc 	.word	0x2400d2cc

0801062c <usbd_edpt_release>:
{
 801062c:	460b      	mov	r3, r1
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 801062e:	4805      	ldr	r0, [pc, #20]	; (8010644 <usbd_edpt_release+0x18>)
  return tu_edpt_release(ep_state, _usbd_mutex);
 8010630:	2100      	movs	r1, #0
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8010632:	09da      	lsrs	r2, r3, #7
 8010634:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010638:	3225      	adds	r2, #37	; 0x25
 801063a:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  return tu_edpt_release(ep_state, _usbd_mutex);
 801063e:	4418      	add	r0, r3
 8010640:	f001 ba18 	b.w	8011a74 <tu_edpt_release>
 8010644:	2400d2cc 	.word	0x2400d2cc

08010648 <usbd_edpt_xfer>:
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8010648:	f001 0c7f 	and.w	ip, r1, #127	; 0x7f
{
 801064c:	b510      	push	{r4, lr}
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 801064e:	4c18      	ldr	r4, [pc, #96]	; (80106b0 <usbd_edpt_xfer+0x68>)
 8010650:	eb04 044c 	add.w	r4, r4, ip, lsl #1
 8010654:	eb04 10d1 	add.w	r0, r4, r1, lsr #7
 8010658:	f890 c025 	ldrb.w	ip, [r0, #37]	; 0x25
 801065c:	f01c 0f01 	tst.w	ip, #1
 8010660:	d008      	beq.n	8010674 <usbd_edpt_xfer+0x2c>
 8010662:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010666:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801066a:	07da      	lsls	r2, r3, #31
 801066c:	d500      	bpl.n	8010670 <usbd_edpt_xfer+0x28>
 801066e:	be00      	bkpt	0x0000
 8010670:	2000      	movs	r0, #0
}
 8010672:	bd10      	pop	{r4, pc}
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8010674:	f890 c025 	ldrb.w	ip, [r0, #37]	; 0x25
 8010678:	f100 0420 	add.w	r4, r0, #32
  rhport = _usbd_rhport;
 801067c:	480d      	ldr	r0, [pc, #52]	; (80106b4 <usbd_edpt_xfer+0x6c>)
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 801067e:	f04c 0c01 	orr.w	ip, ip, #1
  if ( dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes) )
 8010682:	7800      	ldrb	r0, [r0, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8010684:	f884 c005 	strb.w	ip, [r4, #5]
  if ( dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes) )
 8010688:	f000 fb74 	bl	8010d74 <dcd_edpt_xfer>
 801068c:	2800      	cmp	r0, #0
 801068e:	d1f0      	bne.n	8010672 <usbd_edpt_xfer+0x2a>
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010690:	7963      	ldrb	r3, [r4, #5]
    TU_BREAKPOINT();
 8010692:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010696:	f360 0300 	bfi	r3, r0, #0, #1
 801069a:	7163      	strb	r3, [r4, #5]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 801069c:	7963      	ldrb	r3, [r4, #5]
 801069e:	f360 0382 	bfi	r3, r0, #2, #1
 80106a2:	7163      	strb	r3, [r4, #5]
    TU_BREAKPOINT();
 80106a4:	f8d2 3df0 	ldr.w	r3, [r2, #3568]	; 0xdf0
 80106a8:	07db      	lsls	r3, r3, #31
 80106aa:	d5e1      	bpl.n	8010670 <usbd_edpt_xfer+0x28>
 80106ac:	be00      	bkpt	0x0000
}
 80106ae:	bd10      	pop	{r4, pc}
 80106b0:	2400d2cc 	.word	0x2400d2cc
 80106b4:	24000350 	.word	0x24000350

080106b8 <usbd_edpt_xfer_fifo>:
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80106b8:	f001 0c7f 	and.w	ip, r1, #127	; 0x7f
{
 80106bc:	b510      	push	{r4, lr}
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80106be:	4c18      	ldr	r4, [pc, #96]	; (8010720 <usbd_edpt_xfer_fifo+0x68>)
 80106c0:	eb04 044c 	add.w	r4, r4, ip, lsl #1
 80106c4:	eb04 10d1 	add.w	r0, r4, r1, lsr #7
 80106c8:	f890 c025 	ldrb.w	ip, [r0, #37]	; 0x25
 80106cc:	f01c 0f01 	tst.w	ip, #1
 80106d0:	d008      	beq.n	80106e4 <usbd_edpt_xfer_fifo+0x2c>
 80106d2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80106d6:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80106da:	07da      	lsls	r2, r3, #31
 80106dc:	d500      	bpl.n	80106e0 <usbd_edpt_xfer_fifo+0x28>
 80106de:	be00      	bkpt	0x0000
 80106e0:	2000      	movs	r0, #0
}
 80106e2:	bd10      	pop	{r4, pc}
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 80106e4:	f890 c025 	ldrb.w	ip, [r0, #37]	; 0x25
 80106e8:	f100 0420 	add.w	r4, r0, #32
  rhport = _usbd_rhport;
 80106ec:	480d      	ldr	r0, [pc, #52]	; (8010724 <usbd_edpt_xfer_fifo+0x6c>)
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 80106ee:	f04c 0c01 	orr.w	ip, ip, #1
  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes))
 80106f2:	7800      	ldrb	r0, [r0, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 80106f4:	f884 c005 	strb.w	ip, [r4, #5]
  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes))
 80106f8:	f000 fc1c 	bl	8010f34 <dcd_edpt_xfer_fifo>
 80106fc:	2800      	cmp	r0, #0
 80106fe:	d1f0      	bne.n	80106e2 <usbd_edpt_xfer_fifo+0x2a>
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010700:	7963      	ldrb	r3, [r4, #5]
    TU_BREAKPOINT();
 8010702:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010706:	f360 0300 	bfi	r3, r0, #0, #1
 801070a:	7163      	strb	r3, [r4, #5]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 801070c:	7963      	ldrb	r3, [r4, #5]
 801070e:	f360 0382 	bfi	r3, r0, #2, #1
 8010712:	7163      	strb	r3, [r4, #5]
    TU_BREAKPOINT();
 8010714:	f8d2 3df0 	ldr.w	r3, [r2, #3568]	; 0xdf0
 8010718:	07db      	lsls	r3, r3, #31
 801071a:	d5e1      	bpl.n	80106e0 <usbd_edpt_xfer_fifo+0x28>
 801071c:	be00      	bkpt	0x0000
}
 801071e:	bd10      	pop	{r4, pc}
 8010720:	2400d2cc 	.word	0x2400d2cc
 8010724:	24000350 	.word	0x24000350

08010728 <usbd_edpt_clear_stall>:
  if ( _usbd_dev.ep_status[epnum][dir].stalled )
 8010728:	4a0d      	ldr	r2, [pc, #52]	; (8010760 <usbd_edpt_clear_stall+0x38>)
 801072a:	f001 007f 	and.w	r0, r1, #127	; 0x7f
 801072e:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8010732:	eb02 13d1 	add.w	r3, r2, r1, lsr #7
 8010736:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 801073a:	0792      	lsls	r2, r2, #30
 801073c:	d400      	bmi.n	8010740 <usbd_edpt_clear_stall+0x18>
 801073e:	4770      	bx	lr
{
 8010740:	b510      	push	{r4, lr}
 8010742:	f103 0420 	add.w	r4, r3, #32
  rhport = _usbd_rhport;
 8010746:	4b07      	ldr	r3, [pc, #28]	; (8010764 <usbd_edpt_clear_stall+0x3c>)
    dcd_edpt_clear_stall(rhport, ep_addr);
 8010748:	7818      	ldrb	r0, [r3, #0]
 801074a:	f000 fda3 	bl	8011294 <dcd_edpt_clear_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 0;
 801074e:	7963      	ldrb	r3, [r4, #5]
 8010750:	f36f 0341 	bfc	r3, #1, #1
 8010754:	7163      	strb	r3, [r4, #5]
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010756:	7963      	ldrb	r3, [r4, #5]
 8010758:	f36f 0300 	bfc	r3, #0, #1
 801075c:	7163      	strb	r3, [r4, #5]
}
 801075e:	bd10      	pop	{r4, pc}
 8010760:	2400d2cc 	.word	0x2400d2cc
 8010764:	24000350 	.word	0x24000350

08010768 <usbd_edpt_close>:
 */
void usbd_edpt_close(uint8_t rhport, uint8_t ep_addr)
{
  rhport = _usbd_rhport;

  TU_ASSERT(dcd_edpt_close, /**/);
 8010768:	4b15      	ldr	r3, [pc, #84]	; (80107c0 <usbd_edpt_close+0x58>)
 801076a:	b1fb      	cbz	r3, 80107ac <usbd_edpt_close+0x44>
  rhport = _usbd_rhport;
 801076c:	4b15      	ldr	r3, [pc, #84]	; (80107c4 <usbd_edpt_close+0x5c>)
{
 801076e:	b510      	push	{r4, lr}
 8010770:	460c      	mov	r4, r1
  TU_LOG(USBD_DBG, "  CLOSING Endpoint: 0x%02X\r\n", ep_addr);

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  dcd_edpt_close(rhport, ep_addr);
 8010772:	7818      	ldrb	r0, [r3, #0]
 8010774:	f000 fc84 	bl	8011080 <dcd_edpt_close>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 8010778:	4b13      	ldr	r3, [pc, #76]	; (80107c8 <usbd_edpt_close+0x60>)
 801077a:	f004 017f 	and.w	r1, r4, #127	; 0x7f
 801077e:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8010782:	eb03 11d4 	add.w	r1, r3, r4, lsr #7
 8010786:	f891 3025 	ldrb.w	r3, [r1, #37]	; 0x25
 801078a:	f36f 0341 	bfc	r3, #1, #1
 801078e:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010792:	f891 3025 	ldrb.w	r3, [r1, #37]	; 0x25
 8010796:	f36f 0300 	bfc	r3, #0, #1
 801079a:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
  _usbd_dev.ep_status[epnum][dir].claimed = 0;
 801079e:	f891 3025 	ldrb.w	r3, [r1, #37]	; 0x25
 80107a2:	f36f 0382 	bfc	r3, #2, #1
 80107a6:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25

  return;
}
 80107aa:	bd10      	pop	{r4, pc}
  TU_ASSERT(dcd_edpt_close, /**/);
 80107ac:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80107b0:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80107b4:	07db      	lsls	r3, r3, #31
 80107b6:	d501      	bpl.n	80107bc <usbd_edpt_close+0x54>
 80107b8:	be00      	bkpt	0x0000
 80107ba:	4770      	bx	lr
 80107bc:	4770      	bx	lr
 80107be:	bf00      	nop
 80107c0:	08011081 	.word	0x08011081
 80107c4:	24000350 	.word	0x24000350
 80107c8:	2400d2cc 	.word	0x2400d2cc

080107cc <tud_control_status>:
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
}

// Status phase
bool tud_control_status(uint8_t rhport, tusb_control_request_t const * request)
{
 80107cc:	b410      	push	{r4}
  _ctrl_xfer.request       = (*request);
 80107ce:	4c0b      	ldr	r4, [pc, #44]	; (80107fc <tud_control_status+0x30>)
{
 80107d0:	460b      	mov	r3, r1
 80107d2:	4684      	mov	ip, r0
  _ctrl_xfer.request       = (*request);
 80107d4:	6808      	ldr	r0, [r1, #0]
 80107d6:	4622      	mov	r2, r4
 80107d8:	6849      	ldr	r1, [r1, #4]
 80107da:	c203      	stmia	r2!, {r0, r1}
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 80107dc:	f993 2000 	ldrsb.w	r2, [r3]
  _ctrl_xfer.buffer        = NULL;
 80107e0:	2300      	movs	r3, #0
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 80107e2:	4660      	mov	r0, ip
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 80107e4:	429a      	cmp	r2, r3
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 80107e6:	461a      	mov	r2, r3
  _ctrl_xfer.total_xferred = 0;
  _ctrl_xfer.data_len      = 0;
 80107e8:	e9c4 3302 	strd	r3, r3, [r4, #8]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 80107ec:	bfac      	ite	ge
 80107ee:	2180      	movge	r1, #128	; 0x80
 80107f0:	4619      	movlt	r1, r3

  return _status_stage_xact(rhport, request);
}
 80107f2:	f85d 4b04 	ldr.w	r4, [sp], #4
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 80107f6:	f7ff bf27 	b.w	8010648 <usbd_edpt_xfer>
 80107fa:	bf00      	nop
 80107fc:	2400d3c8 	.word	0x2400d3c8

08010800 <tud_control_xfer>:
}

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, tusb_control_request_t const * request, void* buffer, uint16_t len)
{
 8010800:	b5f0      	push	{r4, r5, r6, r7, lr}
  _ctrl_xfer.request       = (*request);
 8010802:	4f2c      	ldr	r7, [pc, #176]	; (80108b4 <tud_control_xfer+0xb4>)
{
 8010804:	468c      	mov	ip, r1
 8010806:	4606      	mov	r6, r0
  _ctrl_xfer.request       = (*request);
 8010808:	6808      	ldr	r0, [r1, #0]
 801080a:	46be      	mov	lr, r7
 801080c:	6849      	ldr	r1, [r1, #4]
  _ctrl_xfer.buffer        = (uint8_t*) buffer;
 801080e:	60ba      	str	r2, [r7, #8]
{
 8010810:	b083      	sub	sp, #12
  _ctrl_xfer.request       = (*request);
 8010812:	e8ae 0003 	stmia.w	lr!, {r0, r1}
  _ctrl_xfer.total_xferred = 0U;
 8010816:	2100      	movs	r1, #0
 8010818:	81f9      	strh	r1, [r7, #14]
  _ctrl_xfer.data_len      = tu_min16(len, request->wLength);
 801081a:	f8bc 5006 	ldrh.w	r5, [ip, #6]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 801081e:	42ab      	cmp	r3, r5
 8010820:	bf28      	it	cs
 8010822:	462b      	movcs	r3, r5
 8010824:	81bb      	strh	r3, [r7, #12]

  if (request->wLength > 0U)
 8010826:	b18d      	cbz	r5, 801084c <tud_control_xfer+0x4c>
  {
    if(_ctrl_xfer.data_len > 0U)
 8010828:	b333      	cbz	r3, 8010878 <tud_control_xfer+0x78>
    {
      TU_ASSERT(buffer);
 801082a:	4614      	mov	r4, r2
 801082c:	b362      	cbz	r2, 8010888 <tud_control_xfer+0x88>
 801082e:	2b40      	cmp	r3, #64	; 0x40
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 8010830:	f997 2000 	ldrsb.w	r2, [r7]
 8010834:	bf28      	it	cs
 8010836:	2340      	movcs	r3, #64	; 0x40
 8010838:	2a00      	cmp	r2, #0
 801083a:	db2e      	blt.n	801089a <tud_control_xfer+0x9a>
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 801083c:	4a1e      	ldr	r2, [pc, #120]	; (80108b8 <tud_control_xfer+0xb8>)
 801083e:	4630      	mov	r0, r6
 8010840:	f7ff ff02 	bl	8010648 <usbd_edpt_xfer>
    }

//    TU_LOG2("  Control total data length is %u bytes\r\n", _ctrl_xfer.data_len);

    // Data stage
    TU_ASSERT( _data_stage_xact(rhport) );
 8010844:	b178      	cbz	r0, 8010866 <tud_control_xfer+0x66>
  {
    // Status stage
    TU_ASSERT( _status_stage_xact(rhport, request) );
  }

  return true;
 8010846:	2001      	movs	r0, #1
}
 8010848:	b003      	add	sp, #12
 801084a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 801084c:	f99c 1000 	ldrsb.w	r1, [ip]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010850:	462b      	mov	r3, r5
 8010852:	462a      	mov	r2, r5
 8010854:	4630      	mov	r0, r6
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8010856:	2900      	cmp	r1, #0
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010858:	bfac      	ite	ge
 801085a:	2180      	movge	r1, #128	; 0x80
 801085c:	2100      	movlt	r1, #0
 801085e:	f7ff fef3 	bl	8010648 <usbd_edpt_xfer>
    TU_ASSERT( _status_stage_xact(rhport, request) );
 8010862:	2800      	cmp	r0, #0
 8010864:	d1ef      	bne.n	8010846 <tud_control_xfer+0x46>
 8010866:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801086a:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801086e:	07db      	lsls	r3, r3, #31
 8010870:	d510      	bpl.n	8010894 <tud_control_xfer+0x94>
 8010872:	be00      	bkpt	0x0000
}
 8010874:	b003      	add	sp, #12
 8010876:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 8010878:	f997 1000 	ldrsb.w	r1, [r7]
 801087c:	461a      	mov	r2, r3
 801087e:	2900      	cmp	r1, #0
 8010880:	bfac      	ite	ge
 8010882:	4619      	movge	r1, r3
 8010884:	2180      	movlt	r1, #128	; 0x80
 8010886:	e7da      	b.n	801083e <tud_control_xfer+0x3e>
      TU_ASSERT(buffer);
 8010888:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801088c:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010890:	07da      	lsls	r2, r3, #31
 8010892:	d40c      	bmi.n	80108ae <tud_control_xfer+0xae>
 8010894:	2000      	movs	r0, #0
}
 8010896:	b003      	add	sp, #12
 8010898:	bdf0      	pop	{r4, r5, r6, r7, pc}
  memcpy(dest, src, count);
 801089a:	461a      	mov	r2, r3
 801089c:	4621      	mov	r1, r4
 801089e:	4806      	ldr	r0, [pc, #24]	; (80108b8 <tud_control_xfer+0xb8>)
 80108a0:	9301      	str	r3, [sp, #4]
 80108a2:	f001 f9b9 	bl	8011c18 <memcpy>
    ep_addr = EDPT_CTRL_IN;
 80108a6:	2180      	movs	r1, #128	; 0x80
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 80108a8:	4a03      	ldr	r2, [pc, #12]	; (80108b8 <tud_control_xfer+0xb8>)
 80108aa:	9b01      	ldr	r3, [sp, #4]
 80108ac:	e7c7      	b.n	801083e <tud_control_xfer+0x3e>
      TU_ASSERT(buffer);
 80108ae:	be00      	bkpt	0x0000
 80108b0:	4620      	mov	r0, r4
 80108b2:	e7c9      	b.n	8010848 <tud_control_xfer+0x48>
 80108b4:	2400d3c8 	.word	0x2400d3c8
 80108b8:	2400d3dc 	.word	0x2400d3dc

080108bc <usbd_control_reset>:
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp );
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

void usbd_control_reset(void)
{
  tu_varclr(&_ctrl_xfer);
 80108bc:	4b03      	ldr	r3, [pc, #12]	; (80108cc <usbd_control_reset+0x10>)
 80108be:	2200      	movs	r2, #0
 80108c0:	e9c3 2200 	strd	r2, r2, [r3]
 80108c4:	e9c3 2202 	strd	r2, r2, [r3, #8]
 80108c8:	611a      	str	r2, [r3, #16]
}
 80108ca:	4770      	bx	lr
 80108cc:	2400d3c8 	.word	0x2400d3c8

080108d0 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp )
{
  _ctrl_xfer.complete_cb = fp;
 80108d0:	4b01      	ldr	r3, [pc, #4]	; (80108d8 <usbd_control_set_complete_callback+0x8>)
 80108d2:	6118      	str	r0, [r3, #16]
}
 80108d4:	4770      	bx	lr
 80108d6:	bf00      	nop
 80108d8:	2400d3c8 	.word	0x2400d3c8

080108dc <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(tusb_control_request_t const *request)
{
 80108dc:	b410      	push	{r4}
 80108de:	4602      	mov	r2, r0
  _ctrl_xfer.request       = (*request);
 80108e0:	4c05      	ldr	r4, [pc, #20]	; (80108f8 <usbd_control_set_request+0x1c>)
 80108e2:	6800      	ldr	r0, [r0, #0]
 80108e4:	4623      	mov	r3, r4
 80108e6:	6851      	ldr	r1, [r2, #4]
 80108e8:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = NULL;
 80108ea:	2300      	movs	r3, #0
  _ctrl_xfer.total_xferred = 0;
  _ctrl_xfer.data_len      = 0;
 80108ec:	e9c4 3302 	strd	r3, r3, [r4, #8]
}
 80108f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80108f4:	4770      	bx	lr
 80108f6:	bf00      	nop
 80108f8:	2400d3c8 	.word	0x2400d3c8

080108fc <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 80108fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 80108fe:	4c48      	ldr	r4, [pc, #288]	; (8010a20 <usbd_control_xfer_cb+0x124>)
 8010900:	09c9      	lsrs	r1, r1, #7
{
 8010902:	b083      	sub	sp, #12
 8010904:	4606      	mov	r6, r0
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 8010906:	7822      	ldrb	r2, [r4, #0]
{
 8010908:	461f      	mov	r7, r3
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 801090a:	ebb1 1fd2 	cmp.w	r1, r2, lsr #7
 801090e:	d01a      	beq.n	8010946 <usbd_control_xfer_cb+0x4a>
  {
    TU_ASSERT(0 == xferred_bytes);
 8010910:	b14b      	cbz	r3, 8010926 <usbd_control_xfer_cb+0x2a>
 8010912:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010916:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801091a:	07da      	lsls	r2, r3, #31
 801091c:	d465      	bmi.n	80109ea <usbd_control_xfer_cb+0xee>
 801091e:	2500      	movs	r5, #0
    // More data to transfer
    TU_ASSERT( _data_stage_xact(rhport) );
  }

  return true;
}
 8010920:	4628      	mov	r0, r5
 8010922:	b003      	add	sp, #12
 8010924:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (dcd_edpt0_status_complete) dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8010926:	4b3f      	ldr	r3, [pc, #252]	; (8010a24 <usbd_control_xfer_cb+0x128>)
 8010928:	b113      	cbz	r3, 8010930 <usbd_control_xfer_cb+0x34>
 801092a:	4621      	mov	r1, r4
 801092c:	f3af 8000 	nop.w
    if (_ctrl_xfer.complete_cb)
 8010930:	6923      	ldr	r3, [r4, #16]
 8010932:	2b00      	cmp	r3, #0
 8010934:	d055      	beq.n	80109e2 <usbd_control_xfer_cb+0xe6>
    return true;
 8010936:	2501      	movs	r5, #1
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8010938:	4a39      	ldr	r2, [pc, #228]	; (8010a20 <usbd_control_xfer_cb+0x124>)
 801093a:	2103      	movs	r1, #3
 801093c:	4630      	mov	r0, r6
 801093e:	4798      	blx	r3
}
 8010940:	4628      	mov	r0, r5
 8010942:	b003      	add	sp, #12
 8010944:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT )
 8010946:	f994 2000 	ldrsb.w	r2, [r4]
 801094a:	2a00      	cmp	r2, #0
 801094c:	db06      	blt.n	801095c <usbd_control_xfer_cb+0x60>
    TU_VERIFY(_ctrl_xfer.buffer);
 801094e:	68a0      	ldr	r0, [r4, #8]
 8010950:	2800      	cmp	r0, #0
 8010952:	d0e4      	beq.n	801091e <usbd_control_xfer_cb+0x22>
    memcpy(_ctrl_xfer.buffer, _usbd_ctrl_buf, xferred_bytes);
 8010954:	461a      	mov	r2, r3
 8010956:	4934      	ldr	r1, [pc, #208]	; (8010a28 <usbd_control_xfer_cb+0x12c>)
 8010958:	f001 f95e 	bl	8011c18 <memcpy>
  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 801095c:	f8b4 c00e 	ldrh.w	ip, [r4, #14]
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 8010960:	88e5      	ldrh	r5, [r4, #6]
  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8010962:	44bc      	add	ip, r7
  _ctrl_xfer.buffer += xferred_bytes;
 8010964:	68a1      	ldr	r1, [r4, #8]
  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8010966:	fa1f fc8c 	uxth.w	ip, ip
  _ctrl_xfer.buffer += xferred_bytes;
 801096a:	4439      	add	r1, r7
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 801096c:	4565      	cmp	r5, ip
 801096e:	bf18      	it	ne
 8010970:	2f3f      	cmpne	r7, #63	; 0x3f
  _ctrl_xfer.buffer += xferred_bytes;
 8010972:	60a1      	str	r1, [r4, #8]
  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8010974:	f8a4 c00e 	strh.w	ip, [r4, #14]
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 8010978:	bf94      	ite	ls
 801097a:	2501      	movls	r5, #1
 801097c:	2500      	movhi	r5, #0
 801097e:	d81b      	bhi.n	80109b8 <usbd_control_xfer_cb+0xbc>
    if ( _ctrl_xfer.complete_cb )
 8010980:	6923      	ldr	r3, [r4, #16]
 8010982:	b123      	cbz	r3, 801098e <usbd_control_xfer_cb+0x92>
      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 8010984:	4a26      	ldr	r2, [pc, #152]	; (8010a20 <usbd_control_xfer_cb+0x124>)
 8010986:	2102      	movs	r1, #2
 8010988:	4630      	mov	r0, r6
 801098a:	4798      	blx	r3
    if ( is_ok )
 801098c:	b378      	cbz	r0, 80109ee <usbd_control_xfer_cb+0xf2>
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 801098e:	2300      	movs	r3, #0
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8010990:	f994 2000 	ldrsb.w	r2, [r4]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010994:	4630      	mov	r0, r6
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8010996:	429a      	cmp	r2, r3
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010998:	461a      	mov	r2, r3
 801099a:	bfac      	ite	ge
 801099c:	2180      	movge	r1, #128	; 0x80
 801099e:	4619      	movlt	r1, r3
 80109a0:	f7ff fe52 	bl	8010648 <usbd_edpt_xfer>
      TU_ASSERT( _status_stage_xact(rhport, &_ctrl_xfer.request) );
 80109a4:	4605      	mov	r5, r0
 80109a6:	b9e0      	cbnz	r0, 80109e2 <usbd_control_xfer_cb+0xe6>
    TU_ASSERT( _data_stage_xact(rhport) );
 80109a8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80109ac:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80109b0:	07db      	lsls	r3, r3, #31
 80109b2:	d5b4      	bpl.n	801091e <usbd_control_xfer_cb+0x22>
 80109b4:	be00      	bkpt	0x0000
 80109b6:	e7b3      	b.n	8010920 <usbd_control_xfer_cb+0x24>
  uint16_t const xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_SIZE);
 80109b8:	89a2      	ldrh	r2, [r4, #12]
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 80109ba:	f994 0000 	ldrsb.w	r0, [r4]
  uint16_t const xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_SIZE);
 80109be:	eba2 030c 	sub.w	r3, r2, ip
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80109c2:	b29b      	uxth	r3, r3
 80109c4:	2b40      	cmp	r3, #64	; 0x40
 80109c6:	bf28      	it	cs
 80109c8:	2340      	movcs	r3, #64	; 0x40
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 80109ca:	2800      	cmp	r0, #0
 80109cc:	db18      	blt.n	8010a00 <usbd_control_xfer_cb+0x104>
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 80109ce:	4594      	cmp	ip, r2
  uint8_t ep_addr = EDPT_CTRL_OUT;
 80109d0:	4629      	mov	r1, r5
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 80109d2:	d023      	beq.n	8010a1c <usbd_control_xfer_cb+0x120>
 80109d4:	4a14      	ldr	r2, [pc, #80]	; (8010a28 <usbd_control_xfer_cb+0x12c>)
 80109d6:	4630      	mov	r0, r6
 80109d8:	f7ff fe36 	bl	8010648 <usbd_edpt_xfer>
    TU_ASSERT( _data_stage_xact(rhport) );
 80109dc:	4605      	mov	r5, r0
 80109de:	2800      	cmp	r0, #0
 80109e0:	d0e2      	beq.n	80109a8 <usbd_control_xfer_cb+0xac>
    return true;
 80109e2:	2501      	movs	r5, #1
}
 80109e4:	4628      	mov	r0, r5
 80109e6:	b003      	add	sp, #12
 80109e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    TU_ASSERT(0 == xferred_bytes);
 80109ea:	be00      	bkpt	0x0000
 80109ec:	e797      	b.n	801091e <usbd_control_xfer_cb+0x22>
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 80109ee:	4601      	mov	r1, r0
 80109f0:	4630      	mov	r0, r6
 80109f2:	f000 fbdf 	bl	80111b4 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 80109f6:	2180      	movs	r1, #128	; 0x80
 80109f8:	4630      	mov	r0, r6
 80109fa:	f000 fbdb 	bl	80111b4 <dcd_edpt_stall>
 80109fe:	e78f      	b.n	8010920 <usbd_control_xfer_cb+0x24>
    if ( xact_len ) {
 8010a00:	4594      	cmp	ip, r2
 8010a02:	d008      	beq.n	8010a16 <usbd_control_xfer_cb+0x11a>
  memcpy(dest, src, count);
 8010a04:	461a      	mov	r2, r3
 8010a06:	4808      	ldr	r0, [pc, #32]	; (8010a28 <usbd_control_xfer_cb+0x12c>)
 8010a08:	9301      	str	r3, [sp, #4]
 8010a0a:	f001 f905 	bl	8011c18 <memcpy>
    ep_addr = EDPT_CTRL_IN;
 8010a0e:	2180      	movs	r1, #128	; 0x80
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8010a10:	4a05      	ldr	r2, [pc, #20]	; (8010a28 <usbd_control_xfer_cb+0x12c>)
 8010a12:	9b01      	ldr	r3, [sp, #4]
 8010a14:	e7df      	b.n	80109d6 <usbd_control_xfer_cb+0xda>
    ep_addr = EDPT_CTRL_IN;
 8010a16:	2180      	movs	r1, #128	; 0x80
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8010a18:	462a      	mov	r2, r5
 8010a1a:	e7dc      	b.n	80109d6 <usbd_control_xfer_cb+0xda>
 8010a1c:	462a      	mov	r2, r5
 8010a1e:	e7da      	b.n	80109d6 <usbd_control_xfer_cb+0xda>
 8010a20:	2400d3c8 	.word	0x2400d3c8
 8010a24:	00000000 	.word	0x00000000
 8010a28:	2400d3dc 	.word	0x2400d3dc

08010a2c <dcd_int_enable>:
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010a2c:	4b01      	ldr	r3, [pc, #4]	; (8010a34 <dcd_int_enable+0x8>)
 8010a2e:	2220      	movs	r2, #32
 8010a30:	60da      	str	r2, [r3, #12]

void dcd_int_enable (uint8_t rhport)
{
  (void) rhport;
  NVIC_EnableIRQ(RHPORT_IRQn);
}
 8010a32:	4770      	bx	lr
 8010a34:	e000e100 	.word	0xe000e100

08010a38 <dcd_int_disable>:
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010a38:	4b04      	ldr	r3, [pc, #16]	; (8010a4c <dcd_int_disable+0x14>)
 8010a3a:	2220      	movs	r2, #32
 8010a3c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  __ASM volatile ("dsb 0xF":::"memory");
 8010a40:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010a44:	f3bf 8f6f 	isb	sy

void dcd_int_disable (uint8_t rhport)
{
  (void) rhport;
  NVIC_DisableIRQ(RHPORT_IRQn);
}
 8010a48:	4770      	bx	lr
 8010a4a:	bf00      	nop
 8010a4c:	e000e100 	.word	0xe000e100

08010a50 <dcd_set_address>:

void dcd_set_address (uint8_t rhport, uint8_t dev_addr)
{
 8010a50:	b410      	push	{r4}
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 8010a52:	4c1b      	ldr	r4, [pc, #108]	; (8010ac0 <dcd_set_address+0x70>)
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  xfer_ctl_t * xfer = XFER_CTL_BASE(epnum, dir);
  xfer->buffer      = buffer;
  xfer->ff          = NULL;
  xfer->total_len   = total_bytes;
 8010a54:	f04f 0c00 	mov.w	ip, #0
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010a58:	4a1a      	ldr	r2, [pc, #104]	; (8010ac4 <dcd_set_address+0x74>)
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 8010a5a:	6823      	ldr	r3, [r4, #0]
  xfer->buffer      = buffer;
 8010a5c:	481a      	ldr	r0, [pc, #104]	; (8010ac8 <dcd_set_address+0x78>)
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 8010a5e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8010a62:	ea43 1101 	orr.w	r1, r3, r1, lsl #4

  // EP0 can only handle one packet
  if(epnum == 0) {
    ep0_pending[dir] = total_bytes;
 8010a66:	4b19      	ldr	r3, [pc, #100]	; (8010acc <dcd_set_address+0x7c>)
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 8010a68:	6021      	str	r1, [r4, #0]
    ep0_pending[dir] = total_bytes;
 8010a6a:	f8a3 c002 	strh.w	ip, [r3, #2]
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010a6e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  xfer->total_len   = total_bytes;
 8010a72:	f8a0 c018 	strh.w	ip, [r0, #24]
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010a76:	6113      	str	r3, [r2, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 8010a78:	6813      	ldr	r3, [r2, #0]
 8010a7a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010a7e:	6013      	str	r3, [r2, #0]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010a80:	6813      	ldr	r3, [r2, #0]
 8010a82:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
  xfer->buffer      = buffer;
 8010a86:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8010ab8 <dcd_set_address+0x68>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010a8a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
  xfer->buffer      = buffer;
 8010a8e:	ed80 7b04 	vstr	d7, [r0, #16]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010a92:	d002      	beq.n	8010a9a <dcd_set_address+0x4a>
}
 8010a94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010a98:	4770      	bx	lr
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010a9a:	7f03      	ldrb	r3, [r0, #28]
 8010a9c:	2b01      	cmp	r3, #1
 8010a9e:	d1f9      	bne.n	8010a94 <dcd_set_address+0x44>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8010aa0:	68a1      	ldr	r1, [r4, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 8010aa2:	6813      	ldr	r3, [r2, #0]
 8010aa4:	f411 7f80 	tst.w	r1, #256	; 0x100
 8010aa8:	bf14      	ite	ne
 8010aaa:	f04f 5180 	movne.w	r1, #268435456	; 0x10000000
 8010aae:	f04f 5100 	moveq.w	r1, #536870912	; 0x20000000
 8010ab2:	430b      	orrs	r3, r1
 8010ab4:	6013      	str	r3, [r2, #0]
}
 8010ab6:	e7ed      	b.n	8010a94 <dcd_set_address+0x44>
	...
 8010ac0:	40080800 	.word	0x40080800
 8010ac4:	40080900 	.word	0x40080900
 8010ac8:	2400d430 	.word	0x2400d430
 8010acc:	2400d428 	.word	0x2400d428

08010ad0 <dcd_connect>:
  dev->DCTL &= ~USB_OTG_DCTL_SDIS;
 8010ad0:	4a02      	ldr	r2, [pc, #8]	; (8010adc <dcd_connect+0xc>)
 8010ad2:	6853      	ldr	r3, [r2, #4]
 8010ad4:	f023 0302 	bic.w	r3, r3, #2
 8010ad8:	6053      	str	r3, [r2, #4]
}
 8010ada:	4770      	bx	lr
 8010adc:	40080800 	.word	0x40080800

08010ae0 <dcd_init>:
    usb_otg->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010ae0:	4a20      	ldr	r2, [pc, #128]	; (8010b64 <dcd_init+0x84>)
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U) {}
 8010ae2:	4920      	ldr	r1, [pc, #128]	; (8010b64 <dcd_init+0x84>)
    usb_otg->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010ae4:	68d3      	ldr	r3, [r2, #12]
 8010ae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
{
 8010aea:	b510      	push	{r4, lr}
    usb_otg->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010aec:	60d3      	str	r3, [r2, #12]
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U) {}
 8010aee:	690b      	ldr	r3, [r1, #16]
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	dafc      	bge.n	8010aee <dcd_init+0xe>
  usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010af4:	690b      	ldr	r3, [r1, #16]
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST) {}
 8010af6:	4a1b      	ldr	r2, [pc, #108]	; (8010b64 <dcd_init+0x84>)
  usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010af8:	f043 0301 	orr.w	r3, r3, #1
 8010afc:	610b      	str	r3, [r1, #16]
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST) {}
 8010afe:	6913      	ldr	r3, [r2, #16]
 8010b00:	f013 0301 	ands.w	r3, r3, #1
 8010b04:	d1fb      	bne.n	8010afe <dcd_init+0x1e>
  *((volatile uint32_t *)(RHPORT_REGS_BASE + USB_OTG_PCGCCTL_BASE)) = 0;
 8010b06:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    bitvalue = ((TUSB_SPEED_HIGH == speed) ? DCD_HIGH_SPEED : DCD_FULL_SPEED_USE_HS);
 8010b0a:	2801      	cmp	r0, #1
  usb_otg->GINTSTS |= usb_otg->GINTSTS;
 8010b0c:	6954      	ldr	r4, [r2, #20]
 8010b0e:	6953      	ldr	r3, [r2, #20]
    bitvalue = ((TUSB_SPEED_HIGH == speed) ? DCD_HIGH_SPEED : DCD_FULL_SPEED_USE_HS);
 8010b10:	bf18      	it	ne
 8010b12:	f04f 0c03 	movne.w	ip, #3
  dev->DCFG |=  USB_OTG_DCFG_NZLSOHSK;
 8010b16:	4914      	ldr	r1, [pc, #80]	; (8010b68 <dcd_init+0x88>)
    bitvalue = ((TUSB_SPEED_HIGH == speed) ? DCD_HIGH_SPEED : DCD_FULL_SPEED_USE_HS);
 8010b18:	bf08      	it	eq
 8010b1a:	f04f 0c01 	moveq.w	ip, #1
  usb_otg->GINTSTS |= usb_otg->GINTSTS;
 8010b1e:	4323      	orrs	r3, r4
 8010b20:	6153      	str	r3, [r2, #20]
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_OTGINT | USB_OTG_GINTMSK_MMISM;
 8010b22:	6993      	ldr	r3, [r2, #24]
 8010b24:	f043 0306 	orr.w	r3, r3, #6
 8010b28:	6193      	str	r3, [r2, #24]
  dev->DCFG |=  USB_OTG_DCFG_NZLSOHSK;
 8010b2a:	680b      	ldr	r3, [r1, #0]
 8010b2c:	f043 0304 	orr.w	r3, r3, #4
 8010b30:	600b      	str	r3, [r1, #0]
  dev->DCFG &= ~(3 << USB_OTG_DCFG_DSPD_Pos);
 8010b32:	680a      	ldr	r2, [r1, #0]
  if (!(rhport == 1 && (CFG_TUSB_RHPORT1_MODE & OPT_MODE_HIGH_SPEED))) usb_otg->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010b34:	4b0b      	ldr	r3, [pc, #44]	; (8010b64 <dcd_init+0x84>)
  dev->DCFG &= ~(3 << USB_OTG_DCFG_DSPD_Pos);
 8010b36:	f022 0203 	bic.w	r2, r2, #3
 8010b3a:	600a      	str	r2, [r1, #0]
  dev->DCFG |= (bitvalue << USB_OTG_DCFG_DSPD_Pos);
 8010b3c:	680c      	ldr	r4, [r1, #0]
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_USBRST   | USB_OTG_GINTMSK_ENUMDNEM |
 8010b3e:	4a0b      	ldr	r2, [pc, #44]	; (8010b6c <dcd_init+0x8c>)
  dev->DCFG |= (bitvalue << USB_OTG_DCFG_DSPD_Pos);
 8010b40:	ea44 040c 	orr.w	r4, r4, ip
 8010b44:	600c      	str	r4, [r1, #0]
  if (!(rhport == 1 && (CFG_TUSB_RHPORT1_MODE & OPT_MODE_HIGH_SPEED))) usb_otg->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010b46:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8010b48:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8010b4c:	6399      	str	r1, [r3, #56]	; 0x38
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_USBRST   | USB_OTG_GINTMSK_ENUMDNEM |
 8010b4e:	6999      	ldr	r1, [r3, #24]
 8010b50:	430a      	orrs	r2, r1
 8010b52:	619a      	str	r2, [r3, #24]
  usb_otg->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8010b54:	689a      	ldr	r2, [r3, #8]
 8010b56:	f042 0201 	orr.w	r2, r2, #1
 8010b5a:	609a      	str	r2, [r3, #8]
  dcd_connect(rhport);
 8010b5c:	f7ff ffb8 	bl	8010ad0 <dcd_connect>
}
 8010b60:	bd10      	pop	{r4, pc}
 8010b62:	bf00      	nop
 8010b64:	40080000 	.word	0x40080000
 8010b68:	40080800 	.word	0x40080800
 8010b6c:	80003810 	.word	0x80003810

08010b70 <dcd_edpt_open>:
  uint8_t const epnum = tu_edpt_number(desc_edpt->bEndpointAddress);
 8010b70:	7888      	ldrb	r0, [r1, #2]
 8010b72:	f000 037f 	and.w	r3, r0, #127	; 0x7f
  TU_ASSERT(epnum < EP_MAX);
 8010b76:	2b08      	cmp	r3, #8
 8010b78:	d87e      	bhi.n	8010c78 <dcd_edpt_open+0x108>
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 8010b7a:	4a4e      	ldr	r2, [pc, #312]	; (8010cb4 <dcd_edpt_open+0x144>)
{
 8010b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 8010b80:	ea4f 0e43 	mov.w	lr, r3, lsl #1
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 8010b84:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8010b88:	eb0e 1ed0 	add.w	lr, lr, r0, lsr #7
 8010b8c:	f3cc 0c0a 	ubfx	ip, ip, #0, #11
  if(dir == TUSB_DIR_OUT)
 8010b90:	09c0      	lsrs	r0, r0, #7
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 8010b92:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
  uint16_t const fifo_size = (xfer->max_size + 3) / 4; // Round up to next full word
 8010b96:	f10c 0203 	add.w	r2, ip, #3
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 8010b9a:	f8ae c00a 	strh.w	ip, [lr, #10]
  uint16_t const fifo_size = (xfer->max_size + 3) / 4; // Round up to next full word
 8010b9e:	ea4f 06a2 	mov.w	r6, r2, asr #2
  xfer->interval = desc_edpt->bInterval;
 8010ba2:	798c      	ldrb	r4, [r1, #6]
  uint16_t const fifo_size = (xfer->max_size + 3) / 4; // Round up to next full word
 8010ba4:	ea4f 0292 	mov.w	r2, r2, lsr #2
  xfer->interval = desc_edpt->bInterval;
 8010ba8:	f88e 400c 	strb.w	r4, [lr, #12]
  if(dir == TUSB_DIR_OUT)
 8010bac:	d03a      	beq.n	8010c24 <dcd_edpt_open+0xb4>
    TU_ASSERT(_allocated_fifo_words_tx + fifo_size + usb_otg->GRXFSIZ <= EP_FIFO_SIZE/4);
 8010bae:	f8df 8114 	ldr.w	r8, [pc, #276]	; 8010cc4 <dcd_edpt_open+0x154>
 8010bb2:	4d41      	ldr	r5, [pc, #260]	; (8010cb8 <dcd_edpt_open+0x148>)
 8010bb4:	f8b8 7000 	ldrh.w	r7, [r8]
 8010bb8:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 8010bba:	19b8      	adds	r0, r7, r6
 8010bbc:	eb00 0e04 	add.w	lr, r0, r4
 8010bc0:	f5be 6f80 	cmp.w	lr, #1024	; 0x400
 8010bc4:	d863      	bhi.n	8010c8e <dcd_edpt_open+0x11e>
    _allocated_fifo_words_tx += fifo_size;
 8010bc6:	443a      	add	r2, r7
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 8010bc8:	b280      	uxth	r0, r0
        (desc_edpt->bmAttributes.xfer << USB_OTG_DIEPCTL_EPTYP_Pos) |
 8010bca:	78cc      	ldrb	r4, [r1, #3]
    _allocated_fifo_words_tx += fifo_size;
 8010bcc:	f8a8 2000 	strh.w	r2, [r8]
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 8010bd0:	f5c0 6080 	rsb	r0, r0, #1024	; 0x400
 8010bd4:	f103 023f 	add.w	r2, r3, #63	; 0x3f
        (desc_edpt->bmAttributes.xfer << USB_OTG_DIEPCTL_EPTYP_Pos) |
 8010bd8:	f004 0103 	and.w	r1, r4, #3
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 8010bdc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8010be0:	eb05 0582 	add.w	r5, r5, r2, lsl #2
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM : 0) |
 8010be4:	2901      	cmp	r1, #1
        (epnum << USB_OTG_DIEPCTL_TXFNUM_Pos) |
 8010be6:	ea4f 5283 	mov.w	r2, r3, lsl #22
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 8010bea:	6068      	str	r0, [r5, #4]
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 8010bec:	ea4f 1543 	mov.w	r5, r3, lsl #5
 8010bf0:	4832      	ldr	r0, [pc, #200]	; (8010cbc <dcd_edpt_open+0x14c>)
        (epnum << USB_OTG_DIEPCTL_TXFNUM_Pos) |
 8010bf2:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 8010bf6:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 8010bfa:	582a      	ldr	r2, [r5, r0]
 8010bfc:	ea4c 0202 	orr.w	r2, ip, r2
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM : 0) |
 8010c00:	bf14      	ite	ne
 8010c02:	f04f 5c80 	movne.w	ip, #268435456	; 0x10000000
 8010c06:	f04f 0c00 	moveq.w	ip, #0
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 8010c0a:	430a      	orrs	r2, r1
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_IEPM_Pos + epnum));
 8010c0c:	492c      	ldr	r1, [pc, #176]	; (8010cc0 <dcd_edpt_open+0x150>)
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 8010c0e:	ea42 020c 	orr.w	r2, r2, ip
 8010c12:	502a      	str	r2, [r5, r0]
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_IEPM_Pos + epnum));
 8010c14:	2001      	movs	r0, #1
 8010c16:	69ca      	ldr	r2, [r1, #28]
 8010c18:	fa00 f303 	lsl.w	r3, r0, r3
 8010c1c:	4313      	orrs	r3, r2
 8010c1e:	61cb      	str	r3, [r1, #28]
}
 8010c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return 15 + 2*(ep_size/4) + 2*EP_MAX;
 8010c24:	0052      	lsls	r2, r2, #1
    if (usb_otg->GRXFSIZ < sz)
 8010c26:	4c24      	ldr	r4, [pc, #144]	; (8010cb8 <dcd_edpt_open+0x148>)
  return 15 + 2*(ep_size/4) + 2*EP_MAX;
 8010c28:	3221      	adds	r2, #33	; 0x21
    if (usb_otg->GRXFSIZ < sz)
 8010c2a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010c2c:	4295      	cmp	r5, r2
 8010c2e:	d206      	bcs.n	8010c3e <dcd_edpt_open+0xce>
      TU_ASSERT(sz + _allocated_fifo_words_tx <= EP_FIFO_SIZE/4);
 8010c30:	4d24      	ldr	r5, [pc, #144]	; (8010cc4 <dcd_edpt_open+0x154>)
 8010c32:	882d      	ldrh	r5, [r5, #0]
 8010c34:	4415      	add	r5, r2
 8010c36:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8010c3a:	dc32      	bgt.n	8010ca2 <dcd_edpt_open+0x132>
      usb_otg->GRXFSIZ = sz;
 8010c3c:	6262      	str	r2, [r4, #36]	; 0x24
        (desc_edpt->bmAttributes.xfer << USB_OTG_DOEPCTL_EPTYP_Pos)   |
 8010c3e:	78ca      	ldrb	r2, [r1, #3]
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 8010c40:	015d      	lsls	r5, r3, #5
 8010c42:	4821      	ldr	r0, [pc, #132]	; (8010cc8 <dcd_edpt_open+0x158>)
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_OEPM_Pos + epnum));
 8010c44:	3310      	adds	r3, #16
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM : 0) |
 8010c46:	f002 0103 	and.w	r1, r2, #3
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_OEPM_Pos + epnum));
 8010c4a:	4c1d      	ldr	r4, [pc, #116]	; (8010cc0 <dcd_edpt_open+0x150>)
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 8010c4c:	582e      	ldr	r6, [r5, r0]
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM : 0) |
 8010c4e:	2901      	cmp	r1, #1
 8010c50:	bf14      	ite	ne
 8010c52:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 8010c56:	2200      	moveq	r2, #0
 8010c58:	ea4c 0202 	orr.w	r2, ip, r2
 8010c5c:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 8010c60:	4332      	orrs	r2, r6
 8010c62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010c66:	502a      	str	r2, [r5, r0]
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_OEPM_Pos + epnum));
 8010c68:	2001      	movs	r0, #1
 8010c6a:	69e2      	ldr	r2, [r4, #28]
 8010c6c:	fa00 f303 	lsl.w	r3, r0, r3
 8010c70:	4313      	orrs	r3, r2
 8010c72:	61e3      	str	r3, [r4, #28]
}
 8010c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TU_ASSERT(epnum < EP_MAX);
 8010c78:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010c7c:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010c80:	07d9      	lsls	r1, r3, #31
 8010c82:	d502      	bpl.n	8010c8a <dcd_edpt_open+0x11a>
 8010c84:	be00      	bkpt	0x0000
 8010c86:	2000      	movs	r0, #0
 8010c88:	4770      	bx	lr
 8010c8a:	2000      	movs	r0, #0
}
 8010c8c:	4770      	bx	lr
    TU_ASSERT(_allocated_fifo_words_tx + fifo_size + usb_otg->GRXFSIZ <= EP_FIFO_SIZE/4);
 8010c8e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010c92:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010c96:	07db      	lsls	r3, r3, #31
 8010c98:	d500      	bpl.n	8010c9c <dcd_edpt_open+0x12c>
 8010c9a:	be00      	bkpt	0x0000
 8010c9c:	2000      	movs	r0, #0
}
 8010c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      TU_ASSERT(sz + _allocated_fifo_words_tx <= EP_FIFO_SIZE/4);
 8010ca2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010ca6:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010caa:	07da      	lsls	r2, r3, #31
 8010cac:	d5f6      	bpl.n	8010c9c <dcd_edpt_open+0x12c>
 8010cae:	be00      	bkpt	0x0000
 8010cb0:	e7b6      	b.n	8010c20 <dcd_edpt_open+0xb0>
 8010cb2:	bf00      	nop
 8010cb4:	2400d430 	.word	0x2400d430
 8010cb8:	40080000 	.word	0x40080000
 8010cbc:	40080900 	.word	0x40080900
 8010cc0:	40080800 	.word	0x40080800
 8010cc4:	2400d41c 	.word	0x2400d41c
 8010cc8:	40080b00 	.word	0x40080b00

08010ccc <dcd_edpt_close_all>:
{
 8010ccc:	b430      	push	{r4, r5}
    out_ep[n].DOEPCTL = 0;
 8010cce:	2300      	movs	r3, #0
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010cd0:	4a23      	ldr	r2, [pc, #140]	; (8010d60 <dcd_edpt_close_all+0x94>)
    out_ep[n].DOEPCTL = 0;
 8010cd2:	4824      	ldr	r0, [pc, #144]	; (8010d64 <dcd_edpt_close_all+0x98>)
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 8010cd4:	f04f 1501 	mov.w	r5, #65537	; 0x10001
    in_ep[n].DIEPCTL = 0;
 8010cd8:	4923      	ldr	r1, [pc, #140]	; (8010d68 <dcd_edpt_close_all+0x9c>)
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 8010cda:	4c24      	ldr	r4, [pc, #144]	; (8010d6c <dcd_edpt_close_all+0xa0>)
    in_ep[n].DIEPCTL = 0;
 8010cdc:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010ce0:	8553      	strh	r3, [r2, #42]	; 0x2a
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010ce2:	8753      	strh	r3, [r2, #58]	; 0x3a
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010ce4:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010ce8:	f8a2 305a 	strh.w	r3, [r2, #90]	; 0x5a
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010cec:	f8a2 306a 	strh.w	r3, [r2, #106]	; 0x6a
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010cf0:	f8a2 307a 	strh.w	r3, [r2, #122]	; 0x7a
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010cf4:	f8a2 308a 	strh.w	r3, [r2, #138]	; 0x8a
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010cf8:	f8a2 309a 	strh.w	r3, [r2, #154]	; 0x9a
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010cfc:	f8a2 30aa 	strh.w	r3, [r2, #170]	; 0xaa
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010d00:	f8a2 30ba 	strh.w	r3, [r2, #186]	; 0xba
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010d04:	f8a2 30ca 	strh.w	r3, [r2, #202]	; 0xca
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010d08:	f8a2 30da 	strh.w	r3, [r2, #218]	; 0xda
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010d0c:	f8a2 30ea 	strh.w	r3, [r2, #234]	; 0xea
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010d10:	f8a2 30fa 	strh.w	r3, [r2, #250]	; 0xfa
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8010d14:	f8a2 310a 	strh.w	r3, [r2, #266]	; 0x10a
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 8010d18:	61e5      	str	r5, [r4, #28]
    out_ep[n].DOEPCTL = 0;
 8010d1a:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
    in_ep[n].DIEPCTL = 0;
 8010d1e:	620b      	str	r3, [r1, #32]
    out_ep[n].DOEPCTL = 0;
 8010d20:	f8c0 3140 	str.w	r3, [r0, #320]	; 0x140
    in_ep[n].DIEPCTL = 0;
 8010d24:	640b      	str	r3, [r1, #64]	; 0x40
    out_ep[n].DOEPCTL = 0;
 8010d26:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160
    in_ep[n].DIEPCTL = 0;
 8010d2a:	660b      	str	r3, [r1, #96]	; 0x60
    out_ep[n].DOEPCTL = 0;
 8010d2c:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
    in_ep[n].DIEPCTL = 0;
 8010d30:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
    out_ep[n].DOEPCTL = 0;
 8010d34:	f8c0 31a0 	str.w	r3, [r0, #416]	; 0x1a0
    in_ep[n].DIEPCTL = 0;
 8010d38:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
    out_ep[n].DOEPCTL = 0;
 8010d3c:	f8c0 31c0 	str.w	r3, [r0, #448]	; 0x1c0
    in_ep[n].DIEPCTL = 0;
 8010d40:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
    out_ep[n].DOEPCTL = 0;
 8010d44:	f8c0 31e0 	str.w	r3, [r0, #480]	; 0x1e0
    in_ep[n].DIEPCTL = 0;
 8010d48:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
    out_ep[n].DOEPCTL = 0;
 8010d4c:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
  _allocated_fifo_words_tx = 16;
 8010d50:	4907      	ldr	r1, [pc, #28]	; (8010d70 <dcd_edpt_close_all+0xa4>)
    in_ep[n].DIEPCTL = 0;
 8010d52:	6003      	str	r3, [r0, #0]
  _allocated_fifo_words_tx = 16;
 8010d54:	2010      	movs	r0, #16
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8010d56:	f8a2 311a 	strh.w	r3, [r2, #282]	; 0x11a
  _allocated_fifo_words_tx = 16;
 8010d5a:	8008      	strh	r0, [r1, #0]
}
 8010d5c:	bc30      	pop	{r4, r5}
 8010d5e:	4770      	bx	lr
 8010d60:	2400d430 	.word	0x2400d430
 8010d64:	40080b00 	.word	0x40080b00
 8010d68:	40080900 	.word	0x40080900
 8010d6c:	40080800 	.word	0x40080800
 8010d70:	2400d41c 	.word	0x2400d41c

08010d74 <dcd_edpt_xfer>:
{
 8010d74:	b4f0      	push	{r4, r5, r6, r7}
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8010d76:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  xfer->buffer      = buffer;
 8010d7a:	4d69      	ldr	r5, [pc, #420]	; (8010f20 <dcd_edpt_xfer+0x1ac>)
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010d7c:	09ce      	lsrs	r6, r1, #7
  xfer->ff          = NULL;
 8010d7e:	2700      	movs	r7, #0
  xfer->buffer      = buffer;
 8010d80:	0060      	lsls	r0, r4, #1
 8010d82:	eb00 11d1 	add.w	r1, r0, r1, lsr #7
 8010d86:	eb05 1001 	add.w	r0, r5, r1, lsl #4
 8010d8a:	0109      	lsls	r1, r1, #4
  xfer->ff          = NULL;
 8010d8c:	6047      	str	r7, [r0, #4]
  xfer->buffer      = buffer;
 8010d8e:	506a      	str	r2, [r5, r1]
  xfer->total_len   = total_bytes;
 8010d90:	8103      	strh	r3, [r0, #8]
  if(epnum == 0) {
 8010d92:	2c00      	cmp	r4, #0
 8010d94:	d044      	beq.n	8010e20 <dcd_edpt_xfer+0xac>
    // Schedule the first transaction for EP0 transfer
    edpt_schedule_packets(rhport, epnum, dir, 1, ep0_pending[dir]);
    return true;
  }

  uint16_t num_packets = (total_bytes / xfer->max_size);
 8010d96:	8942      	ldrh	r2, [r0, #10]
 8010d98:	fbb3 f1f2 	udiv	r1, r3, r2
  uint16_t const short_packet_size = total_bytes % xfer->max_size;
 8010d9c:	fb02 3211 	mls	r2, r2, r1, r3
  uint16_t num_packets = (total_bytes / xfer->max_size);
 8010da0:	b289      	uxth	r1, r1

  // Zero-size packet is special case.
  if(short_packet_size > 0 || (total_bytes == 0)) {
 8010da2:	b292      	uxth	r2, r2
 8010da4:	b9da      	cbnz	r2, 8010dde <dcd_edpt_xfer+0x6a>
 8010da6:	b1d3      	cbz	r3, 8010dde <dcd_edpt_xfer+0x6a>
  if(dir == TUSB_DIR_IN) {
 8010da8:	b9ee      	cbnz	r6, 8010de6 <dcd_edpt_xfer+0x72>
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 8010daa:	485e      	ldr	r0, [pc, #376]	; (8010f24 <dcd_edpt_xfer+0x1b0>)
 8010dac:	0166      	lsls	r6, r4, #5
 8010dae:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8010db2:	6917      	ldr	r7, [r2, #16]
 8010db4:	f007 4760 	and.w	r7, r7, #3758096384	; 0xe0000000
 8010db8:	6117      	str	r7, [r2, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 8010dba:	6917      	ldr	r7, [r2, #16]
 8010dbc:	433b      	orrs	r3, r7
 8010dbe:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
 8010dc2:	6113      	str	r3, [r2, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 8010dc4:	5833      	ldr	r3, [r6, r0]
 8010dc6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010dca:	5033      	str	r3, [r6, r0]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010dcc:	5833      	ldr	r3, [r6, r0]
 8010dce:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8010dd2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8010dd6:	d053      	beq.n	8010e80 <dcd_edpt_xfer+0x10c>

  // Schedule packets to be sent within interrupt
  edpt_schedule_packets(rhport, epnum, dir, num_packets, total_bytes);

  return true;
}
 8010dd8:	2001      	movs	r0, #1
 8010dda:	bcf0      	pop	{r4, r5, r6, r7}
 8010ddc:	4770      	bx	lr
    num_packets++;
 8010dde:	3101      	adds	r1, #1
 8010de0:	b289      	uxth	r1, r1
  if(dir == TUSB_DIR_IN) {
 8010de2:	2e00      	cmp	r6, #0
 8010de4:	d0e1      	beq.n	8010daa <dcd_edpt_xfer+0x36>
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010de6:	4a50      	ldr	r2, [pc, #320]	; (8010f28 <dcd_edpt_xfer+0x1b4>)
 8010de8:	0160      	lsls	r0, r4, #5
 8010dea:	ea43 41c1 	orr.w	r1, r3, r1, lsl #19
 8010dee:	eb02 1644 	add.w	r6, r2, r4, lsl #5
 8010df2:	6131      	str	r1, [r6, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 8010df4:	5881      	ldr	r1, [r0, r2]
 8010df6:	f041 4104 	orr.w	r1, r1, #2214592512	; 0x84000000
 8010dfa:	5081      	str	r1, [r0, r2]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010dfc:	5881      	ldr	r1, [r0, r2]
 8010dfe:	f401 2140 	and.w	r1, r1, #786432	; 0xc0000
 8010e02:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8010e06:	d04d      	beq.n	8010ea4 <dcd_edpt_xfer+0x130>
    if(total_bytes != 0) {
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d0e5      	beq.n	8010dd8 <dcd_edpt_xfer+0x64>
      dev->DIEPEMPMSK |= (1 << epnum);
 8010e0c:	4a47      	ldr	r2, [pc, #284]	; (8010f2c <dcd_edpt_xfer+0x1b8>)
 8010e0e:	2301      	movs	r3, #1
}
 8010e10:	2001      	movs	r0, #1
      dev->DIEPEMPMSK |= (1 << epnum);
 8010e12:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8010e14:	fa03 f404 	lsl.w	r4, r3, r4
 8010e18:	430c      	orrs	r4, r1
 8010e1a:	6354      	str	r4, [r2, #52]	; 0x34
}
 8010e1c:	bcf0      	pop	{r4, r5, r6, r7}
 8010e1e:	4770      	bx	lr
    total_bytes = tu_min16(ep0_pending[dir], xfer->max_size);
 8010e20:	eb05 1206 	add.w	r2, r5, r6, lsl #4
    ep0_pending[dir] -= total_bytes;
 8010e24:	4942      	ldr	r1, [pc, #264]	; (8010f30 <dcd_edpt_xfer+0x1bc>)
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8010e26:	8952      	ldrh	r2, [r2, #10]
 8010e28:	429a      	cmp	r2, r3
 8010e2a:	bf28      	it	cs
 8010e2c:	461a      	movcs	r2, r3
 8010e2e:	1a9b      	subs	r3, r3, r2
 8010e30:	f821 3016 	strh.w	r3, [r1, r6, lsl #1]
  if(dir == TUSB_DIR_IN) {
 8010e34:	2e00      	cmp	r6, #0
 8010e36:	d149      	bne.n	8010ecc <dcd_edpt_xfer+0x158>
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 8010e38:	4b3a      	ldr	r3, [pc, #232]	; (8010f24 <dcd_edpt_xfer+0x1b0>)
 8010e3a:	6919      	ldr	r1, [r3, #16]
 8010e3c:	f001 4160 	and.w	r1, r1, #3758096384	; 0xe0000000
 8010e40:	6119      	str	r1, [r3, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 8010e42:	6919      	ldr	r1, [r3, #16]
 8010e44:	430a      	orrs	r2, r1
 8010e46:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8010e4a:	611a      	str	r2, [r3, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 8010e4c:	681a      	ldr	r2, [r3, #0]
 8010e4e:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8010e52:	601a      	str	r2, [r3, #0]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010e54:	681a      	ldr	r2, [r3, #0]
 8010e56:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8010e5a:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8010e5e:	d1bb      	bne.n	8010dd8 <dcd_edpt_xfer+0x64>
 8010e60:	7b2a      	ldrb	r2, [r5, #12]
 8010e62:	2a01      	cmp	r2, #1
 8010e64:	d1b8      	bne.n	8010dd8 <dcd_edpt_xfer+0x64>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8010e66:	4a31      	ldr	r2, [pc, #196]	; (8010f2c <dcd_edpt_xfer+0x1b8>)
 8010e68:	6891      	ldr	r1, [r2, #8]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 8010e6a:	681a      	ldr	r2, [r3, #0]
 8010e6c:	f411 7f80 	tst.w	r1, #256	; 0x100
 8010e70:	bf14      	ite	ne
 8010e72:	f04f 5180 	movne.w	r1, #268435456	; 0x10000000
 8010e76:	f04f 5100 	moveq.w	r1, #536870912	; 0x20000000
 8010e7a:	430a      	orrs	r2, r1
 8010e7c:	601a      	str	r2, [r3, #0]
 8010e7e:	e7ab      	b.n	8010dd8 <dcd_edpt_xfer+0x64>
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010e80:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 8010e84:	7b23      	ldrb	r3, [r4, #12]
 8010e86:	2b01      	cmp	r3, #1
 8010e88:	d1a6      	bne.n	8010dd8 <dcd_edpt_xfer+0x64>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8010e8a:	4b28      	ldr	r3, [pc, #160]	; (8010f2c <dcd_edpt_xfer+0x1b8>)
 8010e8c:	689a      	ldr	r2, [r3, #8]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 8010e8e:	5833      	ldr	r3, [r6, r0]
 8010e90:	f412 7f80 	tst.w	r2, #256	; 0x100
 8010e94:	bf14      	ite	ne
 8010e96:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 8010e9a:	f04f 5200 	moveq.w	r2, #536870912	; 0x20000000
 8010e9e:	4313      	orrs	r3, r2
 8010ea0:	5033      	str	r3, [r6, r0]
 8010ea2:	e799      	b.n	8010dd8 <dcd_edpt_xfer+0x64>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010ea4:	eb05 1544 	add.w	r5, r5, r4, lsl #5
 8010ea8:	7f29      	ldrb	r1, [r5, #28]
 8010eaa:	2901      	cmp	r1, #1
 8010eac:	d1ac      	bne.n	8010e08 <dcd_edpt_xfer+0x94>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8010eae:	491f      	ldr	r1, [pc, #124]	; (8010f2c <dcd_edpt_xfer+0x1b8>)
 8010eb0:	6889      	ldr	r1, [r1, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 8010eb2:	f411 7f80 	tst.w	r1, #256	; 0x100
 8010eb6:	5881      	ldr	r1, [r0, r2]
 8010eb8:	bf14      	ite	ne
 8010eba:	f04f 5580 	movne.w	r5, #268435456	; 0x10000000
 8010ebe:	f04f 5500 	moveq.w	r5, #536870912	; 0x20000000
 8010ec2:	4329      	orrs	r1, r5
 8010ec4:	5081      	str	r1, [r0, r2]
    if(total_bytes != 0) {
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d086      	beq.n	8010dd8 <dcd_edpt_xfer+0x64>
 8010eca:	e79f      	b.n	8010e0c <dcd_edpt_xfer+0x98>
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010ecc:	4b16      	ldr	r3, [pc, #88]	; (8010f28 <dcd_edpt_xfer+0x1b4>)
 8010ece:	f442 2100 	orr.w	r1, r2, #524288	; 0x80000
 8010ed2:	6119      	str	r1, [r3, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 8010ed4:	6819      	ldr	r1, [r3, #0]
 8010ed6:	f041 4104 	orr.w	r1, r1, #2214592512	; 0x84000000
 8010eda:	6019      	str	r1, [r3, #0]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010edc:	6819      	ldr	r1, [r3, #0]
 8010ede:	f401 2140 	and.w	r1, r1, #786432	; 0xc0000
 8010ee2:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8010ee6:	d008      	beq.n	8010efa <dcd_edpt_xfer+0x186>
    if(total_bytes != 0) {
 8010ee8:	2a00      	cmp	r2, #0
 8010eea:	f43f af75 	beq.w	8010dd8 <dcd_edpt_xfer+0x64>
      dev->DIEPEMPMSK |= (1 << epnum);
 8010eee:	4a0f      	ldr	r2, [pc, #60]	; (8010f2c <dcd_edpt_xfer+0x1b8>)
 8010ef0:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8010ef2:	f043 0301 	orr.w	r3, r3, #1
 8010ef6:	6353      	str	r3, [r2, #52]	; 0x34
 8010ef8:	e76e      	b.n	8010dd8 <dcd_edpt_xfer+0x64>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010efa:	7f29      	ldrb	r1, [r5, #28]
 8010efc:	2901      	cmp	r1, #1
 8010efe:	d1f3      	bne.n	8010ee8 <dcd_edpt_xfer+0x174>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8010f00:	490a      	ldr	r1, [pc, #40]	; (8010f2c <dcd_edpt_xfer+0x1b8>)
 8010f02:	6888      	ldr	r0, [r1, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 8010f04:	6819      	ldr	r1, [r3, #0]
 8010f06:	f410 7f80 	tst.w	r0, #256	; 0x100
 8010f0a:	bf14      	ite	ne
 8010f0c:	f04f 5080 	movne.w	r0, #268435456	; 0x10000000
 8010f10:	f04f 5000 	moveq.w	r0, #536870912	; 0x20000000
 8010f14:	4301      	orrs	r1, r0
 8010f16:	6019      	str	r1, [r3, #0]
    if(total_bytes != 0) {
 8010f18:	2a00      	cmp	r2, #0
 8010f1a:	f43f af5d 	beq.w	8010dd8 <dcd_edpt_xfer+0x64>
 8010f1e:	e7e6      	b.n	8010eee <dcd_edpt_xfer+0x17a>
 8010f20:	2400d430 	.word	0x2400d430
 8010f24:	40080b00 	.word	0x40080b00
 8010f28:	40080900 	.word	0x40080900
 8010f2c:	40080800 	.word	0x40080800
 8010f30:	2400d428 	.word	0x2400d428

08010f34 <dcd_edpt_xfer_fifo>:
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo (uint8_t rhport, uint8_t ep_addr, tu_fifo_t * ff, uint16_t total_bytes)
{
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 8010f34:	88d0      	ldrh	r0, [r2, #6]
 8010f36:	f3c0 000e 	ubfx	r0, r0, #0, #15
 8010f3a:	2801      	cmp	r0, #1
 8010f3c:	d00a      	beq.n	8010f54 <dcd_edpt_xfer_fifo+0x20>
 8010f3e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010f42:	f8d3 0df0 	ldr.w	r0, [r3, #3568]	; 0xdf0
 8010f46:	f010 0001 	ands.w	r0, r0, #1
 8010f4a:	d002      	beq.n	8010f52 <dcd_edpt_xfer_fifo+0x1e>
 8010f4c:	be00      	bkpt	0x0000
 8010f4e:	2000      	movs	r0, #0
 8010f50:	4770      	bx	lr

  // Schedule packets to be sent within interrupt
  edpt_schedule_packets(rhport, epnum, dir, num_packets, total_bytes);

  return true;
}
 8010f52:	4770      	bx	lr
{
 8010f54:	b4f0      	push	{r4, r5, r6, r7}
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8010f56:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  xfer->buffer      = NULL;
 8010f5a:	4d44      	ldr	r5, [pc, #272]	; (801106c <dcd_edpt_xfer_fifo+0x138>)
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010f5c:	09ce      	lsrs	r6, r1, #7
 8010f5e:	2700      	movs	r7, #0
 8010f60:	0060      	lsls	r0, r4, #1
 8010f62:	eb00 11d1 	add.w	r1, r0, r1, lsr #7
 8010f66:	eb05 1001 	add.w	r0, r5, r1, lsl #4
 8010f6a:	0109      	lsls	r1, r1, #4
  xfer->ff          = ff;
 8010f6c:	6042      	str	r2, [r0, #4]
  xfer->buffer      = NULL;
 8010f6e:	506f      	str	r7, [r5, r1]
  uint16_t num_packets = (total_bytes / xfer->max_size);
 8010f70:	8941      	ldrh	r1, [r0, #10]
  xfer->total_len   = total_bytes;
 8010f72:	8103      	strh	r3, [r0, #8]
  uint16_t num_packets = (total_bytes / xfer->max_size);
 8010f74:	fbb3 f2f1 	udiv	r2, r3, r1
  uint16_t const short_packet_size = total_bytes % xfer->max_size;
 8010f78:	fb01 3112 	mls	r1, r1, r2, r3
  uint16_t num_packets = (total_bytes / xfer->max_size);
 8010f7c:	b292      	uxth	r2, r2
  if(short_packet_size > 0 || (total_bytes == 0)) num_packets++;
 8010f7e:	b289      	uxth	r1, r1
 8010f80:	bb61      	cbnz	r1, 8010fdc <dcd_edpt_xfer_fifo+0xa8>
 8010f82:	b35b      	cbz	r3, 8010fdc <dcd_edpt_xfer_fifo+0xa8>
  if(epnum == 0) {
 8010f84:	b95c      	cbnz	r4, 8010f9e <dcd_edpt_xfer_fifo+0x6a>
    total_bytes = tu_min16(ep0_pending[dir], xfer->max_size);
 8010f86:	483a      	ldr	r0, [pc, #232]	; (8011070 <dcd_edpt_xfer_fifo+0x13c>)
 8010f88:	eb05 1306 	add.w	r3, r5, r6, lsl #4
 8010f8c:	f830 1016 	ldrh.w	r1, [r0, r6, lsl #1]
 8010f90:	895b      	ldrh	r3, [r3, #10]
 8010f92:	428b      	cmp	r3, r1
 8010f94:	bf28      	it	cs
 8010f96:	460b      	movcs	r3, r1
    ep0_pending[dir] -= total_bytes;
 8010f98:	1ac9      	subs	r1, r1, r3
 8010f9a:	f820 1016 	strh.w	r1, [r0, r6, lsl #1]
  if(dir == TUSB_DIR_IN) {
 8010f9e:	bb06      	cbnz	r6, 8010fe2 <dcd_edpt_xfer_fifo+0xae>
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 8010fa0:	4e34      	ldr	r6, [pc, #208]	; (8011074 <dcd_edpt_xfer_fifo+0x140>)
 8010fa2:	ea4f 1c44 	mov.w	ip, r4, lsl #5
 8010fa6:	eb06 1044 	add.w	r0, r6, r4, lsl #5
 8010faa:	6901      	ldr	r1, [r0, #16]
 8010fac:	f001 4160 	and.w	r1, r1, #3758096384	; 0xe0000000
 8010fb0:	6101      	str	r1, [r0, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 8010fb2:	6901      	ldr	r1, [r0, #16]
 8010fb4:	ea41 42c2 	orr.w	r2, r1, r2, lsl #19
 8010fb8:	4313      	orrs	r3, r2
 8010fba:	6103      	str	r3, [r0, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 8010fbc:	f85c 3006 	ldr.w	r3, [ip, r6]
 8010fc0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010fc4:	f84c 3006 	str.w	r3, [ip, r6]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010fc8:	f85c 3006 	ldr.w	r3, [ip, r6]
 8010fcc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8010fd0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8010fd4:	d032      	beq.n	801103c <dcd_edpt_xfer_fifo+0x108>
  return true;
 8010fd6:	2001      	movs	r0, #1
}
 8010fd8:	bcf0      	pop	{r4, r5, r6, r7}
 8010fda:	4770      	bx	lr
  if(short_packet_size > 0 || (total_bytes == 0)) num_packets++;
 8010fdc:	3201      	adds	r2, #1
 8010fde:	b292      	uxth	r2, r2
 8010fe0:	e7d0      	b.n	8010f84 <dcd_edpt_xfer_fifo+0x50>
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010fe2:	4925      	ldr	r1, [pc, #148]	; (8011078 <dcd_edpt_xfer_fifo+0x144>)
 8010fe4:	0160      	lsls	r0, r4, #5
 8010fe6:	ea43 42c2 	orr.w	r2, r3, r2, lsl #19
 8010fea:	eb01 1644 	add.w	r6, r1, r4, lsl #5
 8010fee:	6132      	str	r2, [r6, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 8010ff0:	5842      	ldr	r2, [r0, r1]
 8010ff2:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8010ff6:	5042      	str	r2, [r0, r1]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010ff8:	5842      	ldr	r2, [r0, r1]
 8010ffa:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8010ffe:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8011002:	d009      	beq.n	8011018 <dcd_edpt_xfer_fifo+0xe4>
    if(total_bytes != 0) {
 8011004:	2b00      	cmp	r3, #0
 8011006:	d0e6      	beq.n	8010fd6 <dcd_edpt_xfer_fifo+0xa2>
      dev->DIEPEMPMSK |= (1 << epnum);
 8011008:	4b1c      	ldr	r3, [pc, #112]	; (801107c <dcd_edpt_xfer_fifo+0x148>)
 801100a:	2001      	movs	r0, #1
 801100c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801100e:	fa00 f404 	lsl.w	r4, r0, r4
 8011012:	4314      	orrs	r4, r2
 8011014:	635c      	str	r4, [r3, #52]	; 0x34
 8011016:	e7df      	b.n	8010fd8 <dcd_edpt_xfer_fifo+0xa4>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8011018:	eb05 1544 	add.w	r5, r5, r4, lsl #5
 801101c:	7f2a      	ldrb	r2, [r5, #28]
 801101e:	2a01      	cmp	r2, #1
 8011020:	d1f0      	bne.n	8011004 <dcd_edpt_xfer_fifo+0xd0>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8011022:	4a16      	ldr	r2, [pc, #88]	; (801107c <dcd_edpt_xfer_fifo+0x148>)
 8011024:	6892      	ldr	r2, [r2, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 8011026:	f412 7f80 	tst.w	r2, #256	; 0x100
 801102a:	5842      	ldr	r2, [r0, r1]
 801102c:	bf14      	ite	ne
 801102e:	f04f 5580 	movne.w	r5, #268435456	; 0x10000000
 8011032:	f04f 5500 	moveq.w	r5, #536870912	; 0x20000000
 8011036:	432a      	orrs	r2, r5
 8011038:	5042      	str	r2, [r0, r1]
 801103a:	e7e3      	b.n	8011004 <dcd_edpt_xfer_fifo+0xd0>
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 801103c:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 8011040:	7b20      	ldrb	r0, [r4, #12]
 8011042:	2801      	cmp	r0, #1
 8011044:	d1c7      	bne.n	8010fd6 <dcd_edpt_xfer_fifo+0xa2>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8011046:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 801104a:	f503 2381 	add.w	r3, r3, #264192	; 0x40800
 801104e:	689a      	ldr	r2, [r3, #8]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 8011050:	f85c 3006 	ldr.w	r3, [ip, r6]
 8011054:	f412 7f80 	tst.w	r2, #256	; 0x100
 8011058:	bf14      	ite	ne
 801105a:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 801105e:	f04f 5200 	moveq.w	r2, #536870912	; 0x20000000
 8011062:	4313      	orrs	r3, r2
 8011064:	f84c 3006 	str.w	r3, [ip, r6]
 8011068:	e7b6      	b.n	8010fd8 <dcd_edpt_xfer_fifo+0xa4>
 801106a:	bf00      	nop
 801106c:	2400d430 	.word	0x2400d430
 8011070:	2400d428 	.word	0x2400d428
 8011074:	40080b00 	.word	0x40080b00
 8011078:	40080900 	.word	0x40080900
 801107c:	40080800 	.word	0x40080800

08011080 <dcd_edpt_close>:
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  if(dir == TUSB_DIR_IN) {
 8011080:	09cb      	lsrs	r3, r1, #7
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8011082:	f001 007f 	and.w	r0, r1, #127	; 0x7f

/**
 * Close an endpoint.
 */
void dcd_edpt_close (uint8_t rhport, uint8_t ep_addr)
{
 8011086:	b430      	push	{r4, r5}
  if(dir == TUSB_DIR_IN) {
 8011088:	d132      	bne.n	80110f0 <dcd_edpt_close+0x70>
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 801108a:	b970      	cbnz	r0, 80110aa <dcd_edpt_close+0x2a>
 801108c:	4b42      	ldr	r3, [pc, #264]	; (8011198 <dcd_edpt_close+0x118>)
      out_ep[epnum].DOEPCTL |= stall ? USB_OTG_DOEPCTL_STALL : 0;
 801108e:	681a      	ldr	r2, [r3, #0]
 8011090:	601a      	str	r2, [r3, #0]
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  dcd_edpt_disable(rhport, ep_addr, false);

  // Update max_size
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 8011092:	4b42      	ldr	r3, [pc, #264]	; (801119c <dcd_edpt_close+0x11c>)
 8011094:	2200      	movs	r2, #0
    TU_ASSERT(fifo_start == EP_FIFO_SIZE/4 - _allocated_fifo_words_tx,);
    _allocated_fifo_words_tx -= fifo_size;
  }
  else
  {
    _out_ep_closed = true;     // Set flag such that RX FIFO gets reduced in size once RX FIFO is empty
 8011096:	4942      	ldr	r1, [pc, #264]	; (80111a0 <dcd_edpt_close+0x120>)
 8011098:	f04f 0c01 	mov.w	ip, #1
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 801109c:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    _out_ep_closed = true;     // Set flag such that RX FIFO gets reduced in size once RX FIFO is empty
 80110a0:	f881 c000 	strb.w	ip, [r1]
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 80110a4:	8142      	strh	r2, [r0, #10]
  }
}
 80110a6:	bc30      	pop	{r4, r5}
 80110a8:	4770      	bx	lr
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 80110aa:	4c3b      	ldr	r4, [pc, #236]	; (8011198 <dcd_edpt_close+0x118>)
 80110ac:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80110b0:	f85c 2004 	ldr.w	r2, [ip, r4]
 80110b4:	eb04 1340 	add.w	r3, r4, r0, lsl #5
 80110b8:	2a00      	cmp	r2, #0
 80110ba:	dae8      	bge.n	801108e <dcd_edpt_close+0xe>
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 80110bc:	4d39      	ldr	r5, [pc, #228]	; (80111a4 <dcd_edpt_close+0x124>)
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 80110be:	493a      	ldr	r1, [pc, #232]	; (80111a8 <dcd_edpt_close+0x128>)
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 80110c0:	686a      	ldr	r2, [r5, #4]
 80110c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80110c6:	606a      	str	r2, [r5, #4]
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 80110c8:	694a      	ldr	r2, [r1, #20]
 80110ca:	0615      	lsls	r5, r2, #24
 80110cc:	d5fc      	bpl.n	80110c8 <dcd_edpt_close+0x48>
      out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPDIS | (stall ? USB_OTG_DOEPCTL_STALL : 0);
 80110ce:	f85c 2004 	ldr.w	r2, [ip, r4]
 80110d2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80110d6:	f84c 2004 	str.w	r2, [ip, r4]
      while((out_ep[epnum].DOEPINT & USB_OTG_DOEPINT_EPDISD_Msk) == 0);
 80110da:	689a      	ldr	r2, [r3, #8]
 80110dc:	0792      	lsls	r2, r2, #30
 80110de:	d5fc      	bpl.n	80110da <dcd_edpt_close+0x5a>
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 80110e0:	4a30      	ldr	r2, [pc, #192]	; (80111a4 <dcd_edpt_close+0x124>)
      out_ep[epnum].DOEPINT = USB_OTG_DOEPINT_EPDISD;
 80110e2:	2102      	movs	r1, #2
 80110e4:	6099      	str	r1, [r3, #8]
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 80110e6:	6853      	ldr	r3, [r2, #4]
 80110e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80110ec:	6053      	str	r3, [r2, #4]
 80110ee:	e7d0      	b.n	8011092 <dcd_edpt_close+0x12>
    if ( (epnum == 0) || !(in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPENA) ){
 80110f0:	2800      	cmp	r0, #0
 80110f2:	d033      	beq.n	801115c <dcd_edpt_close+0xdc>
 80110f4:	4a2d      	ldr	r2, [pc, #180]	; (80111ac <dcd_edpt_close+0x12c>)
 80110f6:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80110fa:	b204      	sxth	r4, r0
 80110fc:	f85c 1002 	ldr.w	r1, [ip, r2]
 8011100:	eb02 1340 	add.w	r3, r2, r0, lsl #5
 8011104:	2900      	cmp	r1, #0
 8011106:	db31      	blt.n	801116c <dcd_edpt_close+0xec>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 8011108:	6819      	ldr	r1, [r3, #0]
 801110a:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 801110e:	6019      	str	r1, [r3, #0]
    usb_otg->GRSTCTL |= (epnum << USB_OTG_GRSTCTL_TXFNUM_Pos);
 8011110:	4a25      	ldr	r2, [pc, #148]	; (80111a8 <dcd_edpt_close+0x128>)
 8011112:	6913      	ldr	r3, [r2, #16]
 8011114:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8011118:	6113      	str	r3, [r2, #16]
    usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_TXFFLSH;
 801111a:	6913      	ldr	r3, [r2, #16]
 801111c:	f043 0320 	orr.w	r3, r3, #32
 8011120:	6113      	str	r3, [r2, #16]
    while((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH_Msk) != 0);
 8011122:	6913      	ldr	r3, [r2, #16]
 8011124:	f013 0320 	ands.w	r3, r3, #32
 8011128:	d1fb      	bne.n	8011122 <dcd_edpt_close+0xa2>
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 801112a:	491c      	ldr	r1, [pc, #112]	; (801119c <dcd_edpt_close+0x11c>)
 801112c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8011130:	eb01 1040 	add.w	r0, r1, r0, lsl #5
    TU_ASSERT(fifo_start == EP_FIFO_SIZE/4 - _allocated_fifo_words_tx,);
 8011134:	491e      	ldr	r1, [pc, #120]	; (80111b0 <dcd_edpt_close+0x130>)
    uint16_t const fifo_size = (usb_otg->DIEPTXF[epnum - 1] & USB_OTG_DIEPTXF_INEPTXFD_Msk) >> USB_OTG_DIEPTXF_INEPTXFD_Pos;
 8011136:	f8d2 4100 	ldr.w	r4, [r2, #256]	; 0x100
    uint16_t const fifo_start = (usb_otg->DIEPTXF[epnum - 1] & USB_OTG_DIEPTXF_INEPTXSA_Msk) >> USB_OTG_DIEPTXF_INEPTXSA_Pos;
 801113a:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 801113e:	8343      	strh	r3, [r0, #26]
    TU_ASSERT(fifo_start == EP_FIFO_SIZE/4 - _allocated_fifo_words_tx,);
 8011140:	880b      	ldrh	r3, [r1, #0]
 8011142:	b292      	uxth	r2, r2
 8011144:	f5c3 6080 	rsb	r0, r3, #1024	; 0x400
 8011148:	4282      	cmp	r2, r0
 801114a:	d00a      	beq.n	8011162 <dcd_edpt_close+0xe2>
 801114c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8011150:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8011154:	07db      	lsls	r3, r3, #31
 8011156:	d5a6      	bpl.n	80110a6 <dcd_edpt_close+0x26>
 8011158:	be00      	bkpt	0x0000
 801115a:	e7a4      	b.n	80110a6 <dcd_edpt_close+0x26>
 801115c:	4b13      	ldr	r3, [pc, #76]	; (80111ac <dcd_edpt_close+0x12c>)
 801115e:	4604      	mov	r4, r0
 8011160:	e7d2      	b.n	8011108 <dcd_edpt_close+0x88>
    _allocated_fifo_words_tx -= fifo_size;
 8011162:	eba3 4314 	sub.w	r3, r3, r4, lsr #16
}
 8011166:	bc30      	pop	{r4, r5}
    _allocated_fifo_words_tx -= fifo_size;
 8011168:	800b      	strh	r3, [r1, #0]
}
 801116a:	4770      	bx	lr
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 801116c:	f85c 1002 	ldr.w	r1, [ip, r2]
 8011170:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011174:	f84c 1002 	str.w	r1, [ip, r2]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_INEPNE) == 0);
 8011178:	6899      	ldr	r1, [r3, #8]
 801117a:	0649      	lsls	r1, r1, #25
 801117c:	d5fc      	bpl.n	8011178 <dcd_edpt_close+0xf8>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPDIS | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 801117e:	f85c 1002 	ldr.w	r1, [ip, r2]
 8011182:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8011186:	f84c 1002 	str.w	r1, [ip, r2]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_EPDISD_Msk) == 0);
 801118a:	6899      	ldr	r1, [r3, #8]
 801118c:	078a      	lsls	r2, r1, #30
 801118e:	d5fc      	bpl.n	801118a <dcd_edpt_close+0x10a>
      in_ep[epnum].DIEPINT = USB_OTG_DIEPINT_EPDISD;
 8011190:	2202      	movs	r2, #2
 8011192:	609a      	str	r2, [r3, #8]
 8011194:	e7bc      	b.n	8011110 <dcd_edpt_close+0x90>
 8011196:	bf00      	nop
 8011198:	40080b00 	.word	0x40080b00
 801119c:	2400d430 	.word	0x2400d430
 80111a0:	2400d41e 	.word	0x2400d41e
 80111a4:	40080800 	.word	0x40080800
 80111a8:	40080000 	.word	0x40080000
 80111ac:	40080900 	.word	0x40080900
 80111b0:	2400d41c 	.word	0x2400d41c

080111b4 <dcd_edpt_stall>:
  if(dir == TUSB_DIR_IN) {
 80111b4:	09ca      	lsrs	r2, r1, #7
 80111b6:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 80111ba:	d12b      	bne.n	8011214 <dcd_edpt_stall+0x60>
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 80111bc:	b92b      	cbnz	r3, 80111ca <dcd_edpt_stall+0x16>
 80111be:	4b30      	ldr	r3, [pc, #192]	; (8011280 <dcd_edpt_stall+0xcc>)
      out_ep[epnum].DOEPCTL |= stall ? USB_OTG_DOEPCTL_STALL : 0;
 80111c0:	681a      	ldr	r2, [r3, #0]
 80111c2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80111c6:	601a      	str	r2, [r3, #0]
 80111c8:	4770      	bx	lr
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 80111ca:	482d      	ldr	r0, [pc, #180]	; (8011280 <dcd_edpt_stall+0xcc>)
 80111cc:	ea4f 1c43 	mov.w	ip, r3, lsl #5
 80111d0:	f85c 2000 	ldr.w	r2, [ip, r0]
 80111d4:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80111d8:	2a00      	cmp	r2, #0
 80111da:	daf1      	bge.n	80111c0 <dcd_edpt_stall+0xc>
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 80111dc:	4929      	ldr	r1, [pc, #164]	; (8011284 <dcd_edpt_stall+0xd0>)
 80111de:	684a      	ldr	r2, [r1, #4]
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 80111e0:	f5a1 6100 	sub.w	r1, r1, #2048	; 0x800
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 80111e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80111e8:	f8c1 2804 	str.w	r2, [r1, #2052]	; 0x804
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 80111ec:	694a      	ldr	r2, [r1, #20]
 80111ee:	0612      	lsls	r2, r2, #24
 80111f0:	d5fc      	bpl.n	80111ec <dcd_edpt_stall+0x38>
      out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPDIS | (stall ? USB_OTG_DOEPCTL_STALL : 0);
 80111f2:	f85c 1000 	ldr.w	r1, [ip, r0]
 80111f6:	4a24      	ldr	r2, [pc, #144]	; (8011288 <dcd_edpt_stall+0xd4>)
 80111f8:	430a      	orrs	r2, r1
 80111fa:	f84c 2000 	str.w	r2, [ip, r0]
      while((out_ep[epnum].DOEPINT & USB_OTG_DOEPINT_EPDISD_Msk) == 0);
 80111fe:	689a      	ldr	r2, [r3, #8]
 8011200:	0792      	lsls	r2, r2, #30
 8011202:	d5fc      	bpl.n	80111fe <dcd_edpt_stall+0x4a>
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 8011204:	4a1f      	ldr	r2, [pc, #124]	; (8011284 <dcd_edpt_stall+0xd0>)
      out_ep[epnum].DOEPINT = USB_OTG_DOEPINT_EPDISD;
 8011206:	2102      	movs	r1, #2
 8011208:	6099      	str	r1, [r3, #8]
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 801120a:	6853      	ldr	r3, [r2, #4]
 801120c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8011210:	6053      	str	r3, [r2, #4]
 8011212:	4770      	bx	lr

void dcd_edpt_stall (uint8_t rhport, uint8_t ep_addr)
{
 8011214:	b410      	push	{r4}
    if ( (epnum == 0) || !(in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPENA) ){
 8011216:	b1db      	cbz	r3, 8011250 <dcd_edpt_stall+0x9c>
 8011218:	481c      	ldr	r0, [pc, #112]	; (801128c <dcd_edpt_stall+0xd8>)
 801121a:	ea4f 1c43 	mov.w	ip, r3, lsl #5
 801121e:	f85c 1000 	ldr.w	r1, [ip, r0]
 8011222:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 8011226:	2900      	cmp	r1, #0
 8011228:	db14      	blt.n	8011254 <dcd_edpt_stall+0xa0>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 801122a:	6811      	ldr	r1, [r2, #0]
 801122c:	f041 6102 	orr.w	r1, r1, #136314880	; 0x8200000
 8011230:	6011      	str	r1, [r2, #0]
    usb_otg->GRSTCTL |= (epnum << USB_OTG_GRSTCTL_TXFNUM_Pos);
 8011232:	4a17      	ldr	r2, [pc, #92]	; (8011290 <dcd_edpt_stall+0xdc>)
 8011234:	6911      	ldr	r1, [r2, #16]
 8011236:	ea41 1383 	orr.w	r3, r1, r3, lsl #6
 801123a:	6113      	str	r3, [r2, #16]
    usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_TXFFLSH;
 801123c:	6913      	ldr	r3, [r2, #16]
 801123e:	f043 0320 	orr.w	r3, r3, #32
 8011242:	6113      	str	r3, [r2, #16]
    while((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH_Msk) != 0);
 8011244:	6913      	ldr	r3, [r2, #16]
 8011246:	0699      	lsls	r1, r3, #26
 8011248:	d4fc      	bmi.n	8011244 <dcd_edpt_stall+0x90>
  dcd_edpt_disable(rhport, ep_addr, true);
}
 801124a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801124e:	4770      	bx	lr
 8011250:	4a0e      	ldr	r2, [pc, #56]	; (801128c <dcd_edpt_stall+0xd8>)
 8011252:	e7ea      	b.n	801122a <dcd_edpt_stall+0x76>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8011254:	f85c 1000 	ldr.w	r1, [ip, r0]
 8011258:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 801125c:	f84c 1000 	str.w	r1, [ip, r0]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_INEPNE) == 0);
 8011260:	6891      	ldr	r1, [r2, #8]
 8011262:	064c      	lsls	r4, r1, #25
 8011264:	d5fc      	bpl.n	8011260 <dcd_edpt_stall+0xac>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPDIS | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 8011266:	f85c 4000 	ldr.w	r4, [ip, r0]
 801126a:	4907      	ldr	r1, [pc, #28]	; (8011288 <dcd_edpt_stall+0xd4>)
 801126c:	4321      	orrs	r1, r4
 801126e:	f84c 1000 	str.w	r1, [ip, r0]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_EPDISD_Msk) == 0);
 8011272:	6891      	ldr	r1, [r2, #8]
 8011274:	0788      	lsls	r0, r1, #30
 8011276:	d5fc      	bpl.n	8011272 <dcd_edpt_stall+0xbe>
      in_ep[epnum].DIEPINT = USB_OTG_DIEPINT_EPDISD;
 8011278:	2102      	movs	r1, #2
 801127a:	6091      	str	r1, [r2, #8]
 801127c:	e7d9      	b.n	8011232 <dcd_edpt_stall+0x7e>
 801127e:	bf00      	nop
 8011280:	40080b00 	.word	0x40080b00
 8011284:	40080800 	.word	0x40080800
 8011288:	40200000 	.word	0x40200000
 801128c:	40080900 	.word	0x40080900
 8011290:	40080000 	.word	0x40080000

08011294 <dcd_edpt_clear_stall>:

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  // Clear stall and reset data toggle
  if(dir == TUSB_DIR_IN) {
 8011294:	09ca      	lsrs	r2, r1, #7
 8011296:	f001 037f 	and.w	r3, r1, #127	; 0x7f
    in_ep[epnum].DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801129a:	bf18      	it	ne
 801129c:	4a06      	ldrne	r2, [pc, #24]	; (80112b8 <dcd_edpt_clear_stall+0x24>)
 801129e:	ea4f 1343 	mov.w	r3, r3, lsl #5
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
  } else {
    out_ep[epnum].DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80112a2:	bf08      	it	eq
 80112a4:	4a05      	ldreq	r2, [pc, #20]	; (80112bc <dcd_edpt_clear_stall+0x28>)
 80112a6:	5899      	ldr	r1, [r3, r2]
 80112a8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 80112ac:	5099      	str	r1, [r3, r2]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80112ae:	5899      	ldr	r1, [r3, r2]
 80112b0:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80112b4:	5099      	str	r1, [r3, r2]
  }
}
 80112b6:	4770      	bx	lr
 80112b8:	40080900 	.word	0x40080900
 80112bc:	40080b00 	.word	0x40080b00

080112c0 <dcd_int_handler>:
    }
  }
}

void dcd_int_handler(uint8_t rhport)
{
 80112c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef * usb_otg = GLOBAL_BASE(rhport);
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
  USB_OTG_OUTEndpointTypeDef * out_ep = OUT_EP_BASE(rhport);
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);

  uint32_t const int_status = usb_otg->GINTSTS & usb_otg->GINTMSK;
 80112c4:	4c99      	ldr	r4, [pc, #612]	; (801152c <dcd_int_handler+0x26c>)
{
 80112c6:	b089      	sub	sp, #36	; 0x24
  uint32_t const int_status = usb_otg->GINTSTS & usb_otg->GINTMSK;
 80112c8:	6965      	ldr	r5, [r4, #20]
 80112ca:	69a3      	ldr	r3, [r4, #24]
{
 80112cc:	9001      	str	r0, [sp, #4]
  uint32_t const int_status = usb_otg->GINTSTS & usb_otg->GINTMSK;
 80112ce:	401d      	ands	r5, r3

  if(int_status & USB_OTG_GINTSTS_USBRST)
 80112d0:	04e9      	lsls	r1, r5, #19
 80112d2:	f100 813f 	bmi.w	8011554 <dcd_int_handler+0x294>
    // USBRST is start of reset.
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBRST;
    bus_reset(rhport);
  }

  if(int_status & USB_OTG_GINTSTS_ENUMDNE)
 80112d6:	04aa      	lsls	r2, r5, #18
 80112d8:	d532      	bpl.n	8011340 <dcd_int_handler+0x80>
  {
    // ENUMDNE is the end of reset where speed of the link is detected

    usb_otg->GINTSTS = USB_OTG_GINTSTS_ENUMDNE;
 80112da:	4b94      	ldr	r3, [pc, #592]	; (801152c <dcd_int_handler+0x26c>)
 80112dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  uint32_t const enum_spd = (dev->DSTS & USB_OTG_DSTS_ENUMSPD_Msk) >> USB_OTG_DSTS_ENUMSPD_Pos;
 80112e0:	4993      	ldr	r1, [pc, #588]	; (8011530 <dcd_int_handler+0x270>)
    usb_otg->GINTSTS = USB_OTG_GINTSTS_ENUMDNE;
 80112e2:	615a      	str	r2, [r3, #20]
  uint32_t const enum_spd = (dev->DSTS & USB_OTG_DSTS_ENUMSPD_Msk) >> USB_OTG_DSTS_ENUMSPD_Pos;
 80112e4:	6889      	ldr	r1, [r1, #8]
  return (enum_spd == DCD_HIGH_SPEED) ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL;
 80112e6:	f011 0f06 	tst.w	r1, #6
 80112ea:	d011      	beq.n	8011310 <dcd_int_handler+0x50>
  usb_otg->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80112ec:	68d9      	ldr	r1, [r3, #12]
 80112ee:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 80112f2:	60d9      	str	r1, [r3, #12]
    if ( SystemCoreClock >= 32000000U )
 80112f4:	4b8f      	ldr	r3, [pc, #572]	; (8011534 <dcd_int_handler+0x274>)
 80112f6:	4990      	ldr	r1, [pc, #576]	; (8011538 <dcd_int_handler+0x278>)
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	428b      	cmp	r3, r1
 80112fc:	f0c0 82c5 	bcc.w	801188a <dcd_int_handler+0x5ca>
 8011300:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
    usb_otg->GUSBCFG |= (turnaround << USB_OTG_GUSBCFG_TRDT_Pos);
 8011304:	4889      	ldr	r0, [pc, #548]	; (801152c <dcd_int_handler+0x26c>)
  return (enum_spd == DCD_HIGH_SPEED) ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL;
 8011306:	2100      	movs	r1, #0
    usb_otg->GUSBCFG |= (turnaround << USB_OTG_GUSBCFG_TRDT_Pos);
 8011308:	68c3      	ldr	r3, [r0, #12]
 801130a:	431a      	orrs	r2, r3
 801130c:	60c2      	str	r2, [r0, #12]
 801130e:	e008      	b.n	8011322 <dcd_int_handler+0x62>
  usb_otg->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8011310:	68da      	ldr	r2, [r3, #12]
  return (enum_spd == DCD_HIGH_SPEED) ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL;
 8011312:	2102      	movs	r1, #2
  usb_otg->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8011314:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 8011318:	60da      	str	r2, [r3, #12]
    usb_otg->GUSBCFG |= (0x09 << USB_OTG_GUSBCFG_TRDT_Pos);
 801131a:	68da      	ldr	r2, [r3, #12]
 801131c:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8011320:	60da      	str	r2, [r3, #12]
}

// helper to send bus reset event
TU_ATTR_ALWAYS_INLINE static inline  void dcd_event_bus_reset (uint8_t rhport, tusb_speed_t speed, bool in_isr)
{
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 8011322:	2300      	movs	r3, #0
  event.bus_reset.speed = speed;
  dcd_event_handler(&event, in_isr);
 8011324:	a805      	add	r0, sp, #20
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 8011326:	e9cd 3305 	strd	r3, r3, [sp, #20]
 801132a:	9307      	str	r3, [sp, #28]
  event.bus_reset.speed = speed;
 801132c:	f88d 1018 	strb.w	r1, [sp, #24]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 8011330:	2101      	movs	r1, #1
 8011332:	9b01      	ldr	r3, [sp, #4]
 8011334:	f88d 1015 	strb.w	r1, [sp, #21]
 8011338:	f88d 3014 	strb.w	r3, [sp, #20]
  dcd_event_handler(&event, in_isr);
 801133c:	f7ff f80e 	bl	801035c <dcd_event_handler>

    set_turnaround(usb_otg, speed);
    dcd_event_bus_reset(rhport, speed, true);
  }

  if(int_status & USB_OTG_GINTSTS_USBSUSP)
 8011340:	052b      	lsls	r3, r5, #20
 8011342:	f100 80cb 	bmi.w	80114dc <dcd_int_handler+0x21c>
  {
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBSUSP;
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if(int_status & USB_OTG_GINTSTS_WKUINT)
 8011346:	2d00      	cmp	r5, #0
 8011348:	f2c0 80dd 	blt.w	8011506 <dcd_int_handler+0x246>
  }

  // TODO check USB_OTG_GINTSTS_DISCINT for disconnect detection
  // if(int_status & USB_OTG_GINTSTS_DISCINT)

  if(int_status & USB_OTG_GINTSTS_OTGINT)
 801134c:	076f      	lsls	r7, r5, #29
 801134e:	d506      	bpl.n	801135e <dcd_int_handler+0x9e>
  {
    // OTG INT bit is read-only
    uint32_t const otg_int = usb_otg->GOTGINT;
 8011350:	4b76      	ldr	r3, [pc, #472]	; (801152c <dcd_int_handler+0x26c>)
 8011352:	685c      	ldr	r4, [r3, #4]

    if (otg_int & USB_OTG_GOTGINT_SEDET)
 8011354:	0766      	lsls	r6, r4, #29
 8011356:	f100 82c2 	bmi.w	80118de <dcd_int_handler+0x61e>
    {
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    usb_otg->GOTGINT = otg_int;
 801135a:	4b74      	ldr	r3, [pc, #464]	; (801152c <dcd_int_handler+0x26c>)
 801135c:	605c      	str	r4, [r3, #4]
  }

  if(int_status & USB_OTG_GINTSTS_SOF)
 801135e:	072c      	lsls	r4, r5, #28
 8011360:	f100 80a6 	bmi.w	80114b0 <dcd_int_handler+0x1f0>

    dcd_event_bus_signal(rhport, DCD_EVENT_SOF, true);
  }

  // RxFIFO non-empty interrupt handling.
  if(int_status & USB_OTG_GINTSTS_RXFLVL)
 8011364:	06e8      	lsls	r0, r5, #27
 8011366:	d528      	bpl.n	80113ba <dcd_int_handler+0xfa>
  {
    // RXFLVL bit is read-only

    // Mask out RXFLVL while reading data from FIFO
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_RXFLVLM;
 8011368:	4f70      	ldr	r7, [pc, #448]	; (801152c <dcd_int_handler+0x26c>)
      _setup_packet[0] = (* rx_fifo);
 801136a:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 8011550 <dcd_int_handler+0x290>
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_RXFLVLM;
 801136e:	69bb      	ldr	r3, [r7, #24]
      out_ep[epnum].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 8011370:	f8df a1d8 	ldr.w	sl, [pc, #472]	; 801154c <dcd_int_handler+0x28c>
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_RXFLVLM;
 8011374:	f023 0310 	bic.w	r3, r3, #16
 8011378:	61bb      	str	r3, [r7, #24]
  uint32_t ctl_word = usb_otg->GRXSTSP;
 801137a:	6a3c      	ldr	r4, [r7, #32]
  switch(pktsts) {
 801137c:	f3c4 4343 	ubfx	r3, r4, #17, #4
  uint8_t epnum = (ctl_word &  USB_OTG_GRXSTSP_EPNUM_Msk) >>  USB_OTG_GRXSTSP_EPNUM_Pos;
 8011380:	f004 060f 	and.w	r6, r4, #15
  switch(pktsts) {
 8011384:	3b01      	subs	r3, #1
 8011386:	2b05      	cmp	r3, #5
 8011388:	d857      	bhi.n	801143a <dcd_int_handler+0x17a>
 801138a:	e8df f003 	tbb	[pc, r3]
 801138e:	2b09      	.short	0x2b09
 8011390:	1f560309 	.word	0x1f560309
      out_ep[epnum].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 8011394:	eb0a 1646 	add.w	r6, sl, r6, lsl #5
 8011398:	6933      	ldr	r3, [r6, #16]
 801139a:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 801139e:	6133      	str	r3, [r6, #16]

    // Loop until all available packets were handled
    do
    {
      handle_rxflvl_ints(rhport, out_ep);
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 80113a0:	697b      	ldr	r3, [r7, #20]
 80113a2:	f013 0310 	ands.w	r3, r3, #16
 80113a6:	d1e8      	bne.n	801137a <dcd_int_handler+0xba>

    // Manage RX FIFO size
    if (_out_ep_closed)
 80113a8:	4964      	ldr	r1, [pc, #400]	; (801153c <dcd_int_handler+0x27c>)
 80113aa:	780a      	ldrb	r2, [r1, #0]
 80113ac:	2a00      	cmp	r2, #0
 80113ae:	d150      	bne.n	8011452 <dcd_int_handler+0x192>

      // Disable flag
      _out_ep_closed = false;
    }

    usb_otg->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80113b0:	4a5e      	ldr	r2, [pc, #376]	; (801152c <dcd_int_handler+0x26c>)
 80113b2:	6993      	ldr	r3, [r2, #24]
 80113b4:	f043 0310 	orr.w	r3, r3, #16
 80113b8:	6193      	str	r3, [r2, #24]
  }

  // OUT endpoint interrupt handling.
  if(int_status & USB_OTG_GINTSTS_OEPINT)
 80113ba:	0328      	lsls	r0, r5, #12
 80113bc:	f100 81c1 	bmi.w	8011742 <dcd_int_handler+0x482>
    // OEPINT is read-only
    handle_epout_ints(rhport, dev, out_ep);
  }

  // IN endpoint interrupt handling.
  if(int_status & USB_OTG_GINTSTS_IEPINT)
 80113c0:	0368      	lsls	r0, r5, #13
 80113c2:	f100 8125 	bmi.w	8011610 <dcd_int_handler+0x350>
  //  // Check for Incomplete isochronous IN transfer
  //  if(int_status & USB_OTG_GINTSTS_IISOIXFR) {
  //    printf("      IISOIXFR!\r\n");
  ////    TU_LOG2("      IISOIXFR!\r\n");
  //  }
}
 80113c6:	b009      	add	sp, #36	; 0x24
 80113c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      _setup_packet[0] = (* rx_fifo);
 80113cc:	f8db 2000 	ldr.w	r2, [fp]
 80113d0:	4b5b      	ldr	r3, [pc, #364]	; (8011540 <dcd_int_handler+0x280>)
 80113d2:	601a      	str	r2, [r3, #0]
      _setup_packet[1] = (* rx_fifo);
 80113d4:	f8db 2000 	ldr.w	r2, [fp]
 80113d8:	605a      	str	r2, [r3, #4]
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 80113da:	697b      	ldr	r3, [r7, #20]
 80113dc:	f013 0310 	ands.w	r3, r3, #16
 80113e0:	d1cb      	bne.n	801137a <dcd_int_handler+0xba>
 80113e2:	e7e1      	b.n	80113a8 <dcd_int_handler+0xe8>
      if (xfer->ff)
 80113e4:	f8df 9160 	ldr.w	r9, [pc, #352]	; 8011548 <dcd_int_handler+0x288>
  uint16_t bcnt = (ctl_word & USB_OTG_GRXSTSP_BCNT_Msk) >> USB_OTG_GRXSTSP_BCNT_Pos;
 80113e8:	f3c4 140a 	ubfx	r4, r4, #4, #11
      if (xfer->ff)
 80113ec:	ea4f 1846 	mov.w	r8, r6, lsl #5
 80113f0:	eb09 1346 	add.w	r3, r9, r6, lsl #5
 80113f4:	6858      	ldr	r0, [r3, #4]
 80113f6:	2800      	cmp	r0, #0
 80113f8:	f000 8212 	beq.w	8011820 <dcd_int_handler+0x560>
        tu_fifo_write_n_const_addr_full_words(xfer->ff, (const void *)(uintptr_t) rx_fifo, bcnt);
 80113fc:	4622      	mov	r2, r4
 80113fe:	4659      	mov	r1, fp
 8011400:	f7fe f9ac 	bl	800f75c <tu_fifo_write_n_const_addr_full_words>
      if(bcnt < xfer->max_size) {
 8011404:	44c8      	add	r8, r9
 8011406:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 801140a:	42a3      	cmp	r3, r4
 801140c:	d9c8      	bls.n	80113a0 <dcd_int_handler+0xe0>
        xfer->total_len -= (out_ep[epnum].DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ_Msk) >> USB_OTG_DOEPTSIZ_XFRSIZ_Pos;
 801140e:	eb0a 1346 	add.w	r3, sl, r6, lsl #5
 8011412:	691a      	ldr	r2, [r3, #16]
 8011414:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8011418:	1a9b      	subs	r3, r3, r2
 801141a:	b29b      	uxth	r3, r3
 801141c:	f8a8 3008 	strh.w	r3, [r8, #8]
        if(epnum == 0) {
 8011420:	2e00      	cmp	r6, #0
 8011422:	d1bd      	bne.n	80113a0 <dcd_int_handler+0xe0>
          xfer->total_len -= ep0_pending[TUSB_DIR_OUT];
 8011424:	4a47      	ldr	r2, [pc, #284]	; (8011544 <dcd_int_handler+0x284>)
 8011426:	8811      	ldrh	r1, [r2, #0]
          ep0_pending[TUSB_DIR_OUT] = 0;
 8011428:	8016      	strh	r6, [r2, #0]
          xfer->total_len -= ep0_pending[TUSB_DIR_OUT];
 801142a:	1a5b      	subs	r3, r3, r1
 801142c:	f8a9 3008 	strh.w	r3, [r9, #8]
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 8011430:	697b      	ldr	r3, [r7, #20]
 8011432:	f013 0310 	ands.w	r3, r3, #16
 8011436:	d1a0      	bne.n	801137a <dcd_int_handler+0xba>
 8011438:	e7b6      	b.n	80113a8 <dcd_int_handler+0xe8>
      TU_BREAKPOINT();
 801143a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801143e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8011442:	07dc      	lsls	r4, r3, #31
 8011444:	d5ac      	bpl.n	80113a0 <dcd_int_handler+0xe0>
 8011446:	be00      	bkpt	0x0000
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 8011448:	697b      	ldr	r3, [r7, #20]
 801144a:	f013 0310 	ands.w	r3, r3, #16
 801144e:	d194      	bne.n	801137a <dcd_int_handler+0xba>
 8011450:	e7aa      	b.n	80113a8 <dcd_int_handler+0xe8>
    max_epsize = tu_max16(max_epsize, xfer_status[epnum][TUSB_DIR_OUT].max_size);
 8011452:	483d      	ldr	r0, [pc, #244]	; (8011548 <dcd_int_handler+0x288>)
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_max16 (uint16_t x, uint16_t y) { return (x > y) ? x : y; }
 8011454:	8942      	ldrh	r2, [r0, #10]
 8011456:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8011458:	42a2      	cmp	r2, r4
 801145a:	bf38      	it	cc
 801145c:	4622      	movcc	r2, r4
 801145e:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
 8011462:	42a2      	cmp	r2, r4
 8011464:	bf38      	it	cc
 8011466:	4622      	movcc	r2, r4
 8011468:	f8b0 406a 	ldrh.w	r4, [r0, #106]	; 0x6a
 801146c:	42a2      	cmp	r2, r4
 801146e:	bf38      	it	cc
 8011470:	4622      	movcc	r2, r4
 8011472:	f8b0 408a 	ldrh.w	r4, [r0, #138]	; 0x8a
 8011476:	42a2      	cmp	r2, r4
 8011478:	bf38      	it	cc
 801147a:	4622      	movcc	r2, r4
 801147c:	f8b0 40aa 	ldrh.w	r4, [r0, #170]	; 0xaa
 8011480:	42a2      	cmp	r2, r4
 8011482:	bf38      	it	cc
 8011484:	4622      	movcc	r2, r4
 8011486:	f8b0 40ca 	ldrh.w	r4, [r0, #202]	; 0xca
 801148a:	42a2      	cmp	r2, r4
 801148c:	bf38      	it	cc
 801148e:	4622      	movcc	r2, r4
 8011490:	f8b0 40ea 	ldrh.w	r4, [r0, #234]	; 0xea
 8011494:	f8b0 010a 	ldrh.w	r0, [r0, #266]	; 0x10a
 8011498:	42a2      	cmp	r2, r4
 801149a:	bf38      	it	cc
 801149c:	4622      	movcc	r2, r4
  return 15 + 2*(ep_size/4) + 2*EP_MAX;
 801149e:	4282      	cmp	r2, r0
 80114a0:	bf38      	it	cc
 80114a2:	4602      	movcc	r2, r0
 80114a4:	0892      	lsrs	r2, r2, #2
 80114a6:	0052      	lsls	r2, r2, #1
  usb_otg->GRXFSIZ = calc_rx_ff_size(max_epsize);
 80114a8:	3221      	adds	r2, #33	; 0x21
 80114aa:	627a      	str	r2, [r7, #36]	; 0x24
      _out_ep_closed = false;
 80114ac:	700b      	strb	r3, [r1, #0]
 80114ae:	e77f      	b.n	80113b0 <dcd_int_handler+0xf0>
    usb_otg->GINTSTS = USB_OTG_GINTSTS_SOF;
 80114b0:	4b1e      	ldr	r3, [pc, #120]	; (801152c <dcd_int_handler+0x26c>)
 80114b2:	2208      	movs	r2, #8
  dcd_event_handler(&event, in_isr);
 80114b4:	a805      	add	r0, sp, #20
 80114b6:	2101      	movs	r1, #1
 80114b8:	615a      	str	r2, [r3, #20]
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_SOFM;
 80114ba:	699a      	ldr	r2, [r3, #24]
 80114bc:	f022 0208 	bic.w	r2, r2, #8
 80114c0:	619a      	str	r2, [r3, #24]
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80114c2:	2300      	movs	r3, #0
 80114c4:	2203      	movs	r2, #3
 80114c6:	9307      	str	r3, [sp, #28]
 80114c8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80114cc:	9b01      	ldr	r3, [sp, #4]
 80114ce:	f88d 2015 	strb.w	r2, [sp, #21]
 80114d2:	f88d 3014 	strb.w	r3, [sp, #20]
  dcd_event_handler(&event, in_isr);
 80114d6:	f7fe ff41 	bl	801035c <dcd_event_handler>
}
 80114da:	e743      	b.n	8011364 <dcd_int_handler+0xa4>
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBSUSP;
 80114dc:	4b13      	ldr	r3, [pc, #76]	; (801152c <dcd_int_handler+0x26c>)
 80114de:	f44f 6200 	mov.w	r2, #2048	; 0x800
  dcd_event_handler(&event, in_isr);
 80114e2:	a805      	add	r0, sp, #20
 80114e4:	2101      	movs	r1, #1
 80114e6:	615a      	str	r2, [r3, #20]
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80114e8:	2300      	movs	r3, #0
 80114ea:	2204      	movs	r2, #4
 80114ec:	9307      	str	r3, [sp, #28]
 80114ee:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80114f2:	9b01      	ldr	r3, [sp, #4]
 80114f4:	f88d 2015 	strb.w	r2, [sp, #21]
 80114f8:	f88d 3014 	strb.w	r3, [sp, #20]
  dcd_event_handler(&event, in_isr);
 80114fc:	f7fe ff2e 	bl	801035c <dcd_event_handler>
  if(int_status & USB_OTG_GINTSTS_WKUINT)
 8011500:	2d00      	cmp	r5, #0
 8011502:	f6bf af23 	bge.w	801134c <dcd_int_handler+0x8c>
    usb_otg->GINTSTS = USB_OTG_GINTSTS_WKUINT;
 8011506:	4b09      	ldr	r3, [pc, #36]	; (801152c <dcd_int_handler+0x26c>)
 8011508:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 801150c:	a805      	add	r0, sp, #20
 801150e:	2101      	movs	r1, #1
 8011510:	615a      	str	r2, [r3, #20]
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8011512:	2300      	movs	r3, #0
 8011514:	2205      	movs	r2, #5
 8011516:	9307      	str	r3, [sp, #28]
 8011518:	e9cd 3305 	strd	r3, r3, [sp, #20]
 801151c:	9b01      	ldr	r3, [sp, #4]
 801151e:	f88d 2015 	strb.w	r2, [sp, #21]
 8011522:	f88d 3014 	strb.w	r3, [sp, #20]
  dcd_event_handler(&event, in_isr);
 8011526:	f7fe ff19 	bl	801035c <dcd_event_handler>
}
 801152a:	e70f      	b.n	801134c <dcd_int_handler+0x8c>
 801152c:	40080000 	.word	0x40080000
 8011530:	40080800 	.word	0x40080800
 8011534:	24000314 	.word	0x24000314
 8011538:	01e84800 	.word	0x01e84800
 801153c:	2400d41e 	.word	0x2400d41e
 8011540:	2400d420 	.word	0x2400d420
 8011544:	2400d428 	.word	0x2400d428
 8011548:	2400d430 	.word	0x2400d430
 801154c:	40080b00 	.word	0x40080b00
 8011550:	40081000 	.word	0x40081000
  tu_memclr(xfer_status, sizeof(xfer_status));
 8011554:	4ea6      	ldr	r6, [pc, #664]	; (80117f0 <dcd_int_handler+0x530>)
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBRST;
 8011556:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  tu_memclr(xfer_status, sizeof(xfer_status));
 801155a:	f44f 7290 	mov.w	r2, #288	; 0x120
 801155e:	2100      	movs	r1, #0
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBRST;
 8011560:	6163      	str	r3, [r4, #20]
  tu_memclr(xfer_status, sizeof(xfer_status));
 8011562:	4630      	mov	r0, r6
 8011564:	f000 fb66 	bl	8011c34 <memset>
  dev->DCFG &= ~USB_OTG_DCFG_DAD_Msk;
 8011568:	4aa2      	ldr	r2, [pc, #648]	; (80117f4 <dcd_int_handler+0x534>)
  _out_ep_closed = false;
 801156a:	4ba3      	ldr	r3, [pc, #652]	; (80117f8 <dcd_int_handler+0x538>)
 801156c:	2100      	movs	r1, #0
    out_ep[n].DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801156e:	4fa3      	ldr	r7, [pc, #652]	; (80117fc <dcd_int_handler+0x53c>)
  dev->DOEPMSK = USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM;
 8011570:	2009      	movs	r0, #9
  _out_ep_closed = false;
 8011572:	7019      	strb	r1, [r3, #0]
  dev->DCFG &= ~USB_OTG_DCFG_DAD_Msk;
 8011574:	6813      	ldr	r3, [r2, #0]
 8011576:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 801157a:	6013      	str	r3, [r2, #0]
    out_ep[n].DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801157c:	4ba0      	ldr	r3, [pc, #640]	; (8011800 <dcd_int_handler+0x540>)
 801157e:	6819      	ldr	r1, [r3, #0]
 8011580:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011584:	6019      	str	r1, [r3, #0]
 8011586:	6a19      	ldr	r1, [r3, #32]
 8011588:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 801158c:	6219      	str	r1, [r3, #32]
 801158e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8011590:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011594:	6419      	str	r1, [r3, #64]	; 0x40
 8011596:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8011598:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 801159c:	6619      	str	r1, [r3, #96]	; 0x60
 801159e:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 80115a2:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80115a6:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
 80115aa:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 80115ae:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80115b2:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
 80115b6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80115ba:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80115be:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
 80115c2:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 80115c6:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80115ca:	f8c3 10e0 	str.w	r1, [r3, #224]	; 0xe0
 80115ce:	6839      	ldr	r1, [r7, #0]
 80115d0:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 80115d4:	6039      	str	r1, [r7, #0]
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 80115d6:	f04f 1701 	mov.w	r7, #65537	; 0x10001
  in_ep[0].DIEPCTL &= ~(0x03 << USB_OTG_DIEPCTL_MPSIZ_Pos);
 80115da:	498a      	ldr	r1, [pc, #552]	; (8011804 <dcd_int_handler+0x544>)
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 80115dc:	61d7      	str	r7, [r2, #28]
  dev->DOEPMSK = USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM;
 80115de:	6150      	str	r0, [r2, #20]
  dev->DIEPMSK = USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM;
 80115e0:	6110      	str	r0, [r2, #16]
  usb_otg->GRXFSIZ = calc_rx_ff_size(TUD_OPT_HIGH_SPEED ? 512 : 64);
 80115e2:	2241      	movs	r2, #65	; 0x41
  _allocated_fifo_words_tx = 16;
 80115e4:	2010      	movs	r0, #16
  usb_otg->GRXFSIZ = calc_rx_ff_size(TUD_OPT_HIGH_SPEED ? 512 : 64);
 80115e6:	6262      	str	r2, [r4, #36]	; 0x24
  _allocated_fifo_words_tx = 16;
 80115e8:	4a87      	ldr	r2, [pc, #540]	; (8011808 <dcd_int_handler+0x548>)
 80115ea:	8010      	strh	r0, [r2, #0]
  usb_otg->DIEPTXF0_HNPTXFSIZ = (16 << USB_OTG_TX0FD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 80115ec:	4a87      	ldr	r2, [pc, #540]	; (801180c <dcd_int_handler+0x54c>)
 80115ee:	62a2      	str	r2, [r4, #40]	; 0x28
  in_ep[0].DIEPCTL &= ~(0x03 << USB_OTG_DIEPCTL_MPSIZ_Pos);
 80115f0:	680a      	ldr	r2, [r1, #0]
 80115f2:	f022 0203 	bic.w	r2, r2, #3
 80115f6:	600a      	str	r2, [r1, #0]
  xfer_status[0][TUSB_DIR_OUT].max_size = xfer_status[0][TUSB_DIR_IN].max_size = 64;
 80115f8:	2140      	movs	r1, #64	; 0x40
  out_ep[0].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 80115fa:	691a      	ldr	r2, [r3, #16]
  xfer_status[0][TUSB_DIR_OUT].max_size = xfer_status[0][TUSB_DIR_IN].max_size = 64;
 80115fc:	8371      	strh	r1, [r6, #26]
  out_ep[0].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 80115fe:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
  xfer_status[0][TUSB_DIR_OUT].max_size = xfer_status[0][TUSB_DIR_IN].max_size = 64;
 8011602:	8171      	strh	r1, [r6, #10]
  out_ep[0].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 8011604:	611a      	str	r2, [r3, #16]
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_OEPINT | USB_OTG_GINTMSK_IEPINT;
 8011606:	69a3      	ldr	r3, [r4, #24]
 8011608:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 801160c:	61a3      	str	r3, [r4, #24]
}
 801160e:	e662      	b.n	80112d6 <dcd_int_handler+0x16>
 8011610:	4b77      	ldr	r3, [pc, #476]	; (80117f0 <dcd_int_handler+0x530>)
  if(int_status & USB_OTG_GINTSTS_IEPINT)
 8011612:	f04f 0901 	mov.w	r9, #1
 8011616:	2400      	movs	r4, #0
    if ( dev->DAINT & (1 << (USB_OTG_DAINT_IEPINT_Pos + n)) )
 8011618:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 80117f4 <dcd_int_handler+0x534>
 801161c:	461d      	mov	r5, r3
 801161e:	9302      	str	r3, [sp, #8]
 8011620:	e009      	b.n	8011636 <dcd_int_handler+0x376>
  for ( uint8_t n = 0; n < EP_MAX; n++ )
 8011622:	f1b9 0f09 	cmp.w	r9, #9
 8011626:	f43f aece 	beq.w	80113c6 <dcd_int_handler+0x106>
 801162a:	f109 0901 	add.w	r9, r9, #1
 801162e:	3401      	adds	r4, #1
 8011630:	3520      	adds	r5, #32
 8011632:	fa5f f989 	uxtb.w	r9, r9
    if ( dev->DAINT & (1 << (USB_OTG_DAINT_IEPINT_Pos + n)) )
 8011636:	2301      	movs	r3, #1
 8011638:	f8d8 2018 	ldr.w	r2, [r8, #24]
 801163c:	b2e0      	uxtb	r0, r4
 801163e:	fa03 f104 	lsl.w	r1, r3, r4
 8011642:	4211      	tst	r1, r2
 8011644:	d0ed      	beq.n	8011622 <dcd_int_handler+0x362>
      if ( in_ep[n].DIEPINT & USB_OTG_DIEPINT_XFRC )
 8011646:	4a6f      	ldr	r2, [pc, #444]	; (8011804 <dcd_int_handler+0x544>)
 8011648:	eb02 1644 	add.w	r6, r2, r4, lsl #5
 801164c:	68b2      	ldr	r2, [r6, #8]
 801164e:	07d1      	lsls	r1, r2, #31
 8011650:	d519      	bpl.n	8011686 <dcd_int_handler+0x3c6>
        in_ep[n].DIEPINT = USB_OTG_DIEPINT_XFRC;
 8011652:	60b3      	str	r3, [r6, #8]
        if((n == 0) && ep0_pending[TUSB_DIR_IN]) {
 8011654:	b924      	cbnz	r4, 8011660 <dcd_int_handler+0x3a0>
 8011656:	4a6e      	ldr	r2, [pc, #440]	; (8011810 <dcd_int_handler+0x550>)
 8011658:	8853      	ldrh	r3, [r2, #2]
 801165a:	2b00      	cmp	r3, #0
 801165c:	f040 8187 	bne.w	801196e <dcd_int_handler+0x6ae>
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr)
{
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011660:	2300      	movs	r3, #0
          dcd_event_xfer_complete(rhport, n | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8011662:	f060 007f 	orn	r0, r0, #127	; 0x7f

  event.xfer_complete.ep_addr = ep_addr;
  event.xfer_complete.len     = xferred_bytes;
  event.xfer_complete.result  = result;

  dcd_event_handler(&event, in_isr);
 8011666:	2101      	movs	r1, #1
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011668:	e9cd 3305 	strd	r3, r3, [sp, #20]
 801166c:	9b01      	ldr	r3, [sp, #4]
  event.xfer_complete.ep_addr = ep_addr;
 801166e:	f88d 0018 	strb.w	r0, [sp, #24]
  dcd_event_handler(&event, in_isr);
 8011672:	a805      	add	r0, sp, #20
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011674:	f88d 3014 	strb.w	r3, [sp, #20]
 8011678:	8b2b      	ldrh	r3, [r5, #24]
  event.xfer_complete.len     = xferred_bytes;
 801167a:	9307      	str	r3, [sp, #28]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 801167c:	2307      	movs	r3, #7
 801167e:	f88d 3015 	strb.w	r3, [sp, #21]
  dcd_event_handler(&event, in_isr);
 8011682:	f7fe fe6b 	bl	801035c <dcd_event_handler>
      if ( (in_ep[n].DIEPINT & USB_OTG_DIEPINT_TXFE) && (dev->DIEPEMPMSK & (1 << n)) )
 8011686:	68b3      	ldr	r3, [r6, #8]
 8011688:	061a      	lsls	r2, r3, #24
 801168a:	d5ca      	bpl.n	8011622 <dcd_int_handler+0x362>
 801168c:	2301      	movs	r3, #1
 801168e:	40a3      	lsls	r3, r4
 8011690:	461a      	mov	r2, r3
 8011692:	9303      	str	r3, [sp, #12]
 8011694:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8011698:	421a      	tst	r2, r3
 801169a:	d0c2      	beq.n	8011622 <dcd_int_handler+0x362>
        uint16_t remaining_packets = (in_ep[n].DIEPTSIZ & USB_OTG_DIEPTSIZ_PKTCNT_Msk) >> USB_OTG_DIEPTSIZ_PKTCNT_Pos;
 801169c:	6937      	ldr	r7, [r6, #16]
 801169e:	f3c7 47c9 	ubfx	r7, r7, #19, #10
        for(uint16_t i = 0; i < remaining_packets; i++)
 80116a2:	2f00      	cmp	r7, #0
 80116a4:	d03f      	beq.n	8011726 <dcd_int_handler+0x466>
 80116a6:	4b5b      	ldr	r3, [pc, #364]	; (8011814 <dcd_int_handler+0x554>)
 80116a8:	f04f 0a00 	mov.w	sl, #0
 80116ac:	eb03 3b04 	add.w	fp, r3, r4, lsl #12
 80116b0:	e008      	b.n	80116c4 <dcd_int_handler+0x404>
            tu_fifo_read_n_const_addr_full_words(xfer->ff, (void *)(uintptr_t) tx_fifo, packet_size);
 80116b2:	4659      	mov	r1, fp
 80116b4:	f7fd feb8 	bl	800f428 <tu_fifo_read_n_const_addr_full_words>
        for(uint16_t i = 0; i < remaining_packets; i++)
 80116b8:	f10a 0a01 	add.w	sl, sl, #1
 80116bc:	fa1f f38a 	uxth.w	r3, sl
 80116c0:	429f      	cmp	r7, r3
 80116c2:	d930      	bls.n	8011726 <dcd_int_handler+0x466>
          uint16_t const remaining_bytes = (in_ep[n].DIEPTSIZ & USB_OTG_DIEPTSIZ_XFRSIZ_Msk) >> USB_OTG_DIEPTSIZ_XFRSIZ_Pos;
 80116c4:	6932      	ldr	r2, [r6, #16]
          if(packet_size > ((in_ep[n].DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV_Msk) << 2)) break;
 80116c6:	4954      	ldr	r1, [pc, #336]	; (8011818 <dcd_int_handler+0x558>)
 80116c8:	69b3      	ldr	r3, [r6, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80116ca:	b292      	uxth	r2, r2
 80116cc:	ea01 0383 	and.w	r3, r1, r3, lsl #2
 80116d0:	8b69      	ldrh	r1, [r5, #26]
 80116d2:	428a      	cmp	r2, r1
 80116d4:	bf28      	it	cs
 80116d6:	460a      	movcs	r2, r1
 80116d8:	429a      	cmp	r2, r3
 80116da:	d824      	bhi.n	8011726 <dcd_int_handler+0x466>
          if (xfer->ff)
 80116dc:	6968      	ldr	r0, [r5, #20]
 80116de:	2800      	cmp	r0, #0
 80116e0:	d1e7      	bne.n	80116b2 <dcd_int_handler+0x3f2>
  for(uint16_t i = 0; i < full_words; i++){
 80116e2:	0890      	lsrs	r0, r2, #2
            write_fifo_packet(rhport, n, xfer->buffer, packet_size);
 80116e4:	f8d5 c010 	ldr.w	ip, [r5, #16]
  for(uint16_t i = 0; i < full_words; i++){
 80116e8:	f000 8165 	beq.w	80119b6 <dcd_int_handler+0x6f6>
 80116ec:	eb0c 0080 	add.w	r0, ip, r0, lsl #2
 80116f0:	4663      	mov	r3, ip
    *tx_fifo = (src[3] << 24) | (src[2] << 16) | (src[1] << 8) | src[0];
 80116f2:	f853 1b04 	ldr.w	r1, [r3], #4
  for(uint16_t i = 0; i < full_words; i++){
 80116f6:	4298      	cmp	r0, r3
    *tx_fifo = (src[3] << 24) | (src[2] << 16) | (src[1] << 8) | src[0];
 80116f8:	f8cb 1000 	str.w	r1, [fp]
  for(uint16_t i = 0; i < full_words; i++){
 80116fc:	d1f9      	bne.n	80116f2 <dcd_int_handler+0x432>
  if(bytes_rem){
 80116fe:	f012 0103 	ands.w	r1, r2, #3
  uint8_t bytes_rem = len & 0x03;
 8011702:	fa5f fe82 	uxtb.w	lr, r2
  if(bytes_rem){
 8011706:	d00b      	beq.n	8011720 <dcd_int_handler+0x460>
    if(bytes_rem > 1){
 8011708:	f01e 0f02 	tst.w	lr, #2
    tmp_word |= src[0];
 801170c:	7803      	ldrb	r3, [r0, #0]
      tmp_word |= src[1] << 8;
 801170e:	bf18      	it	ne
 8011710:	8803      	ldrhne	r3, [r0, #0]
    if(bytes_rem > 2){
 8011712:	2903      	cmp	r1, #3
 8011714:	d102      	bne.n	801171c <dcd_int_handler+0x45c>
      tmp_word |= src[2] << 16;
 8011716:	7881      	ldrb	r1, [r0, #2]
 8011718:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    *tx_fifo = tmp_word;
 801171c:	f8cb 3000 	str.w	r3, [fp]
            xfer->buffer += packet_size;
 8011720:	4462      	add	r2, ip
 8011722:	612a      	str	r2, [r5, #16]
 8011724:	e7c8      	b.n	80116b8 <dcd_int_handler+0x3f8>
        if (((in_ep[n].DIEPTSIZ & USB_OTG_DIEPTSIZ_XFRSIZ_Msk) >> USB_OTG_DIEPTSIZ_XFRSIZ_Pos) == 0)
 8011726:	6933      	ldr	r3, [r6, #16]
 8011728:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801172c:	2b00      	cmp	r3, #0
 801172e:	f47f af78 	bne.w	8011622 <dcd_int_handler+0x362>
          dev->DIEPEMPMSK &= ~(1 << n);
 8011732:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8011736:	9a03      	ldr	r2, [sp, #12]
 8011738:	ea23 0302 	bic.w	r3, r3, r2
 801173c:	f8c8 3034 	str.w	r3, [r8, #52]	; 0x34
 8011740:	e76f      	b.n	8011622 <dcd_int_handler+0x362>
 8011742:	4b2b      	ldr	r3, [pc, #172]	; (80117f0 <dcd_int_handler+0x530>)
  if(int_status & USB_OTG_GINTSTS_OEPINT)
 8011744:	2601      	movs	r6, #1
 8011746:	2400      	movs	r4, #0
    if(dev->DAINT & (1 << (USB_OTG_DAINT_OEPINT_Pos + n))) {
 8011748:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 80117f4 <dcd_int_handler+0x534>
 801174c:	461f      	mov	r7, r3
 801174e:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 8011800 <dcd_int_handler+0x540>
 8011752:	9302      	str	r3, [sp, #8]
 8011754:	e024      	b.n	80117a0 <dcd_int_handler+0x4e0>
      if(out_ep[n].DOEPINT & USB_OTG_DOEPINT_XFRC) {
 8011756:	f8d8 2008 	ldr.w	r2, [r8, #8]
 801175a:	07d3      	lsls	r3, r2, #31
 801175c:	d519      	bpl.n	8011792 <dcd_int_handler+0x4d2>
        out_ep[n].DOEPINT = USB_OTG_DOEPINT_XFRC;
 801175e:	2201      	movs	r2, #1
 8011760:	f8c8 2008 	str.w	r2, [r8, #8]
        if((n == 0) && ep0_pending[TUSB_DIR_OUT]) {
 8011764:	b924      	cbnz	r4, 8011770 <dcd_int_handler+0x4b0>
 8011766:	4b2a      	ldr	r3, [pc, #168]	; (8011810 <dcd_int_handler+0x550>)
 8011768:	881b      	ldrh	r3, [r3, #0]
 801176a:	2b00      	cmp	r3, #0
 801176c:	f040 80c8 	bne.w	8011900 <dcd_int_handler+0x640>
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011770:	2300      	movs	r3, #0
  dcd_event_handler(&event, in_isr);
 8011772:	a805      	add	r0, sp, #20
 8011774:	2101      	movs	r1, #1
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011776:	e9cd 3305 	strd	r3, r3, [sp, #20]
 801177a:	9b01      	ldr	r3, [sp, #4]
  event.xfer_complete.ep_addr = ep_addr;
 801177c:	f88d 9018 	strb.w	r9, [sp, #24]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011780:	f88d 3014 	strb.w	r3, [sp, #20]
          dcd_event_xfer_complete(rhport, n, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8011784:	893b      	ldrh	r3, [r7, #8]
  event.xfer_complete.len     = xferred_bytes;
 8011786:	9307      	str	r3, [sp, #28]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011788:	2307      	movs	r3, #7
 801178a:	f88d 3015 	strb.w	r3, [sp, #21]
  dcd_event_handler(&event, in_isr);
 801178e:	f7fe fde5 	bl	801035c <dcd_event_handler>
  for(uint8_t n = 0; n < EP_MAX; n++) {
 8011792:	2e09      	cmp	r6, #9
 8011794:	f43f ae14 	beq.w	80113c0 <dcd_int_handler+0x100>
 8011798:	3601      	adds	r6, #1
 801179a:	3401      	adds	r4, #1
 801179c:	3720      	adds	r7, #32
 801179e:	b2f6      	uxtb	r6, r6
    if(dev->DAINT & (1 << (USB_OTG_DAINT_OEPINT_Pos + n))) {
 80117a0:	f104 0310 	add.w	r3, r4, #16
 80117a4:	2201      	movs	r2, #1
 80117a6:	f8db 1018 	ldr.w	r1, [fp, #24]
 80117aa:	fa5f f984 	uxtb.w	r9, r4
 80117ae:	fa02 f303 	lsl.w	r3, r2, r3
 80117b2:	420b      	tst	r3, r1
 80117b4:	d0ed      	beq.n	8011792 <dcd_int_handler+0x4d2>
      if(out_ep[n].DOEPINT & USB_OTG_DOEPINT_STUP) {
 80117b6:	eb0a 1844 	add.w	r8, sl, r4, lsl #5
 80117ba:	f8d8 1008 	ldr.w	r1, [r8, #8]
 80117be:	0709      	lsls	r1, r1, #28
 80117c0:	d5c9      	bpl.n	8011756 <dcd_int_handler+0x496>
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 80117c2:	9b01      	ldr	r3, [sp, #4]
        out_ep[n].DOEPINT =  USB_OTG_DOEPINT_STUP;
 80117c4:	2008      	movs	r0, #8
  memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 80117c6:	4915      	ldr	r1, [pc, #84]	; (801181c <dcd_int_handler+0x55c>)
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 80117c8:	f88d 3014 	strb.w	r3, [sp, #20]
  memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 80117cc:	ab08      	add	r3, sp, #32
 80117ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80117d2:	c903      	ldmia	r1, {r0, r1}
 80117d4:	e903 0003 	stmdb	r3, {r0, r1}
  dcd_event_handler(&event, in_isr);
 80117d8:	4611      	mov	r1, r2
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 80117da:	2200      	movs	r2, #0
  dcd_event_handler(&event, in_isr);
 80117dc:	a805      	add	r0, sp, #20
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 80117de:	f8ad 2016 	strh.w	r2, [sp, #22]
 80117e2:	2206      	movs	r2, #6
 80117e4:	f88d 2015 	strb.w	r2, [sp, #21]
  dcd_event_handler(&event, in_isr);
 80117e8:	f7fe fdb8 	bl	801035c <dcd_event_handler>
}
 80117ec:	e7b3      	b.n	8011756 <dcd_int_handler+0x496>
 80117ee:	bf00      	nop
 80117f0:	2400d430 	.word	0x2400d430
 80117f4:	40080800 	.word	0x40080800
 80117f8:	2400d41e 	.word	0x2400d41e
 80117fc:	40080c00 	.word	0x40080c00
 8011800:	40080b00 	.word	0x40080b00
 8011804:	40080900 	.word	0x40080900
 8011808:	2400d41c 	.word	0x2400d41c
 801180c:	001003f0 	.word	0x001003f0
 8011810:	2400d428 	.word	0x2400d428
 8011814:	40081000 	.word	0x40081000
 8011818:	0003fffc 	.word	0x0003fffc
 801181c:	2400d420 	.word	0x2400d420
  for(uint16_t i = 0; i < full_words; i++) {
 8011820:	ea5f 0c94 	movs.w	ip, r4, lsr #2
        read_fifo_packet(rhport, xfer->buffer, bcnt);
 8011824:	f859 0008 	ldr.w	r0, [r9, r8]
  for(uint16_t i = 0; i < full_words; i++) {
 8011828:	d01b      	beq.n	8011862 <dcd_int_handler+0x5a2>
 801182a:	f10c 31ff 	add.w	r1, ip, #4294967295
 801182e:	b28b      	uxth	r3, r1
 8011830:	f100 0108 	add.w	r1, r0, #8
 8011834:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8011838:	1d03      	adds	r3, r0, #4
    uint32_t tmp = *rx_fifo;
 801183a:	f8db 2000 	ldr.w	r2, [fp]
  for(uint16_t i = 0; i < full_words; i++) {
 801183e:	3304      	adds	r3, #4
    dst[1] = (tmp & 0x0000FF00) >> 8;
 8011840:	ea4f 2e12 	mov.w	lr, r2, lsr #8
    dst[0] = tmp & 0x000000FF;
 8011844:	f803 2c08 	strb.w	r2, [r3, #-8]
    dst[1] = (tmp & 0x0000FF00) >> 8;
 8011848:	f803 ec07 	strb.w	lr, [r3, #-7]
    dst[2] = (tmp & 0x00FF0000) >> 16;
 801184c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
    dst[3] = (tmp & 0xFF000000) >> 24;
 8011850:	0e12      	lsrs	r2, r2, #24
    dst[2] = (tmp & 0x00FF0000) >> 16;
 8011852:	f803 ec06 	strb.w	lr, [r3, #-6]
    dst[3] = (tmp & 0xFF000000) >> 24;
 8011856:	f803 2c05 	strb.w	r2, [r3, #-5]
  for(uint16_t i = 0; i < full_words; i++) {
 801185a:	428b      	cmp	r3, r1
 801185c:	d1ed      	bne.n	801183a <dcd_int_handler+0x57a>
    dst += 4;
 801185e:	eb00 008c 	add.w	r0, r0, ip, lsl #2
  if(bytes_rem != 0) {
 8011862:	f014 0203 	ands.w	r2, r4, #3
  uint8_t bytes_rem = len & 0x03;
 8011866:	b2e1      	uxtb	r1, r4
  if(bytes_rem != 0) {
 8011868:	d009      	beq.n	801187e <dcd_int_handler+0x5be>
    uint32_t tmp = *rx_fifo;
 801186a:	f8db 3000 	ldr.w	r3, [fp]
    if(bytes_rem > 1) {
 801186e:	0789      	lsls	r1, r1, #30
    dst[0] = tmp & 0x000000FF;
 8011870:	7003      	strb	r3, [r0, #0]
    if(bytes_rem > 1) {
 8011872:	d501      	bpl.n	8011878 <dcd_int_handler+0x5b8>
      dst[1] = (tmp & 0x0000FF00) >> 8;
 8011874:	0a19      	lsrs	r1, r3, #8
 8011876:	7041      	strb	r1, [r0, #1]
    if(bytes_rem > 2) {
 8011878:	2a03      	cmp	r2, #3
 801187a:	f000 809e 	beq.w	80119ba <dcd_int_handler+0x6fa>
        xfer->buffer += bcnt;
 801187e:	f859 3008 	ldr.w	r3, [r9, r8]
 8011882:	4423      	add	r3, r4
 8011884:	f849 3008 	str.w	r3, [r9, r8]
 8011888:	e5bc      	b.n	8011404 <dcd_int_handler+0x144>
    else if ( SystemCoreClock >= 27500000U )
 801188a:	495e      	ldr	r1, [pc, #376]	; (8011a04 <dcd_int_handler+0x744>)
 801188c:	428b      	cmp	r3, r1
 801188e:	f200 808f 	bhi.w	80119b0 <dcd_int_handler+0x6f0>
    else if ( SystemCoreClock >= 24000000U )
 8011892:	495d      	ldr	r1, [pc, #372]	; (8011a08 <dcd_int_handler+0x748>)
 8011894:	428b      	cmp	r3, r1
 8011896:	f4bf ad35 	bcs.w	8011304 <dcd_int_handler+0x44>
    else if ( SystemCoreClock >= 21800000U )
 801189a:	4a5c      	ldr	r2, [pc, #368]	; (8011a0c <dcd_int_handler+0x74c>)
 801189c:	4293      	cmp	r3, r2
 801189e:	f200 80a1 	bhi.w	80119e4 <dcd_int_handler+0x724>
    else if ( SystemCoreClock >= 20000000U )
 80118a2:	f5a2 12db 	sub.w	r2, r2, #1794048	; 0x1b6000
 80118a6:	f5a2 52ba 	sub.w	r2, r2, #5952	; 0x1740
 80118aa:	4293      	cmp	r3, r2
 80118ac:	f200 809d 	bhi.w	80119ea <dcd_int_handler+0x72a>
    else if ( SystemCoreClock >= 18500000U )
 80118b0:	f5a2 12b7 	sub.w	r2, r2, #1499136	; 0x16e000
 80118b4:	f5a2 7258 	sub.w	r2, r2, #864	; 0x360
 80118b8:	4293      	cmp	r3, r2
 80118ba:	f200 8099 	bhi.w	80119f0 <dcd_int_handler+0x730>
    else if ( SystemCoreClock >= 17200000U )
 80118be:	4a54      	ldr	r2, [pc, #336]	; (8011a10 <dcd_int_handler+0x750>)
 80118c0:	4293      	cmp	r3, r2
 80118c2:	f080 8098 	bcs.w	80119f6 <dcd_int_handler+0x736>
    else if ( SystemCoreClock >= 16000000U )
 80118c6:	4a53      	ldr	r2, [pc, #332]	; (8011a14 <dcd_int_handler+0x754>)
 80118c8:	4293      	cmp	r3, r2
 80118ca:	f080 8097 	bcs.w	80119fc <dcd_int_handler+0x73c>
    else if ( SystemCoreClock >= 15000000U )
 80118ce:	4a52      	ldr	r2, [pc, #328]	; (8011a18 <dcd_int_handler+0x758>)
 80118d0:	4293      	cmp	r3, r2
 80118d2:	bf2c      	ite	cs
 80118d4:	f44f 5260 	movcs.w	r2, #14336	; 0x3800
 80118d8:	f44f 5270 	movcc.w	r2, #15360	; 0x3c00
 80118dc:	e512      	b.n	8011304 <dcd_int_handler+0x44>
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80118de:	2300      	movs	r3, #0
 80118e0:	9a01      	ldr	r2, [sp, #4]
  dcd_event_handler(&event, in_isr);
 80118e2:	a805      	add	r0, sp, #20
 80118e4:	2101      	movs	r1, #1
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80118e6:	9307      	str	r3, [sp, #28]
 80118e8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80118ec:	2302      	movs	r3, #2
 80118ee:	f88d 2014 	strb.w	r2, [sp, #20]
 80118f2:	f88d 3015 	strb.w	r3, [sp, #21]
  dcd_event_handler(&event, in_isr);
 80118f6:	f7fe fd31 	bl	801035c <dcd_event_handler>
    usb_otg->GOTGINT = otg_int;
 80118fa:	4b48      	ldr	r3, [pc, #288]	; (8011a1c <dcd_int_handler+0x75c>)
 80118fc:	605c      	str	r4, [r3, #4]
 80118fe:	e52e      	b.n	801135e <dcd_int_handler+0x9e>
 8011900:	9a02      	ldr	r2, [sp, #8]
    ep0_pending[dir] -= total_bytes;
 8011902:	4947      	ldr	r1, [pc, #284]	; (8011a20 <dcd_int_handler+0x760>)
 8011904:	8952      	ldrh	r2, [r2, #10]
 8011906:	429a      	cmp	r2, r3
 8011908:	bf28      	it	cs
 801190a:	461a      	movcs	r2, r3
 801190c:	1a9b      	subs	r3, r3, r2
 801190e:	800b      	strh	r3, [r1, #0]
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 8011910:	f8da 3010 	ldr.w	r3, [sl, #16]
 8011914:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 8011918:	f8ca 3010 	str.w	r3, [sl, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 801191c:	f8da 3010 	ldr.w	r3, [sl, #16]
 8011920:	431a      	orrs	r2, r3
 8011922:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8011926:	f8ca 2010 	str.w	r2, [sl, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 801192a:	f8da 3000 	ldr.w	r3, [sl]
 801192e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011932:	f8ca 3000 	str.w	r3, [sl]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8011936:	f8da 3000 	ldr.w	r3, [sl]
 801193a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 801193e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8011942:	f47f af29 	bne.w	8011798 <dcd_int_handler+0x4d8>
 8011946:	9b02      	ldr	r3, [sp, #8]
 8011948:	7b1b      	ldrb	r3, [r3, #12]
 801194a:	2b01      	cmp	r3, #1
 801194c:	f47f af24 	bne.w	8011798 <dcd_int_handler+0x4d8>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8011950:	f8db 3008 	ldr.w	r3, [fp, #8]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 8011954:	f413 7f80 	tst.w	r3, #256	; 0x100
 8011958:	f8da 3000 	ldr.w	r3, [sl]
 801195c:	bf14      	ite	ne
 801195e:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 8011962:	f04f 5200 	moveq.w	r2, #536870912	; 0x20000000
 8011966:	4313      	orrs	r3, r2
 8011968:	f8ca 3000 	str.w	r3, [sl]
 801196c:	e714      	b.n	8011798 <dcd_int_handler+0x4d8>
 801196e:	9902      	ldr	r1, [sp, #8]
 8011970:	8b49      	ldrh	r1, [r1, #26]
 8011972:	4299      	cmp	r1, r3
 8011974:	bf28      	it	cs
 8011976:	4619      	movcs	r1, r3
    ep0_pending[dir] -= total_bytes;
 8011978:	1a5b      	subs	r3, r3, r1
 801197a:	8053      	strh	r3, [r2, #2]
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 801197c:	f441 2300 	orr.w	r3, r1, #524288	; 0x80000
 8011980:	4a28      	ldr	r2, [pc, #160]	; (8011a24 <dcd_int_handler+0x764>)
 8011982:	6113      	str	r3, [r2, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 8011984:	6813      	ldr	r3, [r2, #0]
 8011986:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801198a:	6013      	str	r3, [r2, #0]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 801198c:	6813      	ldr	r3, [r2, #0]
 801198e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8011992:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8011996:	d013      	beq.n	80119c0 <dcd_int_handler+0x700>
    if(total_bytes != 0) {
 8011998:	b129      	cbz	r1, 80119a6 <dcd_int_handler+0x6e6>
      dev->DIEPEMPMSK |= (1 << epnum);
 801199a:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 801199e:	f043 0301 	orr.w	r3, r3, #1
 80119a2:	f8c8 3034 	str.w	r3, [r8, #52]	; 0x34
      if ( (in_ep[n].DIEPINT & USB_OTG_DIEPINT_TXFE) && (dev->DIEPEMPMSK & (1 << n)) )
 80119a6:	68b3      	ldr	r3, [r6, #8]
 80119a8:	061b      	lsls	r3, r3, #24
 80119aa:	f53f ae6f 	bmi.w	801168c <dcd_int_handler+0x3cc>
 80119ae:	e63c      	b.n	801162a <dcd_int_handler+0x36a>
 80119b0:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80119b4:	e4a6      	b.n	8011304 <dcd_int_handler+0x44>
  for(uint16_t i = 0; i < full_words; i++){
 80119b6:	4660      	mov	r0, ip
 80119b8:	e6a1      	b.n	80116fe <dcd_int_handler+0x43e>
      dst[2] = (tmp & 0x00FF0000) >> 16;
 80119ba:	0c1b      	lsrs	r3, r3, #16
 80119bc:	7083      	strb	r3, [r0, #2]
 80119be:	e75e      	b.n	801187e <dcd_int_handler+0x5be>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 80119c0:	9b02      	ldr	r3, [sp, #8]
 80119c2:	7f1b      	ldrb	r3, [r3, #28]
 80119c4:	2b01      	cmp	r3, #1
 80119c6:	d1e7      	bne.n	8011998 <dcd_int_handler+0x6d8>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 80119c8:	f8d8 3008 	ldr.w	r3, [r8, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 80119cc:	4610      	mov	r0, r2
 80119ce:	f413 7f80 	tst.w	r3, #256	; 0x100
 80119d2:	6813      	ldr	r3, [r2, #0]
 80119d4:	bf14      	ite	ne
 80119d6:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 80119da:	f04f 5200 	moveq.w	r2, #536870912	; 0x20000000
 80119de:	4313      	orrs	r3, r2
 80119e0:	6003      	str	r3, [r0, #0]
 80119e2:	e7d9      	b.n	8011998 <dcd_int_handler+0x6d8>
 80119e4:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 80119e8:	e48c      	b.n	8011304 <dcd_int_handler+0x44>
 80119ea:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80119ee:	e489      	b.n	8011304 <dcd_int_handler+0x44>
 80119f0:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80119f4:	e486      	b.n	8011304 <dcd_int_handler+0x44>
 80119f6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80119fa:	e483      	b.n	8011304 <dcd_int_handler+0x44>
 80119fc:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 8011a00:	e480      	b.n	8011304 <dcd_int_handler+0x44>
 8011a02:	bf00      	nop
 8011a04:	01a39ddf 	.word	0x01a39ddf
 8011a08:	016e3600 	.word	0x016e3600
 8011a0c:	014ca43f 	.word	0x014ca43f
 8011a10:	01067380 	.word	0x01067380
 8011a14:	00f42400 	.word	0x00f42400
 8011a18:	00e4e1c0 	.word	0x00e4e1c0
 8011a1c:	40080000 	.word	0x40080000
 8011a20:	2400d428 	.word	0x2400d428
 8011a24:	40080900 	.word	0x40080900

08011a28 <tusb_init>:
//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+

bool tusb_init(void)
{
 8011a28:	b508      	push	{r3, lr}
#if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
  // init device stack CFG_TUSB_RHPORTx_MODE must be defined
  TU_ASSERT ( tud_init(TUD_OPT_RHPORT) );
 8011a2a:	2000      	movs	r0, #0
 8011a2c:	f7fe f80c 	bl	800fa48 <tud_init>
 8011a30:	b100      	cbz	r0, 8011a34 <tusb_init+0xc>
  // init host stack CFG_TUSB_RHPORTx_MODE must be defined
  TU_ASSERT( tuh_init(TUH_OPT_RHPORT) );
#endif

  return true;
}
 8011a32:	bd08      	pop	{r3, pc}
  TU_ASSERT ( tud_init(TUD_OPT_RHPORT) );
 8011a34:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8011a38:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8011a3c:	07db      	lsls	r3, r3, #31
 8011a3e:	d5f8      	bpl.n	8011a32 <tusb_init+0xa>
 8011a40:	be00      	bkpt	0x0000
}
 8011a42:	bd08      	pop	{r3, pc}

08011a44 <tu_edpt_claim>:
bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex)
{
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY((ep_state->busy == 0) && (ep_state->claimed == 0));
 8011a44:	7803      	ldrb	r3, [r0, #0]
{
 8011a46:	4602      	mov	r2, r0
  TU_VERIFY((ep_state->busy == 0) && (ep_state->claimed == 0));
 8011a48:	f013 0001 	ands.w	r0, r3, #1
 8011a4c:	d10f      	bne.n	8011a6e <tu_edpt_claim+0x2a>
 8011a4e:	7813      	ldrb	r3, [r2, #0]
 8011a50:	0759      	lsls	r1, r3, #29
 8011a52:	d40b      	bmi.n	8011a6c <tu_edpt_claim+0x28>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 8011a54:	7813      	ldrb	r3, [r2, #0]
 8011a56:	f013 0001 	ands.w	r0, r3, #1
 8011a5a:	d108      	bne.n	8011a6e <tu_edpt_claim+0x2a>
 8011a5c:	7813      	ldrb	r3, [r2, #0]
 8011a5e:	075b      	lsls	r3, r3, #29
 8011a60:	d407      	bmi.n	8011a72 <tu_edpt_claim+0x2e>
  if (available)
  {
    ep_state->claimed = 1;
 8011a62:	7813      	ldrb	r3, [r2, #0]
 8011a64:	2001      	movs	r0, #1
 8011a66:	f043 0304 	orr.w	r3, r3, #4
 8011a6a:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);

  return available;
}
 8011a6c:	4770      	bx	lr
  TU_VERIFY((ep_state->busy == 0) && (ep_state->claimed == 0));
 8011a6e:	2000      	movs	r0, #0
 8011a70:	4770      	bx	lr
 8011a72:	4770      	bx	lr

08011a74 <tu_edpt_release>:
  (void) mutex;

  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8011a74:	7803      	ldrb	r3, [r0, #0]
 8011a76:	f3c3 0280 	ubfx	r2, r3, #2, #1
 8011a7a:	075b      	lsls	r3, r3, #29
 8011a7c:	d401      	bmi.n	8011a82 <tu_edpt_release+0xe>
  }

  (void) osal_mutex_unlock(mutex);

  return ret;
}
 8011a7e:	4610      	mov	r0, r2
 8011a80:	4770      	bx	lr
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8011a82:	7803      	ldrb	r3, [r0, #0]
 8011a84:	f013 0101 	ands.w	r1, r3, #1
 8011a88:	d105      	bne.n	8011a96 <tu_edpt_release+0x22>
    ep_state->claimed = 0;
 8011a8a:	7803      	ldrb	r3, [r0, #0]
 8011a8c:	f361 0382 	bfi	r3, r1, #2, #1
 8011a90:	7003      	strb	r3, [r0, #0]
}
 8011a92:	4610      	mov	r0, r2
 8011a94:	4770      	bx	lr
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8011a96:	2200      	movs	r2, #0
}
 8011a98:	4610      	mov	r0, r2
 8011a9a:	4770      	bx	lr

08011a9c <tu_edpt_validate>:
bool tu_edpt_validate(tusb_desc_endpoint_t const * desc_ep, tusb_speed_t speed)
{
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer)
 8011a9c:	78c3      	ldrb	r3, [r0, #3]
  return (uint8_t)(num | (dir ? TUSB_DIR_IN_MASK : 0));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep)
{
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 8011a9e:	8882      	ldrh	r2, [r0, #4]
 8011aa0:	f003 0003 	and.w	r0, r3, #3
 8011aa4:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8011aa8:	2802      	cmp	r0, #2
 8011aaa:	d005      	beq.n	8011ab8 <tu_edpt_validate+0x1c>
 8011aac:	2803      	cmp	r0, #3
 8011aae:	d01b      	beq.n	8011ae8 <tu_edpt_validate+0x4c>
 8011ab0:	2801      	cmp	r0, #1
 8011ab2:	d007      	beq.n	8011ac4 <tu_edpt_validate+0x28>
 8011ab4:	2000      	movs	r0, #0
 8011ab6:	4770      	bx	lr
      TU_ASSERT(max_packet_size <= spec_size);
    }
    break;

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH)
 8011ab8:	2902      	cmp	r1, #2
 8011aba:	d01e      	beq.n	8011afa <tu_edpt_validate+0x5e>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
      }else
      {
        // TODO Bulk fullspeed can only be 8, 16, 32, 64
        TU_ASSERT(max_packet_size <= 64);
 8011abc:	2a40      	cmp	r2, #64	; 0x40
 8011abe:	d809      	bhi.n	8011ad4 <tu_edpt_validate+0x38>
    break;

    default: return false;
  }

  return true;
 8011ac0:	2001      	movs	r0, #1
}
 8011ac2:	4770      	bx	lr
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 8011ac4:	2902      	cmp	r1, #2
 8011ac6:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8011aca:	bf08      	it	eq
 8011acc:	f44f 6380 	moveq.w	r3, #1024	; 0x400
      TU_ASSERT(max_packet_size <= spec_size);
 8011ad0:	4293      	cmp	r3, r2
 8011ad2:	d2f6      	bcs.n	8011ac2 <tu_edpt_validate+0x26>
      TU_ASSERT(max_packet_size <= spec_size);
 8011ad4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8011ad8:	f8d3 0df0 	ldr.w	r0, [r3, #3568]	; 0xdf0
 8011adc:	f010 0001 	ands.w	r0, r0, #1
 8011ae0:	d0ef      	beq.n	8011ac2 <tu_edpt_validate+0x26>
 8011ae2:	be00      	bkpt	0x0000
 8011ae4:	2000      	movs	r0, #0
 8011ae6:	4770      	bx	lr
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 8011ae8:	2902      	cmp	r1, #2
 8011aea:	bf0c      	ite	eq
 8011aec:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8011af0:	2340      	movne	r3, #64	; 0x40
      TU_ASSERT(max_packet_size <= spec_size);
 8011af2:	4293      	cmp	r3, r2
 8011af4:	d3ee      	bcc.n	8011ad4 <tu_edpt_validate+0x38>
  return true;
 8011af6:	2001      	movs	r0, #1
 8011af8:	e7e3      	b.n	8011ac2 <tu_edpt_validate+0x26>
        TU_ASSERT(max_packet_size == 512);
 8011afa:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8011afe:	d0df      	beq.n	8011ac0 <tu_edpt_validate+0x24>
 8011b00:	e7e8      	b.n	8011ad4 <tu_edpt_validate+0x38>
 8011b02:	bf00      	nop

08011b04 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len, uint8_t driver_id)
{
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
  uint8_t const* desc_end = p_desc + desc_len;
 8011b04:	440a      	add	r2, r1

  while( p_desc < desc_end )
 8011b06:	4291      	cmp	r1, r2
 8011b08:	d226      	bcs.n	8011b58 <tu_edpt_bind_driver+0x54>
  {
    if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 8011b0a:	f891 c001 	ldrb.w	ip, [r1, #1]
 8011b0e:	f1bc 0f05 	cmp.w	ip, #5
 8011b12:	d005      	beq.n	8011b20 <tu_edpt_bind_driver+0x1c>

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc)
{
  uint8_t const* desc8 = (uint8_t const*) desc;
  return desc8 + desc8[DESC_OFFSET_LEN];
 8011b14:	f891 c000 	ldrb.w	ip, [r1]
 8011b18:	4461      	add	r1, ip
  while( p_desc < desc_end )
 8011b1a:	428a      	cmp	r2, r1
 8011b1c:	d8f5      	bhi.n	8011b0a <tu_edpt_bind_driver+0x6>
 8011b1e:	4770      	bx	lr
{
 8011b20:	b500      	push	{lr}
    {
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 8011b22:	f891 c002 	ldrb.w	ip, [r1, #2]

      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 8011b26:	f00c 0e7f 	and.w	lr, ip, #127	; 0x7f
 8011b2a:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
 8011b2e:	eb00 0e4e 	add.w	lr, r0, lr, lsl #1
 8011b32:	f80e 300c 	strb.w	r3, [lr, ip]
 8011b36:	f891 c000 	ldrb.w	ip, [r1]
 8011b3a:	4461      	add	r1, ip
  while( p_desc < desc_end )
 8011b3c:	428a      	cmp	r2, r1
 8011b3e:	d909      	bls.n	8011b54 <tu_edpt_bind_driver+0x50>
    if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 8011b40:	f891 c001 	ldrb.w	ip, [r1, #1]
 8011b44:	f1bc 0f05 	cmp.w	ip, #5
 8011b48:	d0eb      	beq.n	8011b22 <tu_edpt_bind_driver+0x1e>
 8011b4a:	f891 c000 	ldrb.w	ip, [r1]
 8011b4e:	4461      	add	r1, ip
  while( p_desc < desc_end )
 8011b50:	428a      	cmp	r2, r1
 8011b52:	d8f5      	bhi.n	8011b40 <tu_edpt_bind_driver+0x3c>
    }

    p_desc = tu_desc_next(p_desc);
  }
}
 8011b54:	f85d fb04 	ldr.w	pc, [sp], #4
 8011b58:	4770      	bx	lr
 8011b5a:	bf00      	nop

08011b5c <__assert_func>:
 8011b5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011b5e:	4614      	mov	r4, r2
 8011b60:	461a      	mov	r2, r3
 8011b62:	4b09      	ldr	r3, [pc, #36]	; (8011b88 <__assert_func+0x2c>)
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	4605      	mov	r5, r0
 8011b68:	68d8      	ldr	r0, [r3, #12]
 8011b6a:	b14c      	cbz	r4, 8011b80 <__assert_func+0x24>
 8011b6c:	4b07      	ldr	r3, [pc, #28]	; (8011b8c <__assert_func+0x30>)
 8011b6e:	9100      	str	r1, [sp, #0]
 8011b70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011b74:	4906      	ldr	r1, [pc, #24]	; (8011b90 <__assert_func+0x34>)
 8011b76:	462b      	mov	r3, r5
 8011b78:	f000 f818 	bl	8011bac <fiprintf>
 8011b7c:	f001 f81e 	bl	8012bbc <abort>
 8011b80:	4b04      	ldr	r3, [pc, #16]	; (8011b94 <__assert_func+0x38>)
 8011b82:	461c      	mov	r4, r3
 8011b84:	e7f3      	b.n	8011b6e <__assert_func+0x12>
 8011b86:	bf00      	nop
 8011b88:	24000354 	.word	0x24000354
 8011b8c:	0801d1b4 	.word	0x0801d1b4
 8011b90:	0801d1c1 	.word	0x0801d1c1
 8011b94:	0801d1ef 	.word	0x0801d1ef

08011b98 <atoi>:
 8011b98:	220a      	movs	r2, #10
 8011b9a:	2100      	movs	r1, #0
 8011b9c:	f000 bf44 	b.w	8012a28 <strtol>

08011ba0 <__errno>:
 8011ba0:	4b01      	ldr	r3, [pc, #4]	; (8011ba8 <__errno+0x8>)
 8011ba2:	6818      	ldr	r0, [r3, #0]
 8011ba4:	4770      	bx	lr
 8011ba6:	bf00      	nop
 8011ba8:	24000354 	.word	0x24000354

08011bac <fiprintf>:
 8011bac:	b40e      	push	{r1, r2, r3}
 8011bae:	b503      	push	{r0, r1, lr}
 8011bb0:	4601      	mov	r1, r0
 8011bb2:	ab03      	add	r3, sp, #12
 8011bb4:	4805      	ldr	r0, [pc, #20]	; (8011bcc <fiprintf+0x20>)
 8011bb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8011bba:	6800      	ldr	r0, [r0, #0]
 8011bbc:	9301      	str	r3, [sp, #4]
 8011bbe:	f000 f86b 	bl	8011c98 <_vfiprintf_r>
 8011bc2:	b002      	add	sp, #8
 8011bc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8011bc8:	b003      	add	sp, #12
 8011bca:	4770      	bx	lr
 8011bcc:	24000354 	.word	0x24000354

08011bd0 <__libc_init_array>:
 8011bd0:	b570      	push	{r4, r5, r6, lr}
 8011bd2:	4d0d      	ldr	r5, [pc, #52]	; (8011c08 <__libc_init_array+0x38>)
 8011bd4:	4c0d      	ldr	r4, [pc, #52]	; (8011c0c <__libc_init_array+0x3c>)
 8011bd6:	1b64      	subs	r4, r4, r5
 8011bd8:	10a4      	asrs	r4, r4, #2
 8011bda:	2600      	movs	r6, #0
 8011bdc:	42a6      	cmp	r6, r4
 8011bde:	d109      	bne.n	8011bf4 <__libc_init_array+0x24>
 8011be0:	4d0b      	ldr	r5, [pc, #44]	; (8011c10 <__libc_init_array+0x40>)
 8011be2:	4c0c      	ldr	r4, [pc, #48]	; (8011c14 <__libc_init_array+0x44>)
 8011be4:	f004 f892 	bl	8015d0c <_init>
 8011be8:	1b64      	subs	r4, r4, r5
 8011bea:	10a4      	asrs	r4, r4, #2
 8011bec:	2600      	movs	r6, #0
 8011bee:	42a6      	cmp	r6, r4
 8011bf0:	d105      	bne.n	8011bfe <__libc_init_array+0x2e>
 8011bf2:	bd70      	pop	{r4, r5, r6, pc}
 8011bf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8011bf8:	4798      	blx	r3
 8011bfa:	3601      	adds	r6, #1
 8011bfc:	e7ee      	b.n	8011bdc <__libc_init_array+0xc>
 8011bfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8011c02:	4798      	blx	r3
 8011c04:	3601      	adds	r6, #1
 8011c06:	e7f2      	b.n	8011bee <__libc_init_array+0x1e>
 8011c08:	0801e930 	.word	0x0801e930
 8011c0c:	0801e930 	.word	0x0801e930
 8011c10:	0801e930 	.word	0x0801e930
 8011c14:	0801e934 	.word	0x0801e934

08011c18 <memcpy>:
 8011c18:	440a      	add	r2, r1
 8011c1a:	4291      	cmp	r1, r2
 8011c1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8011c20:	d100      	bne.n	8011c24 <memcpy+0xc>
 8011c22:	4770      	bx	lr
 8011c24:	b510      	push	{r4, lr}
 8011c26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011c2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011c2e:	4291      	cmp	r1, r2
 8011c30:	d1f9      	bne.n	8011c26 <memcpy+0xe>
 8011c32:	bd10      	pop	{r4, pc}

08011c34 <memset>:
 8011c34:	4402      	add	r2, r0
 8011c36:	4603      	mov	r3, r0
 8011c38:	4293      	cmp	r3, r2
 8011c3a:	d100      	bne.n	8011c3e <memset+0xa>
 8011c3c:	4770      	bx	lr
 8011c3e:	f803 1b01 	strb.w	r1, [r3], #1
 8011c42:	e7f9      	b.n	8011c38 <memset+0x4>

08011c44 <__sfputc_r>:
 8011c44:	6893      	ldr	r3, [r2, #8]
 8011c46:	3b01      	subs	r3, #1
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	b410      	push	{r4}
 8011c4c:	6093      	str	r3, [r2, #8]
 8011c4e:	da08      	bge.n	8011c62 <__sfputc_r+0x1e>
 8011c50:	6994      	ldr	r4, [r2, #24]
 8011c52:	42a3      	cmp	r3, r4
 8011c54:	db01      	blt.n	8011c5a <__sfputc_r+0x16>
 8011c56:	290a      	cmp	r1, #10
 8011c58:	d103      	bne.n	8011c62 <__sfputc_r+0x1e>
 8011c5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011c5e:	f000 beed 	b.w	8012a3c <__swbuf_r>
 8011c62:	6813      	ldr	r3, [r2, #0]
 8011c64:	1c58      	adds	r0, r3, #1
 8011c66:	6010      	str	r0, [r2, #0]
 8011c68:	7019      	strb	r1, [r3, #0]
 8011c6a:	4608      	mov	r0, r1
 8011c6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011c70:	4770      	bx	lr

08011c72 <__sfputs_r>:
 8011c72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c74:	4606      	mov	r6, r0
 8011c76:	460f      	mov	r7, r1
 8011c78:	4614      	mov	r4, r2
 8011c7a:	18d5      	adds	r5, r2, r3
 8011c7c:	42ac      	cmp	r4, r5
 8011c7e:	d101      	bne.n	8011c84 <__sfputs_r+0x12>
 8011c80:	2000      	movs	r0, #0
 8011c82:	e007      	b.n	8011c94 <__sfputs_r+0x22>
 8011c84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c88:	463a      	mov	r2, r7
 8011c8a:	4630      	mov	r0, r6
 8011c8c:	f7ff ffda 	bl	8011c44 <__sfputc_r>
 8011c90:	1c43      	adds	r3, r0, #1
 8011c92:	d1f3      	bne.n	8011c7c <__sfputs_r+0xa>
 8011c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011c98 <_vfiprintf_r>:
 8011c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c9c:	460d      	mov	r5, r1
 8011c9e:	b09d      	sub	sp, #116	; 0x74
 8011ca0:	4614      	mov	r4, r2
 8011ca2:	4698      	mov	r8, r3
 8011ca4:	4606      	mov	r6, r0
 8011ca6:	b118      	cbz	r0, 8011cb0 <_vfiprintf_r+0x18>
 8011ca8:	6983      	ldr	r3, [r0, #24]
 8011caa:	b90b      	cbnz	r3, 8011cb0 <_vfiprintf_r+0x18>
 8011cac:	f001 fea0 	bl	80139f0 <__sinit>
 8011cb0:	4b89      	ldr	r3, [pc, #548]	; (8011ed8 <_vfiprintf_r+0x240>)
 8011cb2:	429d      	cmp	r5, r3
 8011cb4:	d11b      	bne.n	8011cee <_vfiprintf_r+0x56>
 8011cb6:	6875      	ldr	r5, [r6, #4]
 8011cb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011cba:	07d9      	lsls	r1, r3, #31
 8011cbc:	d405      	bmi.n	8011cca <_vfiprintf_r+0x32>
 8011cbe:	89ab      	ldrh	r3, [r5, #12]
 8011cc0:	059a      	lsls	r2, r3, #22
 8011cc2:	d402      	bmi.n	8011cca <_vfiprintf_r+0x32>
 8011cc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011cc6:	f001 ff36 	bl	8013b36 <__retarget_lock_acquire_recursive>
 8011cca:	89ab      	ldrh	r3, [r5, #12]
 8011ccc:	071b      	lsls	r3, r3, #28
 8011cce:	d501      	bpl.n	8011cd4 <_vfiprintf_r+0x3c>
 8011cd0:	692b      	ldr	r3, [r5, #16]
 8011cd2:	b9eb      	cbnz	r3, 8011d10 <_vfiprintf_r+0x78>
 8011cd4:	4629      	mov	r1, r5
 8011cd6:	4630      	mov	r0, r6
 8011cd8:	f000 ff02 	bl	8012ae0 <__swsetup_r>
 8011cdc:	b1c0      	cbz	r0, 8011d10 <_vfiprintf_r+0x78>
 8011cde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011ce0:	07dc      	lsls	r4, r3, #31
 8011ce2:	d50e      	bpl.n	8011d02 <_vfiprintf_r+0x6a>
 8011ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8011ce8:	b01d      	add	sp, #116	; 0x74
 8011cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cee:	4b7b      	ldr	r3, [pc, #492]	; (8011edc <_vfiprintf_r+0x244>)
 8011cf0:	429d      	cmp	r5, r3
 8011cf2:	d101      	bne.n	8011cf8 <_vfiprintf_r+0x60>
 8011cf4:	68b5      	ldr	r5, [r6, #8]
 8011cf6:	e7df      	b.n	8011cb8 <_vfiprintf_r+0x20>
 8011cf8:	4b79      	ldr	r3, [pc, #484]	; (8011ee0 <_vfiprintf_r+0x248>)
 8011cfa:	429d      	cmp	r5, r3
 8011cfc:	bf08      	it	eq
 8011cfe:	68f5      	ldreq	r5, [r6, #12]
 8011d00:	e7da      	b.n	8011cb8 <_vfiprintf_r+0x20>
 8011d02:	89ab      	ldrh	r3, [r5, #12]
 8011d04:	0598      	lsls	r0, r3, #22
 8011d06:	d4ed      	bmi.n	8011ce4 <_vfiprintf_r+0x4c>
 8011d08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011d0a:	f001 ff15 	bl	8013b38 <__retarget_lock_release_recursive>
 8011d0e:	e7e9      	b.n	8011ce4 <_vfiprintf_r+0x4c>
 8011d10:	2300      	movs	r3, #0
 8011d12:	9309      	str	r3, [sp, #36]	; 0x24
 8011d14:	2320      	movs	r3, #32
 8011d16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011d1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8011d1e:	2330      	movs	r3, #48	; 0x30
 8011d20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011ee4 <_vfiprintf_r+0x24c>
 8011d24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011d28:	f04f 0901 	mov.w	r9, #1
 8011d2c:	4623      	mov	r3, r4
 8011d2e:	469a      	mov	sl, r3
 8011d30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011d34:	b10a      	cbz	r2, 8011d3a <_vfiprintf_r+0xa2>
 8011d36:	2a25      	cmp	r2, #37	; 0x25
 8011d38:	d1f9      	bne.n	8011d2e <_vfiprintf_r+0x96>
 8011d3a:	ebba 0b04 	subs.w	fp, sl, r4
 8011d3e:	d00b      	beq.n	8011d58 <_vfiprintf_r+0xc0>
 8011d40:	465b      	mov	r3, fp
 8011d42:	4622      	mov	r2, r4
 8011d44:	4629      	mov	r1, r5
 8011d46:	4630      	mov	r0, r6
 8011d48:	f7ff ff93 	bl	8011c72 <__sfputs_r>
 8011d4c:	3001      	adds	r0, #1
 8011d4e:	f000 80aa 	beq.w	8011ea6 <_vfiprintf_r+0x20e>
 8011d52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011d54:	445a      	add	r2, fp
 8011d56:	9209      	str	r2, [sp, #36]	; 0x24
 8011d58:	f89a 3000 	ldrb.w	r3, [sl]
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	f000 80a2 	beq.w	8011ea6 <_vfiprintf_r+0x20e>
 8011d62:	2300      	movs	r3, #0
 8011d64:	f04f 32ff 	mov.w	r2, #4294967295
 8011d68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011d6c:	f10a 0a01 	add.w	sl, sl, #1
 8011d70:	9304      	str	r3, [sp, #16]
 8011d72:	9307      	str	r3, [sp, #28]
 8011d74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011d78:	931a      	str	r3, [sp, #104]	; 0x68
 8011d7a:	4654      	mov	r4, sl
 8011d7c:	2205      	movs	r2, #5
 8011d7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d82:	4858      	ldr	r0, [pc, #352]	; (8011ee4 <_vfiprintf_r+0x24c>)
 8011d84:	f7ee fb14 	bl	80003b0 <memchr>
 8011d88:	9a04      	ldr	r2, [sp, #16]
 8011d8a:	b9d8      	cbnz	r0, 8011dc4 <_vfiprintf_r+0x12c>
 8011d8c:	06d1      	lsls	r1, r2, #27
 8011d8e:	bf44      	itt	mi
 8011d90:	2320      	movmi	r3, #32
 8011d92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011d96:	0713      	lsls	r3, r2, #28
 8011d98:	bf44      	itt	mi
 8011d9a:	232b      	movmi	r3, #43	; 0x2b
 8011d9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011da0:	f89a 3000 	ldrb.w	r3, [sl]
 8011da4:	2b2a      	cmp	r3, #42	; 0x2a
 8011da6:	d015      	beq.n	8011dd4 <_vfiprintf_r+0x13c>
 8011da8:	9a07      	ldr	r2, [sp, #28]
 8011daa:	4654      	mov	r4, sl
 8011dac:	2000      	movs	r0, #0
 8011dae:	f04f 0c0a 	mov.w	ip, #10
 8011db2:	4621      	mov	r1, r4
 8011db4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011db8:	3b30      	subs	r3, #48	; 0x30
 8011dba:	2b09      	cmp	r3, #9
 8011dbc:	d94e      	bls.n	8011e5c <_vfiprintf_r+0x1c4>
 8011dbe:	b1b0      	cbz	r0, 8011dee <_vfiprintf_r+0x156>
 8011dc0:	9207      	str	r2, [sp, #28]
 8011dc2:	e014      	b.n	8011dee <_vfiprintf_r+0x156>
 8011dc4:	eba0 0308 	sub.w	r3, r0, r8
 8011dc8:	fa09 f303 	lsl.w	r3, r9, r3
 8011dcc:	4313      	orrs	r3, r2
 8011dce:	9304      	str	r3, [sp, #16]
 8011dd0:	46a2      	mov	sl, r4
 8011dd2:	e7d2      	b.n	8011d7a <_vfiprintf_r+0xe2>
 8011dd4:	9b03      	ldr	r3, [sp, #12]
 8011dd6:	1d19      	adds	r1, r3, #4
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	9103      	str	r1, [sp, #12]
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	bfbb      	ittet	lt
 8011de0:	425b      	neglt	r3, r3
 8011de2:	f042 0202 	orrlt.w	r2, r2, #2
 8011de6:	9307      	strge	r3, [sp, #28]
 8011de8:	9307      	strlt	r3, [sp, #28]
 8011dea:	bfb8      	it	lt
 8011dec:	9204      	strlt	r2, [sp, #16]
 8011dee:	7823      	ldrb	r3, [r4, #0]
 8011df0:	2b2e      	cmp	r3, #46	; 0x2e
 8011df2:	d10c      	bne.n	8011e0e <_vfiprintf_r+0x176>
 8011df4:	7863      	ldrb	r3, [r4, #1]
 8011df6:	2b2a      	cmp	r3, #42	; 0x2a
 8011df8:	d135      	bne.n	8011e66 <_vfiprintf_r+0x1ce>
 8011dfa:	9b03      	ldr	r3, [sp, #12]
 8011dfc:	1d1a      	adds	r2, r3, #4
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	9203      	str	r2, [sp, #12]
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	bfb8      	it	lt
 8011e06:	f04f 33ff 	movlt.w	r3, #4294967295
 8011e0a:	3402      	adds	r4, #2
 8011e0c:	9305      	str	r3, [sp, #20]
 8011e0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011ef4 <_vfiprintf_r+0x25c>
 8011e12:	7821      	ldrb	r1, [r4, #0]
 8011e14:	2203      	movs	r2, #3
 8011e16:	4650      	mov	r0, sl
 8011e18:	f7ee faca 	bl	80003b0 <memchr>
 8011e1c:	b140      	cbz	r0, 8011e30 <_vfiprintf_r+0x198>
 8011e1e:	2340      	movs	r3, #64	; 0x40
 8011e20:	eba0 000a 	sub.w	r0, r0, sl
 8011e24:	fa03 f000 	lsl.w	r0, r3, r0
 8011e28:	9b04      	ldr	r3, [sp, #16]
 8011e2a:	4303      	orrs	r3, r0
 8011e2c:	3401      	adds	r4, #1
 8011e2e:	9304      	str	r3, [sp, #16]
 8011e30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e34:	482c      	ldr	r0, [pc, #176]	; (8011ee8 <_vfiprintf_r+0x250>)
 8011e36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011e3a:	2206      	movs	r2, #6
 8011e3c:	f7ee fab8 	bl	80003b0 <memchr>
 8011e40:	2800      	cmp	r0, #0
 8011e42:	d03f      	beq.n	8011ec4 <_vfiprintf_r+0x22c>
 8011e44:	4b29      	ldr	r3, [pc, #164]	; (8011eec <_vfiprintf_r+0x254>)
 8011e46:	bb1b      	cbnz	r3, 8011e90 <_vfiprintf_r+0x1f8>
 8011e48:	9b03      	ldr	r3, [sp, #12]
 8011e4a:	3307      	adds	r3, #7
 8011e4c:	f023 0307 	bic.w	r3, r3, #7
 8011e50:	3308      	adds	r3, #8
 8011e52:	9303      	str	r3, [sp, #12]
 8011e54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e56:	443b      	add	r3, r7
 8011e58:	9309      	str	r3, [sp, #36]	; 0x24
 8011e5a:	e767      	b.n	8011d2c <_vfiprintf_r+0x94>
 8011e5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011e60:	460c      	mov	r4, r1
 8011e62:	2001      	movs	r0, #1
 8011e64:	e7a5      	b.n	8011db2 <_vfiprintf_r+0x11a>
 8011e66:	2300      	movs	r3, #0
 8011e68:	3401      	adds	r4, #1
 8011e6a:	9305      	str	r3, [sp, #20]
 8011e6c:	4619      	mov	r1, r3
 8011e6e:	f04f 0c0a 	mov.w	ip, #10
 8011e72:	4620      	mov	r0, r4
 8011e74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011e78:	3a30      	subs	r2, #48	; 0x30
 8011e7a:	2a09      	cmp	r2, #9
 8011e7c:	d903      	bls.n	8011e86 <_vfiprintf_r+0x1ee>
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d0c5      	beq.n	8011e0e <_vfiprintf_r+0x176>
 8011e82:	9105      	str	r1, [sp, #20]
 8011e84:	e7c3      	b.n	8011e0e <_vfiprintf_r+0x176>
 8011e86:	fb0c 2101 	mla	r1, ip, r1, r2
 8011e8a:	4604      	mov	r4, r0
 8011e8c:	2301      	movs	r3, #1
 8011e8e:	e7f0      	b.n	8011e72 <_vfiprintf_r+0x1da>
 8011e90:	ab03      	add	r3, sp, #12
 8011e92:	9300      	str	r3, [sp, #0]
 8011e94:	462a      	mov	r2, r5
 8011e96:	4b16      	ldr	r3, [pc, #88]	; (8011ef0 <_vfiprintf_r+0x258>)
 8011e98:	a904      	add	r1, sp, #16
 8011e9a:	4630      	mov	r0, r6
 8011e9c:	f000 f8bc 	bl	8012018 <_printf_float>
 8011ea0:	4607      	mov	r7, r0
 8011ea2:	1c78      	adds	r0, r7, #1
 8011ea4:	d1d6      	bne.n	8011e54 <_vfiprintf_r+0x1bc>
 8011ea6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011ea8:	07d9      	lsls	r1, r3, #31
 8011eaa:	d405      	bmi.n	8011eb8 <_vfiprintf_r+0x220>
 8011eac:	89ab      	ldrh	r3, [r5, #12]
 8011eae:	059a      	lsls	r2, r3, #22
 8011eb0:	d402      	bmi.n	8011eb8 <_vfiprintf_r+0x220>
 8011eb2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011eb4:	f001 fe40 	bl	8013b38 <__retarget_lock_release_recursive>
 8011eb8:	89ab      	ldrh	r3, [r5, #12]
 8011eba:	065b      	lsls	r3, r3, #25
 8011ebc:	f53f af12 	bmi.w	8011ce4 <_vfiprintf_r+0x4c>
 8011ec0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011ec2:	e711      	b.n	8011ce8 <_vfiprintf_r+0x50>
 8011ec4:	ab03      	add	r3, sp, #12
 8011ec6:	9300      	str	r3, [sp, #0]
 8011ec8:	462a      	mov	r2, r5
 8011eca:	4b09      	ldr	r3, [pc, #36]	; (8011ef0 <_vfiprintf_r+0x258>)
 8011ecc:	a904      	add	r1, sp, #16
 8011ece:	4630      	mov	r0, r6
 8011ed0:	f000 fb2e 	bl	8012530 <_printf_i>
 8011ed4:	e7e4      	b.n	8011ea0 <_vfiprintf_r+0x208>
 8011ed6:	bf00      	nop
 8011ed8:	0801d4a8 	.word	0x0801d4a8
 8011edc:	0801d4c8 	.word	0x0801d4c8
 8011ee0:	0801d488 	.word	0x0801d488
 8011ee4:	0801d2f8 	.word	0x0801d2f8
 8011ee8:	0801d302 	.word	0x0801d302
 8011eec:	08012019 	.word	0x08012019
 8011ef0:	08011c73 	.word	0x08011c73
 8011ef4:	0801d2fe 	.word	0x0801d2fe

08011ef8 <__cvt>:
 8011ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011efa:	ed2d 8b02 	vpush	{d8}
 8011efe:	eeb0 8b40 	vmov.f64	d8, d0
 8011f02:	b085      	sub	sp, #20
 8011f04:	4617      	mov	r7, r2
 8011f06:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8011f08:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8011f0a:	ee18 2a90 	vmov	r2, s17
 8011f0e:	f025 0520 	bic.w	r5, r5, #32
 8011f12:	2a00      	cmp	r2, #0
 8011f14:	bfb6      	itet	lt
 8011f16:	222d      	movlt	r2, #45	; 0x2d
 8011f18:	2200      	movge	r2, #0
 8011f1a:	eeb1 8b40 	vneglt.f64	d8, d0
 8011f1e:	2d46      	cmp	r5, #70	; 0x46
 8011f20:	460c      	mov	r4, r1
 8011f22:	701a      	strb	r2, [r3, #0]
 8011f24:	d004      	beq.n	8011f30 <__cvt+0x38>
 8011f26:	2d45      	cmp	r5, #69	; 0x45
 8011f28:	d100      	bne.n	8011f2c <__cvt+0x34>
 8011f2a:	3401      	adds	r4, #1
 8011f2c:	2102      	movs	r1, #2
 8011f2e:	e000      	b.n	8011f32 <__cvt+0x3a>
 8011f30:	2103      	movs	r1, #3
 8011f32:	ab03      	add	r3, sp, #12
 8011f34:	9301      	str	r3, [sp, #4]
 8011f36:	ab02      	add	r3, sp, #8
 8011f38:	9300      	str	r3, [sp, #0]
 8011f3a:	4622      	mov	r2, r4
 8011f3c:	4633      	mov	r3, r6
 8011f3e:	eeb0 0b48 	vmov.f64	d0, d8
 8011f42:	f000 fecd 	bl	8012ce0 <_dtoa_r>
 8011f46:	2d47      	cmp	r5, #71	; 0x47
 8011f48:	d101      	bne.n	8011f4e <__cvt+0x56>
 8011f4a:	07fb      	lsls	r3, r7, #31
 8011f4c:	d51a      	bpl.n	8011f84 <__cvt+0x8c>
 8011f4e:	2d46      	cmp	r5, #70	; 0x46
 8011f50:	eb00 0204 	add.w	r2, r0, r4
 8011f54:	d10c      	bne.n	8011f70 <__cvt+0x78>
 8011f56:	7803      	ldrb	r3, [r0, #0]
 8011f58:	2b30      	cmp	r3, #48	; 0x30
 8011f5a:	d107      	bne.n	8011f6c <__cvt+0x74>
 8011f5c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f64:	bf1c      	itt	ne
 8011f66:	f1c4 0401 	rsbne	r4, r4, #1
 8011f6a:	6034      	strne	r4, [r6, #0]
 8011f6c:	6833      	ldr	r3, [r6, #0]
 8011f6e:	441a      	add	r2, r3
 8011f70:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f78:	bf08      	it	eq
 8011f7a:	9203      	streq	r2, [sp, #12]
 8011f7c:	2130      	movs	r1, #48	; 0x30
 8011f7e:	9b03      	ldr	r3, [sp, #12]
 8011f80:	4293      	cmp	r3, r2
 8011f82:	d307      	bcc.n	8011f94 <__cvt+0x9c>
 8011f84:	9b03      	ldr	r3, [sp, #12]
 8011f86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011f88:	1a1b      	subs	r3, r3, r0
 8011f8a:	6013      	str	r3, [r2, #0]
 8011f8c:	b005      	add	sp, #20
 8011f8e:	ecbd 8b02 	vpop	{d8}
 8011f92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f94:	1c5c      	adds	r4, r3, #1
 8011f96:	9403      	str	r4, [sp, #12]
 8011f98:	7019      	strb	r1, [r3, #0]
 8011f9a:	e7f0      	b.n	8011f7e <__cvt+0x86>

08011f9c <__exponent>:
 8011f9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011f9e:	4603      	mov	r3, r0
 8011fa0:	2900      	cmp	r1, #0
 8011fa2:	bfb8      	it	lt
 8011fa4:	4249      	neglt	r1, r1
 8011fa6:	f803 2b02 	strb.w	r2, [r3], #2
 8011faa:	bfb4      	ite	lt
 8011fac:	222d      	movlt	r2, #45	; 0x2d
 8011fae:	222b      	movge	r2, #43	; 0x2b
 8011fb0:	2909      	cmp	r1, #9
 8011fb2:	7042      	strb	r2, [r0, #1]
 8011fb4:	dd2a      	ble.n	801200c <__exponent+0x70>
 8011fb6:	f10d 0407 	add.w	r4, sp, #7
 8011fba:	46a4      	mov	ip, r4
 8011fbc:	270a      	movs	r7, #10
 8011fbe:	46a6      	mov	lr, r4
 8011fc0:	460a      	mov	r2, r1
 8011fc2:	fb91 f6f7 	sdiv	r6, r1, r7
 8011fc6:	fb07 1516 	mls	r5, r7, r6, r1
 8011fca:	3530      	adds	r5, #48	; 0x30
 8011fcc:	2a63      	cmp	r2, #99	; 0x63
 8011fce:	f104 34ff 	add.w	r4, r4, #4294967295
 8011fd2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011fd6:	4631      	mov	r1, r6
 8011fd8:	dcf1      	bgt.n	8011fbe <__exponent+0x22>
 8011fda:	3130      	adds	r1, #48	; 0x30
 8011fdc:	f1ae 0502 	sub.w	r5, lr, #2
 8011fe0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011fe4:	1c44      	adds	r4, r0, #1
 8011fe6:	4629      	mov	r1, r5
 8011fe8:	4561      	cmp	r1, ip
 8011fea:	d30a      	bcc.n	8012002 <__exponent+0x66>
 8011fec:	f10d 0209 	add.w	r2, sp, #9
 8011ff0:	eba2 020e 	sub.w	r2, r2, lr
 8011ff4:	4565      	cmp	r5, ip
 8011ff6:	bf88      	it	hi
 8011ff8:	2200      	movhi	r2, #0
 8011ffa:	4413      	add	r3, r2
 8011ffc:	1a18      	subs	r0, r3, r0
 8011ffe:	b003      	add	sp, #12
 8012000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012002:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012006:	f804 2f01 	strb.w	r2, [r4, #1]!
 801200a:	e7ed      	b.n	8011fe8 <__exponent+0x4c>
 801200c:	2330      	movs	r3, #48	; 0x30
 801200e:	3130      	adds	r1, #48	; 0x30
 8012010:	7083      	strb	r3, [r0, #2]
 8012012:	70c1      	strb	r1, [r0, #3]
 8012014:	1d03      	adds	r3, r0, #4
 8012016:	e7f1      	b.n	8011ffc <__exponent+0x60>

08012018 <_printf_float>:
 8012018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801201c:	b08b      	sub	sp, #44	; 0x2c
 801201e:	460c      	mov	r4, r1
 8012020:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8012024:	4616      	mov	r6, r2
 8012026:	461f      	mov	r7, r3
 8012028:	4605      	mov	r5, r0
 801202a:	f001 fd7f 	bl	8013b2c <_localeconv_r>
 801202e:	f8d0 b000 	ldr.w	fp, [r0]
 8012032:	4658      	mov	r0, fp
 8012034:	f7ee f9b4 	bl	80003a0 <strlen>
 8012038:	2300      	movs	r3, #0
 801203a:	9308      	str	r3, [sp, #32]
 801203c:	f8d8 3000 	ldr.w	r3, [r8]
 8012040:	f894 9018 	ldrb.w	r9, [r4, #24]
 8012044:	6822      	ldr	r2, [r4, #0]
 8012046:	3307      	adds	r3, #7
 8012048:	f023 0307 	bic.w	r3, r3, #7
 801204c:	f103 0108 	add.w	r1, r3, #8
 8012050:	f8c8 1000 	str.w	r1, [r8]
 8012054:	4682      	mov	sl, r0
 8012056:	e9d3 0100 	ldrd	r0, r1, [r3]
 801205a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 801205e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80122c0 <_printf_float+0x2a8>
 8012062:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8012066:	eeb0 6bc0 	vabs.f64	d6, d0
 801206a:	eeb4 6b47 	vcmp.f64	d6, d7
 801206e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012072:	dd24      	ble.n	80120be <_printf_float+0xa6>
 8012074:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801207c:	d502      	bpl.n	8012084 <_printf_float+0x6c>
 801207e:	232d      	movs	r3, #45	; 0x2d
 8012080:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012084:	4b90      	ldr	r3, [pc, #576]	; (80122c8 <_printf_float+0x2b0>)
 8012086:	4891      	ldr	r0, [pc, #580]	; (80122cc <_printf_float+0x2b4>)
 8012088:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801208c:	bf94      	ite	ls
 801208e:	4698      	movls	r8, r3
 8012090:	4680      	movhi	r8, r0
 8012092:	2303      	movs	r3, #3
 8012094:	6123      	str	r3, [r4, #16]
 8012096:	f022 0204 	bic.w	r2, r2, #4
 801209a:	2300      	movs	r3, #0
 801209c:	6022      	str	r2, [r4, #0]
 801209e:	9304      	str	r3, [sp, #16]
 80120a0:	9700      	str	r7, [sp, #0]
 80120a2:	4633      	mov	r3, r6
 80120a4:	aa09      	add	r2, sp, #36	; 0x24
 80120a6:	4621      	mov	r1, r4
 80120a8:	4628      	mov	r0, r5
 80120aa:	f000 f9d3 	bl	8012454 <_printf_common>
 80120ae:	3001      	adds	r0, #1
 80120b0:	f040 808a 	bne.w	80121c8 <_printf_float+0x1b0>
 80120b4:	f04f 30ff 	mov.w	r0, #4294967295
 80120b8:	b00b      	add	sp, #44	; 0x2c
 80120ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120be:	eeb4 0b40 	vcmp.f64	d0, d0
 80120c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120c6:	d709      	bvc.n	80120dc <_printf_float+0xc4>
 80120c8:	ee10 3a90 	vmov	r3, s1
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	bfbc      	itt	lt
 80120d0:	232d      	movlt	r3, #45	; 0x2d
 80120d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80120d6:	487e      	ldr	r0, [pc, #504]	; (80122d0 <_printf_float+0x2b8>)
 80120d8:	4b7e      	ldr	r3, [pc, #504]	; (80122d4 <_printf_float+0x2bc>)
 80120da:	e7d5      	b.n	8012088 <_printf_float+0x70>
 80120dc:	6863      	ldr	r3, [r4, #4]
 80120de:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80120e2:	9104      	str	r1, [sp, #16]
 80120e4:	1c59      	adds	r1, r3, #1
 80120e6:	d13c      	bne.n	8012162 <_printf_float+0x14a>
 80120e8:	2306      	movs	r3, #6
 80120ea:	6063      	str	r3, [r4, #4]
 80120ec:	2300      	movs	r3, #0
 80120ee:	9303      	str	r3, [sp, #12]
 80120f0:	ab08      	add	r3, sp, #32
 80120f2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80120f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80120fa:	ab07      	add	r3, sp, #28
 80120fc:	6861      	ldr	r1, [r4, #4]
 80120fe:	9300      	str	r3, [sp, #0]
 8012100:	6022      	str	r2, [r4, #0]
 8012102:	f10d 031b 	add.w	r3, sp, #27
 8012106:	4628      	mov	r0, r5
 8012108:	f7ff fef6 	bl	8011ef8 <__cvt>
 801210c:	9b04      	ldr	r3, [sp, #16]
 801210e:	9907      	ldr	r1, [sp, #28]
 8012110:	2b47      	cmp	r3, #71	; 0x47
 8012112:	4680      	mov	r8, r0
 8012114:	d108      	bne.n	8012128 <_printf_float+0x110>
 8012116:	1cc8      	adds	r0, r1, #3
 8012118:	db02      	blt.n	8012120 <_printf_float+0x108>
 801211a:	6863      	ldr	r3, [r4, #4]
 801211c:	4299      	cmp	r1, r3
 801211e:	dd41      	ble.n	80121a4 <_printf_float+0x18c>
 8012120:	f1a9 0902 	sub.w	r9, r9, #2
 8012124:	fa5f f989 	uxtb.w	r9, r9
 8012128:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801212c:	d820      	bhi.n	8012170 <_printf_float+0x158>
 801212e:	3901      	subs	r1, #1
 8012130:	464a      	mov	r2, r9
 8012132:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012136:	9107      	str	r1, [sp, #28]
 8012138:	f7ff ff30 	bl	8011f9c <__exponent>
 801213c:	9a08      	ldr	r2, [sp, #32]
 801213e:	9004      	str	r0, [sp, #16]
 8012140:	1813      	adds	r3, r2, r0
 8012142:	2a01      	cmp	r2, #1
 8012144:	6123      	str	r3, [r4, #16]
 8012146:	dc02      	bgt.n	801214e <_printf_float+0x136>
 8012148:	6822      	ldr	r2, [r4, #0]
 801214a:	07d2      	lsls	r2, r2, #31
 801214c:	d501      	bpl.n	8012152 <_printf_float+0x13a>
 801214e:	3301      	adds	r3, #1
 8012150:	6123      	str	r3, [r4, #16]
 8012152:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8012156:	2b00      	cmp	r3, #0
 8012158:	d0a2      	beq.n	80120a0 <_printf_float+0x88>
 801215a:	232d      	movs	r3, #45	; 0x2d
 801215c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012160:	e79e      	b.n	80120a0 <_printf_float+0x88>
 8012162:	9904      	ldr	r1, [sp, #16]
 8012164:	2947      	cmp	r1, #71	; 0x47
 8012166:	d1c1      	bne.n	80120ec <_printf_float+0xd4>
 8012168:	2b00      	cmp	r3, #0
 801216a:	d1bf      	bne.n	80120ec <_printf_float+0xd4>
 801216c:	2301      	movs	r3, #1
 801216e:	e7bc      	b.n	80120ea <_printf_float+0xd2>
 8012170:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8012174:	d118      	bne.n	80121a8 <_printf_float+0x190>
 8012176:	2900      	cmp	r1, #0
 8012178:	6863      	ldr	r3, [r4, #4]
 801217a:	dd0b      	ble.n	8012194 <_printf_float+0x17c>
 801217c:	6121      	str	r1, [r4, #16]
 801217e:	b913      	cbnz	r3, 8012186 <_printf_float+0x16e>
 8012180:	6822      	ldr	r2, [r4, #0]
 8012182:	07d0      	lsls	r0, r2, #31
 8012184:	d502      	bpl.n	801218c <_printf_float+0x174>
 8012186:	3301      	adds	r3, #1
 8012188:	440b      	add	r3, r1
 801218a:	6123      	str	r3, [r4, #16]
 801218c:	2300      	movs	r3, #0
 801218e:	65a1      	str	r1, [r4, #88]	; 0x58
 8012190:	9304      	str	r3, [sp, #16]
 8012192:	e7de      	b.n	8012152 <_printf_float+0x13a>
 8012194:	b913      	cbnz	r3, 801219c <_printf_float+0x184>
 8012196:	6822      	ldr	r2, [r4, #0]
 8012198:	07d2      	lsls	r2, r2, #31
 801219a:	d501      	bpl.n	80121a0 <_printf_float+0x188>
 801219c:	3302      	adds	r3, #2
 801219e:	e7f4      	b.n	801218a <_printf_float+0x172>
 80121a0:	2301      	movs	r3, #1
 80121a2:	e7f2      	b.n	801218a <_printf_float+0x172>
 80121a4:	f04f 0967 	mov.w	r9, #103	; 0x67
 80121a8:	9b08      	ldr	r3, [sp, #32]
 80121aa:	4299      	cmp	r1, r3
 80121ac:	db05      	blt.n	80121ba <_printf_float+0x1a2>
 80121ae:	6823      	ldr	r3, [r4, #0]
 80121b0:	6121      	str	r1, [r4, #16]
 80121b2:	07d8      	lsls	r0, r3, #31
 80121b4:	d5ea      	bpl.n	801218c <_printf_float+0x174>
 80121b6:	1c4b      	adds	r3, r1, #1
 80121b8:	e7e7      	b.n	801218a <_printf_float+0x172>
 80121ba:	2900      	cmp	r1, #0
 80121bc:	bfd4      	ite	le
 80121be:	f1c1 0202 	rsble	r2, r1, #2
 80121c2:	2201      	movgt	r2, #1
 80121c4:	4413      	add	r3, r2
 80121c6:	e7e0      	b.n	801218a <_printf_float+0x172>
 80121c8:	6823      	ldr	r3, [r4, #0]
 80121ca:	055a      	lsls	r2, r3, #21
 80121cc:	d407      	bmi.n	80121de <_printf_float+0x1c6>
 80121ce:	6923      	ldr	r3, [r4, #16]
 80121d0:	4642      	mov	r2, r8
 80121d2:	4631      	mov	r1, r6
 80121d4:	4628      	mov	r0, r5
 80121d6:	47b8      	blx	r7
 80121d8:	3001      	adds	r0, #1
 80121da:	d12a      	bne.n	8012232 <_printf_float+0x21a>
 80121dc:	e76a      	b.n	80120b4 <_printf_float+0x9c>
 80121de:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80121e2:	f240 80e2 	bls.w	80123aa <_printf_float+0x392>
 80121e6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80121ea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80121ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121f2:	d133      	bne.n	801225c <_printf_float+0x244>
 80121f4:	4a38      	ldr	r2, [pc, #224]	; (80122d8 <_printf_float+0x2c0>)
 80121f6:	2301      	movs	r3, #1
 80121f8:	4631      	mov	r1, r6
 80121fa:	4628      	mov	r0, r5
 80121fc:	47b8      	blx	r7
 80121fe:	3001      	adds	r0, #1
 8012200:	f43f af58 	beq.w	80120b4 <_printf_float+0x9c>
 8012204:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8012208:	429a      	cmp	r2, r3
 801220a:	db02      	blt.n	8012212 <_printf_float+0x1fa>
 801220c:	6823      	ldr	r3, [r4, #0]
 801220e:	07d8      	lsls	r0, r3, #31
 8012210:	d50f      	bpl.n	8012232 <_printf_float+0x21a>
 8012212:	4653      	mov	r3, sl
 8012214:	465a      	mov	r2, fp
 8012216:	4631      	mov	r1, r6
 8012218:	4628      	mov	r0, r5
 801221a:	47b8      	blx	r7
 801221c:	3001      	adds	r0, #1
 801221e:	f43f af49 	beq.w	80120b4 <_printf_float+0x9c>
 8012222:	f04f 0800 	mov.w	r8, #0
 8012226:	f104 091a 	add.w	r9, r4, #26
 801222a:	9b08      	ldr	r3, [sp, #32]
 801222c:	3b01      	subs	r3, #1
 801222e:	4543      	cmp	r3, r8
 8012230:	dc09      	bgt.n	8012246 <_printf_float+0x22e>
 8012232:	6823      	ldr	r3, [r4, #0]
 8012234:	079b      	lsls	r3, r3, #30
 8012236:	f100 8108 	bmi.w	801244a <_printf_float+0x432>
 801223a:	68e0      	ldr	r0, [r4, #12]
 801223c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801223e:	4298      	cmp	r0, r3
 8012240:	bfb8      	it	lt
 8012242:	4618      	movlt	r0, r3
 8012244:	e738      	b.n	80120b8 <_printf_float+0xa0>
 8012246:	2301      	movs	r3, #1
 8012248:	464a      	mov	r2, r9
 801224a:	4631      	mov	r1, r6
 801224c:	4628      	mov	r0, r5
 801224e:	47b8      	blx	r7
 8012250:	3001      	adds	r0, #1
 8012252:	f43f af2f 	beq.w	80120b4 <_printf_float+0x9c>
 8012256:	f108 0801 	add.w	r8, r8, #1
 801225a:	e7e6      	b.n	801222a <_printf_float+0x212>
 801225c:	9b07      	ldr	r3, [sp, #28]
 801225e:	2b00      	cmp	r3, #0
 8012260:	dc3c      	bgt.n	80122dc <_printf_float+0x2c4>
 8012262:	4a1d      	ldr	r2, [pc, #116]	; (80122d8 <_printf_float+0x2c0>)
 8012264:	2301      	movs	r3, #1
 8012266:	4631      	mov	r1, r6
 8012268:	4628      	mov	r0, r5
 801226a:	47b8      	blx	r7
 801226c:	3001      	adds	r0, #1
 801226e:	f43f af21 	beq.w	80120b4 <_printf_float+0x9c>
 8012272:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8012276:	4313      	orrs	r3, r2
 8012278:	d102      	bne.n	8012280 <_printf_float+0x268>
 801227a:	6823      	ldr	r3, [r4, #0]
 801227c:	07d9      	lsls	r1, r3, #31
 801227e:	d5d8      	bpl.n	8012232 <_printf_float+0x21a>
 8012280:	4653      	mov	r3, sl
 8012282:	465a      	mov	r2, fp
 8012284:	4631      	mov	r1, r6
 8012286:	4628      	mov	r0, r5
 8012288:	47b8      	blx	r7
 801228a:	3001      	adds	r0, #1
 801228c:	f43f af12 	beq.w	80120b4 <_printf_float+0x9c>
 8012290:	f04f 0900 	mov.w	r9, #0
 8012294:	f104 0a1a 	add.w	sl, r4, #26
 8012298:	9b07      	ldr	r3, [sp, #28]
 801229a:	425b      	negs	r3, r3
 801229c:	454b      	cmp	r3, r9
 801229e:	dc01      	bgt.n	80122a4 <_printf_float+0x28c>
 80122a0:	9b08      	ldr	r3, [sp, #32]
 80122a2:	e795      	b.n	80121d0 <_printf_float+0x1b8>
 80122a4:	2301      	movs	r3, #1
 80122a6:	4652      	mov	r2, sl
 80122a8:	4631      	mov	r1, r6
 80122aa:	4628      	mov	r0, r5
 80122ac:	47b8      	blx	r7
 80122ae:	3001      	adds	r0, #1
 80122b0:	f43f af00 	beq.w	80120b4 <_printf_float+0x9c>
 80122b4:	f109 0901 	add.w	r9, r9, #1
 80122b8:	e7ee      	b.n	8012298 <_printf_float+0x280>
 80122ba:	bf00      	nop
 80122bc:	f3af 8000 	nop.w
 80122c0:	ffffffff 	.word	0xffffffff
 80122c4:	7fefffff 	.word	0x7fefffff
 80122c8:	0801d309 	.word	0x0801d309
 80122cc:	0801d30d 	.word	0x0801d30d
 80122d0:	0801d315 	.word	0x0801d315
 80122d4:	0801d311 	.word	0x0801d311
 80122d8:	0801d319 	.word	0x0801d319
 80122dc:	9a08      	ldr	r2, [sp, #32]
 80122de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80122e0:	429a      	cmp	r2, r3
 80122e2:	bfa8      	it	ge
 80122e4:	461a      	movge	r2, r3
 80122e6:	2a00      	cmp	r2, #0
 80122e8:	4691      	mov	r9, r2
 80122ea:	dc38      	bgt.n	801235e <_printf_float+0x346>
 80122ec:	2300      	movs	r3, #0
 80122ee:	9305      	str	r3, [sp, #20]
 80122f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80122f4:	f104 021a 	add.w	r2, r4, #26
 80122f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80122fa:	9905      	ldr	r1, [sp, #20]
 80122fc:	9304      	str	r3, [sp, #16]
 80122fe:	eba3 0309 	sub.w	r3, r3, r9
 8012302:	428b      	cmp	r3, r1
 8012304:	dc33      	bgt.n	801236e <_printf_float+0x356>
 8012306:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801230a:	429a      	cmp	r2, r3
 801230c:	db3c      	blt.n	8012388 <_printf_float+0x370>
 801230e:	6823      	ldr	r3, [r4, #0]
 8012310:	07da      	lsls	r2, r3, #31
 8012312:	d439      	bmi.n	8012388 <_printf_float+0x370>
 8012314:	9b08      	ldr	r3, [sp, #32]
 8012316:	9a04      	ldr	r2, [sp, #16]
 8012318:	9907      	ldr	r1, [sp, #28]
 801231a:	1a9a      	subs	r2, r3, r2
 801231c:	eba3 0901 	sub.w	r9, r3, r1
 8012320:	4591      	cmp	r9, r2
 8012322:	bfa8      	it	ge
 8012324:	4691      	movge	r9, r2
 8012326:	f1b9 0f00 	cmp.w	r9, #0
 801232a:	dc35      	bgt.n	8012398 <_printf_float+0x380>
 801232c:	f04f 0800 	mov.w	r8, #0
 8012330:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012334:	f104 0a1a 	add.w	sl, r4, #26
 8012338:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801233c:	1a9b      	subs	r3, r3, r2
 801233e:	eba3 0309 	sub.w	r3, r3, r9
 8012342:	4543      	cmp	r3, r8
 8012344:	f77f af75 	ble.w	8012232 <_printf_float+0x21a>
 8012348:	2301      	movs	r3, #1
 801234a:	4652      	mov	r2, sl
 801234c:	4631      	mov	r1, r6
 801234e:	4628      	mov	r0, r5
 8012350:	47b8      	blx	r7
 8012352:	3001      	adds	r0, #1
 8012354:	f43f aeae 	beq.w	80120b4 <_printf_float+0x9c>
 8012358:	f108 0801 	add.w	r8, r8, #1
 801235c:	e7ec      	b.n	8012338 <_printf_float+0x320>
 801235e:	4613      	mov	r3, r2
 8012360:	4631      	mov	r1, r6
 8012362:	4642      	mov	r2, r8
 8012364:	4628      	mov	r0, r5
 8012366:	47b8      	blx	r7
 8012368:	3001      	adds	r0, #1
 801236a:	d1bf      	bne.n	80122ec <_printf_float+0x2d4>
 801236c:	e6a2      	b.n	80120b4 <_printf_float+0x9c>
 801236e:	2301      	movs	r3, #1
 8012370:	4631      	mov	r1, r6
 8012372:	4628      	mov	r0, r5
 8012374:	9204      	str	r2, [sp, #16]
 8012376:	47b8      	blx	r7
 8012378:	3001      	adds	r0, #1
 801237a:	f43f ae9b 	beq.w	80120b4 <_printf_float+0x9c>
 801237e:	9b05      	ldr	r3, [sp, #20]
 8012380:	9a04      	ldr	r2, [sp, #16]
 8012382:	3301      	adds	r3, #1
 8012384:	9305      	str	r3, [sp, #20]
 8012386:	e7b7      	b.n	80122f8 <_printf_float+0x2e0>
 8012388:	4653      	mov	r3, sl
 801238a:	465a      	mov	r2, fp
 801238c:	4631      	mov	r1, r6
 801238e:	4628      	mov	r0, r5
 8012390:	47b8      	blx	r7
 8012392:	3001      	adds	r0, #1
 8012394:	d1be      	bne.n	8012314 <_printf_float+0x2fc>
 8012396:	e68d      	b.n	80120b4 <_printf_float+0x9c>
 8012398:	9a04      	ldr	r2, [sp, #16]
 801239a:	464b      	mov	r3, r9
 801239c:	4442      	add	r2, r8
 801239e:	4631      	mov	r1, r6
 80123a0:	4628      	mov	r0, r5
 80123a2:	47b8      	blx	r7
 80123a4:	3001      	adds	r0, #1
 80123a6:	d1c1      	bne.n	801232c <_printf_float+0x314>
 80123a8:	e684      	b.n	80120b4 <_printf_float+0x9c>
 80123aa:	9a08      	ldr	r2, [sp, #32]
 80123ac:	2a01      	cmp	r2, #1
 80123ae:	dc01      	bgt.n	80123b4 <_printf_float+0x39c>
 80123b0:	07db      	lsls	r3, r3, #31
 80123b2:	d537      	bpl.n	8012424 <_printf_float+0x40c>
 80123b4:	2301      	movs	r3, #1
 80123b6:	4642      	mov	r2, r8
 80123b8:	4631      	mov	r1, r6
 80123ba:	4628      	mov	r0, r5
 80123bc:	47b8      	blx	r7
 80123be:	3001      	adds	r0, #1
 80123c0:	f43f ae78 	beq.w	80120b4 <_printf_float+0x9c>
 80123c4:	4653      	mov	r3, sl
 80123c6:	465a      	mov	r2, fp
 80123c8:	4631      	mov	r1, r6
 80123ca:	4628      	mov	r0, r5
 80123cc:	47b8      	blx	r7
 80123ce:	3001      	adds	r0, #1
 80123d0:	f43f ae70 	beq.w	80120b4 <_printf_float+0x9c>
 80123d4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80123d8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80123dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123e0:	d01b      	beq.n	801241a <_printf_float+0x402>
 80123e2:	9b08      	ldr	r3, [sp, #32]
 80123e4:	f108 0201 	add.w	r2, r8, #1
 80123e8:	3b01      	subs	r3, #1
 80123ea:	4631      	mov	r1, r6
 80123ec:	4628      	mov	r0, r5
 80123ee:	47b8      	blx	r7
 80123f0:	3001      	adds	r0, #1
 80123f2:	d10e      	bne.n	8012412 <_printf_float+0x3fa>
 80123f4:	e65e      	b.n	80120b4 <_printf_float+0x9c>
 80123f6:	2301      	movs	r3, #1
 80123f8:	464a      	mov	r2, r9
 80123fa:	4631      	mov	r1, r6
 80123fc:	4628      	mov	r0, r5
 80123fe:	47b8      	blx	r7
 8012400:	3001      	adds	r0, #1
 8012402:	f43f ae57 	beq.w	80120b4 <_printf_float+0x9c>
 8012406:	f108 0801 	add.w	r8, r8, #1
 801240a:	9b08      	ldr	r3, [sp, #32]
 801240c:	3b01      	subs	r3, #1
 801240e:	4543      	cmp	r3, r8
 8012410:	dcf1      	bgt.n	80123f6 <_printf_float+0x3de>
 8012412:	9b04      	ldr	r3, [sp, #16]
 8012414:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012418:	e6db      	b.n	80121d2 <_printf_float+0x1ba>
 801241a:	f04f 0800 	mov.w	r8, #0
 801241e:	f104 091a 	add.w	r9, r4, #26
 8012422:	e7f2      	b.n	801240a <_printf_float+0x3f2>
 8012424:	2301      	movs	r3, #1
 8012426:	4642      	mov	r2, r8
 8012428:	e7df      	b.n	80123ea <_printf_float+0x3d2>
 801242a:	2301      	movs	r3, #1
 801242c:	464a      	mov	r2, r9
 801242e:	4631      	mov	r1, r6
 8012430:	4628      	mov	r0, r5
 8012432:	47b8      	blx	r7
 8012434:	3001      	adds	r0, #1
 8012436:	f43f ae3d 	beq.w	80120b4 <_printf_float+0x9c>
 801243a:	f108 0801 	add.w	r8, r8, #1
 801243e:	68e3      	ldr	r3, [r4, #12]
 8012440:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012442:	1a5b      	subs	r3, r3, r1
 8012444:	4543      	cmp	r3, r8
 8012446:	dcf0      	bgt.n	801242a <_printf_float+0x412>
 8012448:	e6f7      	b.n	801223a <_printf_float+0x222>
 801244a:	f04f 0800 	mov.w	r8, #0
 801244e:	f104 0919 	add.w	r9, r4, #25
 8012452:	e7f4      	b.n	801243e <_printf_float+0x426>

08012454 <_printf_common>:
 8012454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012458:	4616      	mov	r6, r2
 801245a:	4699      	mov	r9, r3
 801245c:	688a      	ldr	r2, [r1, #8]
 801245e:	690b      	ldr	r3, [r1, #16]
 8012460:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012464:	4293      	cmp	r3, r2
 8012466:	bfb8      	it	lt
 8012468:	4613      	movlt	r3, r2
 801246a:	6033      	str	r3, [r6, #0]
 801246c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012470:	4607      	mov	r7, r0
 8012472:	460c      	mov	r4, r1
 8012474:	b10a      	cbz	r2, 801247a <_printf_common+0x26>
 8012476:	3301      	adds	r3, #1
 8012478:	6033      	str	r3, [r6, #0]
 801247a:	6823      	ldr	r3, [r4, #0]
 801247c:	0699      	lsls	r1, r3, #26
 801247e:	bf42      	ittt	mi
 8012480:	6833      	ldrmi	r3, [r6, #0]
 8012482:	3302      	addmi	r3, #2
 8012484:	6033      	strmi	r3, [r6, #0]
 8012486:	6825      	ldr	r5, [r4, #0]
 8012488:	f015 0506 	ands.w	r5, r5, #6
 801248c:	d106      	bne.n	801249c <_printf_common+0x48>
 801248e:	f104 0a19 	add.w	sl, r4, #25
 8012492:	68e3      	ldr	r3, [r4, #12]
 8012494:	6832      	ldr	r2, [r6, #0]
 8012496:	1a9b      	subs	r3, r3, r2
 8012498:	42ab      	cmp	r3, r5
 801249a:	dc26      	bgt.n	80124ea <_printf_common+0x96>
 801249c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80124a0:	1e13      	subs	r3, r2, #0
 80124a2:	6822      	ldr	r2, [r4, #0]
 80124a4:	bf18      	it	ne
 80124a6:	2301      	movne	r3, #1
 80124a8:	0692      	lsls	r2, r2, #26
 80124aa:	d42b      	bmi.n	8012504 <_printf_common+0xb0>
 80124ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80124b0:	4649      	mov	r1, r9
 80124b2:	4638      	mov	r0, r7
 80124b4:	47c0      	blx	r8
 80124b6:	3001      	adds	r0, #1
 80124b8:	d01e      	beq.n	80124f8 <_printf_common+0xa4>
 80124ba:	6823      	ldr	r3, [r4, #0]
 80124bc:	68e5      	ldr	r5, [r4, #12]
 80124be:	6832      	ldr	r2, [r6, #0]
 80124c0:	f003 0306 	and.w	r3, r3, #6
 80124c4:	2b04      	cmp	r3, #4
 80124c6:	bf08      	it	eq
 80124c8:	1aad      	subeq	r5, r5, r2
 80124ca:	68a3      	ldr	r3, [r4, #8]
 80124cc:	6922      	ldr	r2, [r4, #16]
 80124ce:	bf0c      	ite	eq
 80124d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80124d4:	2500      	movne	r5, #0
 80124d6:	4293      	cmp	r3, r2
 80124d8:	bfc4      	itt	gt
 80124da:	1a9b      	subgt	r3, r3, r2
 80124dc:	18ed      	addgt	r5, r5, r3
 80124de:	2600      	movs	r6, #0
 80124e0:	341a      	adds	r4, #26
 80124e2:	42b5      	cmp	r5, r6
 80124e4:	d11a      	bne.n	801251c <_printf_common+0xc8>
 80124e6:	2000      	movs	r0, #0
 80124e8:	e008      	b.n	80124fc <_printf_common+0xa8>
 80124ea:	2301      	movs	r3, #1
 80124ec:	4652      	mov	r2, sl
 80124ee:	4649      	mov	r1, r9
 80124f0:	4638      	mov	r0, r7
 80124f2:	47c0      	blx	r8
 80124f4:	3001      	adds	r0, #1
 80124f6:	d103      	bne.n	8012500 <_printf_common+0xac>
 80124f8:	f04f 30ff 	mov.w	r0, #4294967295
 80124fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012500:	3501      	adds	r5, #1
 8012502:	e7c6      	b.n	8012492 <_printf_common+0x3e>
 8012504:	18e1      	adds	r1, r4, r3
 8012506:	1c5a      	adds	r2, r3, #1
 8012508:	2030      	movs	r0, #48	; 0x30
 801250a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801250e:	4422      	add	r2, r4
 8012510:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012514:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012518:	3302      	adds	r3, #2
 801251a:	e7c7      	b.n	80124ac <_printf_common+0x58>
 801251c:	2301      	movs	r3, #1
 801251e:	4622      	mov	r2, r4
 8012520:	4649      	mov	r1, r9
 8012522:	4638      	mov	r0, r7
 8012524:	47c0      	blx	r8
 8012526:	3001      	adds	r0, #1
 8012528:	d0e6      	beq.n	80124f8 <_printf_common+0xa4>
 801252a:	3601      	adds	r6, #1
 801252c:	e7d9      	b.n	80124e2 <_printf_common+0x8e>
	...

08012530 <_printf_i>:
 8012530:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012534:	7e0f      	ldrb	r7, [r1, #24]
 8012536:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012538:	2f78      	cmp	r7, #120	; 0x78
 801253a:	4691      	mov	r9, r2
 801253c:	4680      	mov	r8, r0
 801253e:	460c      	mov	r4, r1
 8012540:	469a      	mov	sl, r3
 8012542:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8012546:	d807      	bhi.n	8012558 <_printf_i+0x28>
 8012548:	2f62      	cmp	r7, #98	; 0x62
 801254a:	d80a      	bhi.n	8012562 <_printf_i+0x32>
 801254c:	2f00      	cmp	r7, #0
 801254e:	f000 80d8 	beq.w	8012702 <_printf_i+0x1d2>
 8012552:	2f58      	cmp	r7, #88	; 0x58
 8012554:	f000 80a3 	beq.w	801269e <_printf_i+0x16e>
 8012558:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801255c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012560:	e03a      	b.n	80125d8 <_printf_i+0xa8>
 8012562:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012566:	2b15      	cmp	r3, #21
 8012568:	d8f6      	bhi.n	8012558 <_printf_i+0x28>
 801256a:	a101      	add	r1, pc, #4	; (adr r1, 8012570 <_printf_i+0x40>)
 801256c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012570:	080125c9 	.word	0x080125c9
 8012574:	080125dd 	.word	0x080125dd
 8012578:	08012559 	.word	0x08012559
 801257c:	08012559 	.word	0x08012559
 8012580:	08012559 	.word	0x08012559
 8012584:	08012559 	.word	0x08012559
 8012588:	080125dd 	.word	0x080125dd
 801258c:	08012559 	.word	0x08012559
 8012590:	08012559 	.word	0x08012559
 8012594:	08012559 	.word	0x08012559
 8012598:	08012559 	.word	0x08012559
 801259c:	080126e9 	.word	0x080126e9
 80125a0:	0801260d 	.word	0x0801260d
 80125a4:	080126cb 	.word	0x080126cb
 80125a8:	08012559 	.word	0x08012559
 80125ac:	08012559 	.word	0x08012559
 80125b0:	0801270b 	.word	0x0801270b
 80125b4:	08012559 	.word	0x08012559
 80125b8:	0801260d 	.word	0x0801260d
 80125bc:	08012559 	.word	0x08012559
 80125c0:	08012559 	.word	0x08012559
 80125c4:	080126d3 	.word	0x080126d3
 80125c8:	682b      	ldr	r3, [r5, #0]
 80125ca:	1d1a      	adds	r2, r3, #4
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	602a      	str	r2, [r5, #0]
 80125d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80125d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80125d8:	2301      	movs	r3, #1
 80125da:	e0a3      	b.n	8012724 <_printf_i+0x1f4>
 80125dc:	6820      	ldr	r0, [r4, #0]
 80125de:	6829      	ldr	r1, [r5, #0]
 80125e0:	0606      	lsls	r6, r0, #24
 80125e2:	f101 0304 	add.w	r3, r1, #4
 80125e6:	d50a      	bpl.n	80125fe <_printf_i+0xce>
 80125e8:	680e      	ldr	r6, [r1, #0]
 80125ea:	602b      	str	r3, [r5, #0]
 80125ec:	2e00      	cmp	r6, #0
 80125ee:	da03      	bge.n	80125f8 <_printf_i+0xc8>
 80125f0:	232d      	movs	r3, #45	; 0x2d
 80125f2:	4276      	negs	r6, r6
 80125f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80125f8:	485e      	ldr	r0, [pc, #376]	; (8012774 <_printf_i+0x244>)
 80125fa:	230a      	movs	r3, #10
 80125fc:	e019      	b.n	8012632 <_printf_i+0x102>
 80125fe:	680e      	ldr	r6, [r1, #0]
 8012600:	602b      	str	r3, [r5, #0]
 8012602:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012606:	bf18      	it	ne
 8012608:	b236      	sxthne	r6, r6
 801260a:	e7ef      	b.n	80125ec <_printf_i+0xbc>
 801260c:	682b      	ldr	r3, [r5, #0]
 801260e:	6820      	ldr	r0, [r4, #0]
 8012610:	1d19      	adds	r1, r3, #4
 8012612:	6029      	str	r1, [r5, #0]
 8012614:	0601      	lsls	r1, r0, #24
 8012616:	d501      	bpl.n	801261c <_printf_i+0xec>
 8012618:	681e      	ldr	r6, [r3, #0]
 801261a:	e002      	b.n	8012622 <_printf_i+0xf2>
 801261c:	0646      	lsls	r6, r0, #25
 801261e:	d5fb      	bpl.n	8012618 <_printf_i+0xe8>
 8012620:	881e      	ldrh	r6, [r3, #0]
 8012622:	4854      	ldr	r0, [pc, #336]	; (8012774 <_printf_i+0x244>)
 8012624:	2f6f      	cmp	r7, #111	; 0x6f
 8012626:	bf0c      	ite	eq
 8012628:	2308      	moveq	r3, #8
 801262a:	230a      	movne	r3, #10
 801262c:	2100      	movs	r1, #0
 801262e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012632:	6865      	ldr	r5, [r4, #4]
 8012634:	60a5      	str	r5, [r4, #8]
 8012636:	2d00      	cmp	r5, #0
 8012638:	bfa2      	ittt	ge
 801263a:	6821      	ldrge	r1, [r4, #0]
 801263c:	f021 0104 	bicge.w	r1, r1, #4
 8012640:	6021      	strge	r1, [r4, #0]
 8012642:	b90e      	cbnz	r6, 8012648 <_printf_i+0x118>
 8012644:	2d00      	cmp	r5, #0
 8012646:	d04d      	beq.n	80126e4 <_printf_i+0x1b4>
 8012648:	4615      	mov	r5, r2
 801264a:	fbb6 f1f3 	udiv	r1, r6, r3
 801264e:	fb03 6711 	mls	r7, r3, r1, r6
 8012652:	5dc7      	ldrb	r7, [r0, r7]
 8012654:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8012658:	4637      	mov	r7, r6
 801265a:	42bb      	cmp	r3, r7
 801265c:	460e      	mov	r6, r1
 801265e:	d9f4      	bls.n	801264a <_printf_i+0x11a>
 8012660:	2b08      	cmp	r3, #8
 8012662:	d10b      	bne.n	801267c <_printf_i+0x14c>
 8012664:	6823      	ldr	r3, [r4, #0]
 8012666:	07de      	lsls	r6, r3, #31
 8012668:	d508      	bpl.n	801267c <_printf_i+0x14c>
 801266a:	6923      	ldr	r3, [r4, #16]
 801266c:	6861      	ldr	r1, [r4, #4]
 801266e:	4299      	cmp	r1, r3
 8012670:	bfde      	ittt	le
 8012672:	2330      	movle	r3, #48	; 0x30
 8012674:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012678:	f105 35ff 	addle.w	r5, r5, #4294967295
 801267c:	1b52      	subs	r2, r2, r5
 801267e:	6122      	str	r2, [r4, #16]
 8012680:	f8cd a000 	str.w	sl, [sp]
 8012684:	464b      	mov	r3, r9
 8012686:	aa03      	add	r2, sp, #12
 8012688:	4621      	mov	r1, r4
 801268a:	4640      	mov	r0, r8
 801268c:	f7ff fee2 	bl	8012454 <_printf_common>
 8012690:	3001      	adds	r0, #1
 8012692:	d14c      	bne.n	801272e <_printf_i+0x1fe>
 8012694:	f04f 30ff 	mov.w	r0, #4294967295
 8012698:	b004      	add	sp, #16
 801269a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801269e:	4835      	ldr	r0, [pc, #212]	; (8012774 <_printf_i+0x244>)
 80126a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80126a4:	6829      	ldr	r1, [r5, #0]
 80126a6:	6823      	ldr	r3, [r4, #0]
 80126a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80126ac:	6029      	str	r1, [r5, #0]
 80126ae:	061d      	lsls	r5, r3, #24
 80126b0:	d514      	bpl.n	80126dc <_printf_i+0x1ac>
 80126b2:	07df      	lsls	r7, r3, #31
 80126b4:	bf44      	itt	mi
 80126b6:	f043 0320 	orrmi.w	r3, r3, #32
 80126ba:	6023      	strmi	r3, [r4, #0]
 80126bc:	b91e      	cbnz	r6, 80126c6 <_printf_i+0x196>
 80126be:	6823      	ldr	r3, [r4, #0]
 80126c0:	f023 0320 	bic.w	r3, r3, #32
 80126c4:	6023      	str	r3, [r4, #0]
 80126c6:	2310      	movs	r3, #16
 80126c8:	e7b0      	b.n	801262c <_printf_i+0xfc>
 80126ca:	6823      	ldr	r3, [r4, #0]
 80126cc:	f043 0320 	orr.w	r3, r3, #32
 80126d0:	6023      	str	r3, [r4, #0]
 80126d2:	2378      	movs	r3, #120	; 0x78
 80126d4:	4828      	ldr	r0, [pc, #160]	; (8012778 <_printf_i+0x248>)
 80126d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80126da:	e7e3      	b.n	80126a4 <_printf_i+0x174>
 80126dc:	0659      	lsls	r1, r3, #25
 80126de:	bf48      	it	mi
 80126e0:	b2b6      	uxthmi	r6, r6
 80126e2:	e7e6      	b.n	80126b2 <_printf_i+0x182>
 80126e4:	4615      	mov	r5, r2
 80126e6:	e7bb      	b.n	8012660 <_printf_i+0x130>
 80126e8:	682b      	ldr	r3, [r5, #0]
 80126ea:	6826      	ldr	r6, [r4, #0]
 80126ec:	6961      	ldr	r1, [r4, #20]
 80126ee:	1d18      	adds	r0, r3, #4
 80126f0:	6028      	str	r0, [r5, #0]
 80126f2:	0635      	lsls	r5, r6, #24
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	d501      	bpl.n	80126fc <_printf_i+0x1cc>
 80126f8:	6019      	str	r1, [r3, #0]
 80126fa:	e002      	b.n	8012702 <_printf_i+0x1d2>
 80126fc:	0670      	lsls	r0, r6, #25
 80126fe:	d5fb      	bpl.n	80126f8 <_printf_i+0x1c8>
 8012700:	8019      	strh	r1, [r3, #0]
 8012702:	2300      	movs	r3, #0
 8012704:	6123      	str	r3, [r4, #16]
 8012706:	4615      	mov	r5, r2
 8012708:	e7ba      	b.n	8012680 <_printf_i+0x150>
 801270a:	682b      	ldr	r3, [r5, #0]
 801270c:	1d1a      	adds	r2, r3, #4
 801270e:	602a      	str	r2, [r5, #0]
 8012710:	681d      	ldr	r5, [r3, #0]
 8012712:	6862      	ldr	r2, [r4, #4]
 8012714:	2100      	movs	r1, #0
 8012716:	4628      	mov	r0, r5
 8012718:	f7ed fe4a 	bl	80003b0 <memchr>
 801271c:	b108      	cbz	r0, 8012722 <_printf_i+0x1f2>
 801271e:	1b40      	subs	r0, r0, r5
 8012720:	6060      	str	r0, [r4, #4]
 8012722:	6863      	ldr	r3, [r4, #4]
 8012724:	6123      	str	r3, [r4, #16]
 8012726:	2300      	movs	r3, #0
 8012728:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801272c:	e7a8      	b.n	8012680 <_printf_i+0x150>
 801272e:	6923      	ldr	r3, [r4, #16]
 8012730:	462a      	mov	r2, r5
 8012732:	4649      	mov	r1, r9
 8012734:	4640      	mov	r0, r8
 8012736:	47d0      	blx	sl
 8012738:	3001      	adds	r0, #1
 801273a:	d0ab      	beq.n	8012694 <_printf_i+0x164>
 801273c:	6823      	ldr	r3, [r4, #0]
 801273e:	079b      	lsls	r3, r3, #30
 8012740:	d413      	bmi.n	801276a <_printf_i+0x23a>
 8012742:	68e0      	ldr	r0, [r4, #12]
 8012744:	9b03      	ldr	r3, [sp, #12]
 8012746:	4298      	cmp	r0, r3
 8012748:	bfb8      	it	lt
 801274a:	4618      	movlt	r0, r3
 801274c:	e7a4      	b.n	8012698 <_printf_i+0x168>
 801274e:	2301      	movs	r3, #1
 8012750:	4632      	mov	r2, r6
 8012752:	4649      	mov	r1, r9
 8012754:	4640      	mov	r0, r8
 8012756:	47d0      	blx	sl
 8012758:	3001      	adds	r0, #1
 801275a:	d09b      	beq.n	8012694 <_printf_i+0x164>
 801275c:	3501      	adds	r5, #1
 801275e:	68e3      	ldr	r3, [r4, #12]
 8012760:	9903      	ldr	r1, [sp, #12]
 8012762:	1a5b      	subs	r3, r3, r1
 8012764:	42ab      	cmp	r3, r5
 8012766:	dcf2      	bgt.n	801274e <_printf_i+0x21e>
 8012768:	e7eb      	b.n	8012742 <_printf_i+0x212>
 801276a:	2500      	movs	r5, #0
 801276c:	f104 0619 	add.w	r6, r4, #25
 8012770:	e7f5      	b.n	801275e <_printf_i+0x22e>
 8012772:	bf00      	nop
 8012774:	0801d31b 	.word	0x0801d31b
 8012778:	0801d32c 	.word	0x0801d32c

0801277c <rand>:
 801277c:	4b16      	ldr	r3, [pc, #88]	; (80127d8 <rand+0x5c>)
 801277e:	b510      	push	{r4, lr}
 8012780:	681c      	ldr	r4, [r3, #0]
 8012782:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8012784:	b9b3      	cbnz	r3, 80127b4 <rand+0x38>
 8012786:	2018      	movs	r0, #24
 8012788:	f001 fa3c 	bl	8013c04 <malloc>
 801278c:	63a0      	str	r0, [r4, #56]	; 0x38
 801278e:	b928      	cbnz	r0, 801279c <rand+0x20>
 8012790:	4602      	mov	r2, r0
 8012792:	4b12      	ldr	r3, [pc, #72]	; (80127dc <rand+0x60>)
 8012794:	4812      	ldr	r0, [pc, #72]	; (80127e0 <rand+0x64>)
 8012796:	214e      	movs	r1, #78	; 0x4e
 8012798:	f7ff f9e0 	bl	8011b5c <__assert_func>
 801279c:	4a11      	ldr	r2, [pc, #68]	; (80127e4 <rand+0x68>)
 801279e:	4b12      	ldr	r3, [pc, #72]	; (80127e8 <rand+0x6c>)
 80127a0:	e9c0 2300 	strd	r2, r3, [r0]
 80127a4:	4b11      	ldr	r3, [pc, #68]	; (80127ec <rand+0x70>)
 80127a6:	6083      	str	r3, [r0, #8]
 80127a8:	230b      	movs	r3, #11
 80127aa:	8183      	strh	r3, [r0, #12]
 80127ac:	2201      	movs	r2, #1
 80127ae:	2300      	movs	r3, #0
 80127b0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80127b4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80127b6:	4a0e      	ldr	r2, [pc, #56]	; (80127f0 <rand+0x74>)
 80127b8:	6920      	ldr	r0, [r4, #16]
 80127ba:	6963      	ldr	r3, [r4, #20]
 80127bc:	490d      	ldr	r1, [pc, #52]	; (80127f4 <rand+0x78>)
 80127be:	4342      	muls	r2, r0
 80127c0:	fb01 2203 	mla	r2, r1, r3, r2
 80127c4:	fba0 0101 	umull	r0, r1, r0, r1
 80127c8:	1c43      	adds	r3, r0, #1
 80127ca:	eb42 0001 	adc.w	r0, r2, r1
 80127ce:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80127d2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80127d6:	bd10      	pop	{r4, pc}
 80127d8:	24000354 	.word	0x24000354
 80127dc:	0801d33d 	.word	0x0801d33d
 80127e0:	0801d354 	.word	0x0801d354
 80127e4:	abcd330e 	.word	0xabcd330e
 80127e8:	e66d1234 	.word	0xe66d1234
 80127ec:	0005deec 	.word	0x0005deec
 80127f0:	5851f42d 	.word	0x5851f42d
 80127f4:	4c957f2d 	.word	0x4c957f2d

080127f8 <siprintf>:
 80127f8:	b40e      	push	{r1, r2, r3}
 80127fa:	b500      	push	{lr}
 80127fc:	b09c      	sub	sp, #112	; 0x70
 80127fe:	ab1d      	add	r3, sp, #116	; 0x74
 8012800:	9002      	str	r0, [sp, #8]
 8012802:	9006      	str	r0, [sp, #24]
 8012804:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012808:	4809      	ldr	r0, [pc, #36]	; (8012830 <siprintf+0x38>)
 801280a:	9107      	str	r1, [sp, #28]
 801280c:	9104      	str	r1, [sp, #16]
 801280e:	4909      	ldr	r1, [pc, #36]	; (8012834 <siprintf+0x3c>)
 8012810:	f853 2b04 	ldr.w	r2, [r3], #4
 8012814:	9105      	str	r1, [sp, #20]
 8012816:	6800      	ldr	r0, [r0, #0]
 8012818:	9301      	str	r3, [sp, #4]
 801281a:	a902      	add	r1, sp, #8
 801281c:	f001 ff18 	bl	8014650 <_svfiprintf_r>
 8012820:	9b02      	ldr	r3, [sp, #8]
 8012822:	2200      	movs	r2, #0
 8012824:	701a      	strb	r2, [r3, #0]
 8012826:	b01c      	add	sp, #112	; 0x70
 8012828:	f85d eb04 	ldr.w	lr, [sp], #4
 801282c:	b003      	add	sp, #12
 801282e:	4770      	bx	lr
 8012830:	24000354 	.word	0x24000354
 8012834:	ffff0208 	.word	0xffff0208

08012838 <strcpy>:
 8012838:	4603      	mov	r3, r0
 801283a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801283e:	f803 2b01 	strb.w	r2, [r3], #1
 8012842:	2a00      	cmp	r2, #0
 8012844:	d1f9      	bne.n	801283a <strcpy+0x2>
 8012846:	4770      	bx	lr

08012848 <strcspn>:
 8012848:	b570      	push	{r4, r5, r6, lr}
 801284a:	4603      	mov	r3, r0
 801284c:	461e      	mov	r6, r3
 801284e:	f813 4b01 	ldrb.w	r4, [r3], #1
 8012852:	b144      	cbz	r4, 8012866 <strcspn+0x1e>
 8012854:	1e4a      	subs	r2, r1, #1
 8012856:	e001      	b.n	801285c <strcspn+0x14>
 8012858:	42a5      	cmp	r5, r4
 801285a:	d004      	beq.n	8012866 <strcspn+0x1e>
 801285c:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8012860:	2d00      	cmp	r5, #0
 8012862:	d1f9      	bne.n	8012858 <strcspn+0x10>
 8012864:	e7f2      	b.n	801284c <strcspn+0x4>
 8012866:	1a30      	subs	r0, r6, r0
 8012868:	bd70      	pop	{r4, r5, r6, pc}
	...

0801286c <strtok>:
 801286c:	4b16      	ldr	r3, [pc, #88]	; (80128c8 <strtok+0x5c>)
 801286e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012870:	681e      	ldr	r6, [r3, #0]
 8012872:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8012874:	4605      	mov	r5, r0
 8012876:	b9fc      	cbnz	r4, 80128b8 <strtok+0x4c>
 8012878:	2050      	movs	r0, #80	; 0x50
 801287a:	9101      	str	r1, [sp, #4]
 801287c:	f001 f9c2 	bl	8013c04 <malloc>
 8012880:	9901      	ldr	r1, [sp, #4]
 8012882:	65b0      	str	r0, [r6, #88]	; 0x58
 8012884:	4602      	mov	r2, r0
 8012886:	b920      	cbnz	r0, 8012892 <strtok+0x26>
 8012888:	4b10      	ldr	r3, [pc, #64]	; (80128cc <strtok+0x60>)
 801288a:	4811      	ldr	r0, [pc, #68]	; (80128d0 <strtok+0x64>)
 801288c:	2157      	movs	r1, #87	; 0x57
 801288e:	f7ff f965 	bl	8011b5c <__assert_func>
 8012892:	e9c0 4400 	strd	r4, r4, [r0]
 8012896:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801289a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801289e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80128a2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80128a6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80128aa:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80128ae:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80128b2:	6184      	str	r4, [r0, #24]
 80128b4:	7704      	strb	r4, [r0, #28]
 80128b6:	6244      	str	r4, [r0, #36]	; 0x24
 80128b8:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80128ba:	2301      	movs	r3, #1
 80128bc:	4628      	mov	r0, r5
 80128be:	b002      	add	sp, #8
 80128c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80128c4:	f000 b806 	b.w	80128d4 <__strtok_r>
 80128c8:	24000354 	.word	0x24000354
 80128cc:	0801d33d 	.word	0x0801d33d
 80128d0:	0801d3af 	.word	0x0801d3af

080128d4 <__strtok_r>:
 80128d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80128d6:	b908      	cbnz	r0, 80128dc <__strtok_r+0x8>
 80128d8:	6810      	ldr	r0, [r2, #0]
 80128da:	b188      	cbz	r0, 8012900 <__strtok_r+0x2c>
 80128dc:	4604      	mov	r4, r0
 80128de:	4620      	mov	r0, r4
 80128e0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80128e4:	460f      	mov	r7, r1
 80128e6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80128ea:	b91e      	cbnz	r6, 80128f4 <__strtok_r+0x20>
 80128ec:	b965      	cbnz	r5, 8012908 <__strtok_r+0x34>
 80128ee:	6015      	str	r5, [r2, #0]
 80128f0:	4628      	mov	r0, r5
 80128f2:	e005      	b.n	8012900 <__strtok_r+0x2c>
 80128f4:	42b5      	cmp	r5, r6
 80128f6:	d1f6      	bne.n	80128e6 <__strtok_r+0x12>
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d1f0      	bne.n	80128de <__strtok_r+0xa>
 80128fc:	6014      	str	r4, [r2, #0]
 80128fe:	7003      	strb	r3, [r0, #0]
 8012900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012902:	461c      	mov	r4, r3
 8012904:	e00c      	b.n	8012920 <__strtok_r+0x4c>
 8012906:	b915      	cbnz	r5, 801290e <__strtok_r+0x3a>
 8012908:	f814 3b01 	ldrb.w	r3, [r4], #1
 801290c:	460e      	mov	r6, r1
 801290e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8012912:	42ab      	cmp	r3, r5
 8012914:	d1f7      	bne.n	8012906 <__strtok_r+0x32>
 8012916:	2b00      	cmp	r3, #0
 8012918:	d0f3      	beq.n	8012902 <__strtok_r+0x2e>
 801291a:	2300      	movs	r3, #0
 801291c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8012920:	6014      	str	r4, [r2, #0]
 8012922:	e7ed      	b.n	8012900 <__strtok_r+0x2c>

08012924 <_strtol_l.constprop.0>:
 8012924:	2b01      	cmp	r3, #1
 8012926:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801292a:	d001      	beq.n	8012930 <_strtol_l.constprop.0+0xc>
 801292c:	2b24      	cmp	r3, #36	; 0x24
 801292e:	d906      	bls.n	801293e <_strtol_l.constprop.0+0x1a>
 8012930:	f7ff f936 	bl	8011ba0 <__errno>
 8012934:	2316      	movs	r3, #22
 8012936:	6003      	str	r3, [r0, #0]
 8012938:	2000      	movs	r0, #0
 801293a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801293e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8012a24 <_strtol_l.constprop.0+0x100>
 8012942:	460d      	mov	r5, r1
 8012944:	462e      	mov	r6, r5
 8012946:	f815 4b01 	ldrb.w	r4, [r5], #1
 801294a:	f814 700c 	ldrb.w	r7, [r4, ip]
 801294e:	f017 0708 	ands.w	r7, r7, #8
 8012952:	d1f7      	bne.n	8012944 <_strtol_l.constprop.0+0x20>
 8012954:	2c2d      	cmp	r4, #45	; 0x2d
 8012956:	d132      	bne.n	80129be <_strtol_l.constprop.0+0x9a>
 8012958:	782c      	ldrb	r4, [r5, #0]
 801295a:	2701      	movs	r7, #1
 801295c:	1cb5      	adds	r5, r6, #2
 801295e:	2b00      	cmp	r3, #0
 8012960:	d05b      	beq.n	8012a1a <_strtol_l.constprop.0+0xf6>
 8012962:	2b10      	cmp	r3, #16
 8012964:	d109      	bne.n	801297a <_strtol_l.constprop.0+0x56>
 8012966:	2c30      	cmp	r4, #48	; 0x30
 8012968:	d107      	bne.n	801297a <_strtol_l.constprop.0+0x56>
 801296a:	782c      	ldrb	r4, [r5, #0]
 801296c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8012970:	2c58      	cmp	r4, #88	; 0x58
 8012972:	d14d      	bne.n	8012a10 <_strtol_l.constprop.0+0xec>
 8012974:	786c      	ldrb	r4, [r5, #1]
 8012976:	2310      	movs	r3, #16
 8012978:	3502      	adds	r5, #2
 801297a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801297e:	f108 38ff 	add.w	r8, r8, #4294967295
 8012982:	f04f 0c00 	mov.w	ip, #0
 8012986:	fbb8 f9f3 	udiv	r9, r8, r3
 801298a:	4666      	mov	r6, ip
 801298c:	fb03 8a19 	mls	sl, r3, r9, r8
 8012990:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8012994:	f1be 0f09 	cmp.w	lr, #9
 8012998:	d816      	bhi.n	80129c8 <_strtol_l.constprop.0+0xa4>
 801299a:	4674      	mov	r4, lr
 801299c:	42a3      	cmp	r3, r4
 801299e:	dd24      	ble.n	80129ea <_strtol_l.constprop.0+0xc6>
 80129a0:	f1bc 0f00 	cmp.w	ip, #0
 80129a4:	db1e      	blt.n	80129e4 <_strtol_l.constprop.0+0xc0>
 80129a6:	45b1      	cmp	r9, r6
 80129a8:	d31c      	bcc.n	80129e4 <_strtol_l.constprop.0+0xc0>
 80129aa:	d101      	bne.n	80129b0 <_strtol_l.constprop.0+0x8c>
 80129ac:	45a2      	cmp	sl, r4
 80129ae:	db19      	blt.n	80129e4 <_strtol_l.constprop.0+0xc0>
 80129b0:	fb06 4603 	mla	r6, r6, r3, r4
 80129b4:	f04f 0c01 	mov.w	ip, #1
 80129b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80129bc:	e7e8      	b.n	8012990 <_strtol_l.constprop.0+0x6c>
 80129be:	2c2b      	cmp	r4, #43	; 0x2b
 80129c0:	bf04      	itt	eq
 80129c2:	782c      	ldrbeq	r4, [r5, #0]
 80129c4:	1cb5      	addeq	r5, r6, #2
 80129c6:	e7ca      	b.n	801295e <_strtol_l.constprop.0+0x3a>
 80129c8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80129cc:	f1be 0f19 	cmp.w	lr, #25
 80129d0:	d801      	bhi.n	80129d6 <_strtol_l.constprop.0+0xb2>
 80129d2:	3c37      	subs	r4, #55	; 0x37
 80129d4:	e7e2      	b.n	801299c <_strtol_l.constprop.0+0x78>
 80129d6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80129da:	f1be 0f19 	cmp.w	lr, #25
 80129de:	d804      	bhi.n	80129ea <_strtol_l.constprop.0+0xc6>
 80129e0:	3c57      	subs	r4, #87	; 0x57
 80129e2:	e7db      	b.n	801299c <_strtol_l.constprop.0+0x78>
 80129e4:	f04f 3cff 	mov.w	ip, #4294967295
 80129e8:	e7e6      	b.n	80129b8 <_strtol_l.constprop.0+0x94>
 80129ea:	f1bc 0f00 	cmp.w	ip, #0
 80129ee:	da05      	bge.n	80129fc <_strtol_l.constprop.0+0xd8>
 80129f0:	2322      	movs	r3, #34	; 0x22
 80129f2:	6003      	str	r3, [r0, #0]
 80129f4:	4646      	mov	r6, r8
 80129f6:	b942      	cbnz	r2, 8012a0a <_strtol_l.constprop.0+0xe6>
 80129f8:	4630      	mov	r0, r6
 80129fa:	e79e      	b.n	801293a <_strtol_l.constprop.0+0x16>
 80129fc:	b107      	cbz	r7, 8012a00 <_strtol_l.constprop.0+0xdc>
 80129fe:	4276      	negs	r6, r6
 8012a00:	2a00      	cmp	r2, #0
 8012a02:	d0f9      	beq.n	80129f8 <_strtol_l.constprop.0+0xd4>
 8012a04:	f1bc 0f00 	cmp.w	ip, #0
 8012a08:	d000      	beq.n	8012a0c <_strtol_l.constprop.0+0xe8>
 8012a0a:	1e69      	subs	r1, r5, #1
 8012a0c:	6011      	str	r1, [r2, #0]
 8012a0e:	e7f3      	b.n	80129f8 <_strtol_l.constprop.0+0xd4>
 8012a10:	2430      	movs	r4, #48	; 0x30
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d1b1      	bne.n	801297a <_strtol_l.constprop.0+0x56>
 8012a16:	2308      	movs	r3, #8
 8012a18:	e7af      	b.n	801297a <_strtol_l.constprop.0+0x56>
 8012a1a:	2c30      	cmp	r4, #48	; 0x30
 8012a1c:	d0a5      	beq.n	801296a <_strtol_l.constprop.0+0x46>
 8012a1e:	230a      	movs	r3, #10
 8012a20:	e7ab      	b.n	801297a <_strtol_l.constprop.0+0x56>
 8012a22:	bf00      	nop
 8012a24:	0801d1f1 	.word	0x0801d1f1

08012a28 <strtol>:
 8012a28:	4613      	mov	r3, r2
 8012a2a:	460a      	mov	r2, r1
 8012a2c:	4601      	mov	r1, r0
 8012a2e:	4802      	ldr	r0, [pc, #8]	; (8012a38 <strtol+0x10>)
 8012a30:	6800      	ldr	r0, [r0, #0]
 8012a32:	f7ff bf77 	b.w	8012924 <_strtol_l.constprop.0>
 8012a36:	bf00      	nop
 8012a38:	24000354 	.word	0x24000354

08012a3c <__swbuf_r>:
 8012a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a3e:	460e      	mov	r6, r1
 8012a40:	4614      	mov	r4, r2
 8012a42:	4605      	mov	r5, r0
 8012a44:	b118      	cbz	r0, 8012a4e <__swbuf_r+0x12>
 8012a46:	6983      	ldr	r3, [r0, #24]
 8012a48:	b90b      	cbnz	r3, 8012a4e <__swbuf_r+0x12>
 8012a4a:	f000 ffd1 	bl	80139f0 <__sinit>
 8012a4e:	4b21      	ldr	r3, [pc, #132]	; (8012ad4 <__swbuf_r+0x98>)
 8012a50:	429c      	cmp	r4, r3
 8012a52:	d12b      	bne.n	8012aac <__swbuf_r+0x70>
 8012a54:	686c      	ldr	r4, [r5, #4]
 8012a56:	69a3      	ldr	r3, [r4, #24]
 8012a58:	60a3      	str	r3, [r4, #8]
 8012a5a:	89a3      	ldrh	r3, [r4, #12]
 8012a5c:	071a      	lsls	r2, r3, #28
 8012a5e:	d52f      	bpl.n	8012ac0 <__swbuf_r+0x84>
 8012a60:	6923      	ldr	r3, [r4, #16]
 8012a62:	b36b      	cbz	r3, 8012ac0 <__swbuf_r+0x84>
 8012a64:	6923      	ldr	r3, [r4, #16]
 8012a66:	6820      	ldr	r0, [r4, #0]
 8012a68:	1ac0      	subs	r0, r0, r3
 8012a6a:	6963      	ldr	r3, [r4, #20]
 8012a6c:	b2f6      	uxtb	r6, r6
 8012a6e:	4283      	cmp	r3, r0
 8012a70:	4637      	mov	r7, r6
 8012a72:	dc04      	bgt.n	8012a7e <__swbuf_r+0x42>
 8012a74:	4621      	mov	r1, r4
 8012a76:	4628      	mov	r0, r5
 8012a78:	f000 ff26 	bl	80138c8 <_fflush_r>
 8012a7c:	bb30      	cbnz	r0, 8012acc <__swbuf_r+0x90>
 8012a7e:	68a3      	ldr	r3, [r4, #8]
 8012a80:	3b01      	subs	r3, #1
 8012a82:	60a3      	str	r3, [r4, #8]
 8012a84:	6823      	ldr	r3, [r4, #0]
 8012a86:	1c5a      	adds	r2, r3, #1
 8012a88:	6022      	str	r2, [r4, #0]
 8012a8a:	701e      	strb	r6, [r3, #0]
 8012a8c:	6963      	ldr	r3, [r4, #20]
 8012a8e:	3001      	adds	r0, #1
 8012a90:	4283      	cmp	r3, r0
 8012a92:	d004      	beq.n	8012a9e <__swbuf_r+0x62>
 8012a94:	89a3      	ldrh	r3, [r4, #12]
 8012a96:	07db      	lsls	r3, r3, #31
 8012a98:	d506      	bpl.n	8012aa8 <__swbuf_r+0x6c>
 8012a9a:	2e0a      	cmp	r6, #10
 8012a9c:	d104      	bne.n	8012aa8 <__swbuf_r+0x6c>
 8012a9e:	4621      	mov	r1, r4
 8012aa0:	4628      	mov	r0, r5
 8012aa2:	f000 ff11 	bl	80138c8 <_fflush_r>
 8012aa6:	b988      	cbnz	r0, 8012acc <__swbuf_r+0x90>
 8012aa8:	4638      	mov	r0, r7
 8012aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012aac:	4b0a      	ldr	r3, [pc, #40]	; (8012ad8 <__swbuf_r+0x9c>)
 8012aae:	429c      	cmp	r4, r3
 8012ab0:	d101      	bne.n	8012ab6 <__swbuf_r+0x7a>
 8012ab2:	68ac      	ldr	r4, [r5, #8]
 8012ab4:	e7cf      	b.n	8012a56 <__swbuf_r+0x1a>
 8012ab6:	4b09      	ldr	r3, [pc, #36]	; (8012adc <__swbuf_r+0xa0>)
 8012ab8:	429c      	cmp	r4, r3
 8012aba:	bf08      	it	eq
 8012abc:	68ec      	ldreq	r4, [r5, #12]
 8012abe:	e7ca      	b.n	8012a56 <__swbuf_r+0x1a>
 8012ac0:	4621      	mov	r1, r4
 8012ac2:	4628      	mov	r0, r5
 8012ac4:	f000 f80c 	bl	8012ae0 <__swsetup_r>
 8012ac8:	2800      	cmp	r0, #0
 8012aca:	d0cb      	beq.n	8012a64 <__swbuf_r+0x28>
 8012acc:	f04f 37ff 	mov.w	r7, #4294967295
 8012ad0:	e7ea      	b.n	8012aa8 <__swbuf_r+0x6c>
 8012ad2:	bf00      	nop
 8012ad4:	0801d4a8 	.word	0x0801d4a8
 8012ad8:	0801d4c8 	.word	0x0801d4c8
 8012adc:	0801d488 	.word	0x0801d488

08012ae0 <__swsetup_r>:
 8012ae0:	4b32      	ldr	r3, [pc, #200]	; (8012bac <__swsetup_r+0xcc>)
 8012ae2:	b570      	push	{r4, r5, r6, lr}
 8012ae4:	681d      	ldr	r5, [r3, #0]
 8012ae6:	4606      	mov	r6, r0
 8012ae8:	460c      	mov	r4, r1
 8012aea:	b125      	cbz	r5, 8012af6 <__swsetup_r+0x16>
 8012aec:	69ab      	ldr	r3, [r5, #24]
 8012aee:	b913      	cbnz	r3, 8012af6 <__swsetup_r+0x16>
 8012af0:	4628      	mov	r0, r5
 8012af2:	f000 ff7d 	bl	80139f0 <__sinit>
 8012af6:	4b2e      	ldr	r3, [pc, #184]	; (8012bb0 <__swsetup_r+0xd0>)
 8012af8:	429c      	cmp	r4, r3
 8012afa:	d10f      	bne.n	8012b1c <__swsetup_r+0x3c>
 8012afc:	686c      	ldr	r4, [r5, #4]
 8012afe:	89a3      	ldrh	r3, [r4, #12]
 8012b00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012b04:	0719      	lsls	r1, r3, #28
 8012b06:	d42c      	bmi.n	8012b62 <__swsetup_r+0x82>
 8012b08:	06dd      	lsls	r5, r3, #27
 8012b0a:	d411      	bmi.n	8012b30 <__swsetup_r+0x50>
 8012b0c:	2309      	movs	r3, #9
 8012b0e:	6033      	str	r3, [r6, #0]
 8012b10:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012b14:	81a3      	strh	r3, [r4, #12]
 8012b16:	f04f 30ff 	mov.w	r0, #4294967295
 8012b1a:	e03e      	b.n	8012b9a <__swsetup_r+0xba>
 8012b1c:	4b25      	ldr	r3, [pc, #148]	; (8012bb4 <__swsetup_r+0xd4>)
 8012b1e:	429c      	cmp	r4, r3
 8012b20:	d101      	bne.n	8012b26 <__swsetup_r+0x46>
 8012b22:	68ac      	ldr	r4, [r5, #8]
 8012b24:	e7eb      	b.n	8012afe <__swsetup_r+0x1e>
 8012b26:	4b24      	ldr	r3, [pc, #144]	; (8012bb8 <__swsetup_r+0xd8>)
 8012b28:	429c      	cmp	r4, r3
 8012b2a:	bf08      	it	eq
 8012b2c:	68ec      	ldreq	r4, [r5, #12]
 8012b2e:	e7e6      	b.n	8012afe <__swsetup_r+0x1e>
 8012b30:	0758      	lsls	r0, r3, #29
 8012b32:	d512      	bpl.n	8012b5a <__swsetup_r+0x7a>
 8012b34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012b36:	b141      	cbz	r1, 8012b4a <__swsetup_r+0x6a>
 8012b38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012b3c:	4299      	cmp	r1, r3
 8012b3e:	d002      	beq.n	8012b46 <__swsetup_r+0x66>
 8012b40:	4630      	mov	r0, r6
 8012b42:	f001 fc1b 	bl	801437c <_free_r>
 8012b46:	2300      	movs	r3, #0
 8012b48:	6363      	str	r3, [r4, #52]	; 0x34
 8012b4a:	89a3      	ldrh	r3, [r4, #12]
 8012b4c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012b50:	81a3      	strh	r3, [r4, #12]
 8012b52:	2300      	movs	r3, #0
 8012b54:	6063      	str	r3, [r4, #4]
 8012b56:	6923      	ldr	r3, [r4, #16]
 8012b58:	6023      	str	r3, [r4, #0]
 8012b5a:	89a3      	ldrh	r3, [r4, #12]
 8012b5c:	f043 0308 	orr.w	r3, r3, #8
 8012b60:	81a3      	strh	r3, [r4, #12]
 8012b62:	6923      	ldr	r3, [r4, #16]
 8012b64:	b94b      	cbnz	r3, 8012b7a <__swsetup_r+0x9a>
 8012b66:	89a3      	ldrh	r3, [r4, #12]
 8012b68:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012b6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012b70:	d003      	beq.n	8012b7a <__swsetup_r+0x9a>
 8012b72:	4621      	mov	r1, r4
 8012b74:	4630      	mov	r0, r6
 8012b76:	f001 f805 	bl	8013b84 <__smakebuf_r>
 8012b7a:	89a0      	ldrh	r0, [r4, #12]
 8012b7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012b80:	f010 0301 	ands.w	r3, r0, #1
 8012b84:	d00a      	beq.n	8012b9c <__swsetup_r+0xbc>
 8012b86:	2300      	movs	r3, #0
 8012b88:	60a3      	str	r3, [r4, #8]
 8012b8a:	6963      	ldr	r3, [r4, #20]
 8012b8c:	425b      	negs	r3, r3
 8012b8e:	61a3      	str	r3, [r4, #24]
 8012b90:	6923      	ldr	r3, [r4, #16]
 8012b92:	b943      	cbnz	r3, 8012ba6 <__swsetup_r+0xc6>
 8012b94:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012b98:	d1ba      	bne.n	8012b10 <__swsetup_r+0x30>
 8012b9a:	bd70      	pop	{r4, r5, r6, pc}
 8012b9c:	0781      	lsls	r1, r0, #30
 8012b9e:	bf58      	it	pl
 8012ba0:	6963      	ldrpl	r3, [r4, #20]
 8012ba2:	60a3      	str	r3, [r4, #8]
 8012ba4:	e7f4      	b.n	8012b90 <__swsetup_r+0xb0>
 8012ba6:	2000      	movs	r0, #0
 8012ba8:	e7f7      	b.n	8012b9a <__swsetup_r+0xba>
 8012baa:	bf00      	nop
 8012bac:	24000354 	.word	0x24000354
 8012bb0:	0801d4a8 	.word	0x0801d4a8
 8012bb4:	0801d4c8 	.word	0x0801d4c8
 8012bb8:	0801d488 	.word	0x0801d488

08012bbc <abort>:
 8012bbc:	b508      	push	{r3, lr}
 8012bbe:	2006      	movs	r0, #6
 8012bc0:	f001 fe7e 	bl	80148c0 <raise>
 8012bc4:	2001      	movs	r0, #1
 8012bc6:	f7f3 ff6d 	bl	8006aa4 <_exit>

08012bca <quorem>:
 8012bca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bce:	6903      	ldr	r3, [r0, #16]
 8012bd0:	690c      	ldr	r4, [r1, #16]
 8012bd2:	42a3      	cmp	r3, r4
 8012bd4:	4607      	mov	r7, r0
 8012bd6:	f2c0 8081 	blt.w	8012cdc <quorem+0x112>
 8012bda:	3c01      	subs	r4, #1
 8012bdc:	f101 0814 	add.w	r8, r1, #20
 8012be0:	f100 0514 	add.w	r5, r0, #20
 8012be4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012be8:	9301      	str	r3, [sp, #4]
 8012bea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012bee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012bf2:	3301      	adds	r3, #1
 8012bf4:	429a      	cmp	r2, r3
 8012bf6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012bfa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012bfe:	fbb2 f6f3 	udiv	r6, r2, r3
 8012c02:	d331      	bcc.n	8012c68 <quorem+0x9e>
 8012c04:	f04f 0e00 	mov.w	lr, #0
 8012c08:	4640      	mov	r0, r8
 8012c0a:	46ac      	mov	ip, r5
 8012c0c:	46f2      	mov	sl, lr
 8012c0e:	f850 2b04 	ldr.w	r2, [r0], #4
 8012c12:	b293      	uxth	r3, r2
 8012c14:	fb06 e303 	mla	r3, r6, r3, lr
 8012c18:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8012c1c:	b29b      	uxth	r3, r3
 8012c1e:	ebaa 0303 	sub.w	r3, sl, r3
 8012c22:	f8dc a000 	ldr.w	sl, [ip]
 8012c26:	0c12      	lsrs	r2, r2, #16
 8012c28:	fa13 f38a 	uxtah	r3, r3, sl
 8012c2c:	fb06 e202 	mla	r2, r6, r2, lr
 8012c30:	9300      	str	r3, [sp, #0]
 8012c32:	9b00      	ldr	r3, [sp, #0]
 8012c34:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012c38:	b292      	uxth	r2, r2
 8012c3a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012c3e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012c42:	f8bd 3000 	ldrh.w	r3, [sp]
 8012c46:	4581      	cmp	r9, r0
 8012c48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012c4c:	f84c 3b04 	str.w	r3, [ip], #4
 8012c50:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012c54:	d2db      	bcs.n	8012c0e <quorem+0x44>
 8012c56:	f855 300b 	ldr.w	r3, [r5, fp]
 8012c5a:	b92b      	cbnz	r3, 8012c68 <quorem+0x9e>
 8012c5c:	9b01      	ldr	r3, [sp, #4]
 8012c5e:	3b04      	subs	r3, #4
 8012c60:	429d      	cmp	r5, r3
 8012c62:	461a      	mov	r2, r3
 8012c64:	d32e      	bcc.n	8012cc4 <quorem+0xfa>
 8012c66:	613c      	str	r4, [r7, #16]
 8012c68:	4638      	mov	r0, r7
 8012c6a:	f001 fa6f 	bl	801414c <__mcmp>
 8012c6e:	2800      	cmp	r0, #0
 8012c70:	db24      	blt.n	8012cbc <quorem+0xf2>
 8012c72:	3601      	adds	r6, #1
 8012c74:	4628      	mov	r0, r5
 8012c76:	f04f 0c00 	mov.w	ip, #0
 8012c7a:	f858 2b04 	ldr.w	r2, [r8], #4
 8012c7e:	f8d0 e000 	ldr.w	lr, [r0]
 8012c82:	b293      	uxth	r3, r2
 8012c84:	ebac 0303 	sub.w	r3, ip, r3
 8012c88:	0c12      	lsrs	r2, r2, #16
 8012c8a:	fa13 f38e 	uxtah	r3, r3, lr
 8012c8e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012c92:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012c96:	b29b      	uxth	r3, r3
 8012c98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012c9c:	45c1      	cmp	r9, r8
 8012c9e:	f840 3b04 	str.w	r3, [r0], #4
 8012ca2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012ca6:	d2e8      	bcs.n	8012c7a <quorem+0xb0>
 8012ca8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012cac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012cb0:	b922      	cbnz	r2, 8012cbc <quorem+0xf2>
 8012cb2:	3b04      	subs	r3, #4
 8012cb4:	429d      	cmp	r5, r3
 8012cb6:	461a      	mov	r2, r3
 8012cb8:	d30a      	bcc.n	8012cd0 <quorem+0x106>
 8012cba:	613c      	str	r4, [r7, #16]
 8012cbc:	4630      	mov	r0, r6
 8012cbe:	b003      	add	sp, #12
 8012cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cc4:	6812      	ldr	r2, [r2, #0]
 8012cc6:	3b04      	subs	r3, #4
 8012cc8:	2a00      	cmp	r2, #0
 8012cca:	d1cc      	bne.n	8012c66 <quorem+0x9c>
 8012ccc:	3c01      	subs	r4, #1
 8012cce:	e7c7      	b.n	8012c60 <quorem+0x96>
 8012cd0:	6812      	ldr	r2, [r2, #0]
 8012cd2:	3b04      	subs	r3, #4
 8012cd4:	2a00      	cmp	r2, #0
 8012cd6:	d1f0      	bne.n	8012cba <quorem+0xf0>
 8012cd8:	3c01      	subs	r4, #1
 8012cda:	e7eb      	b.n	8012cb4 <quorem+0xea>
 8012cdc:	2000      	movs	r0, #0
 8012cde:	e7ee      	b.n	8012cbe <quorem+0xf4>

08012ce0 <_dtoa_r>:
 8012ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ce4:	ed2d 8b02 	vpush	{d8}
 8012ce8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012cea:	b091      	sub	sp, #68	; 0x44
 8012cec:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012cf0:	ec59 8b10 	vmov	r8, r9, d0
 8012cf4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8012cf6:	9106      	str	r1, [sp, #24]
 8012cf8:	4606      	mov	r6, r0
 8012cfa:	9208      	str	r2, [sp, #32]
 8012cfc:	930c      	str	r3, [sp, #48]	; 0x30
 8012cfe:	b975      	cbnz	r5, 8012d1e <_dtoa_r+0x3e>
 8012d00:	2010      	movs	r0, #16
 8012d02:	f000 ff7f 	bl	8013c04 <malloc>
 8012d06:	4602      	mov	r2, r0
 8012d08:	6270      	str	r0, [r6, #36]	; 0x24
 8012d0a:	b920      	cbnz	r0, 8012d16 <_dtoa_r+0x36>
 8012d0c:	4baa      	ldr	r3, [pc, #680]	; (8012fb8 <_dtoa_r+0x2d8>)
 8012d0e:	21ea      	movs	r1, #234	; 0xea
 8012d10:	48aa      	ldr	r0, [pc, #680]	; (8012fbc <_dtoa_r+0x2dc>)
 8012d12:	f7fe ff23 	bl	8011b5c <__assert_func>
 8012d16:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012d1a:	6005      	str	r5, [r0, #0]
 8012d1c:	60c5      	str	r5, [r0, #12]
 8012d1e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8012d20:	6819      	ldr	r1, [r3, #0]
 8012d22:	b151      	cbz	r1, 8012d3a <_dtoa_r+0x5a>
 8012d24:	685a      	ldr	r2, [r3, #4]
 8012d26:	604a      	str	r2, [r1, #4]
 8012d28:	2301      	movs	r3, #1
 8012d2a:	4093      	lsls	r3, r2
 8012d2c:	608b      	str	r3, [r1, #8]
 8012d2e:	4630      	mov	r0, r6
 8012d30:	f000 ffca 	bl	8013cc8 <_Bfree>
 8012d34:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8012d36:	2200      	movs	r2, #0
 8012d38:	601a      	str	r2, [r3, #0]
 8012d3a:	f1b9 0300 	subs.w	r3, r9, #0
 8012d3e:	bfbb      	ittet	lt
 8012d40:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012d44:	9303      	strlt	r3, [sp, #12]
 8012d46:	2300      	movge	r3, #0
 8012d48:	2201      	movlt	r2, #1
 8012d4a:	bfac      	ite	ge
 8012d4c:	6023      	strge	r3, [r4, #0]
 8012d4e:	6022      	strlt	r2, [r4, #0]
 8012d50:	4b9b      	ldr	r3, [pc, #620]	; (8012fc0 <_dtoa_r+0x2e0>)
 8012d52:	9c03      	ldr	r4, [sp, #12]
 8012d54:	43a3      	bics	r3, r4
 8012d56:	d11c      	bne.n	8012d92 <_dtoa_r+0xb2>
 8012d58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012d5a:	f242 730f 	movw	r3, #9999	; 0x270f
 8012d5e:	6013      	str	r3, [r2, #0]
 8012d60:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8012d64:	ea53 0308 	orrs.w	r3, r3, r8
 8012d68:	f000 84fd 	beq.w	8013766 <_dtoa_r+0xa86>
 8012d6c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012d6e:	b963      	cbnz	r3, 8012d8a <_dtoa_r+0xaa>
 8012d70:	4b94      	ldr	r3, [pc, #592]	; (8012fc4 <_dtoa_r+0x2e4>)
 8012d72:	e01f      	b.n	8012db4 <_dtoa_r+0xd4>
 8012d74:	4b94      	ldr	r3, [pc, #592]	; (8012fc8 <_dtoa_r+0x2e8>)
 8012d76:	9301      	str	r3, [sp, #4]
 8012d78:	3308      	adds	r3, #8
 8012d7a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8012d7c:	6013      	str	r3, [r2, #0]
 8012d7e:	9801      	ldr	r0, [sp, #4]
 8012d80:	b011      	add	sp, #68	; 0x44
 8012d82:	ecbd 8b02 	vpop	{d8}
 8012d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d8a:	4b8e      	ldr	r3, [pc, #568]	; (8012fc4 <_dtoa_r+0x2e4>)
 8012d8c:	9301      	str	r3, [sp, #4]
 8012d8e:	3303      	adds	r3, #3
 8012d90:	e7f3      	b.n	8012d7a <_dtoa_r+0x9a>
 8012d92:	ed9d 8b02 	vldr	d8, [sp, #8]
 8012d96:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d9e:	d10b      	bne.n	8012db8 <_dtoa_r+0xd8>
 8012da0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012da2:	2301      	movs	r3, #1
 8012da4:	6013      	str	r3, [r2, #0]
 8012da6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	f000 84d9 	beq.w	8013760 <_dtoa_r+0xa80>
 8012dae:	4887      	ldr	r0, [pc, #540]	; (8012fcc <_dtoa_r+0x2ec>)
 8012db0:	6018      	str	r0, [r3, #0]
 8012db2:	1e43      	subs	r3, r0, #1
 8012db4:	9301      	str	r3, [sp, #4]
 8012db6:	e7e2      	b.n	8012d7e <_dtoa_r+0x9e>
 8012db8:	a90f      	add	r1, sp, #60	; 0x3c
 8012dba:	aa0e      	add	r2, sp, #56	; 0x38
 8012dbc:	4630      	mov	r0, r6
 8012dbe:	eeb0 0b48 	vmov.f64	d0, d8
 8012dc2:	f001 fa69 	bl	8014298 <__d2b>
 8012dc6:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8012dca:	4605      	mov	r5, r0
 8012dcc:	980e      	ldr	r0, [sp, #56]	; 0x38
 8012dce:	2900      	cmp	r1, #0
 8012dd0:	d046      	beq.n	8012e60 <_dtoa_r+0x180>
 8012dd2:	ee18 4a90 	vmov	r4, s17
 8012dd6:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012dda:	ec53 2b18 	vmov	r2, r3, d8
 8012dde:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8012de2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012de6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8012dea:	2400      	movs	r4, #0
 8012dec:	ec43 2b16 	vmov	d6, r2, r3
 8012df0:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8012df4:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8012fa0 <_dtoa_r+0x2c0>
 8012df8:	ee36 7b47 	vsub.f64	d7, d6, d7
 8012dfc:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8012fa8 <_dtoa_r+0x2c8>
 8012e00:	eea7 6b05 	vfma.f64	d6, d7, d5
 8012e04:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8012fb0 <_dtoa_r+0x2d0>
 8012e08:	ee07 1a90 	vmov	s15, r1
 8012e0c:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8012e10:	eeb0 7b46 	vmov.f64	d7, d6
 8012e14:	eea4 7b05 	vfma.f64	d7, d4, d5
 8012e18:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8012e1c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8012e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e24:	ee16 ba90 	vmov	fp, s13
 8012e28:	940a      	str	r4, [sp, #40]	; 0x28
 8012e2a:	d508      	bpl.n	8012e3e <_dtoa_r+0x15e>
 8012e2c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8012e30:	eeb4 6b47 	vcmp.f64	d6, d7
 8012e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e38:	bf18      	it	ne
 8012e3a:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8012e3e:	f1bb 0f16 	cmp.w	fp, #22
 8012e42:	d82f      	bhi.n	8012ea4 <_dtoa_r+0x1c4>
 8012e44:	4b62      	ldr	r3, [pc, #392]	; (8012fd0 <_dtoa_r+0x2f0>)
 8012e46:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012e4a:	ed93 7b00 	vldr	d7, [r3]
 8012e4e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e56:	d501      	bpl.n	8012e5c <_dtoa_r+0x17c>
 8012e58:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012e5c:	2300      	movs	r3, #0
 8012e5e:	e022      	b.n	8012ea6 <_dtoa_r+0x1c6>
 8012e60:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012e62:	4401      	add	r1, r0
 8012e64:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8012e68:	2b20      	cmp	r3, #32
 8012e6a:	bfc1      	itttt	gt
 8012e6c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8012e70:	fa04 f303 	lslgt.w	r3, r4, r3
 8012e74:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8012e78:	fa28 f804 	lsrgt.w	r8, r8, r4
 8012e7c:	bfd6      	itet	le
 8012e7e:	f1c3 0320 	rsble	r3, r3, #32
 8012e82:	ea43 0808 	orrgt.w	r8, r3, r8
 8012e86:	fa08 f803 	lslle.w	r8, r8, r3
 8012e8a:	ee07 8a90 	vmov	s15, r8
 8012e8e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012e92:	3901      	subs	r1, #1
 8012e94:	ee17 4a90 	vmov	r4, s15
 8012e98:	ec53 2b17 	vmov	r2, r3, d7
 8012e9c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8012ea0:	2401      	movs	r4, #1
 8012ea2:	e7a3      	b.n	8012dec <_dtoa_r+0x10c>
 8012ea4:	2301      	movs	r3, #1
 8012ea6:	930b      	str	r3, [sp, #44]	; 0x2c
 8012ea8:	1a43      	subs	r3, r0, r1
 8012eaa:	1e5a      	subs	r2, r3, #1
 8012eac:	bf45      	ittet	mi
 8012eae:	f1c3 0301 	rsbmi	r3, r3, #1
 8012eb2:	9304      	strmi	r3, [sp, #16]
 8012eb4:	2300      	movpl	r3, #0
 8012eb6:	2300      	movmi	r3, #0
 8012eb8:	9205      	str	r2, [sp, #20]
 8012eba:	bf54      	ite	pl
 8012ebc:	9304      	strpl	r3, [sp, #16]
 8012ebe:	9305      	strmi	r3, [sp, #20]
 8012ec0:	f1bb 0f00 	cmp.w	fp, #0
 8012ec4:	db18      	blt.n	8012ef8 <_dtoa_r+0x218>
 8012ec6:	9b05      	ldr	r3, [sp, #20]
 8012ec8:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8012ecc:	445b      	add	r3, fp
 8012ece:	9305      	str	r3, [sp, #20]
 8012ed0:	2300      	movs	r3, #0
 8012ed2:	9a06      	ldr	r2, [sp, #24]
 8012ed4:	2a09      	cmp	r2, #9
 8012ed6:	d849      	bhi.n	8012f6c <_dtoa_r+0x28c>
 8012ed8:	2a05      	cmp	r2, #5
 8012eda:	bfc4      	itt	gt
 8012edc:	3a04      	subgt	r2, #4
 8012ede:	9206      	strgt	r2, [sp, #24]
 8012ee0:	9a06      	ldr	r2, [sp, #24]
 8012ee2:	f1a2 0202 	sub.w	r2, r2, #2
 8012ee6:	bfcc      	ite	gt
 8012ee8:	2400      	movgt	r4, #0
 8012eea:	2401      	movle	r4, #1
 8012eec:	2a03      	cmp	r2, #3
 8012eee:	d848      	bhi.n	8012f82 <_dtoa_r+0x2a2>
 8012ef0:	e8df f002 	tbb	[pc, r2]
 8012ef4:	3a2c2e0b 	.word	0x3a2c2e0b
 8012ef8:	9b04      	ldr	r3, [sp, #16]
 8012efa:	2200      	movs	r2, #0
 8012efc:	eba3 030b 	sub.w	r3, r3, fp
 8012f00:	9304      	str	r3, [sp, #16]
 8012f02:	9209      	str	r2, [sp, #36]	; 0x24
 8012f04:	f1cb 0300 	rsb	r3, fp, #0
 8012f08:	e7e3      	b.n	8012ed2 <_dtoa_r+0x1f2>
 8012f0a:	2200      	movs	r2, #0
 8012f0c:	9207      	str	r2, [sp, #28]
 8012f0e:	9a08      	ldr	r2, [sp, #32]
 8012f10:	2a00      	cmp	r2, #0
 8012f12:	dc39      	bgt.n	8012f88 <_dtoa_r+0x2a8>
 8012f14:	f04f 0a01 	mov.w	sl, #1
 8012f18:	46d1      	mov	r9, sl
 8012f1a:	4652      	mov	r2, sl
 8012f1c:	f8cd a020 	str.w	sl, [sp, #32]
 8012f20:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8012f22:	2100      	movs	r1, #0
 8012f24:	6079      	str	r1, [r7, #4]
 8012f26:	2004      	movs	r0, #4
 8012f28:	f100 0c14 	add.w	ip, r0, #20
 8012f2c:	4594      	cmp	ip, r2
 8012f2e:	6879      	ldr	r1, [r7, #4]
 8012f30:	d92f      	bls.n	8012f92 <_dtoa_r+0x2b2>
 8012f32:	4630      	mov	r0, r6
 8012f34:	930d      	str	r3, [sp, #52]	; 0x34
 8012f36:	f000 fe87 	bl	8013c48 <_Balloc>
 8012f3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012f3c:	9001      	str	r0, [sp, #4]
 8012f3e:	4602      	mov	r2, r0
 8012f40:	2800      	cmp	r0, #0
 8012f42:	d149      	bne.n	8012fd8 <_dtoa_r+0x2f8>
 8012f44:	4b23      	ldr	r3, [pc, #140]	; (8012fd4 <_dtoa_r+0x2f4>)
 8012f46:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8012f4a:	e6e1      	b.n	8012d10 <_dtoa_r+0x30>
 8012f4c:	2201      	movs	r2, #1
 8012f4e:	e7dd      	b.n	8012f0c <_dtoa_r+0x22c>
 8012f50:	2200      	movs	r2, #0
 8012f52:	9207      	str	r2, [sp, #28]
 8012f54:	9a08      	ldr	r2, [sp, #32]
 8012f56:	eb0b 0a02 	add.w	sl, fp, r2
 8012f5a:	f10a 0901 	add.w	r9, sl, #1
 8012f5e:	464a      	mov	r2, r9
 8012f60:	2a01      	cmp	r2, #1
 8012f62:	bfb8      	it	lt
 8012f64:	2201      	movlt	r2, #1
 8012f66:	e7db      	b.n	8012f20 <_dtoa_r+0x240>
 8012f68:	2201      	movs	r2, #1
 8012f6a:	e7f2      	b.n	8012f52 <_dtoa_r+0x272>
 8012f6c:	2401      	movs	r4, #1
 8012f6e:	2200      	movs	r2, #0
 8012f70:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8012f74:	f04f 3aff 	mov.w	sl, #4294967295
 8012f78:	2100      	movs	r1, #0
 8012f7a:	46d1      	mov	r9, sl
 8012f7c:	2212      	movs	r2, #18
 8012f7e:	9108      	str	r1, [sp, #32]
 8012f80:	e7ce      	b.n	8012f20 <_dtoa_r+0x240>
 8012f82:	2201      	movs	r2, #1
 8012f84:	9207      	str	r2, [sp, #28]
 8012f86:	e7f5      	b.n	8012f74 <_dtoa_r+0x294>
 8012f88:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012f8c:	46d1      	mov	r9, sl
 8012f8e:	4652      	mov	r2, sl
 8012f90:	e7c6      	b.n	8012f20 <_dtoa_r+0x240>
 8012f92:	3101      	adds	r1, #1
 8012f94:	6079      	str	r1, [r7, #4]
 8012f96:	0040      	lsls	r0, r0, #1
 8012f98:	e7c6      	b.n	8012f28 <_dtoa_r+0x248>
 8012f9a:	bf00      	nop
 8012f9c:	f3af 8000 	nop.w
 8012fa0:	636f4361 	.word	0x636f4361
 8012fa4:	3fd287a7 	.word	0x3fd287a7
 8012fa8:	8b60c8b3 	.word	0x8b60c8b3
 8012fac:	3fc68a28 	.word	0x3fc68a28
 8012fb0:	509f79fb 	.word	0x509f79fb
 8012fb4:	3fd34413 	.word	0x3fd34413
 8012fb8:	0801d33d 	.word	0x0801d33d
 8012fbc:	0801d419 	.word	0x0801d419
 8012fc0:	7ff00000 	.word	0x7ff00000
 8012fc4:	0801d415 	.word	0x0801d415
 8012fc8:	0801d40c 	.word	0x0801d40c
 8012fcc:	0801d31a 	.word	0x0801d31a
 8012fd0:	0801d570 	.word	0x0801d570
 8012fd4:	0801d474 	.word	0x0801d474
 8012fd8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8012fda:	9901      	ldr	r1, [sp, #4]
 8012fdc:	6011      	str	r1, [r2, #0]
 8012fde:	f1b9 0f0e 	cmp.w	r9, #14
 8012fe2:	d86c      	bhi.n	80130be <_dtoa_r+0x3de>
 8012fe4:	2c00      	cmp	r4, #0
 8012fe6:	d06a      	beq.n	80130be <_dtoa_r+0x3de>
 8012fe8:	f1bb 0f00 	cmp.w	fp, #0
 8012fec:	f340 80a0 	ble.w	8013130 <_dtoa_r+0x450>
 8012ff0:	49c1      	ldr	r1, [pc, #772]	; (80132f8 <_dtoa_r+0x618>)
 8012ff2:	f00b 020f 	and.w	r2, fp, #15
 8012ff6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8012ffa:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8012ffe:	ed92 7b00 	vldr	d7, [r2]
 8013002:	ea4f 112b 	mov.w	r1, fp, asr #4
 8013006:	f000 8087 	beq.w	8013118 <_dtoa_r+0x438>
 801300a:	4abc      	ldr	r2, [pc, #752]	; (80132fc <_dtoa_r+0x61c>)
 801300c:	ed92 6b08 	vldr	d6, [r2, #32]
 8013010:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8013014:	ed8d 6b02 	vstr	d6, [sp, #8]
 8013018:	f001 010f 	and.w	r1, r1, #15
 801301c:	2203      	movs	r2, #3
 801301e:	48b7      	ldr	r0, [pc, #732]	; (80132fc <_dtoa_r+0x61c>)
 8013020:	2900      	cmp	r1, #0
 8013022:	d17b      	bne.n	801311c <_dtoa_r+0x43c>
 8013024:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013028:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801302c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013030:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8013032:	2900      	cmp	r1, #0
 8013034:	f000 80a2 	beq.w	801317c <_dtoa_r+0x49c>
 8013038:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801303c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013040:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013048:	f140 8098 	bpl.w	801317c <_dtoa_r+0x49c>
 801304c:	f1b9 0f00 	cmp.w	r9, #0
 8013050:	f000 8094 	beq.w	801317c <_dtoa_r+0x49c>
 8013054:	f1ba 0f00 	cmp.w	sl, #0
 8013058:	dd2f      	ble.n	80130ba <_dtoa_r+0x3da>
 801305a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801305e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013062:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013066:	f10b 37ff 	add.w	r7, fp, #4294967295
 801306a:	3201      	adds	r2, #1
 801306c:	4650      	mov	r0, sl
 801306e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013072:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8013076:	ee07 2a90 	vmov	s15, r2
 801307a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801307e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8013082:	ee15 4a90 	vmov	r4, s11
 8013086:	ec52 1b15 	vmov	r1, r2, d5
 801308a:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 801308e:	2800      	cmp	r0, #0
 8013090:	d177      	bne.n	8013182 <_dtoa_r+0x4a2>
 8013092:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8013096:	ee36 6b47 	vsub.f64	d6, d6, d7
 801309a:	ec42 1b17 	vmov	d7, r1, r2
 801309e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80130a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130a6:	f300 8263 	bgt.w	8013570 <_dtoa_r+0x890>
 80130aa:	eeb1 7b47 	vneg.f64	d7, d7
 80130ae:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80130b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130b6:	f100 8258 	bmi.w	801356a <_dtoa_r+0x88a>
 80130ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 80130be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80130c0:	2a00      	cmp	r2, #0
 80130c2:	f2c0 811d 	blt.w	8013300 <_dtoa_r+0x620>
 80130c6:	f1bb 0f0e 	cmp.w	fp, #14
 80130ca:	f300 8119 	bgt.w	8013300 <_dtoa_r+0x620>
 80130ce:	4b8a      	ldr	r3, [pc, #552]	; (80132f8 <_dtoa_r+0x618>)
 80130d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80130d4:	ed93 6b00 	vldr	d6, [r3]
 80130d8:	9b08      	ldr	r3, [sp, #32]
 80130da:	2b00      	cmp	r3, #0
 80130dc:	f280 80b7 	bge.w	801324e <_dtoa_r+0x56e>
 80130e0:	f1b9 0f00 	cmp.w	r9, #0
 80130e4:	f300 80b3 	bgt.w	801324e <_dtoa_r+0x56e>
 80130e8:	f040 823f 	bne.w	801356a <_dtoa_r+0x88a>
 80130ec:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80130f0:	ee26 6b07 	vmul.f64	d6, d6, d7
 80130f4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80130f8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80130fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013100:	464c      	mov	r4, r9
 8013102:	464f      	mov	r7, r9
 8013104:	f280 8215 	bge.w	8013532 <_dtoa_r+0x852>
 8013108:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801310c:	2331      	movs	r3, #49	; 0x31
 801310e:	f808 3b01 	strb.w	r3, [r8], #1
 8013112:	f10b 0b01 	add.w	fp, fp, #1
 8013116:	e211      	b.n	801353c <_dtoa_r+0x85c>
 8013118:	2202      	movs	r2, #2
 801311a:	e780      	b.n	801301e <_dtoa_r+0x33e>
 801311c:	07cc      	lsls	r4, r1, #31
 801311e:	d504      	bpl.n	801312a <_dtoa_r+0x44a>
 8013120:	ed90 6b00 	vldr	d6, [r0]
 8013124:	3201      	adds	r2, #1
 8013126:	ee27 7b06 	vmul.f64	d7, d7, d6
 801312a:	1049      	asrs	r1, r1, #1
 801312c:	3008      	adds	r0, #8
 801312e:	e777      	b.n	8013020 <_dtoa_r+0x340>
 8013130:	d022      	beq.n	8013178 <_dtoa_r+0x498>
 8013132:	f1cb 0100 	rsb	r1, fp, #0
 8013136:	4a70      	ldr	r2, [pc, #448]	; (80132f8 <_dtoa_r+0x618>)
 8013138:	f001 000f 	and.w	r0, r1, #15
 801313c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8013140:	ed92 7b00 	vldr	d7, [r2]
 8013144:	ee28 7b07 	vmul.f64	d7, d8, d7
 8013148:	ed8d 7b02 	vstr	d7, [sp, #8]
 801314c:	486b      	ldr	r0, [pc, #428]	; (80132fc <_dtoa_r+0x61c>)
 801314e:	1109      	asrs	r1, r1, #4
 8013150:	2400      	movs	r4, #0
 8013152:	2202      	movs	r2, #2
 8013154:	b929      	cbnz	r1, 8013162 <_dtoa_r+0x482>
 8013156:	2c00      	cmp	r4, #0
 8013158:	f43f af6a 	beq.w	8013030 <_dtoa_r+0x350>
 801315c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013160:	e766      	b.n	8013030 <_dtoa_r+0x350>
 8013162:	07cf      	lsls	r7, r1, #31
 8013164:	d505      	bpl.n	8013172 <_dtoa_r+0x492>
 8013166:	ed90 6b00 	vldr	d6, [r0]
 801316a:	3201      	adds	r2, #1
 801316c:	2401      	movs	r4, #1
 801316e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013172:	1049      	asrs	r1, r1, #1
 8013174:	3008      	adds	r0, #8
 8013176:	e7ed      	b.n	8013154 <_dtoa_r+0x474>
 8013178:	2202      	movs	r2, #2
 801317a:	e759      	b.n	8013030 <_dtoa_r+0x350>
 801317c:	465f      	mov	r7, fp
 801317e:	4648      	mov	r0, r9
 8013180:	e775      	b.n	801306e <_dtoa_r+0x38e>
 8013182:	ec42 1b17 	vmov	d7, r1, r2
 8013186:	4a5c      	ldr	r2, [pc, #368]	; (80132f8 <_dtoa_r+0x618>)
 8013188:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801318c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8013190:	9a01      	ldr	r2, [sp, #4]
 8013192:	1814      	adds	r4, r2, r0
 8013194:	9a07      	ldr	r2, [sp, #28]
 8013196:	b352      	cbz	r2, 80131ee <_dtoa_r+0x50e>
 8013198:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801319c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80131a0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80131a4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80131a8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80131ac:	ee35 7b47 	vsub.f64	d7, d5, d7
 80131b0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80131b4:	ee14 2a90 	vmov	r2, s9
 80131b8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80131bc:	3230      	adds	r2, #48	; 0x30
 80131be:	ee36 6b45 	vsub.f64	d6, d6, d5
 80131c2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80131c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131ca:	f808 2b01 	strb.w	r2, [r8], #1
 80131ce:	d439      	bmi.n	8013244 <_dtoa_r+0x564>
 80131d0:	ee32 5b46 	vsub.f64	d5, d2, d6
 80131d4:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80131d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131dc:	d472      	bmi.n	80132c4 <_dtoa_r+0x5e4>
 80131de:	45a0      	cmp	r8, r4
 80131e0:	f43f af6b 	beq.w	80130ba <_dtoa_r+0x3da>
 80131e4:	ee27 7b03 	vmul.f64	d7, d7, d3
 80131e8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80131ec:	e7e0      	b.n	80131b0 <_dtoa_r+0x4d0>
 80131ee:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80131f2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80131f6:	4621      	mov	r1, r4
 80131f8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80131fc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013200:	ee14 2a90 	vmov	r2, s9
 8013204:	3230      	adds	r2, #48	; 0x30
 8013206:	f808 2b01 	strb.w	r2, [r8], #1
 801320a:	45a0      	cmp	r8, r4
 801320c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013210:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013214:	d118      	bne.n	8013248 <_dtoa_r+0x568>
 8013216:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801321a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801321e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8013222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013226:	dc4d      	bgt.n	80132c4 <_dtoa_r+0x5e4>
 8013228:	ee35 7b47 	vsub.f64	d7, d5, d7
 801322c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013234:	f57f af41 	bpl.w	80130ba <_dtoa_r+0x3da>
 8013238:	4688      	mov	r8, r1
 801323a:	3901      	subs	r1, #1
 801323c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8013240:	2b30      	cmp	r3, #48	; 0x30
 8013242:	d0f9      	beq.n	8013238 <_dtoa_r+0x558>
 8013244:	46bb      	mov	fp, r7
 8013246:	e02a      	b.n	801329e <_dtoa_r+0x5be>
 8013248:	ee26 6b03 	vmul.f64	d6, d6, d3
 801324c:	e7d6      	b.n	80131fc <_dtoa_r+0x51c>
 801324e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013252:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8013256:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801325a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801325e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8013262:	ee15 3a10 	vmov	r3, s10
 8013266:	3330      	adds	r3, #48	; 0x30
 8013268:	f808 3b01 	strb.w	r3, [r8], #1
 801326c:	9b01      	ldr	r3, [sp, #4]
 801326e:	eba8 0303 	sub.w	r3, r8, r3
 8013272:	4599      	cmp	r9, r3
 8013274:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8013278:	eea3 7b46 	vfms.f64	d7, d3, d6
 801327c:	d133      	bne.n	80132e6 <_dtoa_r+0x606>
 801327e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8013282:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801328a:	dc1a      	bgt.n	80132c2 <_dtoa_r+0x5e2>
 801328c:	eeb4 7b46 	vcmp.f64	d7, d6
 8013290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013294:	d103      	bne.n	801329e <_dtoa_r+0x5be>
 8013296:	ee15 3a10 	vmov	r3, s10
 801329a:	07d9      	lsls	r1, r3, #31
 801329c:	d411      	bmi.n	80132c2 <_dtoa_r+0x5e2>
 801329e:	4629      	mov	r1, r5
 80132a0:	4630      	mov	r0, r6
 80132a2:	f000 fd11 	bl	8013cc8 <_Bfree>
 80132a6:	2300      	movs	r3, #0
 80132a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80132aa:	f888 3000 	strb.w	r3, [r8]
 80132ae:	f10b 0301 	add.w	r3, fp, #1
 80132b2:	6013      	str	r3, [r2, #0]
 80132b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	f43f ad61 	beq.w	8012d7e <_dtoa_r+0x9e>
 80132bc:	f8c3 8000 	str.w	r8, [r3]
 80132c0:	e55d      	b.n	8012d7e <_dtoa_r+0x9e>
 80132c2:	465f      	mov	r7, fp
 80132c4:	4643      	mov	r3, r8
 80132c6:	4698      	mov	r8, r3
 80132c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80132cc:	2a39      	cmp	r2, #57	; 0x39
 80132ce:	d106      	bne.n	80132de <_dtoa_r+0x5fe>
 80132d0:	9a01      	ldr	r2, [sp, #4]
 80132d2:	429a      	cmp	r2, r3
 80132d4:	d1f7      	bne.n	80132c6 <_dtoa_r+0x5e6>
 80132d6:	9901      	ldr	r1, [sp, #4]
 80132d8:	2230      	movs	r2, #48	; 0x30
 80132da:	3701      	adds	r7, #1
 80132dc:	700a      	strb	r2, [r1, #0]
 80132de:	781a      	ldrb	r2, [r3, #0]
 80132e0:	3201      	adds	r2, #1
 80132e2:	701a      	strb	r2, [r3, #0]
 80132e4:	e7ae      	b.n	8013244 <_dtoa_r+0x564>
 80132e6:	ee27 7b04 	vmul.f64	d7, d7, d4
 80132ea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80132ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132f2:	d1b2      	bne.n	801325a <_dtoa_r+0x57a>
 80132f4:	e7d3      	b.n	801329e <_dtoa_r+0x5be>
 80132f6:	bf00      	nop
 80132f8:	0801d570 	.word	0x0801d570
 80132fc:	0801d548 	.word	0x0801d548
 8013300:	9907      	ldr	r1, [sp, #28]
 8013302:	2900      	cmp	r1, #0
 8013304:	f000 80d0 	beq.w	80134a8 <_dtoa_r+0x7c8>
 8013308:	9906      	ldr	r1, [sp, #24]
 801330a:	2901      	cmp	r1, #1
 801330c:	f300 80b4 	bgt.w	8013478 <_dtoa_r+0x798>
 8013310:	990a      	ldr	r1, [sp, #40]	; 0x28
 8013312:	2900      	cmp	r1, #0
 8013314:	f000 80ac 	beq.w	8013470 <_dtoa_r+0x790>
 8013318:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801331c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8013320:	461c      	mov	r4, r3
 8013322:	930a      	str	r3, [sp, #40]	; 0x28
 8013324:	9b04      	ldr	r3, [sp, #16]
 8013326:	4413      	add	r3, r2
 8013328:	9304      	str	r3, [sp, #16]
 801332a:	9b05      	ldr	r3, [sp, #20]
 801332c:	2101      	movs	r1, #1
 801332e:	4413      	add	r3, r2
 8013330:	4630      	mov	r0, r6
 8013332:	9305      	str	r3, [sp, #20]
 8013334:	f000 fd80 	bl	8013e38 <__i2b>
 8013338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801333a:	4607      	mov	r7, r0
 801333c:	f1b8 0f00 	cmp.w	r8, #0
 8013340:	dd0d      	ble.n	801335e <_dtoa_r+0x67e>
 8013342:	9a05      	ldr	r2, [sp, #20]
 8013344:	2a00      	cmp	r2, #0
 8013346:	dd0a      	ble.n	801335e <_dtoa_r+0x67e>
 8013348:	4542      	cmp	r2, r8
 801334a:	9904      	ldr	r1, [sp, #16]
 801334c:	bfa8      	it	ge
 801334e:	4642      	movge	r2, r8
 8013350:	1a89      	subs	r1, r1, r2
 8013352:	9104      	str	r1, [sp, #16]
 8013354:	9905      	ldr	r1, [sp, #20]
 8013356:	eba8 0802 	sub.w	r8, r8, r2
 801335a:	1a8a      	subs	r2, r1, r2
 801335c:	9205      	str	r2, [sp, #20]
 801335e:	b303      	cbz	r3, 80133a2 <_dtoa_r+0x6c2>
 8013360:	9a07      	ldr	r2, [sp, #28]
 8013362:	2a00      	cmp	r2, #0
 8013364:	f000 80a5 	beq.w	80134b2 <_dtoa_r+0x7d2>
 8013368:	2c00      	cmp	r4, #0
 801336a:	dd13      	ble.n	8013394 <_dtoa_r+0x6b4>
 801336c:	4639      	mov	r1, r7
 801336e:	4622      	mov	r2, r4
 8013370:	4630      	mov	r0, r6
 8013372:	930d      	str	r3, [sp, #52]	; 0x34
 8013374:	f000 fe20 	bl	8013fb8 <__pow5mult>
 8013378:	462a      	mov	r2, r5
 801337a:	4601      	mov	r1, r0
 801337c:	4607      	mov	r7, r0
 801337e:	4630      	mov	r0, r6
 8013380:	f000 fd70 	bl	8013e64 <__multiply>
 8013384:	4629      	mov	r1, r5
 8013386:	900a      	str	r0, [sp, #40]	; 0x28
 8013388:	4630      	mov	r0, r6
 801338a:	f000 fc9d 	bl	8013cc8 <_Bfree>
 801338e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013390:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013392:	4615      	mov	r5, r2
 8013394:	1b1a      	subs	r2, r3, r4
 8013396:	d004      	beq.n	80133a2 <_dtoa_r+0x6c2>
 8013398:	4629      	mov	r1, r5
 801339a:	4630      	mov	r0, r6
 801339c:	f000 fe0c 	bl	8013fb8 <__pow5mult>
 80133a0:	4605      	mov	r5, r0
 80133a2:	2101      	movs	r1, #1
 80133a4:	4630      	mov	r0, r6
 80133a6:	f000 fd47 	bl	8013e38 <__i2b>
 80133aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	4604      	mov	r4, r0
 80133b0:	f340 8081 	ble.w	80134b6 <_dtoa_r+0x7d6>
 80133b4:	461a      	mov	r2, r3
 80133b6:	4601      	mov	r1, r0
 80133b8:	4630      	mov	r0, r6
 80133ba:	f000 fdfd 	bl	8013fb8 <__pow5mult>
 80133be:	9b06      	ldr	r3, [sp, #24]
 80133c0:	2b01      	cmp	r3, #1
 80133c2:	4604      	mov	r4, r0
 80133c4:	dd7a      	ble.n	80134bc <_dtoa_r+0x7dc>
 80133c6:	2300      	movs	r3, #0
 80133c8:	930a      	str	r3, [sp, #40]	; 0x28
 80133ca:	6922      	ldr	r2, [r4, #16]
 80133cc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80133d0:	6910      	ldr	r0, [r2, #16]
 80133d2:	f000 fce1 	bl	8013d98 <__hi0bits>
 80133d6:	f1c0 0020 	rsb	r0, r0, #32
 80133da:	9b05      	ldr	r3, [sp, #20]
 80133dc:	4418      	add	r0, r3
 80133de:	f010 001f 	ands.w	r0, r0, #31
 80133e2:	f000 808c 	beq.w	80134fe <_dtoa_r+0x81e>
 80133e6:	f1c0 0220 	rsb	r2, r0, #32
 80133ea:	2a04      	cmp	r2, #4
 80133ec:	f340 8085 	ble.w	80134fa <_dtoa_r+0x81a>
 80133f0:	f1c0 001c 	rsb	r0, r0, #28
 80133f4:	9b04      	ldr	r3, [sp, #16]
 80133f6:	4403      	add	r3, r0
 80133f8:	9304      	str	r3, [sp, #16]
 80133fa:	9b05      	ldr	r3, [sp, #20]
 80133fc:	4403      	add	r3, r0
 80133fe:	4480      	add	r8, r0
 8013400:	9305      	str	r3, [sp, #20]
 8013402:	9b04      	ldr	r3, [sp, #16]
 8013404:	2b00      	cmp	r3, #0
 8013406:	dd05      	ble.n	8013414 <_dtoa_r+0x734>
 8013408:	4629      	mov	r1, r5
 801340a:	461a      	mov	r2, r3
 801340c:	4630      	mov	r0, r6
 801340e:	f000 fe2d 	bl	801406c <__lshift>
 8013412:	4605      	mov	r5, r0
 8013414:	9b05      	ldr	r3, [sp, #20]
 8013416:	2b00      	cmp	r3, #0
 8013418:	dd05      	ble.n	8013426 <_dtoa_r+0x746>
 801341a:	4621      	mov	r1, r4
 801341c:	461a      	mov	r2, r3
 801341e:	4630      	mov	r0, r6
 8013420:	f000 fe24 	bl	801406c <__lshift>
 8013424:	4604      	mov	r4, r0
 8013426:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013428:	2b00      	cmp	r3, #0
 801342a:	d06a      	beq.n	8013502 <_dtoa_r+0x822>
 801342c:	4621      	mov	r1, r4
 801342e:	4628      	mov	r0, r5
 8013430:	f000 fe8c 	bl	801414c <__mcmp>
 8013434:	2800      	cmp	r0, #0
 8013436:	da64      	bge.n	8013502 <_dtoa_r+0x822>
 8013438:	2300      	movs	r3, #0
 801343a:	4629      	mov	r1, r5
 801343c:	220a      	movs	r2, #10
 801343e:	4630      	mov	r0, r6
 8013440:	f000 fc64 	bl	8013d0c <__multadd>
 8013444:	9b07      	ldr	r3, [sp, #28]
 8013446:	f10b 3bff 	add.w	fp, fp, #4294967295
 801344a:	4605      	mov	r5, r0
 801344c:	2b00      	cmp	r3, #0
 801344e:	f000 8191 	beq.w	8013774 <_dtoa_r+0xa94>
 8013452:	4639      	mov	r1, r7
 8013454:	2300      	movs	r3, #0
 8013456:	220a      	movs	r2, #10
 8013458:	4630      	mov	r0, r6
 801345a:	f000 fc57 	bl	8013d0c <__multadd>
 801345e:	f1ba 0f00 	cmp.w	sl, #0
 8013462:	4607      	mov	r7, r0
 8013464:	f300 808d 	bgt.w	8013582 <_dtoa_r+0x8a2>
 8013468:	9b06      	ldr	r3, [sp, #24]
 801346a:	2b02      	cmp	r3, #2
 801346c:	dc50      	bgt.n	8013510 <_dtoa_r+0x830>
 801346e:	e088      	b.n	8013582 <_dtoa_r+0x8a2>
 8013470:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013472:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8013476:	e751      	b.n	801331c <_dtoa_r+0x63c>
 8013478:	f109 34ff 	add.w	r4, r9, #4294967295
 801347c:	42a3      	cmp	r3, r4
 801347e:	bfbf      	itttt	lt
 8013480:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8013482:	1ae3      	sublt	r3, r4, r3
 8013484:	18d2      	addlt	r2, r2, r3
 8013486:	9209      	strlt	r2, [sp, #36]	; 0x24
 8013488:	bfb6      	itet	lt
 801348a:	4623      	movlt	r3, r4
 801348c:	1b1c      	subge	r4, r3, r4
 801348e:	2400      	movlt	r4, #0
 8013490:	f1b9 0f00 	cmp.w	r9, #0
 8013494:	bfb5      	itete	lt
 8013496:	9a04      	ldrlt	r2, [sp, #16]
 8013498:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801349c:	eba2 0809 	sublt.w	r8, r2, r9
 80134a0:	464a      	movge	r2, r9
 80134a2:	bfb8      	it	lt
 80134a4:	2200      	movlt	r2, #0
 80134a6:	e73c      	b.n	8013322 <_dtoa_r+0x642>
 80134a8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80134ac:	9f07      	ldr	r7, [sp, #28]
 80134ae:	461c      	mov	r4, r3
 80134b0:	e744      	b.n	801333c <_dtoa_r+0x65c>
 80134b2:	461a      	mov	r2, r3
 80134b4:	e770      	b.n	8013398 <_dtoa_r+0x6b8>
 80134b6:	9b06      	ldr	r3, [sp, #24]
 80134b8:	2b01      	cmp	r3, #1
 80134ba:	dc18      	bgt.n	80134ee <_dtoa_r+0x80e>
 80134bc:	9b02      	ldr	r3, [sp, #8]
 80134be:	b9b3      	cbnz	r3, 80134ee <_dtoa_r+0x80e>
 80134c0:	9b03      	ldr	r3, [sp, #12]
 80134c2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80134c6:	b9a2      	cbnz	r2, 80134f2 <_dtoa_r+0x812>
 80134c8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80134cc:	0d12      	lsrs	r2, r2, #20
 80134ce:	0512      	lsls	r2, r2, #20
 80134d0:	b18a      	cbz	r2, 80134f6 <_dtoa_r+0x816>
 80134d2:	9b04      	ldr	r3, [sp, #16]
 80134d4:	3301      	adds	r3, #1
 80134d6:	9304      	str	r3, [sp, #16]
 80134d8:	9b05      	ldr	r3, [sp, #20]
 80134da:	3301      	adds	r3, #1
 80134dc:	9305      	str	r3, [sp, #20]
 80134de:	2301      	movs	r3, #1
 80134e0:	930a      	str	r3, [sp, #40]	; 0x28
 80134e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	f47f af70 	bne.w	80133ca <_dtoa_r+0x6ea>
 80134ea:	2001      	movs	r0, #1
 80134ec:	e775      	b.n	80133da <_dtoa_r+0x6fa>
 80134ee:	2300      	movs	r3, #0
 80134f0:	e7f6      	b.n	80134e0 <_dtoa_r+0x800>
 80134f2:	9b02      	ldr	r3, [sp, #8]
 80134f4:	e7f4      	b.n	80134e0 <_dtoa_r+0x800>
 80134f6:	920a      	str	r2, [sp, #40]	; 0x28
 80134f8:	e7f3      	b.n	80134e2 <_dtoa_r+0x802>
 80134fa:	d082      	beq.n	8013402 <_dtoa_r+0x722>
 80134fc:	4610      	mov	r0, r2
 80134fe:	301c      	adds	r0, #28
 8013500:	e778      	b.n	80133f4 <_dtoa_r+0x714>
 8013502:	f1b9 0f00 	cmp.w	r9, #0
 8013506:	dc37      	bgt.n	8013578 <_dtoa_r+0x898>
 8013508:	9b06      	ldr	r3, [sp, #24]
 801350a:	2b02      	cmp	r3, #2
 801350c:	dd34      	ble.n	8013578 <_dtoa_r+0x898>
 801350e:	46ca      	mov	sl, r9
 8013510:	f1ba 0f00 	cmp.w	sl, #0
 8013514:	d10d      	bne.n	8013532 <_dtoa_r+0x852>
 8013516:	4621      	mov	r1, r4
 8013518:	4653      	mov	r3, sl
 801351a:	2205      	movs	r2, #5
 801351c:	4630      	mov	r0, r6
 801351e:	f000 fbf5 	bl	8013d0c <__multadd>
 8013522:	4601      	mov	r1, r0
 8013524:	4604      	mov	r4, r0
 8013526:	4628      	mov	r0, r5
 8013528:	f000 fe10 	bl	801414c <__mcmp>
 801352c:	2800      	cmp	r0, #0
 801352e:	f73f adeb 	bgt.w	8013108 <_dtoa_r+0x428>
 8013532:	9b08      	ldr	r3, [sp, #32]
 8013534:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013538:	ea6f 0b03 	mvn.w	fp, r3
 801353c:	f04f 0900 	mov.w	r9, #0
 8013540:	4621      	mov	r1, r4
 8013542:	4630      	mov	r0, r6
 8013544:	f000 fbc0 	bl	8013cc8 <_Bfree>
 8013548:	2f00      	cmp	r7, #0
 801354a:	f43f aea8 	beq.w	801329e <_dtoa_r+0x5be>
 801354e:	f1b9 0f00 	cmp.w	r9, #0
 8013552:	d005      	beq.n	8013560 <_dtoa_r+0x880>
 8013554:	45b9      	cmp	r9, r7
 8013556:	d003      	beq.n	8013560 <_dtoa_r+0x880>
 8013558:	4649      	mov	r1, r9
 801355a:	4630      	mov	r0, r6
 801355c:	f000 fbb4 	bl	8013cc8 <_Bfree>
 8013560:	4639      	mov	r1, r7
 8013562:	4630      	mov	r0, r6
 8013564:	f000 fbb0 	bl	8013cc8 <_Bfree>
 8013568:	e699      	b.n	801329e <_dtoa_r+0x5be>
 801356a:	2400      	movs	r4, #0
 801356c:	4627      	mov	r7, r4
 801356e:	e7e0      	b.n	8013532 <_dtoa_r+0x852>
 8013570:	46bb      	mov	fp, r7
 8013572:	4604      	mov	r4, r0
 8013574:	4607      	mov	r7, r0
 8013576:	e5c7      	b.n	8013108 <_dtoa_r+0x428>
 8013578:	9b07      	ldr	r3, [sp, #28]
 801357a:	46ca      	mov	sl, r9
 801357c:	2b00      	cmp	r3, #0
 801357e:	f000 8100 	beq.w	8013782 <_dtoa_r+0xaa2>
 8013582:	f1b8 0f00 	cmp.w	r8, #0
 8013586:	dd05      	ble.n	8013594 <_dtoa_r+0x8b4>
 8013588:	4639      	mov	r1, r7
 801358a:	4642      	mov	r2, r8
 801358c:	4630      	mov	r0, r6
 801358e:	f000 fd6d 	bl	801406c <__lshift>
 8013592:	4607      	mov	r7, r0
 8013594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013596:	2b00      	cmp	r3, #0
 8013598:	d05d      	beq.n	8013656 <_dtoa_r+0x976>
 801359a:	6879      	ldr	r1, [r7, #4]
 801359c:	4630      	mov	r0, r6
 801359e:	f000 fb53 	bl	8013c48 <_Balloc>
 80135a2:	4680      	mov	r8, r0
 80135a4:	b928      	cbnz	r0, 80135b2 <_dtoa_r+0x8d2>
 80135a6:	4b82      	ldr	r3, [pc, #520]	; (80137b0 <_dtoa_r+0xad0>)
 80135a8:	4602      	mov	r2, r0
 80135aa:	f240 21ea 	movw	r1, #746	; 0x2ea
 80135ae:	f7ff bbaf 	b.w	8012d10 <_dtoa_r+0x30>
 80135b2:	693a      	ldr	r2, [r7, #16]
 80135b4:	3202      	adds	r2, #2
 80135b6:	0092      	lsls	r2, r2, #2
 80135b8:	f107 010c 	add.w	r1, r7, #12
 80135bc:	300c      	adds	r0, #12
 80135be:	f7fe fb2b 	bl	8011c18 <memcpy>
 80135c2:	2201      	movs	r2, #1
 80135c4:	4641      	mov	r1, r8
 80135c6:	4630      	mov	r0, r6
 80135c8:	f000 fd50 	bl	801406c <__lshift>
 80135cc:	9b01      	ldr	r3, [sp, #4]
 80135ce:	3301      	adds	r3, #1
 80135d0:	9304      	str	r3, [sp, #16]
 80135d2:	9b01      	ldr	r3, [sp, #4]
 80135d4:	4453      	add	r3, sl
 80135d6:	9308      	str	r3, [sp, #32]
 80135d8:	9b02      	ldr	r3, [sp, #8]
 80135da:	f003 0301 	and.w	r3, r3, #1
 80135de:	46b9      	mov	r9, r7
 80135e0:	9307      	str	r3, [sp, #28]
 80135e2:	4607      	mov	r7, r0
 80135e4:	9b04      	ldr	r3, [sp, #16]
 80135e6:	4621      	mov	r1, r4
 80135e8:	3b01      	subs	r3, #1
 80135ea:	4628      	mov	r0, r5
 80135ec:	9302      	str	r3, [sp, #8]
 80135ee:	f7ff faec 	bl	8012bca <quorem>
 80135f2:	4603      	mov	r3, r0
 80135f4:	3330      	adds	r3, #48	; 0x30
 80135f6:	9005      	str	r0, [sp, #20]
 80135f8:	4649      	mov	r1, r9
 80135fa:	4628      	mov	r0, r5
 80135fc:	9309      	str	r3, [sp, #36]	; 0x24
 80135fe:	f000 fda5 	bl	801414c <__mcmp>
 8013602:	463a      	mov	r2, r7
 8013604:	4682      	mov	sl, r0
 8013606:	4621      	mov	r1, r4
 8013608:	4630      	mov	r0, r6
 801360a:	f000 fdbb 	bl	8014184 <__mdiff>
 801360e:	68c2      	ldr	r2, [r0, #12]
 8013610:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013612:	4680      	mov	r8, r0
 8013614:	bb0a      	cbnz	r2, 801365a <_dtoa_r+0x97a>
 8013616:	4601      	mov	r1, r0
 8013618:	4628      	mov	r0, r5
 801361a:	f000 fd97 	bl	801414c <__mcmp>
 801361e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013620:	4602      	mov	r2, r0
 8013622:	4641      	mov	r1, r8
 8013624:	4630      	mov	r0, r6
 8013626:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 801362a:	f000 fb4d 	bl	8013cc8 <_Bfree>
 801362e:	9b06      	ldr	r3, [sp, #24]
 8013630:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013632:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8013636:	ea43 0102 	orr.w	r1, r3, r2
 801363a:	9b07      	ldr	r3, [sp, #28]
 801363c:	430b      	orrs	r3, r1
 801363e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013640:	d10d      	bne.n	801365e <_dtoa_r+0x97e>
 8013642:	2b39      	cmp	r3, #57	; 0x39
 8013644:	d029      	beq.n	801369a <_dtoa_r+0x9ba>
 8013646:	f1ba 0f00 	cmp.w	sl, #0
 801364a:	dd01      	ble.n	8013650 <_dtoa_r+0x970>
 801364c:	9b05      	ldr	r3, [sp, #20]
 801364e:	3331      	adds	r3, #49	; 0x31
 8013650:	9a02      	ldr	r2, [sp, #8]
 8013652:	7013      	strb	r3, [r2, #0]
 8013654:	e774      	b.n	8013540 <_dtoa_r+0x860>
 8013656:	4638      	mov	r0, r7
 8013658:	e7b8      	b.n	80135cc <_dtoa_r+0x8ec>
 801365a:	2201      	movs	r2, #1
 801365c:	e7e1      	b.n	8013622 <_dtoa_r+0x942>
 801365e:	f1ba 0f00 	cmp.w	sl, #0
 8013662:	db06      	blt.n	8013672 <_dtoa_r+0x992>
 8013664:	9906      	ldr	r1, [sp, #24]
 8013666:	ea41 0a0a 	orr.w	sl, r1, sl
 801366a:	9907      	ldr	r1, [sp, #28]
 801366c:	ea5a 0101 	orrs.w	r1, sl, r1
 8013670:	d120      	bne.n	80136b4 <_dtoa_r+0x9d4>
 8013672:	2a00      	cmp	r2, #0
 8013674:	ddec      	ble.n	8013650 <_dtoa_r+0x970>
 8013676:	4629      	mov	r1, r5
 8013678:	2201      	movs	r2, #1
 801367a:	4630      	mov	r0, r6
 801367c:	9304      	str	r3, [sp, #16]
 801367e:	f000 fcf5 	bl	801406c <__lshift>
 8013682:	4621      	mov	r1, r4
 8013684:	4605      	mov	r5, r0
 8013686:	f000 fd61 	bl	801414c <__mcmp>
 801368a:	2800      	cmp	r0, #0
 801368c:	9b04      	ldr	r3, [sp, #16]
 801368e:	dc02      	bgt.n	8013696 <_dtoa_r+0x9b6>
 8013690:	d1de      	bne.n	8013650 <_dtoa_r+0x970>
 8013692:	07da      	lsls	r2, r3, #31
 8013694:	d5dc      	bpl.n	8013650 <_dtoa_r+0x970>
 8013696:	2b39      	cmp	r3, #57	; 0x39
 8013698:	d1d8      	bne.n	801364c <_dtoa_r+0x96c>
 801369a:	9a02      	ldr	r2, [sp, #8]
 801369c:	2339      	movs	r3, #57	; 0x39
 801369e:	7013      	strb	r3, [r2, #0]
 80136a0:	4643      	mov	r3, r8
 80136a2:	4698      	mov	r8, r3
 80136a4:	3b01      	subs	r3, #1
 80136a6:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80136aa:	2a39      	cmp	r2, #57	; 0x39
 80136ac:	d051      	beq.n	8013752 <_dtoa_r+0xa72>
 80136ae:	3201      	adds	r2, #1
 80136b0:	701a      	strb	r2, [r3, #0]
 80136b2:	e745      	b.n	8013540 <_dtoa_r+0x860>
 80136b4:	2a00      	cmp	r2, #0
 80136b6:	dd03      	ble.n	80136c0 <_dtoa_r+0x9e0>
 80136b8:	2b39      	cmp	r3, #57	; 0x39
 80136ba:	d0ee      	beq.n	801369a <_dtoa_r+0x9ba>
 80136bc:	3301      	adds	r3, #1
 80136be:	e7c7      	b.n	8013650 <_dtoa_r+0x970>
 80136c0:	9a04      	ldr	r2, [sp, #16]
 80136c2:	9908      	ldr	r1, [sp, #32]
 80136c4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80136c8:	428a      	cmp	r2, r1
 80136ca:	d02b      	beq.n	8013724 <_dtoa_r+0xa44>
 80136cc:	4629      	mov	r1, r5
 80136ce:	2300      	movs	r3, #0
 80136d0:	220a      	movs	r2, #10
 80136d2:	4630      	mov	r0, r6
 80136d4:	f000 fb1a 	bl	8013d0c <__multadd>
 80136d8:	45b9      	cmp	r9, r7
 80136da:	4605      	mov	r5, r0
 80136dc:	f04f 0300 	mov.w	r3, #0
 80136e0:	f04f 020a 	mov.w	r2, #10
 80136e4:	4649      	mov	r1, r9
 80136e6:	4630      	mov	r0, r6
 80136e8:	d107      	bne.n	80136fa <_dtoa_r+0xa1a>
 80136ea:	f000 fb0f 	bl	8013d0c <__multadd>
 80136ee:	4681      	mov	r9, r0
 80136f0:	4607      	mov	r7, r0
 80136f2:	9b04      	ldr	r3, [sp, #16]
 80136f4:	3301      	adds	r3, #1
 80136f6:	9304      	str	r3, [sp, #16]
 80136f8:	e774      	b.n	80135e4 <_dtoa_r+0x904>
 80136fa:	f000 fb07 	bl	8013d0c <__multadd>
 80136fe:	4639      	mov	r1, r7
 8013700:	4681      	mov	r9, r0
 8013702:	2300      	movs	r3, #0
 8013704:	220a      	movs	r2, #10
 8013706:	4630      	mov	r0, r6
 8013708:	f000 fb00 	bl	8013d0c <__multadd>
 801370c:	4607      	mov	r7, r0
 801370e:	e7f0      	b.n	80136f2 <_dtoa_r+0xa12>
 8013710:	f1ba 0f00 	cmp.w	sl, #0
 8013714:	9a01      	ldr	r2, [sp, #4]
 8013716:	bfcc      	ite	gt
 8013718:	46d0      	movgt	r8, sl
 801371a:	f04f 0801 	movle.w	r8, #1
 801371e:	4490      	add	r8, r2
 8013720:	f04f 0900 	mov.w	r9, #0
 8013724:	4629      	mov	r1, r5
 8013726:	2201      	movs	r2, #1
 8013728:	4630      	mov	r0, r6
 801372a:	9302      	str	r3, [sp, #8]
 801372c:	f000 fc9e 	bl	801406c <__lshift>
 8013730:	4621      	mov	r1, r4
 8013732:	4605      	mov	r5, r0
 8013734:	f000 fd0a 	bl	801414c <__mcmp>
 8013738:	2800      	cmp	r0, #0
 801373a:	dcb1      	bgt.n	80136a0 <_dtoa_r+0x9c0>
 801373c:	d102      	bne.n	8013744 <_dtoa_r+0xa64>
 801373e:	9b02      	ldr	r3, [sp, #8]
 8013740:	07db      	lsls	r3, r3, #31
 8013742:	d4ad      	bmi.n	80136a0 <_dtoa_r+0x9c0>
 8013744:	4643      	mov	r3, r8
 8013746:	4698      	mov	r8, r3
 8013748:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801374c:	2a30      	cmp	r2, #48	; 0x30
 801374e:	d0fa      	beq.n	8013746 <_dtoa_r+0xa66>
 8013750:	e6f6      	b.n	8013540 <_dtoa_r+0x860>
 8013752:	9a01      	ldr	r2, [sp, #4]
 8013754:	429a      	cmp	r2, r3
 8013756:	d1a4      	bne.n	80136a2 <_dtoa_r+0x9c2>
 8013758:	f10b 0b01 	add.w	fp, fp, #1
 801375c:	2331      	movs	r3, #49	; 0x31
 801375e:	e778      	b.n	8013652 <_dtoa_r+0x972>
 8013760:	4b14      	ldr	r3, [pc, #80]	; (80137b4 <_dtoa_r+0xad4>)
 8013762:	f7ff bb27 	b.w	8012db4 <_dtoa_r+0xd4>
 8013766:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013768:	2b00      	cmp	r3, #0
 801376a:	f47f ab03 	bne.w	8012d74 <_dtoa_r+0x94>
 801376e:	4b12      	ldr	r3, [pc, #72]	; (80137b8 <_dtoa_r+0xad8>)
 8013770:	f7ff bb20 	b.w	8012db4 <_dtoa_r+0xd4>
 8013774:	f1ba 0f00 	cmp.w	sl, #0
 8013778:	dc03      	bgt.n	8013782 <_dtoa_r+0xaa2>
 801377a:	9b06      	ldr	r3, [sp, #24]
 801377c:	2b02      	cmp	r3, #2
 801377e:	f73f aec7 	bgt.w	8013510 <_dtoa_r+0x830>
 8013782:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013786:	4621      	mov	r1, r4
 8013788:	4628      	mov	r0, r5
 801378a:	f7ff fa1e 	bl	8012bca <quorem>
 801378e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8013792:	f808 3b01 	strb.w	r3, [r8], #1
 8013796:	9a01      	ldr	r2, [sp, #4]
 8013798:	eba8 0202 	sub.w	r2, r8, r2
 801379c:	4592      	cmp	sl, r2
 801379e:	ddb7      	ble.n	8013710 <_dtoa_r+0xa30>
 80137a0:	4629      	mov	r1, r5
 80137a2:	2300      	movs	r3, #0
 80137a4:	220a      	movs	r2, #10
 80137a6:	4630      	mov	r0, r6
 80137a8:	f000 fab0 	bl	8013d0c <__multadd>
 80137ac:	4605      	mov	r5, r0
 80137ae:	e7ea      	b.n	8013786 <_dtoa_r+0xaa6>
 80137b0:	0801d474 	.word	0x0801d474
 80137b4:	0801d319 	.word	0x0801d319
 80137b8:	0801d40c 	.word	0x0801d40c

080137bc <__sflush_r>:
 80137bc:	898a      	ldrh	r2, [r1, #12]
 80137be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137c2:	4605      	mov	r5, r0
 80137c4:	0710      	lsls	r0, r2, #28
 80137c6:	460c      	mov	r4, r1
 80137c8:	d458      	bmi.n	801387c <__sflush_r+0xc0>
 80137ca:	684b      	ldr	r3, [r1, #4]
 80137cc:	2b00      	cmp	r3, #0
 80137ce:	dc05      	bgt.n	80137dc <__sflush_r+0x20>
 80137d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	dc02      	bgt.n	80137dc <__sflush_r+0x20>
 80137d6:	2000      	movs	r0, #0
 80137d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80137de:	2e00      	cmp	r6, #0
 80137e0:	d0f9      	beq.n	80137d6 <__sflush_r+0x1a>
 80137e2:	2300      	movs	r3, #0
 80137e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80137e8:	682f      	ldr	r7, [r5, #0]
 80137ea:	602b      	str	r3, [r5, #0]
 80137ec:	d032      	beq.n	8013854 <__sflush_r+0x98>
 80137ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80137f0:	89a3      	ldrh	r3, [r4, #12]
 80137f2:	075a      	lsls	r2, r3, #29
 80137f4:	d505      	bpl.n	8013802 <__sflush_r+0x46>
 80137f6:	6863      	ldr	r3, [r4, #4]
 80137f8:	1ac0      	subs	r0, r0, r3
 80137fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80137fc:	b10b      	cbz	r3, 8013802 <__sflush_r+0x46>
 80137fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013800:	1ac0      	subs	r0, r0, r3
 8013802:	2300      	movs	r3, #0
 8013804:	4602      	mov	r2, r0
 8013806:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013808:	6a21      	ldr	r1, [r4, #32]
 801380a:	4628      	mov	r0, r5
 801380c:	47b0      	blx	r6
 801380e:	1c43      	adds	r3, r0, #1
 8013810:	89a3      	ldrh	r3, [r4, #12]
 8013812:	d106      	bne.n	8013822 <__sflush_r+0x66>
 8013814:	6829      	ldr	r1, [r5, #0]
 8013816:	291d      	cmp	r1, #29
 8013818:	d82c      	bhi.n	8013874 <__sflush_r+0xb8>
 801381a:	4a2a      	ldr	r2, [pc, #168]	; (80138c4 <__sflush_r+0x108>)
 801381c:	40ca      	lsrs	r2, r1
 801381e:	07d6      	lsls	r6, r2, #31
 8013820:	d528      	bpl.n	8013874 <__sflush_r+0xb8>
 8013822:	2200      	movs	r2, #0
 8013824:	6062      	str	r2, [r4, #4]
 8013826:	04d9      	lsls	r1, r3, #19
 8013828:	6922      	ldr	r2, [r4, #16]
 801382a:	6022      	str	r2, [r4, #0]
 801382c:	d504      	bpl.n	8013838 <__sflush_r+0x7c>
 801382e:	1c42      	adds	r2, r0, #1
 8013830:	d101      	bne.n	8013836 <__sflush_r+0x7a>
 8013832:	682b      	ldr	r3, [r5, #0]
 8013834:	b903      	cbnz	r3, 8013838 <__sflush_r+0x7c>
 8013836:	6560      	str	r0, [r4, #84]	; 0x54
 8013838:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801383a:	602f      	str	r7, [r5, #0]
 801383c:	2900      	cmp	r1, #0
 801383e:	d0ca      	beq.n	80137d6 <__sflush_r+0x1a>
 8013840:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013844:	4299      	cmp	r1, r3
 8013846:	d002      	beq.n	801384e <__sflush_r+0x92>
 8013848:	4628      	mov	r0, r5
 801384a:	f000 fd97 	bl	801437c <_free_r>
 801384e:	2000      	movs	r0, #0
 8013850:	6360      	str	r0, [r4, #52]	; 0x34
 8013852:	e7c1      	b.n	80137d8 <__sflush_r+0x1c>
 8013854:	6a21      	ldr	r1, [r4, #32]
 8013856:	2301      	movs	r3, #1
 8013858:	4628      	mov	r0, r5
 801385a:	47b0      	blx	r6
 801385c:	1c41      	adds	r1, r0, #1
 801385e:	d1c7      	bne.n	80137f0 <__sflush_r+0x34>
 8013860:	682b      	ldr	r3, [r5, #0]
 8013862:	2b00      	cmp	r3, #0
 8013864:	d0c4      	beq.n	80137f0 <__sflush_r+0x34>
 8013866:	2b1d      	cmp	r3, #29
 8013868:	d001      	beq.n	801386e <__sflush_r+0xb2>
 801386a:	2b16      	cmp	r3, #22
 801386c:	d101      	bne.n	8013872 <__sflush_r+0xb6>
 801386e:	602f      	str	r7, [r5, #0]
 8013870:	e7b1      	b.n	80137d6 <__sflush_r+0x1a>
 8013872:	89a3      	ldrh	r3, [r4, #12]
 8013874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013878:	81a3      	strh	r3, [r4, #12]
 801387a:	e7ad      	b.n	80137d8 <__sflush_r+0x1c>
 801387c:	690f      	ldr	r7, [r1, #16]
 801387e:	2f00      	cmp	r7, #0
 8013880:	d0a9      	beq.n	80137d6 <__sflush_r+0x1a>
 8013882:	0793      	lsls	r3, r2, #30
 8013884:	680e      	ldr	r6, [r1, #0]
 8013886:	bf08      	it	eq
 8013888:	694b      	ldreq	r3, [r1, #20]
 801388a:	600f      	str	r7, [r1, #0]
 801388c:	bf18      	it	ne
 801388e:	2300      	movne	r3, #0
 8013890:	eba6 0807 	sub.w	r8, r6, r7
 8013894:	608b      	str	r3, [r1, #8]
 8013896:	f1b8 0f00 	cmp.w	r8, #0
 801389a:	dd9c      	ble.n	80137d6 <__sflush_r+0x1a>
 801389c:	6a21      	ldr	r1, [r4, #32]
 801389e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80138a0:	4643      	mov	r3, r8
 80138a2:	463a      	mov	r2, r7
 80138a4:	4628      	mov	r0, r5
 80138a6:	47b0      	blx	r6
 80138a8:	2800      	cmp	r0, #0
 80138aa:	dc06      	bgt.n	80138ba <__sflush_r+0xfe>
 80138ac:	89a3      	ldrh	r3, [r4, #12]
 80138ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80138b2:	81a3      	strh	r3, [r4, #12]
 80138b4:	f04f 30ff 	mov.w	r0, #4294967295
 80138b8:	e78e      	b.n	80137d8 <__sflush_r+0x1c>
 80138ba:	4407      	add	r7, r0
 80138bc:	eba8 0800 	sub.w	r8, r8, r0
 80138c0:	e7e9      	b.n	8013896 <__sflush_r+0xda>
 80138c2:	bf00      	nop
 80138c4:	20400001 	.word	0x20400001

080138c8 <_fflush_r>:
 80138c8:	b538      	push	{r3, r4, r5, lr}
 80138ca:	690b      	ldr	r3, [r1, #16]
 80138cc:	4605      	mov	r5, r0
 80138ce:	460c      	mov	r4, r1
 80138d0:	b913      	cbnz	r3, 80138d8 <_fflush_r+0x10>
 80138d2:	2500      	movs	r5, #0
 80138d4:	4628      	mov	r0, r5
 80138d6:	bd38      	pop	{r3, r4, r5, pc}
 80138d8:	b118      	cbz	r0, 80138e2 <_fflush_r+0x1a>
 80138da:	6983      	ldr	r3, [r0, #24]
 80138dc:	b90b      	cbnz	r3, 80138e2 <_fflush_r+0x1a>
 80138de:	f000 f887 	bl	80139f0 <__sinit>
 80138e2:	4b14      	ldr	r3, [pc, #80]	; (8013934 <_fflush_r+0x6c>)
 80138e4:	429c      	cmp	r4, r3
 80138e6:	d11b      	bne.n	8013920 <_fflush_r+0x58>
 80138e8:	686c      	ldr	r4, [r5, #4]
 80138ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80138ee:	2b00      	cmp	r3, #0
 80138f0:	d0ef      	beq.n	80138d2 <_fflush_r+0xa>
 80138f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80138f4:	07d0      	lsls	r0, r2, #31
 80138f6:	d404      	bmi.n	8013902 <_fflush_r+0x3a>
 80138f8:	0599      	lsls	r1, r3, #22
 80138fa:	d402      	bmi.n	8013902 <_fflush_r+0x3a>
 80138fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80138fe:	f000 f91a 	bl	8013b36 <__retarget_lock_acquire_recursive>
 8013902:	4628      	mov	r0, r5
 8013904:	4621      	mov	r1, r4
 8013906:	f7ff ff59 	bl	80137bc <__sflush_r>
 801390a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801390c:	07da      	lsls	r2, r3, #31
 801390e:	4605      	mov	r5, r0
 8013910:	d4e0      	bmi.n	80138d4 <_fflush_r+0xc>
 8013912:	89a3      	ldrh	r3, [r4, #12]
 8013914:	059b      	lsls	r3, r3, #22
 8013916:	d4dd      	bmi.n	80138d4 <_fflush_r+0xc>
 8013918:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801391a:	f000 f90d 	bl	8013b38 <__retarget_lock_release_recursive>
 801391e:	e7d9      	b.n	80138d4 <_fflush_r+0xc>
 8013920:	4b05      	ldr	r3, [pc, #20]	; (8013938 <_fflush_r+0x70>)
 8013922:	429c      	cmp	r4, r3
 8013924:	d101      	bne.n	801392a <_fflush_r+0x62>
 8013926:	68ac      	ldr	r4, [r5, #8]
 8013928:	e7df      	b.n	80138ea <_fflush_r+0x22>
 801392a:	4b04      	ldr	r3, [pc, #16]	; (801393c <_fflush_r+0x74>)
 801392c:	429c      	cmp	r4, r3
 801392e:	bf08      	it	eq
 8013930:	68ec      	ldreq	r4, [r5, #12]
 8013932:	e7da      	b.n	80138ea <_fflush_r+0x22>
 8013934:	0801d4a8 	.word	0x0801d4a8
 8013938:	0801d4c8 	.word	0x0801d4c8
 801393c:	0801d488 	.word	0x0801d488

08013940 <std>:
 8013940:	2300      	movs	r3, #0
 8013942:	b510      	push	{r4, lr}
 8013944:	4604      	mov	r4, r0
 8013946:	e9c0 3300 	strd	r3, r3, [r0]
 801394a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801394e:	6083      	str	r3, [r0, #8]
 8013950:	8181      	strh	r1, [r0, #12]
 8013952:	6643      	str	r3, [r0, #100]	; 0x64
 8013954:	81c2      	strh	r2, [r0, #14]
 8013956:	6183      	str	r3, [r0, #24]
 8013958:	4619      	mov	r1, r3
 801395a:	2208      	movs	r2, #8
 801395c:	305c      	adds	r0, #92	; 0x5c
 801395e:	f7fe f969 	bl	8011c34 <memset>
 8013962:	4b05      	ldr	r3, [pc, #20]	; (8013978 <std+0x38>)
 8013964:	6263      	str	r3, [r4, #36]	; 0x24
 8013966:	4b05      	ldr	r3, [pc, #20]	; (801397c <std+0x3c>)
 8013968:	62a3      	str	r3, [r4, #40]	; 0x28
 801396a:	4b05      	ldr	r3, [pc, #20]	; (8013980 <std+0x40>)
 801396c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801396e:	4b05      	ldr	r3, [pc, #20]	; (8013984 <std+0x44>)
 8013970:	6224      	str	r4, [r4, #32]
 8013972:	6323      	str	r3, [r4, #48]	; 0x30
 8013974:	bd10      	pop	{r4, pc}
 8013976:	bf00      	nop
 8013978:	080148f9 	.word	0x080148f9
 801397c:	0801491b 	.word	0x0801491b
 8013980:	08014953 	.word	0x08014953
 8013984:	08014977 	.word	0x08014977

08013988 <_cleanup_r>:
 8013988:	4901      	ldr	r1, [pc, #4]	; (8013990 <_cleanup_r+0x8>)
 801398a:	f000 b8af 	b.w	8013aec <_fwalk_reent>
 801398e:	bf00      	nop
 8013990:	080138c9 	.word	0x080138c9

08013994 <__sfmoreglue>:
 8013994:	b570      	push	{r4, r5, r6, lr}
 8013996:	2268      	movs	r2, #104	; 0x68
 8013998:	1e4d      	subs	r5, r1, #1
 801399a:	4355      	muls	r5, r2
 801399c:	460e      	mov	r6, r1
 801399e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80139a2:	f000 fd57 	bl	8014454 <_malloc_r>
 80139a6:	4604      	mov	r4, r0
 80139a8:	b140      	cbz	r0, 80139bc <__sfmoreglue+0x28>
 80139aa:	2100      	movs	r1, #0
 80139ac:	e9c0 1600 	strd	r1, r6, [r0]
 80139b0:	300c      	adds	r0, #12
 80139b2:	60a0      	str	r0, [r4, #8]
 80139b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80139b8:	f7fe f93c 	bl	8011c34 <memset>
 80139bc:	4620      	mov	r0, r4
 80139be:	bd70      	pop	{r4, r5, r6, pc}

080139c0 <__sfp_lock_acquire>:
 80139c0:	4801      	ldr	r0, [pc, #4]	; (80139c8 <__sfp_lock_acquire+0x8>)
 80139c2:	f000 b8b8 	b.w	8013b36 <__retarget_lock_acquire_recursive>
 80139c6:	bf00      	nop
 80139c8:	2400d551 	.word	0x2400d551

080139cc <__sfp_lock_release>:
 80139cc:	4801      	ldr	r0, [pc, #4]	; (80139d4 <__sfp_lock_release+0x8>)
 80139ce:	f000 b8b3 	b.w	8013b38 <__retarget_lock_release_recursive>
 80139d2:	bf00      	nop
 80139d4:	2400d551 	.word	0x2400d551

080139d8 <__sinit_lock_acquire>:
 80139d8:	4801      	ldr	r0, [pc, #4]	; (80139e0 <__sinit_lock_acquire+0x8>)
 80139da:	f000 b8ac 	b.w	8013b36 <__retarget_lock_acquire_recursive>
 80139de:	bf00      	nop
 80139e0:	2400d552 	.word	0x2400d552

080139e4 <__sinit_lock_release>:
 80139e4:	4801      	ldr	r0, [pc, #4]	; (80139ec <__sinit_lock_release+0x8>)
 80139e6:	f000 b8a7 	b.w	8013b38 <__retarget_lock_release_recursive>
 80139ea:	bf00      	nop
 80139ec:	2400d552 	.word	0x2400d552

080139f0 <__sinit>:
 80139f0:	b510      	push	{r4, lr}
 80139f2:	4604      	mov	r4, r0
 80139f4:	f7ff fff0 	bl	80139d8 <__sinit_lock_acquire>
 80139f8:	69a3      	ldr	r3, [r4, #24]
 80139fa:	b11b      	cbz	r3, 8013a04 <__sinit+0x14>
 80139fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013a00:	f7ff bff0 	b.w	80139e4 <__sinit_lock_release>
 8013a04:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013a08:	6523      	str	r3, [r4, #80]	; 0x50
 8013a0a:	4b13      	ldr	r3, [pc, #76]	; (8013a58 <__sinit+0x68>)
 8013a0c:	4a13      	ldr	r2, [pc, #76]	; (8013a5c <__sinit+0x6c>)
 8013a0e:	681b      	ldr	r3, [r3, #0]
 8013a10:	62a2      	str	r2, [r4, #40]	; 0x28
 8013a12:	42a3      	cmp	r3, r4
 8013a14:	bf04      	itt	eq
 8013a16:	2301      	moveq	r3, #1
 8013a18:	61a3      	streq	r3, [r4, #24]
 8013a1a:	4620      	mov	r0, r4
 8013a1c:	f000 f820 	bl	8013a60 <__sfp>
 8013a20:	6060      	str	r0, [r4, #4]
 8013a22:	4620      	mov	r0, r4
 8013a24:	f000 f81c 	bl	8013a60 <__sfp>
 8013a28:	60a0      	str	r0, [r4, #8]
 8013a2a:	4620      	mov	r0, r4
 8013a2c:	f000 f818 	bl	8013a60 <__sfp>
 8013a30:	2200      	movs	r2, #0
 8013a32:	60e0      	str	r0, [r4, #12]
 8013a34:	2104      	movs	r1, #4
 8013a36:	6860      	ldr	r0, [r4, #4]
 8013a38:	f7ff ff82 	bl	8013940 <std>
 8013a3c:	68a0      	ldr	r0, [r4, #8]
 8013a3e:	2201      	movs	r2, #1
 8013a40:	2109      	movs	r1, #9
 8013a42:	f7ff ff7d 	bl	8013940 <std>
 8013a46:	68e0      	ldr	r0, [r4, #12]
 8013a48:	2202      	movs	r2, #2
 8013a4a:	2112      	movs	r1, #18
 8013a4c:	f7ff ff78 	bl	8013940 <std>
 8013a50:	2301      	movs	r3, #1
 8013a52:	61a3      	str	r3, [r4, #24]
 8013a54:	e7d2      	b.n	80139fc <__sinit+0xc>
 8013a56:	bf00      	nop
 8013a58:	0801d2f4 	.word	0x0801d2f4
 8013a5c:	08013989 	.word	0x08013989

08013a60 <__sfp>:
 8013a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a62:	4607      	mov	r7, r0
 8013a64:	f7ff ffac 	bl	80139c0 <__sfp_lock_acquire>
 8013a68:	4b1e      	ldr	r3, [pc, #120]	; (8013ae4 <__sfp+0x84>)
 8013a6a:	681e      	ldr	r6, [r3, #0]
 8013a6c:	69b3      	ldr	r3, [r6, #24]
 8013a6e:	b913      	cbnz	r3, 8013a76 <__sfp+0x16>
 8013a70:	4630      	mov	r0, r6
 8013a72:	f7ff ffbd 	bl	80139f0 <__sinit>
 8013a76:	3648      	adds	r6, #72	; 0x48
 8013a78:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013a7c:	3b01      	subs	r3, #1
 8013a7e:	d503      	bpl.n	8013a88 <__sfp+0x28>
 8013a80:	6833      	ldr	r3, [r6, #0]
 8013a82:	b30b      	cbz	r3, 8013ac8 <__sfp+0x68>
 8013a84:	6836      	ldr	r6, [r6, #0]
 8013a86:	e7f7      	b.n	8013a78 <__sfp+0x18>
 8013a88:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013a8c:	b9d5      	cbnz	r5, 8013ac4 <__sfp+0x64>
 8013a8e:	4b16      	ldr	r3, [pc, #88]	; (8013ae8 <__sfp+0x88>)
 8013a90:	60e3      	str	r3, [r4, #12]
 8013a92:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013a96:	6665      	str	r5, [r4, #100]	; 0x64
 8013a98:	f000 f84c 	bl	8013b34 <__retarget_lock_init_recursive>
 8013a9c:	f7ff ff96 	bl	80139cc <__sfp_lock_release>
 8013aa0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013aa4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013aa8:	6025      	str	r5, [r4, #0]
 8013aaa:	61a5      	str	r5, [r4, #24]
 8013aac:	2208      	movs	r2, #8
 8013aae:	4629      	mov	r1, r5
 8013ab0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013ab4:	f7fe f8be 	bl	8011c34 <memset>
 8013ab8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013abc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013ac0:	4620      	mov	r0, r4
 8013ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ac4:	3468      	adds	r4, #104	; 0x68
 8013ac6:	e7d9      	b.n	8013a7c <__sfp+0x1c>
 8013ac8:	2104      	movs	r1, #4
 8013aca:	4638      	mov	r0, r7
 8013acc:	f7ff ff62 	bl	8013994 <__sfmoreglue>
 8013ad0:	4604      	mov	r4, r0
 8013ad2:	6030      	str	r0, [r6, #0]
 8013ad4:	2800      	cmp	r0, #0
 8013ad6:	d1d5      	bne.n	8013a84 <__sfp+0x24>
 8013ad8:	f7ff ff78 	bl	80139cc <__sfp_lock_release>
 8013adc:	230c      	movs	r3, #12
 8013ade:	603b      	str	r3, [r7, #0]
 8013ae0:	e7ee      	b.n	8013ac0 <__sfp+0x60>
 8013ae2:	bf00      	nop
 8013ae4:	0801d2f4 	.word	0x0801d2f4
 8013ae8:	ffff0001 	.word	0xffff0001

08013aec <_fwalk_reent>:
 8013aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013af0:	4606      	mov	r6, r0
 8013af2:	4688      	mov	r8, r1
 8013af4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013af8:	2700      	movs	r7, #0
 8013afa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013afe:	f1b9 0901 	subs.w	r9, r9, #1
 8013b02:	d505      	bpl.n	8013b10 <_fwalk_reent+0x24>
 8013b04:	6824      	ldr	r4, [r4, #0]
 8013b06:	2c00      	cmp	r4, #0
 8013b08:	d1f7      	bne.n	8013afa <_fwalk_reent+0xe>
 8013b0a:	4638      	mov	r0, r7
 8013b0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b10:	89ab      	ldrh	r3, [r5, #12]
 8013b12:	2b01      	cmp	r3, #1
 8013b14:	d907      	bls.n	8013b26 <_fwalk_reent+0x3a>
 8013b16:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013b1a:	3301      	adds	r3, #1
 8013b1c:	d003      	beq.n	8013b26 <_fwalk_reent+0x3a>
 8013b1e:	4629      	mov	r1, r5
 8013b20:	4630      	mov	r0, r6
 8013b22:	47c0      	blx	r8
 8013b24:	4307      	orrs	r7, r0
 8013b26:	3568      	adds	r5, #104	; 0x68
 8013b28:	e7e9      	b.n	8013afe <_fwalk_reent+0x12>
	...

08013b2c <_localeconv_r>:
 8013b2c:	4800      	ldr	r0, [pc, #0]	; (8013b30 <_localeconv_r+0x4>)
 8013b2e:	4770      	bx	lr
 8013b30:	240004a8 	.word	0x240004a8

08013b34 <__retarget_lock_init_recursive>:
 8013b34:	4770      	bx	lr

08013b36 <__retarget_lock_acquire_recursive>:
 8013b36:	4770      	bx	lr

08013b38 <__retarget_lock_release_recursive>:
 8013b38:	4770      	bx	lr

08013b3a <__swhatbuf_r>:
 8013b3a:	b570      	push	{r4, r5, r6, lr}
 8013b3c:	460e      	mov	r6, r1
 8013b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b42:	2900      	cmp	r1, #0
 8013b44:	b096      	sub	sp, #88	; 0x58
 8013b46:	4614      	mov	r4, r2
 8013b48:	461d      	mov	r5, r3
 8013b4a:	da08      	bge.n	8013b5e <__swhatbuf_r+0x24>
 8013b4c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8013b50:	2200      	movs	r2, #0
 8013b52:	602a      	str	r2, [r5, #0]
 8013b54:	061a      	lsls	r2, r3, #24
 8013b56:	d410      	bmi.n	8013b7a <__swhatbuf_r+0x40>
 8013b58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013b5c:	e00e      	b.n	8013b7c <__swhatbuf_r+0x42>
 8013b5e:	466a      	mov	r2, sp
 8013b60:	f000 ff30 	bl	80149c4 <_fstat_r>
 8013b64:	2800      	cmp	r0, #0
 8013b66:	dbf1      	blt.n	8013b4c <__swhatbuf_r+0x12>
 8013b68:	9a01      	ldr	r2, [sp, #4]
 8013b6a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013b6e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013b72:	425a      	negs	r2, r3
 8013b74:	415a      	adcs	r2, r3
 8013b76:	602a      	str	r2, [r5, #0]
 8013b78:	e7ee      	b.n	8013b58 <__swhatbuf_r+0x1e>
 8013b7a:	2340      	movs	r3, #64	; 0x40
 8013b7c:	2000      	movs	r0, #0
 8013b7e:	6023      	str	r3, [r4, #0]
 8013b80:	b016      	add	sp, #88	; 0x58
 8013b82:	bd70      	pop	{r4, r5, r6, pc}

08013b84 <__smakebuf_r>:
 8013b84:	898b      	ldrh	r3, [r1, #12]
 8013b86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013b88:	079d      	lsls	r5, r3, #30
 8013b8a:	4606      	mov	r6, r0
 8013b8c:	460c      	mov	r4, r1
 8013b8e:	d507      	bpl.n	8013ba0 <__smakebuf_r+0x1c>
 8013b90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013b94:	6023      	str	r3, [r4, #0]
 8013b96:	6123      	str	r3, [r4, #16]
 8013b98:	2301      	movs	r3, #1
 8013b9a:	6163      	str	r3, [r4, #20]
 8013b9c:	b002      	add	sp, #8
 8013b9e:	bd70      	pop	{r4, r5, r6, pc}
 8013ba0:	ab01      	add	r3, sp, #4
 8013ba2:	466a      	mov	r2, sp
 8013ba4:	f7ff ffc9 	bl	8013b3a <__swhatbuf_r>
 8013ba8:	9900      	ldr	r1, [sp, #0]
 8013baa:	4605      	mov	r5, r0
 8013bac:	4630      	mov	r0, r6
 8013bae:	f000 fc51 	bl	8014454 <_malloc_r>
 8013bb2:	b948      	cbnz	r0, 8013bc8 <__smakebuf_r+0x44>
 8013bb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013bb8:	059a      	lsls	r2, r3, #22
 8013bba:	d4ef      	bmi.n	8013b9c <__smakebuf_r+0x18>
 8013bbc:	f023 0303 	bic.w	r3, r3, #3
 8013bc0:	f043 0302 	orr.w	r3, r3, #2
 8013bc4:	81a3      	strh	r3, [r4, #12]
 8013bc6:	e7e3      	b.n	8013b90 <__smakebuf_r+0xc>
 8013bc8:	4b0d      	ldr	r3, [pc, #52]	; (8013c00 <__smakebuf_r+0x7c>)
 8013bca:	62b3      	str	r3, [r6, #40]	; 0x28
 8013bcc:	89a3      	ldrh	r3, [r4, #12]
 8013bce:	6020      	str	r0, [r4, #0]
 8013bd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013bd4:	81a3      	strh	r3, [r4, #12]
 8013bd6:	9b00      	ldr	r3, [sp, #0]
 8013bd8:	6163      	str	r3, [r4, #20]
 8013bda:	9b01      	ldr	r3, [sp, #4]
 8013bdc:	6120      	str	r0, [r4, #16]
 8013bde:	b15b      	cbz	r3, 8013bf8 <__smakebuf_r+0x74>
 8013be0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013be4:	4630      	mov	r0, r6
 8013be6:	f000 feff 	bl	80149e8 <_isatty_r>
 8013bea:	b128      	cbz	r0, 8013bf8 <__smakebuf_r+0x74>
 8013bec:	89a3      	ldrh	r3, [r4, #12]
 8013bee:	f023 0303 	bic.w	r3, r3, #3
 8013bf2:	f043 0301 	orr.w	r3, r3, #1
 8013bf6:	81a3      	strh	r3, [r4, #12]
 8013bf8:	89a0      	ldrh	r0, [r4, #12]
 8013bfa:	4305      	orrs	r5, r0
 8013bfc:	81a5      	strh	r5, [r4, #12]
 8013bfe:	e7cd      	b.n	8013b9c <__smakebuf_r+0x18>
 8013c00:	08013989 	.word	0x08013989

08013c04 <malloc>:
 8013c04:	4b02      	ldr	r3, [pc, #8]	; (8013c10 <malloc+0xc>)
 8013c06:	4601      	mov	r1, r0
 8013c08:	6818      	ldr	r0, [r3, #0]
 8013c0a:	f000 bc23 	b.w	8014454 <_malloc_r>
 8013c0e:	bf00      	nop
 8013c10:	24000354 	.word	0x24000354

08013c14 <memmove>:
 8013c14:	4288      	cmp	r0, r1
 8013c16:	b510      	push	{r4, lr}
 8013c18:	eb01 0402 	add.w	r4, r1, r2
 8013c1c:	d902      	bls.n	8013c24 <memmove+0x10>
 8013c1e:	4284      	cmp	r4, r0
 8013c20:	4623      	mov	r3, r4
 8013c22:	d807      	bhi.n	8013c34 <memmove+0x20>
 8013c24:	1e43      	subs	r3, r0, #1
 8013c26:	42a1      	cmp	r1, r4
 8013c28:	d008      	beq.n	8013c3c <memmove+0x28>
 8013c2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013c2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013c32:	e7f8      	b.n	8013c26 <memmove+0x12>
 8013c34:	4402      	add	r2, r0
 8013c36:	4601      	mov	r1, r0
 8013c38:	428a      	cmp	r2, r1
 8013c3a:	d100      	bne.n	8013c3e <memmove+0x2a>
 8013c3c:	bd10      	pop	{r4, pc}
 8013c3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013c42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013c46:	e7f7      	b.n	8013c38 <memmove+0x24>

08013c48 <_Balloc>:
 8013c48:	b570      	push	{r4, r5, r6, lr}
 8013c4a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013c4c:	4604      	mov	r4, r0
 8013c4e:	460d      	mov	r5, r1
 8013c50:	b976      	cbnz	r6, 8013c70 <_Balloc+0x28>
 8013c52:	2010      	movs	r0, #16
 8013c54:	f7ff ffd6 	bl	8013c04 <malloc>
 8013c58:	4602      	mov	r2, r0
 8013c5a:	6260      	str	r0, [r4, #36]	; 0x24
 8013c5c:	b920      	cbnz	r0, 8013c68 <_Balloc+0x20>
 8013c5e:	4b18      	ldr	r3, [pc, #96]	; (8013cc0 <_Balloc+0x78>)
 8013c60:	4818      	ldr	r0, [pc, #96]	; (8013cc4 <_Balloc+0x7c>)
 8013c62:	2166      	movs	r1, #102	; 0x66
 8013c64:	f7fd ff7a 	bl	8011b5c <__assert_func>
 8013c68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013c6c:	6006      	str	r6, [r0, #0]
 8013c6e:	60c6      	str	r6, [r0, #12]
 8013c70:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013c72:	68f3      	ldr	r3, [r6, #12]
 8013c74:	b183      	cbz	r3, 8013c98 <_Balloc+0x50>
 8013c76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013c78:	68db      	ldr	r3, [r3, #12]
 8013c7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013c7e:	b9b8      	cbnz	r0, 8013cb0 <_Balloc+0x68>
 8013c80:	2101      	movs	r1, #1
 8013c82:	fa01 f605 	lsl.w	r6, r1, r5
 8013c86:	1d72      	adds	r2, r6, #5
 8013c88:	0092      	lsls	r2, r2, #2
 8013c8a:	4620      	mov	r0, r4
 8013c8c:	f000 fb60 	bl	8014350 <_calloc_r>
 8013c90:	b160      	cbz	r0, 8013cac <_Balloc+0x64>
 8013c92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013c96:	e00e      	b.n	8013cb6 <_Balloc+0x6e>
 8013c98:	2221      	movs	r2, #33	; 0x21
 8013c9a:	2104      	movs	r1, #4
 8013c9c:	4620      	mov	r0, r4
 8013c9e:	f000 fb57 	bl	8014350 <_calloc_r>
 8013ca2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013ca4:	60f0      	str	r0, [r6, #12]
 8013ca6:	68db      	ldr	r3, [r3, #12]
 8013ca8:	2b00      	cmp	r3, #0
 8013caa:	d1e4      	bne.n	8013c76 <_Balloc+0x2e>
 8013cac:	2000      	movs	r0, #0
 8013cae:	bd70      	pop	{r4, r5, r6, pc}
 8013cb0:	6802      	ldr	r2, [r0, #0]
 8013cb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013cb6:	2300      	movs	r3, #0
 8013cb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013cbc:	e7f7      	b.n	8013cae <_Balloc+0x66>
 8013cbe:	bf00      	nop
 8013cc0:	0801d33d 	.word	0x0801d33d
 8013cc4:	0801d4e8 	.word	0x0801d4e8

08013cc8 <_Bfree>:
 8013cc8:	b570      	push	{r4, r5, r6, lr}
 8013cca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013ccc:	4605      	mov	r5, r0
 8013cce:	460c      	mov	r4, r1
 8013cd0:	b976      	cbnz	r6, 8013cf0 <_Bfree+0x28>
 8013cd2:	2010      	movs	r0, #16
 8013cd4:	f7ff ff96 	bl	8013c04 <malloc>
 8013cd8:	4602      	mov	r2, r0
 8013cda:	6268      	str	r0, [r5, #36]	; 0x24
 8013cdc:	b920      	cbnz	r0, 8013ce8 <_Bfree+0x20>
 8013cde:	4b09      	ldr	r3, [pc, #36]	; (8013d04 <_Bfree+0x3c>)
 8013ce0:	4809      	ldr	r0, [pc, #36]	; (8013d08 <_Bfree+0x40>)
 8013ce2:	218a      	movs	r1, #138	; 0x8a
 8013ce4:	f7fd ff3a 	bl	8011b5c <__assert_func>
 8013ce8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013cec:	6006      	str	r6, [r0, #0]
 8013cee:	60c6      	str	r6, [r0, #12]
 8013cf0:	b13c      	cbz	r4, 8013d02 <_Bfree+0x3a>
 8013cf2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8013cf4:	6862      	ldr	r2, [r4, #4]
 8013cf6:	68db      	ldr	r3, [r3, #12]
 8013cf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013cfc:	6021      	str	r1, [r4, #0]
 8013cfe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013d02:	bd70      	pop	{r4, r5, r6, pc}
 8013d04:	0801d33d 	.word	0x0801d33d
 8013d08:	0801d4e8 	.word	0x0801d4e8

08013d0c <__multadd>:
 8013d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d10:	690d      	ldr	r5, [r1, #16]
 8013d12:	4607      	mov	r7, r0
 8013d14:	460c      	mov	r4, r1
 8013d16:	461e      	mov	r6, r3
 8013d18:	f101 0c14 	add.w	ip, r1, #20
 8013d1c:	2000      	movs	r0, #0
 8013d1e:	f8dc 3000 	ldr.w	r3, [ip]
 8013d22:	b299      	uxth	r1, r3
 8013d24:	fb02 6101 	mla	r1, r2, r1, r6
 8013d28:	0c1e      	lsrs	r6, r3, #16
 8013d2a:	0c0b      	lsrs	r3, r1, #16
 8013d2c:	fb02 3306 	mla	r3, r2, r6, r3
 8013d30:	b289      	uxth	r1, r1
 8013d32:	3001      	adds	r0, #1
 8013d34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013d38:	4285      	cmp	r5, r0
 8013d3a:	f84c 1b04 	str.w	r1, [ip], #4
 8013d3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013d42:	dcec      	bgt.n	8013d1e <__multadd+0x12>
 8013d44:	b30e      	cbz	r6, 8013d8a <__multadd+0x7e>
 8013d46:	68a3      	ldr	r3, [r4, #8]
 8013d48:	42ab      	cmp	r3, r5
 8013d4a:	dc19      	bgt.n	8013d80 <__multadd+0x74>
 8013d4c:	6861      	ldr	r1, [r4, #4]
 8013d4e:	4638      	mov	r0, r7
 8013d50:	3101      	adds	r1, #1
 8013d52:	f7ff ff79 	bl	8013c48 <_Balloc>
 8013d56:	4680      	mov	r8, r0
 8013d58:	b928      	cbnz	r0, 8013d66 <__multadd+0x5a>
 8013d5a:	4602      	mov	r2, r0
 8013d5c:	4b0c      	ldr	r3, [pc, #48]	; (8013d90 <__multadd+0x84>)
 8013d5e:	480d      	ldr	r0, [pc, #52]	; (8013d94 <__multadd+0x88>)
 8013d60:	21b5      	movs	r1, #181	; 0xb5
 8013d62:	f7fd fefb 	bl	8011b5c <__assert_func>
 8013d66:	6922      	ldr	r2, [r4, #16]
 8013d68:	3202      	adds	r2, #2
 8013d6a:	f104 010c 	add.w	r1, r4, #12
 8013d6e:	0092      	lsls	r2, r2, #2
 8013d70:	300c      	adds	r0, #12
 8013d72:	f7fd ff51 	bl	8011c18 <memcpy>
 8013d76:	4621      	mov	r1, r4
 8013d78:	4638      	mov	r0, r7
 8013d7a:	f7ff ffa5 	bl	8013cc8 <_Bfree>
 8013d7e:	4644      	mov	r4, r8
 8013d80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013d84:	3501      	adds	r5, #1
 8013d86:	615e      	str	r6, [r3, #20]
 8013d88:	6125      	str	r5, [r4, #16]
 8013d8a:	4620      	mov	r0, r4
 8013d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d90:	0801d474 	.word	0x0801d474
 8013d94:	0801d4e8 	.word	0x0801d4e8

08013d98 <__hi0bits>:
 8013d98:	0c03      	lsrs	r3, r0, #16
 8013d9a:	041b      	lsls	r3, r3, #16
 8013d9c:	b9d3      	cbnz	r3, 8013dd4 <__hi0bits+0x3c>
 8013d9e:	0400      	lsls	r0, r0, #16
 8013da0:	2310      	movs	r3, #16
 8013da2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8013da6:	bf04      	itt	eq
 8013da8:	0200      	lsleq	r0, r0, #8
 8013daa:	3308      	addeq	r3, #8
 8013dac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013db0:	bf04      	itt	eq
 8013db2:	0100      	lsleq	r0, r0, #4
 8013db4:	3304      	addeq	r3, #4
 8013db6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013dba:	bf04      	itt	eq
 8013dbc:	0080      	lsleq	r0, r0, #2
 8013dbe:	3302      	addeq	r3, #2
 8013dc0:	2800      	cmp	r0, #0
 8013dc2:	db05      	blt.n	8013dd0 <__hi0bits+0x38>
 8013dc4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013dc8:	f103 0301 	add.w	r3, r3, #1
 8013dcc:	bf08      	it	eq
 8013dce:	2320      	moveq	r3, #32
 8013dd0:	4618      	mov	r0, r3
 8013dd2:	4770      	bx	lr
 8013dd4:	2300      	movs	r3, #0
 8013dd6:	e7e4      	b.n	8013da2 <__hi0bits+0xa>

08013dd8 <__lo0bits>:
 8013dd8:	6803      	ldr	r3, [r0, #0]
 8013dda:	f013 0207 	ands.w	r2, r3, #7
 8013dde:	4601      	mov	r1, r0
 8013de0:	d00b      	beq.n	8013dfa <__lo0bits+0x22>
 8013de2:	07da      	lsls	r2, r3, #31
 8013de4:	d423      	bmi.n	8013e2e <__lo0bits+0x56>
 8013de6:	0798      	lsls	r0, r3, #30
 8013de8:	bf49      	itett	mi
 8013dea:	085b      	lsrmi	r3, r3, #1
 8013dec:	089b      	lsrpl	r3, r3, #2
 8013dee:	2001      	movmi	r0, #1
 8013df0:	600b      	strmi	r3, [r1, #0]
 8013df2:	bf5c      	itt	pl
 8013df4:	600b      	strpl	r3, [r1, #0]
 8013df6:	2002      	movpl	r0, #2
 8013df8:	4770      	bx	lr
 8013dfa:	b298      	uxth	r0, r3
 8013dfc:	b9a8      	cbnz	r0, 8013e2a <__lo0bits+0x52>
 8013dfe:	0c1b      	lsrs	r3, r3, #16
 8013e00:	2010      	movs	r0, #16
 8013e02:	b2da      	uxtb	r2, r3
 8013e04:	b90a      	cbnz	r2, 8013e0a <__lo0bits+0x32>
 8013e06:	3008      	adds	r0, #8
 8013e08:	0a1b      	lsrs	r3, r3, #8
 8013e0a:	071a      	lsls	r2, r3, #28
 8013e0c:	bf04      	itt	eq
 8013e0e:	091b      	lsreq	r3, r3, #4
 8013e10:	3004      	addeq	r0, #4
 8013e12:	079a      	lsls	r2, r3, #30
 8013e14:	bf04      	itt	eq
 8013e16:	089b      	lsreq	r3, r3, #2
 8013e18:	3002      	addeq	r0, #2
 8013e1a:	07da      	lsls	r2, r3, #31
 8013e1c:	d403      	bmi.n	8013e26 <__lo0bits+0x4e>
 8013e1e:	085b      	lsrs	r3, r3, #1
 8013e20:	f100 0001 	add.w	r0, r0, #1
 8013e24:	d005      	beq.n	8013e32 <__lo0bits+0x5a>
 8013e26:	600b      	str	r3, [r1, #0]
 8013e28:	4770      	bx	lr
 8013e2a:	4610      	mov	r0, r2
 8013e2c:	e7e9      	b.n	8013e02 <__lo0bits+0x2a>
 8013e2e:	2000      	movs	r0, #0
 8013e30:	4770      	bx	lr
 8013e32:	2020      	movs	r0, #32
 8013e34:	4770      	bx	lr
	...

08013e38 <__i2b>:
 8013e38:	b510      	push	{r4, lr}
 8013e3a:	460c      	mov	r4, r1
 8013e3c:	2101      	movs	r1, #1
 8013e3e:	f7ff ff03 	bl	8013c48 <_Balloc>
 8013e42:	4602      	mov	r2, r0
 8013e44:	b928      	cbnz	r0, 8013e52 <__i2b+0x1a>
 8013e46:	4b05      	ldr	r3, [pc, #20]	; (8013e5c <__i2b+0x24>)
 8013e48:	4805      	ldr	r0, [pc, #20]	; (8013e60 <__i2b+0x28>)
 8013e4a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8013e4e:	f7fd fe85 	bl	8011b5c <__assert_func>
 8013e52:	2301      	movs	r3, #1
 8013e54:	6144      	str	r4, [r0, #20]
 8013e56:	6103      	str	r3, [r0, #16]
 8013e58:	bd10      	pop	{r4, pc}
 8013e5a:	bf00      	nop
 8013e5c:	0801d474 	.word	0x0801d474
 8013e60:	0801d4e8 	.word	0x0801d4e8

08013e64 <__multiply>:
 8013e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e68:	4691      	mov	r9, r2
 8013e6a:	690a      	ldr	r2, [r1, #16]
 8013e6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013e70:	429a      	cmp	r2, r3
 8013e72:	bfb8      	it	lt
 8013e74:	460b      	movlt	r3, r1
 8013e76:	460c      	mov	r4, r1
 8013e78:	bfbc      	itt	lt
 8013e7a:	464c      	movlt	r4, r9
 8013e7c:	4699      	movlt	r9, r3
 8013e7e:	6927      	ldr	r7, [r4, #16]
 8013e80:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013e84:	68a3      	ldr	r3, [r4, #8]
 8013e86:	6861      	ldr	r1, [r4, #4]
 8013e88:	eb07 060a 	add.w	r6, r7, sl
 8013e8c:	42b3      	cmp	r3, r6
 8013e8e:	b085      	sub	sp, #20
 8013e90:	bfb8      	it	lt
 8013e92:	3101      	addlt	r1, #1
 8013e94:	f7ff fed8 	bl	8013c48 <_Balloc>
 8013e98:	b930      	cbnz	r0, 8013ea8 <__multiply+0x44>
 8013e9a:	4602      	mov	r2, r0
 8013e9c:	4b44      	ldr	r3, [pc, #272]	; (8013fb0 <__multiply+0x14c>)
 8013e9e:	4845      	ldr	r0, [pc, #276]	; (8013fb4 <__multiply+0x150>)
 8013ea0:	f240 115d 	movw	r1, #349	; 0x15d
 8013ea4:	f7fd fe5a 	bl	8011b5c <__assert_func>
 8013ea8:	f100 0514 	add.w	r5, r0, #20
 8013eac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013eb0:	462b      	mov	r3, r5
 8013eb2:	2200      	movs	r2, #0
 8013eb4:	4543      	cmp	r3, r8
 8013eb6:	d321      	bcc.n	8013efc <__multiply+0x98>
 8013eb8:	f104 0314 	add.w	r3, r4, #20
 8013ebc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8013ec0:	f109 0314 	add.w	r3, r9, #20
 8013ec4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013ec8:	9202      	str	r2, [sp, #8]
 8013eca:	1b3a      	subs	r2, r7, r4
 8013ecc:	3a15      	subs	r2, #21
 8013ece:	f022 0203 	bic.w	r2, r2, #3
 8013ed2:	3204      	adds	r2, #4
 8013ed4:	f104 0115 	add.w	r1, r4, #21
 8013ed8:	428f      	cmp	r7, r1
 8013eda:	bf38      	it	cc
 8013edc:	2204      	movcc	r2, #4
 8013ede:	9201      	str	r2, [sp, #4]
 8013ee0:	9a02      	ldr	r2, [sp, #8]
 8013ee2:	9303      	str	r3, [sp, #12]
 8013ee4:	429a      	cmp	r2, r3
 8013ee6:	d80c      	bhi.n	8013f02 <__multiply+0x9e>
 8013ee8:	2e00      	cmp	r6, #0
 8013eea:	dd03      	ble.n	8013ef4 <__multiply+0x90>
 8013eec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d05a      	beq.n	8013faa <__multiply+0x146>
 8013ef4:	6106      	str	r6, [r0, #16]
 8013ef6:	b005      	add	sp, #20
 8013ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013efc:	f843 2b04 	str.w	r2, [r3], #4
 8013f00:	e7d8      	b.n	8013eb4 <__multiply+0x50>
 8013f02:	f8b3 a000 	ldrh.w	sl, [r3]
 8013f06:	f1ba 0f00 	cmp.w	sl, #0
 8013f0a:	d024      	beq.n	8013f56 <__multiply+0xf2>
 8013f0c:	f104 0e14 	add.w	lr, r4, #20
 8013f10:	46a9      	mov	r9, r5
 8013f12:	f04f 0c00 	mov.w	ip, #0
 8013f16:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013f1a:	f8d9 1000 	ldr.w	r1, [r9]
 8013f1e:	fa1f fb82 	uxth.w	fp, r2
 8013f22:	b289      	uxth	r1, r1
 8013f24:	fb0a 110b 	mla	r1, sl, fp, r1
 8013f28:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013f2c:	f8d9 2000 	ldr.w	r2, [r9]
 8013f30:	4461      	add	r1, ip
 8013f32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013f36:	fb0a c20b 	mla	r2, sl, fp, ip
 8013f3a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013f3e:	b289      	uxth	r1, r1
 8013f40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013f44:	4577      	cmp	r7, lr
 8013f46:	f849 1b04 	str.w	r1, [r9], #4
 8013f4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013f4e:	d8e2      	bhi.n	8013f16 <__multiply+0xb2>
 8013f50:	9a01      	ldr	r2, [sp, #4]
 8013f52:	f845 c002 	str.w	ip, [r5, r2]
 8013f56:	9a03      	ldr	r2, [sp, #12]
 8013f58:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013f5c:	3304      	adds	r3, #4
 8013f5e:	f1b9 0f00 	cmp.w	r9, #0
 8013f62:	d020      	beq.n	8013fa6 <__multiply+0x142>
 8013f64:	6829      	ldr	r1, [r5, #0]
 8013f66:	f104 0c14 	add.w	ip, r4, #20
 8013f6a:	46ae      	mov	lr, r5
 8013f6c:	f04f 0a00 	mov.w	sl, #0
 8013f70:	f8bc b000 	ldrh.w	fp, [ip]
 8013f74:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013f78:	fb09 220b 	mla	r2, r9, fp, r2
 8013f7c:	4492      	add	sl, r2
 8013f7e:	b289      	uxth	r1, r1
 8013f80:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8013f84:	f84e 1b04 	str.w	r1, [lr], #4
 8013f88:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013f8c:	f8be 1000 	ldrh.w	r1, [lr]
 8013f90:	0c12      	lsrs	r2, r2, #16
 8013f92:	fb09 1102 	mla	r1, r9, r2, r1
 8013f96:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8013f9a:	4567      	cmp	r7, ip
 8013f9c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013fa0:	d8e6      	bhi.n	8013f70 <__multiply+0x10c>
 8013fa2:	9a01      	ldr	r2, [sp, #4]
 8013fa4:	50a9      	str	r1, [r5, r2]
 8013fa6:	3504      	adds	r5, #4
 8013fa8:	e79a      	b.n	8013ee0 <__multiply+0x7c>
 8013faa:	3e01      	subs	r6, #1
 8013fac:	e79c      	b.n	8013ee8 <__multiply+0x84>
 8013fae:	bf00      	nop
 8013fb0:	0801d474 	.word	0x0801d474
 8013fb4:	0801d4e8 	.word	0x0801d4e8

08013fb8 <__pow5mult>:
 8013fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013fbc:	4615      	mov	r5, r2
 8013fbe:	f012 0203 	ands.w	r2, r2, #3
 8013fc2:	4606      	mov	r6, r0
 8013fc4:	460f      	mov	r7, r1
 8013fc6:	d007      	beq.n	8013fd8 <__pow5mult+0x20>
 8013fc8:	4c25      	ldr	r4, [pc, #148]	; (8014060 <__pow5mult+0xa8>)
 8013fca:	3a01      	subs	r2, #1
 8013fcc:	2300      	movs	r3, #0
 8013fce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013fd2:	f7ff fe9b 	bl	8013d0c <__multadd>
 8013fd6:	4607      	mov	r7, r0
 8013fd8:	10ad      	asrs	r5, r5, #2
 8013fda:	d03d      	beq.n	8014058 <__pow5mult+0xa0>
 8013fdc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013fde:	b97c      	cbnz	r4, 8014000 <__pow5mult+0x48>
 8013fe0:	2010      	movs	r0, #16
 8013fe2:	f7ff fe0f 	bl	8013c04 <malloc>
 8013fe6:	4602      	mov	r2, r0
 8013fe8:	6270      	str	r0, [r6, #36]	; 0x24
 8013fea:	b928      	cbnz	r0, 8013ff8 <__pow5mult+0x40>
 8013fec:	4b1d      	ldr	r3, [pc, #116]	; (8014064 <__pow5mult+0xac>)
 8013fee:	481e      	ldr	r0, [pc, #120]	; (8014068 <__pow5mult+0xb0>)
 8013ff0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8013ff4:	f7fd fdb2 	bl	8011b5c <__assert_func>
 8013ff8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013ffc:	6004      	str	r4, [r0, #0]
 8013ffe:	60c4      	str	r4, [r0, #12]
 8014000:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014004:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014008:	b94c      	cbnz	r4, 801401e <__pow5mult+0x66>
 801400a:	f240 2171 	movw	r1, #625	; 0x271
 801400e:	4630      	mov	r0, r6
 8014010:	f7ff ff12 	bl	8013e38 <__i2b>
 8014014:	2300      	movs	r3, #0
 8014016:	f8c8 0008 	str.w	r0, [r8, #8]
 801401a:	4604      	mov	r4, r0
 801401c:	6003      	str	r3, [r0, #0]
 801401e:	f04f 0900 	mov.w	r9, #0
 8014022:	07eb      	lsls	r3, r5, #31
 8014024:	d50a      	bpl.n	801403c <__pow5mult+0x84>
 8014026:	4639      	mov	r1, r7
 8014028:	4622      	mov	r2, r4
 801402a:	4630      	mov	r0, r6
 801402c:	f7ff ff1a 	bl	8013e64 <__multiply>
 8014030:	4639      	mov	r1, r7
 8014032:	4680      	mov	r8, r0
 8014034:	4630      	mov	r0, r6
 8014036:	f7ff fe47 	bl	8013cc8 <_Bfree>
 801403a:	4647      	mov	r7, r8
 801403c:	106d      	asrs	r5, r5, #1
 801403e:	d00b      	beq.n	8014058 <__pow5mult+0xa0>
 8014040:	6820      	ldr	r0, [r4, #0]
 8014042:	b938      	cbnz	r0, 8014054 <__pow5mult+0x9c>
 8014044:	4622      	mov	r2, r4
 8014046:	4621      	mov	r1, r4
 8014048:	4630      	mov	r0, r6
 801404a:	f7ff ff0b 	bl	8013e64 <__multiply>
 801404e:	6020      	str	r0, [r4, #0]
 8014050:	f8c0 9000 	str.w	r9, [r0]
 8014054:	4604      	mov	r4, r0
 8014056:	e7e4      	b.n	8014022 <__pow5mult+0x6a>
 8014058:	4638      	mov	r0, r7
 801405a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801405e:	bf00      	nop
 8014060:	0801d638 	.word	0x0801d638
 8014064:	0801d33d 	.word	0x0801d33d
 8014068:	0801d4e8 	.word	0x0801d4e8

0801406c <__lshift>:
 801406c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014070:	460c      	mov	r4, r1
 8014072:	6849      	ldr	r1, [r1, #4]
 8014074:	6923      	ldr	r3, [r4, #16]
 8014076:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801407a:	68a3      	ldr	r3, [r4, #8]
 801407c:	4607      	mov	r7, r0
 801407e:	4691      	mov	r9, r2
 8014080:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014084:	f108 0601 	add.w	r6, r8, #1
 8014088:	42b3      	cmp	r3, r6
 801408a:	db0b      	blt.n	80140a4 <__lshift+0x38>
 801408c:	4638      	mov	r0, r7
 801408e:	f7ff fddb 	bl	8013c48 <_Balloc>
 8014092:	4605      	mov	r5, r0
 8014094:	b948      	cbnz	r0, 80140aa <__lshift+0x3e>
 8014096:	4602      	mov	r2, r0
 8014098:	4b2a      	ldr	r3, [pc, #168]	; (8014144 <__lshift+0xd8>)
 801409a:	482b      	ldr	r0, [pc, #172]	; (8014148 <__lshift+0xdc>)
 801409c:	f240 11d9 	movw	r1, #473	; 0x1d9
 80140a0:	f7fd fd5c 	bl	8011b5c <__assert_func>
 80140a4:	3101      	adds	r1, #1
 80140a6:	005b      	lsls	r3, r3, #1
 80140a8:	e7ee      	b.n	8014088 <__lshift+0x1c>
 80140aa:	2300      	movs	r3, #0
 80140ac:	f100 0114 	add.w	r1, r0, #20
 80140b0:	f100 0210 	add.w	r2, r0, #16
 80140b4:	4618      	mov	r0, r3
 80140b6:	4553      	cmp	r3, sl
 80140b8:	db37      	blt.n	801412a <__lshift+0xbe>
 80140ba:	6920      	ldr	r0, [r4, #16]
 80140bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80140c0:	f104 0314 	add.w	r3, r4, #20
 80140c4:	f019 091f 	ands.w	r9, r9, #31
 80140c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80140cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80140d0:	d02f      	beq.n	8014132 <__lshift+0xc6>
 80140d2:	f1c9 0e20 	rsb	lr, r9, #32
 80140d6:	468a      	mov	sl, r1
 80140d8:	f04f 0c00 	mov.w	ip, #0
 80140dc:	681a      	ldr	r2, [r3, #0]
 80140de:	fa02 f209 	lsl.w	r2, r2, r9
 80140e2:	ea42 020c 	orr.w	r2, r2, ip
 80140e6:	f84a 2b04 	str.w	r2, [sl], #4
 80140ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80140ee:	4298      	cmp	r0, r3
 80140f0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80140f4:	d8f2      	bhi.n	80140dc <__lshift+0x70>
 80140f6:	1b03      	subs	r3, r0, r4
 80140f8:	3b15      	subs	r3, #21
 80140fa:	f023 0303 	bic.w	r3, r3, #3
 80140fe:	3304      	adds	r3, #4
 8014100:	f104 0215 	add.w	r2, r4, #21
 8014104:	4290      	cmp	r0, r2
 8014106:	bf38      	it	cc
 8014108:	2304      	movcc	r3, #4
 801410a:	f841 c003 	str.w	ip, [r1, r3]
 801410e:	f1bc 0f00 	cmp.w	ip, #0
 8014112:	d001      	beq.n	8014118 <__lshift+0xac>
 8014114:	f108 0602 	add.w	r6, r8, #2
 8014118:	3e01      	subs	r6, #1
 801411a:	4638      	mov	r0, r7
 801411c:	612e      	str	r6, [r5, #16]
 801411e:	4621      	mov	r1, r4
 8014120:	f7ff fdd2 	bl	8013cc8 <_Bfree>
 8014124:	4628      	mov	r0, r5
 8014126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801412a:	f842 0f04 	str.w	r0, [r2, #4]!
 801412e:	3301      	adds	r3, #1
 8014130:	e7c1      	b.n	80140b6 <__lshift+0x4a>
 8014132:	3904      	subs	r1, #4
 8014134:	f853 2b04 	ldr.w	r2, [r3], #4
 8014138:	f841 2f04 	str.w	r2, [r1, #4]!
 801413c:	4298      	cmp	r0, r3
 801413e:	d8f9      	bhi.n	8014134 <__lshift+0xc8>
 8014140:	e7ea      	b.n	8014118 <__lshift+0xac>
 8014142:	bf00      	nop
 8014144:	0801d474 	.word	0x0801d474
 8014148:	0801d4e8 	.word	0x0801d4e8

0801414c <__mcmp>:
 801414c:	b530      	push	{r4, r5, lr}
 801414e:	6902      	ldr	r2, [r0, #16]
 8014150:	690c      	ldr	r4, [r1, #16]
 8014152:	1b12      	subs	r2, r2, r4
 8014154:	d10e      	bne.n	8014174 <__mcmp+0x28>
 8014156:	f100 0314 	add.w	r3, r0, #20
 801415a:	3114      	adds	r1, #20
 801415c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8014160:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8014164:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8014168:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801416c:	42a5      	cmp	r5, r4
 801416e:	d003      	beq.n	8014178 <__mcmp+0x2c>
 8014170:	d305      	bcc.n	801417e <__mcmp+0x32>
 8014172:	2201      	movs	r2, #1
 8014174:	4610      	mov	r0, r2
 8014176:	bd30      	pop	{r4, r5, pc}
 8014178:	4283      	cmp	r3, r0
 801417a:	d3f3      	bcc.n	8014164 <__mcmp+0x18>
 801417c:	e7fa      	b.n	8014174 <__mcmp+0x28>
 801417e:	f04f 32ff 	mov.w	r2, #4294967295
 8014182:	e7f7      	b.n	8014174 <__mcmp+0x28>

08014184 <__mdiff>:
 8014184:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014188:	460c      	mov	r4, r1
 801418a:	4606      	mov	r6, r0
 801418c:	4611      	mov	r1, r2
 801418e:	4620      	mov	r0, r4
 8014190:	4690      	mov	r8, r2
 8014192:	f7ff ffdb 	bl	801414c <__mcmp>
 8014196:	1e05      	subs	r5, r0, #0
 8014198:	d110      	bne.n	80141bc <__mdiff+0x38>
 801419a:	4629      	mov	r1, r5
 801419c:	4630      	mov	r0, r6
 801419e:	f7ff fd53 	bl	8013c48 <_Balloc>
 80141a2:	b930      	cbnz	r0, 80141b2 <__mdiff+0x2e>
 80141a4:	4b3a      	ldr	r3, [pc, #232]	; (8014290 <__mdiff+0x10c>)
 80141a6:	4602      	mov	r2, r0
 80141a8:	f240 2132 	movw	r1, #562	; 0x232
 80141ac:	4839      	ldr	r0, [pc, #228]	; (8014294 <__mdiff+0x110>)
 80141ae:	f7fd fcd5 	bl	8011b5c <__assert_func>
 80141b2:	2301      	movs	r3, #1
 80141b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80141b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141bc:	bfa4      	itt	ge
 80141be:	4643      	movge	r3, r8
 80141c0:	46a0      	movge	r8, r4
 80141c2:	4630      	mov	r0, r6
 80141c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80141c8:	bfa6      	itte	ge
 80141ca:	461c      	movge	r4, r3
 80141cc:	2500      	movge	r5, #0
 80141ce:	2501      	movlt	r5, #1
 80141d0:	f7ff fd3a 	bl	8013c48 <_Balloc>
 80141d4:	b920      	cbnz	r0, 80141e0 <__mdiff+0x5c>
 80141d6:	4b2e      	ldr	r3, [pc, #184]	; (8014290 <__mdiff+0x10c>)
 80141d8:	4602      	mov	r2, r0
 80141da:	f44f 7110 	mov.w	r1, #576	; 0x240
 80141de:	e7e5      	b.n	80141ac <__mdiff+0x28>
 80141e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80141e4:	6926      	ldr	r6, [r4, #16]
 80141e6:	60c5      	str	r5, [r0, #12]
 80141e8:	f104 0914 	add.w	r9, r4, #20
 80141ec:	f108 0514 	add.w	r5, r8, #20
 80141f0:	f100 0e14 	add.w	lr, r0, #20
 80141f4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80141f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80141fc:	f108 0210 	add.w	r2, r8, #16
 8014200:	46f2      	mov	sl, lr
 8014202:	2100      	movs	r1, #0
 8014204:	f859 3b04 	ldr.w	r3, [r9], #4
 8014208:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801420c:	fa1f f883 	uxth.w	r8, r3
 8014210:	fa11 f18b 	uxtah	r1, r1, fp
 8014214:	0c1b      	lsrs	r3, r3, #16
 8014216:	eba1 0808 	sub.w	r8, r1, r8
 801421a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801421e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8014222:	fa1f f888 	uxth.w	r8, r8
 8014226:	1419      	asrs	r1, r3, #16
 8014228:	454e      	cmp	r6, r9
 801422a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801422e:	f84a 3b04 	str.w	r3, [sl], #4
 8014232:	d8e7      	bhi.n	8014204 <__mdiff+0x80>
 8014234:	1b33      	subs	r3, r6, r4
 8014236:	3b15      	subs	r3, #21
 8014238:	f023 0303 	bic.w	r3, r3, #3
 801423c:	3304      	adds	r3, #4
 801423e:	3415      	adds	r4, #21
 8014240:	42a6      	cmp	r6, r4
 8014242:	bf38      	it	cc
 8014244:	2304      	movcc	r3, #4
 8014246:	441d      	add	r5, r3
 8014248:	4473      	add	r3, lr
 801424a:	469e      	mov	lr, r3
 801424c:	462e      	mov	r6, r5
 801424e:	4566      	cmp	r6, ip
 8014250:	d30e      	bcc.n	8014270 <__mdiff+0xec>
 8014252:	f10c 0203 	add.w	r2, ip, #3
 8014256:	1b52      	subs	r2, r2, r5
 8014258:	f022 0203 	bic.w	r2, r2, #3
 801425c:	3d03      	subs	r5, #3
 801425e:	45ac      	cmp	ip, r5
 8014260:	bf38      	it	cc
 8014262:	2200      	movcc	r2, #0
 8014264:	441a      	add	r2, r3
 8014266:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801426a:	b17b      	cbz	r3, 801428c <__mdiff+0x108>
 801426c:	6107      	str	r7, [r0, #16]
 801426e:	e7a3      	b.n	80141b8 <__mdiff+0x34>
 8014270:	f856 8b04 	ldr.w	r8, [r6], #4
 8014274:	fa11 f288 	uxtah	r2, r1, r8
 8014278:	1414      	asrs	r4, r2, #16
 801427a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801427e:	b292      	uxth	r2, r2
 8014280:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8014284:	f84e 2b04 	str.w	r2, [lr], #4
 8014288:	1421      	asrs	r1, r4, #16
 801428a:	e7e0      	b.n	801424e <__mdiff+0xca>
 801428c:	3f01      	subs	r7, #1
 801428e:	e7ea      	b.n	8014266 <__mdiff+0xe2>
 8014290:	0801d474 	.word	0x0801d474
 8014294:	0801d4e8 	.word	0x0801d4e8

08014298 <__d2b>:
 8014298:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801429c:	4689      	mov	r9, r1
 801429e:	2101      	movs	r1, #1
 80142a0:	ec57 6b10 	vmov	r6, r7, d0
 80142a4:	4690      	mov	r8, r2
 80142a6:	f7ff fccf 	bl	8013c48 <_Balloc>
 80142aa:	4604      	mov	r4, r0
 80142ac:	b930      	cbnz	r0, 80142bc <__d2b+0x24>
 80142ae:	4602      	mov	r2, r0
 80142b0:	4b25      	ldr	r3, [pc, #148]	; (8014348 <__d2b+0xb0>)
 80142b2:	4826      	ldr	r0, [pc, #152]	; (801434c <__d2b+0xb4>)
 80142b4:	f240 310a 	movw	r1, #778	; 0x30a
 80142b8:	f7fd fc50 	bl	8011b5c <__assert_func>
 80142bc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80142c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80142c4:	bb35      	cbnz	r5, 8014314 <__d2b+0x7c>
 80142c6:	2e00      	cmp	r6, #0
 80142c8:	9301      	str	r3, [sp, #4]
 80142ca:	d028      	beq.n	801431e <__d2b+0x86>
 80142cc:	4668      	mov	r0, sp
 80142ce:	9600      	str	r6, [sp, #0]
 80142d0:	f7ff fd82 	bl	8013dd8 <__lo0bits>
 80142d4:	9900      	ldr	r1, [sp, #0]
 80142d6:	b300      	cbz	r0, 801431a <__d2b+0x82>
 80142d8:	9a01      	ldr	r2, [sp, #4]
 80142da:	f1c0 0320 	rsb	r3, r0, #32
 80142de:	fa02 f303 	lsl.w	r3, r2, r3
 80142e2:	430b      	orrs	r3, r1
 80142e4:	40c2      	lsrs	r2, r0
 80142e6:	6163      	str	r3, [r4, #20]
 80142e8:	9201      	str	r2, [sp, #4]
 80142ea:	9b01      	ldr	r3, [sp, #4]
 80142ec:	61a3      	str	r3, [r4, #24]
 80142ee:	2b00      	cmp	r3, #0
 80142f0:	bf14      	ite	ne
 80142f2:	2202      	movne	r2, #2
 80142f4:	2201      	moveq	r2, #1
 80142f6:	6122      	str	r2, [r4, #16]
 80142f8:	b1d5      	cbz	r5, 8014330 <__d2b+0x98>
 80142fa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80142fe:	4405      	add	r5, r0
 8014300:	f8c9 5000 	str.w	r5, [r9]
 8014304:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8014308:	f8c8 0000 	str.w	r0, [r8]
 801430c:	4620      	mov	r0, r4
 801430e:	b003      	add	sp, #12
 8014310:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014314:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014318:	e7d5      	b.n	80142c6 <__d2b+0x2e>
 801431a:	6161      	str	r1, [r4, #20]
 801431c:	e7e5      	b.n	80142ea <__d2b+0x52>
 801431e:	a801      	add	r0, sp, #4
 8014320:	f7ff fd5a 	bl	8013dd8 <__lo0bits>
 8014324:	9b01      	ldr	r3, [sp, #4]
 8014326:	6163      	str	r3, [r4, #20]
 8014328:	2201      	movs	r2, #1
 801432a:	6122      	str	r2, [r4, #16]
 801432c:	3020      	adds	r0, #32
 801432e:	e7e3      	b.n	80142f8 <__d2b+0x60>
 8014330:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014334:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014338:	f8c9 0000 	str.w	r0, [r9]
 801433c:	6918      	ldr	r0, [r3, #16]
 801433e:	f7ff fd2b 	bl	8013d98 <__hi0bits>
 8014342:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014346:	e7df      	b.n	8014308 <__d2b+0x70>
 8014348:	0801d474 	.word	0x0801d474
 801434c:	0801d4e8 	.word	0x0801d4e8

08014350 <_calloc_r>:
 8014350:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014352:	fba1 2402 	umull	r2, r4, r1, r2
 8014356:	b94c      	cbnz	r4, 801436c <_calloc_r+0x1c>
 8014358:	4611      	mov	r1, r2
 801435a:	9201      	str	r2, [sp, #4]
 801435c:	f000 f87a 	bl	8014454 <_malloc_r>
 8014360:	9a01      	ldr	r2, [sp, #4]
 8014362:	4605      	mov	r5, r0
 8014364:	b930      	cbnz	r0, 8014374 <_calloc_r+0x24>
 8014366:	4628      	mov	r0, r5
 8014368:	b003      	add	sp, #12
 801436a:	bd30      	pop	{r4, r5, pc}
 801436c:	220c      	movs	r2, #12
 801436e:	6002      	str	r2, [r0, #0]
 8014370:	2500      	movs	r5, #0
 8014372:	e7f8      	b.n	8014366 <_calloc_r+0x16>
 8014374:	4621      	mov	r1, r4
 8014376:	f7fd fc5d 	bl	8011c34 <memset>
 801437a:	e7f4      	b.n	8014366 <_calloc_r+0x16>

0801437c <_free_r>:
 801437c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801437e:	2900      	cmp	r1, #0
 8014380:	d044      	beq.n	801440c <_free_r+0x90>
 8014382:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014386:	9001      	str	r0, [sp, #4]
 8014388:	2b00      	cmp	r3, #0
 801438a:	f1a1 0404 	sub.w	r4, r1, #4
 801438e:	bfb8      	it	lt
 8014390:	18e4      	addlt	r4, r4, r3
 8014392:	f000 fb5d 	bl	8014a50 <__malloc_lock>
 8014396:	4a1e      	ldr	r2, [pc, #120]	; (8014410 <_free_r+0x94>)
 8014398:	9801      	ldr	r0, [sp, #4]
 801439a:	6813      	ldr	r3, [r2, #0]
 801439c:	b933      	cbnz	r3, 80143ac <_free_r+0x30>
 801439e:	6063      	str	r3, [r4, #4]
 80143a0:	6014      	str	r4, [r2, #0]
 80143a2:	b003      	add	sp, #12
 80143a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80143a8:	f000 bb58 	b.w	8014a5c <__malloc_unlock>
 80143ac:	42a3      	cmp	r3, r4
 80143ae:	d908      	bls.n	80143c2 <_free_r+0x46>
 80143b0:	6825      	ldr	r5, [r4, #0]
 80143b2:	1961      	adds	r1, r4, r5
 80143b4:	428b      	cmp	r3, r1
 80143b6:	bf01      	itttt	eq
 80143b8:	6819      	ldreq	r1, [r3, #0]
 80143ba:	685b      	ldreq	r3, [r3, #4]
 80143bc:	1949      	addeq	r1, r1, r5
 80143be:	6021      	streq	r1, [r4, #0]
 80143c0:	e7ed      	b.n	801439e <_free_r+0x22>
 80143c2:	461a      	mov	r2, r3
 80143c4:	685b      	ldr	r3, [r3, #4]
 80143c6:	b10b      	cbz	r3, 80143cc <_free_r+0x50>
 80143c8:	42a3      	cmp	r3, r4
 80143ca:	d9fa      	bls.n	80143c2 <_free_r+0x46>
 80143cc:	6811      	ldr	r1, [r2, #0]
 80143ce:	1855      	adds	r5, r2, r1
 80143d0:	42a5      	cmp	r5, r4
 80143d2:	d10b      	bne.n	80143ec <_free_r+0x70>
 80143d4:	6824      	ldr	r4, [r4, #0]
 80143d6:	4421      	add	r1, r4
 80143d8:	1854      	adds	r4, r2, r1
 80143da:	42a3      	cmp	r3, r4
 80143dc:	6011      	str	r1, [r2, #0]
 80143de:	d1e0      	bne.n	80143a2 <_free_r+0x26>
 80143e0:	681c      	ldr	r4, [r3, #0]
 80143e2:	685b      	ldr	r3, [r3, #4]
 80143e4:	6053      	str	r3, [r2, #4]
 80143e6:	4421      	add	r1, r4
 80143e8:	6011      	str	r1, [r2, #0]
 80143ea:	e7da      	b.n	80143a2 <_free_r+0x26>
 80143ec:	d902      	bls.n	80143f4 <_free_r+0x78>
 80143ee:	230c      	movs	r3, #12
 80143f0:	6003      	str	r3, [r0, #0]
 80143f2:	e7d6      	b.n	80143a2 <_free_r+0x26>
 80143f4:	6825      	ldr	r5, [r4, #0]
 80143f6:	1961      	adds	r1, r4, r5
 80143f8:	428b      	cmp	r3, r1
 80143fa:	bf04      	itt	eq
 80143fc:	6819      	ldreq	r1, [r3, #0]
 80143fe:	685b      	ldreq	r3, [r3, #4]
 8014400:	6063      	str	r3, [r4, #4]
 8014402:	bf04      	itt	eq
 8014404:	1949      	addeq	r1, r1, r5
 8014406:	6021      	streq	r1, [r4, #0]
 8014408:	6054      	str	r4, [r2, #4]
 801440a:	e7ca      	b.n	80143a2 <_free_r+0x26>
 801440c:	b003      	add	sp, #12
 801440e:	bd30      	pop	{r4, r5, pc}
 8014410:	2400d554 	.word	0x2400d554

08014414 <sbrk_aligned>:
 8014414:	b570      	push	{r4, r5, r6, lr}
 8014416:	4e0e      	ldr	r6, [pc, #56]	; (8014450 <sbrk_aligned+0x3c>)
 8014418:	460c      	mov	r4, r1
 801441a:	6831      	ldr	r1, [r6, #0]
 801441c:	4605      	mov	r5, r0
 801441e:	b911      	cbnz	r1, 8014426 <sbrk_aligned+0x12>
 8014420:	f000 fa16 	bl	8014850 <_sbrk_r>
 8014424:	6030      	str	r0, [r6, #0]
 8014426:	4621      	mov	r1, r4
 8014428:	4628      	mov	r0, r5
 801442a:	f000 fa11 	bl	8014850 <_sbrk_r>
 801442e:	1c43      	adds	r3, r0, #1
 8014430:	d00a      	beq.n	8014448 <sbrk_aligned+0x34>
 8014432:	1cc4      	adds	r4, r0, #3
 8014434:	f024 0403 	bic.w	r4, r4, #3
 8014438:	42a0      	cmp	r0, r4
 801443a:	d007      	beq.n	801444c <sbrk_aligned+0x38>
 801443c:	1a21      	subs	r1, r4, r0
 801443e:	4628      	mov	r0, r5
 8014440:	f000 fa06 	bl	8014850 <_sbrk_r>
 8014444:	3001      	adds	r0, #1
 8014446:	d101      	bne.n	801444c <sbrk_aligned+0x38>
 8014448:	f04f 34ff 	mov.w	r4, #4294967295
 801444c:	4620      	mov	r0, r4
 801444e:	bd70      	pop	{r4, r5, r6, pc}
 8014450:	2400d558 	.word	0x2400d558

08014454 <_malloc_r>:
 8014454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014458:	1ccd      	adds	r5, r1, #3
 801445a:	f025 0503 	bic.w	r5, r5, #3
 801445e:	3508      	adds	r5, #8
 8014460:	2d0c      	cmp	r5, #12
 8014462:	bf38      	it	cc
 8014464:	250c      	movcc	r5, #12
 8014466:	2d00      	cmp	r5, #0
 8014468:	4607      	mov	r7, r0
 801446a:	db01      	blt.n	8014470 <_malloc_r+0x1c>
 801446c:	42a9      	cmp	r1, r5
 801446e:	d905      	bls.n	801447c <_malloc_r+0x28>
 8014470:	230c      	movs	r3, #12
 8014472:	603b      	str	r3, [r7, #0]
 8014474:	2600      	movs	r6, #0
 8014476:	4630      	mov	r0, r6
 8014478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801447c:	4e2e      	ldr	r6, [pc, #184]	; (8014538 <_malloc_r+0xe4>)
 801447e:	f000 fae7 	bl	8014a50 <__malloc_lock>
 8014482:	6833      	ldr	r3, [r6, #0]
 8014484:	461c      	mov	r4, r3
 8014486:	bb34      	cbnz	r4, 80144d6 <_malloc_r+0x82>
 8014488:	4629      	mov	r1, r5
 801448a:	4638      	mov	r0, r7
 801448c:	f7ff ffc2 	bl	8014414 <sbrk_aligned>
 8014490:	1c43      	adds	r3, r0, #1
 8014492:	4604      	mov	r4, r0
 8014494:	d14d      	bne.n	8014532 <_malloc_r+0xde>
 8014496:	6834      	ldr	r4, [r6, #0]
 8014498:	4626      	mov	r6, r4
 801449a:	2e00      	cmp	r6, #0
 801449c:	d140      	bne.n	8014520 <_malloc_r+0xcc>
 801449e:	6823      	ldr	r3, [r4, #0]
 80144a0:	4631      	mov	r1, r6
 80144a2:	4638      	mov	r0, r7
 80144a4:	eb04 0803 	add.w	r8, r4, r3
 80144a8:	f000 f9d2 	bl	8014850 <_sbrk_r>
 80144ac:	4580      	cmp	r8, r0
 80144ae:	d13a      	bne.n	8014526 <_malloc_r+0xd2>
 80144b0:	6821      	ldr	r1, [r4, #0]
 80144b2:	3503      	adds	r5, #3
 80144b4:	1a6d      	subs	r5, r5, r1
 80144b6:	f025 0503 	bic.w	r5, r5, #3
 80144ba:	3508      	adds	r5, #8
 80144bc:	2d0c      	cmp	r5, #12
 80144be:	bf38      	it	cc
 80144c0:	250c      	movcc	r5, #12
 80144c2:	4629      	mov	r1, r5
 80144c4:	4638      	mov	r0, r7
 80144c6:	f7ff ffa5 	bl	8014414 <sbrk_aligned>
 80144ca:	3001      	adds	r0, #1
 80144cc:	d02b      	beq.n	8014526 <_malloc_r+0xd2>
 80144ce:	6823      	ldr	r3, [r4, #0]
 80144d0:	442b      	add	r3, r5
 80144d2:	6023      	str	r3, [r4, #0]
 80144d4:	e00e      	b.n	80144f4 <_malloc_r+0xa0>
 80144d6:	6822      	ldr	r2, [r4, #0]
 80144d8:	1b52      	subs	r2, r2, r5
 80144da:	d41e      	bmi.n	801451a <_malloc_r+0xc6>
 80144dc:	2a0b      	cmp	r2, #11
 80144de:	d916      	bls.n	801450e <_malloc_r+0xba>
 80144e0:	1961      	adds	r1, r4, r5
 80144e2:	42a3      	cmp	r3, r4
 80144e4:	6025      	str	r5, [r4, #0]
 80144e6:	bf18      	it	ne
 80144e8:	6059      	strne	r1, [r3, #4]
 80144ea:	6863      	ldr	r3, [r4, #4]
 80144ec:	bf08      	it	eq
 80144ee:	6031      	streq	r1, [r6, #0]
 80144f0:	5162      	str	r2, [r4, r5]
 80144f2:	604b      	str	r3, [r1, #4]
 80144f4:	4638      	mov	r0, r7
 80144f6:	f104 060b 	add.w	r6, r4, #11
 80144fa:	f000 faaf 	bl	8014a5c <__malloc_unlock>
 80144fe:	f026 0607 	bic.w	r6, r6, #7
 8014502:	1d23      	adds	r3, r4, #4
 8014504:	1af2      	subs	r2, r6, r3
 8014506:	d0b6      	beq.n	8014476 <_malloc_r+0x22>
 8014508:	1b9b      	subs	r3, r3, r6
 801450a:	50a3      	str	r3, [r4, r2]
 801450c:	e7b3      	b.n	8014476 <_malloc_r+0x22>
 801450e:	6862      	ldr	r2, [r4, #4]
 8014510:	42a3      	cmp	r3, r4
 8014512:	bf0c      	ite	eq
 8014514:	6032      	streq	r2, [r6, #0]
 8014516:	605a      	strne	r2, [r3, #4]
 8014518:	e7ec      	b.n	80144f4 <_malloc_r+0xa0>
 801451a:	4623      	mov	r3, r4
 801451c:	6864      	ldr	r4, [r4, #4]
 801451e:	e7b2      	b.n	8014486 <_malloc_r+0x32>
 8014520:	4634      	mov	r4, r6
 8014522:	6876      	ldr	r6, [r6, #4]
 8014524:	e7b9      	b.n	801449a <_malloc_r+0x46>
 8014526:	230c      	movs	r3, #12
 8014528:	603b      	str	r3, [r7, #0]
 801452a:	4638      	mov	r0, r7
 801452c:	f000 fa96 	bl	8014a5c <__malloc_unlock>
 8014530:	e7a1      	b.n	8014476 <_malloc_r+0x22>
 8014532:	6025      	str	r5, [r4, #0]
 8014534:	e7de      	b.n	80144f4 <_malloc_r+0xa0>
 8014536:	bf00      	nop
 8014538:	2400d554 	.word	0x2400d554

0801453c <_realloc_r>:
 801453c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014540:	4680      	mov	r8, r0
 8014542:	4614      	mov	r4, r2
 8014544:	460e      	mov	r6, r1
 8014546:	b921      	cbnz	r1, 8014552 <_realloc_r+0x16>
 8014548:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801454c:	4611      	mov	r1, r2
 801454e:	f7ff bf81 	b.w	8014454 <_malloc_r>
 8014552:	b92a      	cbnz	r2, 8014560 <_realloc_r+0x24>
 8014554:	f7ff ff12 	bl	801437c <_free_r>
 8014558:	4625      	mov	r5, r4
 801455a:	4628      	mov	r0, r5
 801455c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014560:	f000 fa82 	bl	8014a68 <_malloc_usable_size_r>
 8014564:	4284      	cmp	r4, r0
 8014566:	4607      	mov	r7, r0
 8014568:	d802      	bhi.n	8014570 <_realloc_r+0x34>
 801456a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801456e:	d812      	bhi.n	8014596 <_realloc_r+0x5a>
 8014570:	4621      	mov	r1, r4
 8014572:	4640      	mov	r0, r8
 8014574:	f7ff ff6e 	bl	8014454 <_malloc_r>
 8014578:	4605      	mov	r5, r0
 801457a:	2800      	cmp	r0, #0
 801457c:	d0ed      	beq.n	801455a <_realloc_r+0x1e>
 801457e:	42bc      	cmp	r4, r7
 8014580:	4622      	mov	r2, r4
 8014582:	4631      	mov	r1, r6
 8014584:	bf28      	it	cs
 8014586:	463a      	movcs	r2, r7
 8014588:	f7fd fb46 	bl	8011c18 <memcpy>
 801458c:	4631      	mov	r1, r6
 801458e:	4640      	mov	r0, r8
 8014590:	f7ff fef4 	bl	801437c <_free_r>
 8014594:	e7e1      	b.n	801455a <_realloc_r+0x1e>
 8014596:	4635      	mov	r5, r6
 8014598:	e7df      	b.n	801455a <_realloc_r+0x1e>

0801459a <__ssputs_r>:
 801459a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801459e:	688e      	ldr	r6, [r1, #8]
 80145a0:	429e      	cmp	r6, r3
 80145a2:	4682      	mov	sl, r0
 80145a4:	460c      	mov	r4, r1
 80145a6:	4690      	mov	r8, r2
 80145a8:	461f      	mov	r7, r3
 80145aa:	d838      	bhi.n	801461e <__ssputs_r+0x84>
 80145ac:	898a      	ldrh	r2, [r1, #12]
 80145ae:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80145b2:	d032      	beq.n	801461a <__ssputs_r+0x80>
 80145b4:	6825      	ldr	r5, [r4, #0]
 80145b6:	6909      	ldr	r1, [r1, #16]
 80145b8:	eba5 0901 	sub.w	r9, r5, r1
 80145bc:	6965      	ldr	r5, [r4, #20]
 80145be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80145c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80145c6:	3301      	adds	r3, #1
 80145c8:	444b      	add	r3, r9
 80145ca:	106d      	asrs	r5, r5, #1
 80145cc:	429d      	cmp	r5, r3
 80145ce:	bf38      	it	cc
 80145d0:	461d      	movcc	r5, r3
 80145d2:	0553      	lsls	r3, r2, #21
 80145d4:	d531      	bpl.n	801463a <__ssputs_r+0xa0>
 80145d6:	4629      	mov	r1, r5
 80145d8:	f7ff ff3c 	bl	8014454 <_malloc_r>
 80145dc:	4606      	mov	r6, r0
 80145de:	b950      	cbnz	r0, 80145f6 <__ssputs_r+0x5c>
 80145e0:	230c      	movs	r3, #12
 80145e2:	f8ca 3000 	str.w	r3, [sl]
 80145e6:	89a3      	ldrh	r3, [r4, #12]
 80145e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80145ec:	81a3      	strh	r3, [r4, #12]
 80145ee:	f04f 30ff 	mov.w	r0, #4294967295
 80145f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145f6:	6921      	ldr	r1, [r4, #16]
 80145f8:	464a      	mov	r2, r9
 80145fa:	f7fd fb0d 	bl	8011c18 <memcpy>
 80145fe:	89a3      	ldrh	r3, [r4, #12]
 8014600:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014604:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014608:	81a3      	strh	r3, [r4, #12]
 801460a:	6126      	str	r6, [r4, #16]
 801460c:	6165      	str	r5, [r4, #20]
 801460e:	444e      	add	r6, r9
 8014610:	eba5 0509 	sub.w	r5, r5, r9
 8014614:	6026      	str	r6, [r4, #0]
 8014616:	60a5      	str	r5, [r4, #8]
 8014618:	463e      	mov	r6, r7
 801461a:	42be      	cmp	r6, r7
 801461c:	d900      	bls.n	8014620 <__ssputs_r+0x86>
 801461e:	463e      	mov	r6, r7
 8014620:	6820      	ldr	r0, [r4, #0]
 8014622:	4632      	mov	r2, r6
 8014624:	4641      	mov	r1, r8
 8014626:	f7ff faf5 	bl	8013c14 <memmove>
 801462a:	68a3      	ldr	r3, [r4, #8]
 801462c:	1b9b      	subs	r3, r3, r6
 801462e:	60a3      	str	r3, [r4, #8]
 8014630:	6823      	ldr	r3, [r4, #0]
 8014632:	4433      	add	r3, r6
 8014634:	6023      	str	r3, [r4, #0]
 8014636:	2000      	movs	r0, #0
 8014638:	e7db      	b.n	80145f2 <__ssputs_r+0x58>
 801463a:	462a      	mov	r2, r5
 801463c:	f7ff ff7e 	bl	801453c <_realloc_r>
 8014640:	4606      	mov	r6, r0
 8014642:	2800      	cmp	r0, #0
 8014644:	d1e1      	bne.n	801460a <__ssputs_r+0x70>
 8014646:	6921      	ldr	r1, [r4, #16]
 8014648:	4650      	mov	r0, sl
 801464a:	f7ff fe97 	bl	801437c <_free_r>
 801464e:	e7c7      	b.n	80145e0 <__ssputs_r+0x46>

08014650 <_svfiprintf_r>:
 8014650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014654:	4698      	mov	r8, r3
 8014656:	898b      	ldrh	r3, [r1, #12]
 8014658:	061b      	lsls	r3, r3, #24
 801465a:	b09d      	sub	sp, #116	; 0x74
 801465c:	4607      	mov	r7, r0
 801465e:	460d      	mov	r5, r1
 8014660:	4614      	mov	r4, r2
 8014662:	d50e      	bpl.n	8014682 <_svfiprintf_r+0x32>
 8014664:	690b      	ldr	r3, [r1, #16]
 8014666:	b963      	cbnz	r3, 8014682 <_svfiprintf_r+0x32>
 8014668:	2140      	movs	r1, #64	; 0x40
 801466a:	f7ff fef3 	bl	8014454 <_malloc_r>
 801466e:	6028      	str	r0, [r5, #0]
 8014670:	6128      	str	r0, [r5, #16]
 8014672:	b920      	cbnz	r0, 801467e <_svfiprintf_r+0x2e>
 8014674:	230c      	movs	r3, #12
 8014676:	603b      	str	r3, [r7, #0]
 8014678:	f04f 30ff 	mov.w	r0, #4294967295
 801467c:	e0d1      	b.n	8014822 <_svfiprintf_r+0x1d2>
 801467e:	2340      	movs	r3, #64	; 0x40
 8014680:	616b      	str	r3, [r5, #20]
 8014682:	2300      	movs	r3, #0
 8014684:	9309      	str	r3, [sp, #36]	; 0x24
 8014686:	2320      	movs	r3, #32
 8014688:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801468c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014690:	2330      	movs	r3, #48	; 0x30
 8014692:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801483c <_svfiprintf_r+0x1ec>
 8014696:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801469a:	f04f 0901 	mov.w	r9, #1
 801469e:	4623      	mov	r3, r4
 80146a0:	469a      	mov	sl, r3
 80146a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80146a6:	b10a      	cbz	r2, 80146ac <_svfiprintf_r+0x5c>
 80146a8:	2a25      	cmp	r2, #37	; 0x25
 80146aa:	d1f9      	bne.n	80146a0 <_svfiprintf_r+0x50>
 80146ac:	ebba 0b04 	subs.w	fp, sl, r4
 80146b0:	d00b      	beq.n	80146ca <_svfiprintf_r+0x7a>
 80146b2:	465b      	mov	r3, fp
 80146b4:	4622      	mov	r2, r4
 80146b6:	4629      	mov	r1, r5
 80146b8:	4638      	mov	r0, r7
 80146ba:	f7ff ff6e 	bl	801459a <__ssputs_r>
 80146be:	3001      	adds	r0, #1
 80146c0:	f000 80aa 	beq.w	8014818 <_svfiprintf_r+0x1c8>
 80146c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80146c6:	445a      	add	r2, fp
 80146c8:	9209      	str	r2, [sp, #36]	; 0x24
 80146ca:	f89a 3000 	ldrb.w	r3, [sl]
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	f000 80a2 	beq.w	8014818 <_svfiprintf_r+0x1c8>
 80146d4:	2300      	movs	r3, #0
 80146d6:	f04f 32ff 	mov.w	r2, #4294967295
 80146da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80146de:	f10a 0a01 	add.w	sl, sl, #1
 80146e2:	9304      	str	r3, [sp, #16]
 80146e4:	9307      	str	r3, [sp, #28]
 80146e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80146ea:	931a      	str	r3, [sp, #104]	; 0x68
 80146ec:	4654      	mov	r4, sl
 80146ee:	2205      	movs	r2, #5
 80146f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80146f4:	4851      	ldr	r0, [pc, #324]	; (801483c <_svfiprintf_r+0x1ec>)
 80146f6:	f7eb fe5b 	bl	80003b0 <memchr>
 80146fa:	9a04      	ldr	r2, [sp, #16]
 80146fc:	b9d8      	cbnz	r0, 8014736 <_svfiprintf_r+0xe6>
 80146fe:	06d0      	lsls	r0, r2, #27
 8014700:	bf44      	itt	mi
 8014702:	2320      	movmi	r3, #32
 8014704:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014708:	0711      	lsls	r1, r2, #28
 801470a:	bf44      	itt	mi
 801470c:	232b      	movmi	r3, #43	; 0x2b
 801470e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014712:	f89a 3000 	ldrb.w	r3, [sl]
 8014716:	2b2a      	cmp	r3, #42	; 0x2a
 8014718:	d015      	beq.n	8014746 <_svfiprintf_r+0xf6>
 801471a:	9a07      	ldr	r2, [sp, #28]
 801471c:	4654      	mov	r4, sl
 801471e:	2000      	movs	r0, #0
 8014720:	f04f 0c0a 	mov.w	ip, #10
 8014724:	4621      	mov	r1, r4
 8014726:	f811 3b01 	ldrb.w	r3, [r1], #1
 801472a:	3b30      	subs	r3, #48	; 0x30
 801472c:	2b09      	cmp	r3, #9
 801472e:	d94e      	bls.n	80147ce <_svfiprintf_r+0x17e>
 8014730:	b1b0      	cbz	r0, 8014760 <_svfiprintf_r+0x110>
 8014732:	9207      	str	r2, [sp, #28]
 8014734:	e014      	b.n	8014760 <_svfiprintf_r+0x110>
 8014736:	eba0 0308 	sub.w	r3, r0, r8
 801473a:	fa09 f303 	lsl.w	r3, r9, r3
 801473e:	4313      	orrs	r3, r2
 8014740:	9304      	str	r3, [sp, #16]
 8014742:	46a2      	mov	sl, r4
 8014744:	e7d2      	b.n	80146ec <_svfiprintf_r+0x9c>
 8014746:	9b03      	ldr	r3, [sp, #12]
 8014748:	1d19      	adds	r1, r3, #4
 801474a:	681b      	ldr	r3, [r3, #0]
 801474c:	9103      	str	r1, [sp, #12]
 801474e:	2b00      	cmp	r3, #0
 8014750:	bfbb      	ittet	lt
 8014752:	425b      	neglt	r3, r3
 8014754:	f042 0202 	orrlt.w	r2, r2, #2
 8014758:	9307      	strge	r3, [sp, #28]
 801475a:	9307      	strlt	r3, [sp, #28]
 801475c:	bfb8      	it	lt
 801475e:	9204      	strlt	r2, [sp, #16]
 8014760:	7823      	ldrb	r3, [r4, #0]
 8014762:	2b2e      	cmp	r3, #46	; 0x2e
 8014764:	d10c      	bne.n	8014780 <_svfiprintf_r+0x130>
 8014766:	7863      	ldrb	r3, [r4, #1]
 8014768:	2b2a      	cmp	r3, #42	; 0x2a
 801476a:	d135      	bne.n	80147d8 <_svfiprintf_r+0x188>
 801476c:	9b03      	ldr	r3, [sp, #12]
 801476e:	1d1a      	adds	r2, r3, #4
 8014770:	681b      	ldr	r3, [r3, #0]
 8014772:	9203      	str	r2, [sp, #12]
 8014774:	2b00      	cmp	r3, #0
 8014776:	bfb8      	it	lt
 8014778:	f04f 33ff 	movlt.w	r3, #4294967295
 801477c:	3402      	adds	r4, #2
 801477e:	9305      	str	r3, [sp, #20]
 8014780:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801484c <_svfiprintf_r+0x1fc>
 8014784:	7821      	ldrb	r1, [r4, #0]
 8014786:	2203      	movs	r2, #3
 8014788:	4650      	mov	r0, sl
 801478a:	f7eb fe11 	bl	80003b0 <memchr>
 801478e:	b140      	cbz	r0, 80147a2 <_svfiprintf_r+0x152>
 8014790:	2340      	movs	r3, #64	; 0x40
 8014792:	eba0 000a 	sub.w	r0, r0, sl
 8014796:	fa03 f000 	lsl.w	r0, r3, r0
 801479a:	9b04      	ldr	r3, [sp, #16]
 801479c:	4303      	orrs	r3, r0
 801479e:	3401      	adds	r4, #1
 80147a0:	9304      	str	r3, [sp, #16]
 80147a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80147a6:	4826      	ldr	r0, [pc, #152]	; (8014840 <_svfiprintf_r+0x1f0>)
 80147a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80147ac:	2206      	movs	r2, #6
 80147ae:	f7eb fdff 	bl	80003b0 <memchr>
 80147b2:	2800      	cmp	r0, #0
 80147b4:	d038      	beq.n	8014828 <_svfiprintf_r+0x1d8>
 80147b6:	4b23      	ldr	r3, [pc, #140]	; (8014844 <_svfiprintf_r+0x1f4>)
 80147b8:	bb1b      	cbnz	r3, 8014802 <_svfiprintf_r+0x1b2>
 80147ba:	9b03      	ldr	r3, [sp, #12]
 80147bc:	3307      	adds	r3, #7
 80147be:	f023 0307 	bic.w	r3, r3, #7
 80147c2:	3308      	adds	r3, #8
 80147c4:	9303      	str	r3, [sp, #12]
 80147c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80147c8:	4433      	add	r3, r6
 80147ca:	9309      	str	r3, [sp, #36]	; 0x24
 80147cc:	e767      	b.n	801469e <_svfiprintf_r+0x4e>
 80147ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80147d2:	460c      	mov	r4, r1
 80147d4:	2001      	movs	r0, #1
 80147d6:	e7a5      	b.n	8014724 <_svfiprintf_r+0xd4>
 80147d8:	2300      	movs	r3, #0
 80147da:	3401      	adds	r4, #1
 80147dc:	9305      	str	r3, [sp, #20]
 80147de:	4619      	mov	r1, r3
 80147e0:	f04f 0c0a 	mov.w	ip, #10
 80147e4:	4620      	mov	r0, r4
 80147e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80147ea:	3a30      	subs	r2, #48	; 0x30
 80147ec:	2a09      	cmp	r2, #9
 80147ee:	d903      	bls.n	80147f8 <_svfiprintf_r+0x1a8>
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	d0c5      	beq.n	8014780 <_svfiprintf_r+0x130>
 80147f4:	9105      	str	r1, [sp, #20]
 80147f6:	e7c3      	b.n	8014780 <_svfiprintf_r+0x130>
 80147f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80147fc:	4604      	mov	r4, r0
 80147fe:	2301      	movs	r3, #1
 8014800:	e7f0      	b.n	80147e4 <_svfiprintf_r+0x194>
 8014802:	ab03      	add	r3, sp, #12
 8014804:	9300      	str	r3, [sp, #0]
 8014806:	462a      	mov	r2, r5
 8014808:	4b0f      	ldr	r3, [pc, #60]	; (8014848 <_svfiprintf_r+0x1f8>)
 801480a:	a904      	add	r1, sp, #16
 801480c:	4638      	mov	r0, r7
 801480e:	f7fd fc03 	bl	8012018 <_printf_float>
 8014812:	1c42      	adds	r2, r0, #1
 8014814:	4606      	mov	r6, r0
 8014816:	d1d6      	bne.n	80147c6 <_svfiprintf_r+0x176>
 8014818:	89ab      	ldrh	r3, [r5, #12]
 801481a:	065b      	lsls	r3, r3, #25
 801481c:	f53f af2c 	bmi.w	8014678 <_svfiprintf_r+0x28>
 8014820:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014822:	b01d      	add	sp, #116	; 0x74
 8014824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014828:	ab03      	add	r3, sp, #12
 801482a:	9300      	str	r3, [sp, #0]
 801482c:	462a      	mov	r2, r5
 801482e:	4b06      	ldr	r3, [pc, #24]	; (8014848 <_svfiprintf_r+0x1f8>)
 8014830:	a904      	add	r1, sp, #16
 8014832:	4638      	mov	r0, r7
 8014834:	f7fd fe7c 	bl	8012530 <_printf_i>
 8014838:	e7eb      	b.n	8014812 <_svfiprintf_r+0x1c2>
 801483a:	bf00      	nop
 801483c:	0801d2f8 	.word	0x0801d2f8
 8014840:	0801d302 	.word	0x0801d302
 8014844:	08012019 	.word	0x08012019
 8014848:	0801459b 	.word	0x0801459b
 801484c:	0801d2fe 	.word	0x0801d2fe

08014850 <_sbrk_r>:
 8014850:	b538      	push	{r3, r4, r5, lr}
 8014852:	4d06      	ldr	r5, [pc, #24]	; (801486c <_sbrk_r+0x1c>)
 8014854:	2300      	movs	r3, #0
 8014856:	4604      	mov	r4, r0
 8014858:	4608      	mov	r0, r1
 801485a:	602b      	str	r3, [r5, #0]
 801485c:	f7f2 f952 	bl	8006b04 <_sbrk>
 8014860:	1c43      	adds	r3, r0, #1
 8014862:	d102      	bne.n	801486a <_sbrk_r+0x1a>
 8014864:	682b      	ldr	r3, [r5, #0]
 8014866:	b103      	cbz	r3, 801486a <_sbrk_r+0x1a>
 8014868:	6023      	str	r3, [r4, #0]
 801486a:	bd38      	pop	{r3, r4, r5, pc}
 801486c:	2400d55c 	.word	0x2400d55c

08014870 <_raise_r>:
 8014870:	291f      	cmp	r1, #31
 8014872:	b538      	push	{r3, r4, r5, lr}
 8014874:	4604      	mov	r4, r0
 8014876:	460d      	mov	r5, r1
 8014878:	d904      	bls.n	8014884 <_raise_r+0x14>
 801487a:	2316      	movs	r3, #22
 801487c:	6003      	str	r3, [r0, #0]
 801487e:	f04f 30ff 	mov.w	r0, #4294967295
 8014882:	bd38      	pop	{r3, r4, r5, pc}
 8014884:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8014886:	b112      	cbz	r2, 801488e <_raise_r+0x1e>
 8014888:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801488c:	b94b      	cbnz	r3, 80148a2 <_raise_r+0x32>
 801488e:	4620      	mov	r0, r4
 8014890:	f000 f830 	bl	80148f4 <_getpid_r>
 8014894:	462a      	mov	r2, r5
 8014896:	4601      	mov	r1, r0
 8014898:	4620      	mov	r0, r4
 801489a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801489e:	f000 b817 	b.w	80148d0 <_kill_r>
 80148a2:	2b01      	cmp	r3, #1
 80148a4:	d00a      	beq.n	80148bc <_raise_r+0x4c>
 80148a6:	1c59      	adds	r1, r3, #1
 80148a8:	d103      	bne.n	80148b2 <_raise_r+0x42>
 80148aa:	2316      	movs	r3, #22
 80148ac:	6003      	str	r3, [r0, #0]
 80148ae:	2001      	movs	r0, #1
 80148b0:	e7e7      	b.n	8014882 <_raise_r+0x12>
 80148b2:	2400      	movs	r4, #0
 80148b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80148b8:	4628      	mov	r0, r5
 80148ba:	4798      	blx	r3
 80148bc:	2000      	movs	r0, #0
 80148be:	e7e0      	b.n	8014882 <_raise_r+0x12>

080148c0 <raise>:
 80148c0:	4b02      	ldr	r3, [pc, #8]	; (80148cc <raise+0xc>)
 80148c2:	4601      	mov	r1, r0
 80148c4:	6818      	ldr	r0, [r3, #0]
 80148c6:	f7ff bfd3 	b.w	8014870 <_raise_r>
 80148ca:	bf00      	nop
 80148cc:	24000354 	.word	0x24000354

080148d0 <_kill_r>:
 80148d0:	b538      	push	{r3, r4, r5, lr}
 80148d2:	4d07      	ldr	r5, [pc, #28]	; (80148f0 <_kill_r+0x20>)
 80148d4:	2300      	movs	r3, #0
 80148d6:	4604      	mov	r4, r0
 80148d8:	4608      	mov	r0, r1
 80148da:	4611      	mov	r1, r2
 80148dc:	602b      	str	r3, [r5, #0]
 80148de:	f7f2 f8d7 	bl	8006a90 <_kill>
 80148e2:	1c43      	adds	r3, r0, #1
 80148e4:	d102      	bne.n	80148ec <_kill_r+0x1c>
 80148e6:	682b      	ldr	r3, [r5, #0]
 80148e8:	b103      	cbz	r3, 80148ec <_kill_r+0x1c>
 80148ea:	6023      	str	r3, [r4, #0]
 80148ec:	bd38      	pop	{r3, r4, r5, pc}
 80148ee:	bf00      	nop
 80148f0:	2400d55c 	.word	0x2400d55c

080148f4 <_getpid_r>:
 80148f4:	f7f2 b8ca 	b.w	8006a8c <_getpid>

080148f8 <__sread>:
 80148f8:	b510      	push	{r4, lr}
 80148fa:	460c      	mov	r4, r1
 80148fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014900:	f000 f8ba 	bl	8014a78 <_read_r>
 8014904:	2800      	cmp	r0, #0
 8014906:	bfab      	itete	ge
 8014908:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801490a:	89a3      	ldrhlt	r3, [r4, #12]
 801490c:	181b      	addge	r3, r3, r0
 801490e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014912:	bfac      	ite	ge
 8014914:	6563      	strge	r3, [r4, #84]	; 0x54
 8014916:	81a3      	strhlt	r3, [r4, #12]
 8014918:	bd10      	pop	{r4, pc}

0801491a <__swrite>:
 801491a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801491e:	461f      	mov	r7, r3
 8014920:	898b      	ldrh	r3, [r1, #12]
 8014922:	05db      	lsls	r3, r3, #23
 8014924:	4605      	mov	r5, r0
 8014926:	460c      	mov	r4, r1
 8014928:	4616      	mov	r6, r2
 801492a:	d505      	bpl.n	8014938 <__swrite+0x1e>
 801492c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014930:	2302      	movs	r3, #2
 8014932:	2200      	movs	r2, #0
 8014934:	f000 f868 	bl	8014a08 <_lseek_r>
 8014938:	89a3      	ldrh	r3, [r4, #12]
 801493a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801493e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014942:	81a3      	strh	r3, [r4, #12]
 8014944:	4632      	mov	r2, r6
 8014946:	463b      	mov	r3, r7
 8014948:	4628      	mov	r0, r5
 801494a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801494e:	f000 b817 	b.w	8014980 <_write_r>

08014952 <__sseek>:
 8014952:	b510      	push	{r4, lr}
 8014954:	460c      	mov	r4, r1
 8014956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801495a:	f000 f855 	bl	8014a08 <_lseek_r>
 801495e:	1c43      	adds	r3, r0, #1
 8014960:	89a3      	ldrh	r3, [r4, #12]
 8014962:	bf15      	itete	ne
 8014964:	6560      	strne	r0, [r4, #84]	; 0x54
 8014966:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801496a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801496e:	81a3      	strheq	r3, [r4, #12]
 8014970:	bf18      	it	ne
 8014972:	81a3      	strhne	r3, [r4, #12]
 8014974:	bd10      	pop	{r4, pc}

08014976 <__sclose>:
 8014976:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801497a:	f000 b813 	b.w	80149a4 <_close_r>
	...

08014980 <_write_r>:
 8014980:	b538      	push	{r3, r4, r5, lr}
 8014982:	4d07      	ldr	r5, [pc, #28]	; (80149a0 <_write_r+0x20>)
 8014984:	4604      	mov	r4, r0
 8014986:	4608      	mov	r0, r1
 8014988:	4611      	mov	r1, r2
 801498a:	2200      	movs	r2, #0
 801498c:	602a      	str	r2, [r5, #0]
 801498e:	461a      	mov	r2, r3
 8014990:	f7f2 f89c 	bl	8006acc <_write>
 8014994:	1c43      	adds	r3, r0, #1
 8014996:	d102      	bne.n	801499e <_write_r+0x1e>
 8014998:	682b      	ldr	r3, [r5, #0]
 801499a:	b103      	cbz	r3, 801499e <_write_r+0x1e>
 801499c:	6023      	str	r3, [r4, #0]
 801499e:	bd38      	pop	{r3, r4, r5, pc}
 80149a0:	2400d55c 	.word	0x2400d55c

080149a4 <_close_r>:
 80149a4:	b538      	push	{r3, r4, r5, lr}
 80149a6:	4d06      	ldr	r5, [pc, #24]	; (80149c0 <_close_r+0x1c>)
 80149a8:	2300      	movs	r3, #0
 80149aa:	4604      	mov	r4, r0
 80149ac:	4608      	mov	r0, r1
 80149ae:	602b      	str	r3, [r5, #0]
 80149b0:	f7f2 f89a 	bl	8006ae8 <_close>
 80149b4:	1c43      	adds	r3, r0, #1
 80149b6:	d102      	bne.n	80149be <_close_r+0x1a>
 80149b8:	682b      	ldr	r3, [r5, #0]
 80149ba:	b103      	cbz	r3, 80149be <_close_r+0x1a>
 80149bc:	6023      	str	r3, [r4, #0]
 80149be:	bd38      	pop	{r3, r4, r5, pc}
 80149c0:	2400d55c 	.word	0x2400d55c

080149c4 <_fstat_r>:
 80149c4:	b538      	push	{r3, r4, r5, lr}
 80149c6:	4d07      	ldr	r5, [pc, #28]	; (80149e4 <_fstat_r+0x20>)
 80149c8:	2300      	movs	r3, #0
 80149ca:	4604      	mov	r4, r0
 80149cc:	4608      	mov	r0, r1
 80149ce:	4611      	mov	r1, r2
 80149d0:	602b      	str	r3, [r5, #0]
 80149d2:	f7f2 f88d 	bl	8006af0 <_fstat>
 80149d6:	1c43      	adds	r3, r0, #1
 80149d8:	d102      	bne.n	80149e0 <_fstat_r+0x1c>
 80149da:	682b      	ldr	r3, [r5, #0]
 80149dc:	b103      	cbz	r3, 80149e0 <_fstat_r+0x1c>
 80149de:	6023      	str	r3, [r4, #0]
 80149e0:	bd38      	pop	{r3, r4, r5, pc}
 80149e2:	bf00      	nop
 80149e4:	2400d55c 	.word	0x2400d55c

080149e8 <_isatty_r>:
 80149e8:	b538      	push	{r3, r4, r5, lr}
 80149ea:	4d06      	ldr	r5, [pc, #24]	; (8014a04 <_isatty_r+0x1c>)
 80149ec:	2300      	movs	r3, #0
 80149ee:	4604      	mov	r4, r0
 80149f0:	4608      	mov	r0, r1
 80149f2:	602b      	str	r3, [r5, #0]
 80149f4:	f7f2 f882 	bl	8006afc <_isatty>
 80149f8:	1c43      	adds	r3, r0, #1
 80149fa:	d102      	bne.n	8014a02 <_isatty_r+0x1a>
 80149fc:	682b      	ldr	r3, [r5, #0]
 80149fe:	b103      	cbz	r3, 8014a02 <_isatty_r+0x1a>
 8014a00:	6023      	str	r3, [r4, #0]
 8014a02:	bd38      	pop	{r3, r4, r5, pc}
 8014a04:	2400d55c 	.word	0x2400d55c

08014a08 <_lseek_r>:
 8014a08:	b538      	push	{r3, r4, r5, lr}
 8014a0a:	4d07      	ldr	r5, [pc, #28]	; (8014a28 <_lseek_r+0x20>)
 8014a0c:	4604      	mov	r4, r0
 8014a0e:	4608      	mov	r0, r1
 8014a10:	4611      	mov	r1, r2
 8014a12:	2200      	movs	r2, #0
 8014a14:	602a      	str	r2, [r5, #0]
 8014a16:	461a      	mov	r2, r3
 8014a18:	f7f2 f872 	bl	8006b00 <_lseek>
 8014a1c:	1c43      	adds	r3, r0, #1
 8014a1e:	d102      	bne.n	8014a26 <_lseek_r+0x1e>
 8014a20:	682b      	ldr	r3, [r5, #0]
 8014a22:	b103      	cbz	r3, 8014a26 <_lseek_r+0x1e>
 8014a24:	6023      	str	r3, [r4, #0]
 8014a26:	bd38      	pop	{r3, r4, r5, pc}
 8014a28:	2400d55c 	.word	0x2400d55c

08014a2c <__ascii_mbtowc>:
 8014a2c:	b082      	sub	sp, #8
 8014a2e:	b901      	cbnz	r1, 8014a32 <__ascii_mbtowc+0x6>
 8014a30:	a901      	add	r1, sp, #4
 8014a32:	b142      	cbz	r2, 8014a46 <__ascii_mbtowc+0x1a>
 8014a34:	b14b      	cbz	r3, 8014a4a <__ascii_mbtowc+0x1e>
 8014a36:	7813      	ldrb	r3, [r2, #0]
 8014a38:	600b      	str	r3, [r1, #0]
 8014a3a:	7812      	ldrb	r2, [r2, #0]
 8014a3c:	1e10      	subs	r0, r2, #0
 8014a3e:	bf18      	it	ne
 8014a40:	2001      	movne	r0, #1
 8014a42:	b002      	add	sp, #8
 8014a44:	4770      	bx	lr
 8014a46:	4610      	mov	r0, r2
 8014a48:	e7fb      	b.n	8014a42 <__ascii_mbtowc+0x16>
 8014a4a:	f06f 0001 	mvn.w	r0, #1
 8014a4e:	e7f8      	b.n	8014a42 <__ascii_mbtowc+0x16>

08014a50 <__malloc_lock>:
 8014a50:	4801      	ldr	r0, [pc, #4]	; (8014a58 <__malloc_lock+0x8>)
 8014a52:	f7ff b870 	b.w	8013b36 <__retarget_lock_acquire_recursive>
 8014a56:	bf00      	nop
 8014a58:	2400d550 	.word	0x2400d550

08014a5c <__malloc_unlock>:
 8014a5c:	4801      	ldr	r0, [pc, #4]	; (8014a64 <__malloc_unlock+0x8>)
 8014a5e:	f7ff b86b 	b.w	8013b38 <__retarget_lock_release_recursive>
 8014a62:	bf00      	nop
 8014a64:	2400d550 	.word	0x2400d550

08014a68 <_malloc_usable_size_r>:
 8014a68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014a6c:	1f18      	subs	r0, r3, #4
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	bfbc      	itt	lt
 8014a72:	580b      	ldrlt	r3, [r1, r0]
 8014a74:	18c0      	addlt	r0, r0, r3
 8014a76:	4770      	bx	lr

08014a78 <_read_r>:
 8014a78:	b538      	push	{r3, r4, r5, lr}
 8014a7a:	4d07      	ldr	r5, [pc, #28]	; (8014a98 <_read_r+0x20>)
 8014a7c:	4604      	mov	r4, r0
 8014a7e:	4608      	mov	r0, r1
 8014a80:	4611      	mov	r1, r2
 8014a82:	2200      	movs	r2, #0
 8014a84:	602a      	str	r2, [r5, #0]
 8014a86:	461a      	mov	r2, r3
 8014a88:	f7f2 f812 	bl	8006ab0 <_read>
 8014a8c:	1c43      	adds	r3, r0, #1
 8014a8e:	d102      	bne.n	8014a96 <_read_r+0x1e>
 8014a90:	682b      	ldr	r3, [r5, #0]
 8014a92:	b103      	cbz	r3, 8014a96 <_read_r+0x1e>
 8014a94:	6023      	str	r3, [r4, #0]
 8014a96:	bd38      	pop	{r3, r4, r5, pc}
 8014a98:	2400d55c 	.word	0x2400d55c

08014a9c <__ascii_wctomb>:
 8014a9c:	b149      	cbz	r1, 8014ab2 <__ascii_wctomb+0x16>
 8014a9e:	2aff      	cmp	r2, #255	; 0xff
 8014aa0:	bf85      	ittet	hi
 8014aa2:	238a      	movhi	r3, #138	; 0x8a
 8014aa4:	6003      	strhi	r3, [r0, #0]
 8014aa6:	700a      	strbls	r2, [r1, #0]
 8014aa8:	f04f 30ff 	movhi.w	r0, #4294967295
 8014aac:	bf98      	it	ls
 8014aae:	2001      	movls	r0, #1
 8014ab0:	4770      	bx	lr
 8014ab2:	4608      	mov	r0, r1
 8014ab4:	4770      	bx	lr
	...

08014ab8 <exp>:
 8014ab8:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 8014aba:	ee10 3a90 	vmov	r3, s1
 8014abe:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 8014ac2:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8014ac6:	18a2      	adds	r2, r4, r2
 8014ac8:	2a3e      	cmp	r2, #62	; 0x3e
 8014aca:	ee10 1a10 	vmov	r1, s0
 8014ace:	d922      	bls.n	8014b16 <exp+0x5e>
 8014ad0:	2a00      	cmp	r2, #0
 8014ad2:	da06      	bge.n	8014ae2 <exp+0x2a>
 8014ad4:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8014ad8:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014adc:	b004      	add	sp, #16
 8014ade:	bcf0      	pop	{r4, r5, r6, r7}
 8014ae0:	4770      	bx	lr
 8014ae2:	f5b4 6f81 	cmp.w	r4, #1032	; 0x408
 8014ae6:	f04f 0000 	mov.w	r0, #0
 8014aea:	d913      	bls.n	8014b14 <exp+0x5c>
 8014aec:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8014af0:	bf08      	it	eq
 8014af2:	4281      	cmpeq	r1, r0
 8014af4:	f000 80a0 	beq.w	8014c38 <exp+0x180>
 8014af8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8014afc:	4294      	cmp	r4, r2
 8014afe:	d0e9      	beq.n	8014ad4 <exp+0x1c>
 8014b00:	4283      	cmp	r3, r0
 8014b02:	da03      	bge.n	8014b0c <exp+0x54>
 8014b04:	b004      	add	sp, #16
 8014b06:	bcf0      	pop	{r4, r5, r6, r7}
 8014b08:	f000 b8c6 	b.w	8014c98 <__math_uflow>
 8014b0c:	b004      	add	sp, #16
 8014b0e:	bcf0      	pop	{r4, r5, r6, r7}
 8014b10:	f000 b8ca 	b.w	8014ca8 <__math_oflow>
 8014b14:	4604      	mov	r4, r0
 8014b16:	4950      	ldr	r1, [pc, #320]	; (8014c58 <exp+0x1a0>)
 8014b18:	ed91 6b02 	vldr	d6, [r1, #8]
 8014b1c:	ed91 5b00 	vldr	d5, [r1]
 8014b20:	eeb0 7b46 	vmov.f64	d7, d6
 8014b24:	eea5 7b00 	vfma.f64	d7, d5, d0
 8014b28:	ee17 5a10 	vmov	r5, s14
 8014b2c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014b30:	ed91 6b04 	vldr	d6, [r1, #16]
 8014b34:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 8014b38:	eea6 0b07 	vfma.f64	d0, d6, d7
 8014b3c:	ed91 6b06 	vldr	d6, [r1, #24]
 8014b40:	18d8      	adds	r0, r3, r3
 8014b42:	f100 030f 	add.w	r3, r0, #15
 8014b46:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8014b4a:	eea6 0b07 	vfma.f64	d0, d6, d7
 8014b4e:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 8014b52:	ee20 7b00 	vmul.f64	d7, d0, d0
 8014b56:	ed90 6b1c 	vldr	d6, [r0, #112]	; 0x70
 8014b5a:	ed91 5b08 	vldr	d5, [r1, #32]
 8014b5e:	ee30 6b06 	vadd.f64	d6, d0, d6
 8014b62:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8014b66:	eea4 5b00 	vfma.f64	d5, d4, d0
 8014b6a:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 8014b6e:	eea5 6b07 	vfma.f64	d6, d5, d7
 8014b72:	ee27 7b07 	vmul.f64	d7, d7, d7
 8014b76:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 8014b7a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 8014b7e:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8014b82:	eea4 5b00 	vfma.f64	d5, d4, d0
 8014b86:	2600      	movs	r6, #0
 8014b88:	19f2      	adds	r2, r6, r7
 8014b8a:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 8014b8e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8014b92:	2c00      	cmp	r4, #0
 8014b94:	d14b      	bne.n	8014c2e <exp+0x176>
 8014b96:	42b5      	cmp	r5, r6
 8014b98:	db10      	blt.n	8014bbc <exp+0x104>
 8014b9a:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 8014b9e:	ed9f 7b28 	vldr	d7, [pc, #160]	; 8014c40 <exp+0x188>
 8014ba2:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 8014ba6:	4610      	mov	r0, r2
 8014ba8:	ec41 0b10 	vmov	d0, r0, r1
 8014bac:	eea6 0b00 	vfma.f64	d0, d6, d0
 8014bb0:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014bb4:	b004      	add	sp, #16
 8014bb6:	bcf0      	pop	{r4, r5, r6, r7}
 8014bb8:	f000 b8ae 	b.w	8014d18 <__math_check_oflow>
 8014bbc:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8014bc0:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 8014bc4:	4610      	mov	r0, r2
 8014bc6:	ec41 0b17 	vmov	d7, r0, r1
 8014bca:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8014bce:	ee26 6b07 	vmul.f64	d6, d6, d7
 8014bd2:	ee37 5b06 	vadd.f64	d5, d7, d6
 8014bd6:	eeb4 5bc4 	vcmpe.f64	d5, d4
 8014bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bde:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8014c48 <exp+0x190>
 8014be2:	d51e      	bpl.n	8014c22 <exp+0x16a>
 8014be4:	ee35 3b04 	vadd.f64	d3, d5, d4
 8014be8:	ee37 7b45 	vsub.f64	d7, d7, d5
 8014bec:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014bf0:	ee34 6b43 	vsub.f64	d6, d4, d3
 8014bf4:	ee36 5b05 	vadd.f64	d5, d6, d5
 8014bf8:	ee35 5b07 	vadd.f64	d5, d5, d7
 8014bfc:	ee35 5b03 	vadd.f64	d5, d5, d3
 8014c00:	ee35 5b44 	vsub.f64	d5, d5, d4
 8014c04:	eeb5 5b40 	vcmp.f64	d5, #0.0
 8014c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c0c:	d101      	bne.n	8014c12 <exp+0x15a>
 8014c0e:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8014c50 <exp+0x198>
 8014c12:	ed8d 0b00 	vstr	d0, [sp]
 8014c16:	ed9d 7b00 	vldr	d7, [sp]
 8014c1a:	ee27 7b00 	vmul.f64	d7, d7, d0
 8014c1e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014c22:	ee25 0b00 	vmul.f64	d0, d5, d0
 8014c26:	b004      	add	sp, #16
 8014c28:	bcf0      	pop	{r4, r5, r6, r7}
 8014c2a:	f000 b86c 	b.w	8014d06 <__math_check_uflow>
 8014c2e:	ec43 2b10 	vmov	d0, r2, r3
 8014c32:	eea6 0b00 	vfma.f64	d0, d6, d0
 8014c36:	e751      	b.n	8014adc <exp+0x24>
 8014c38:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8014c50 <exp+0x198>
 8014c3c:	e74e      	b.n	8014adc <exp+0x24>
 8014c3e:	bf00      	nop
 8014c40:	00000000 	.word	0x00000000
 8014c44:	7f000000 	.word	0x7f000000
 8014c48:	00000000 	.word	0x00000000
 8014c4c:	00100000 	.word	0x00100000
	...
 8014c58:	0801d650 	.word	0x0801d650

08014c5c <with_errno>:
 8014c5c:	b513      	push	{r0, r1, r4, lr}
 8014c5e:	4604      	mov	r4, r0
 8014c60:	ed8d 0b00 	vstr	d0, [sp]
 8014c64:	f7fc ff9c 	bl	8011ba0 <__errno>
 8014c68:	ed9d 0b00 	vldr	d0, [sp]
 8014c6c:	6004      	str	r4, [r0, #0]
 8014c6e:	b002      	add	sp, #8
 8014c70:	bd10      	pop	{r4, pc}

08014c72 <xflow>:
 8014c72:	b082      	sub	sp, #8
 8014c74:	b158      	cbz	r0, 8014c8e <xflow+0x1c>
 8014c76:	eeb1 7b40 	vneg.f64	d7, d0
 8014c7a:	ed8d 7b00 	vstr	d7, [sp]
 8014c7e:	ed9d 7b00 	vldr	d7, [sp]
 8014c82:	2022      	movs	r0, #34	; 0x22
 8014c84:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014c88:	b002      	add	sp, #8
 8014c8a:	f7ff bfe7 	b.w	8014c5c <with_errno>
 8014c8e:	eeb0 7b40 	vmov.f64	d7, d0
 8014c92:	e7f2      	b.n	8014c7a <xflow+0x8>
 8014c94:	0000      	movs	r0, r0
	...

08014c98 <__math_uflow>:
 8014c98:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014ca0 <__math_uflow+0x8>
 8014c9c:	f7ff bfe9 	b.w	8014c72 <xflow>
 8014ca0:	00000000 	.word	0x00000000
 8014ca4:	10000000 	.word	0x10000000

08014ca8 <__math_oflow>:
 8014ca8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014cb0 <__math_oflow+0x8>
 8014cac:	f7ff bfe1 	b.w	8014c72 <xflow>
 8014cb0:	00000000 	.word	0x00000000
 8014cb4:	70000000 	.word	0x70000000

08014cb8 <__math_divzero>:
 8014cb8:	b082      	sub	sp, #8
 8014cba:	2800      	cmp	r0, #0
 8014cbc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8014cc0:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 8014cc4:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8014cc8:	ed8d 7b00 	vstr	d7, [sp]
 8014ccc:	ed9d 0b00 	vldr	d0, [sp]
 8014cd0:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8014ce0 <__math_divzero+0x28>
 8014cd4:	2022      	movs	r0, #34	; 0x22
 8014cd6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8014cda:	b002      	add	sp, #8
 8014cdc:	f7ff bfbe 	b.w	8014c5c <with_errno>
	...

08014ce8 <__math_invalid>:
 8014ce8:	eeb0 7b40 	vmov.f64	d7, d0
 8014cec:	eeb4 7b47 	vcmp.f64	d7, d7
 8014cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014cf4:	ee30 6b40 	vsub.f64	d6, d0, d0
 8014cf8:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8014cfc:	d602      	bvs.n	8014d04 <__math_invalid+0x1c>
 8014cfe:	2021      	movs	r0, #33	; 0x21
 8014d00:	f7ff bfac 	b.w	8014c5c <with_errno>
 8014d04:	4770      	bx	lr

08014d06 <__math_check_uflow>:
 8014d06:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8014d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d0e:	d102      	bne.n	8014d16 <__math_check_uflow+0x10>
 8014d10:	2022      	movs	r0, #34	; 0x22
 8014d12:	f7ff bfa3 	b.w	8014c5c <with_errno>
 8014d16:	4770      	bx	lr

08014d18 <__math_check_oflow>:
 8014d18:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8014d38 <__math_check_oflow+0x20>
 8014d1c:	eeb0 7bc0 	vabs.f64	d7, d0
 8014d20:	eeb4 7b46 	vcmp.f64	d7, d6
 8014d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d28:	dd02      	ble.n	8014d30 <__math_check_oflow+0x18>
 8014d2a:	2022      	movs	r0, #34	; 0x22
 8014d2c:	f7ff bf96 	b.w	8014c5c <with_errno>
 8014d30:	4770      	bx	lr
 8014d32:	bf00      	nop
 8014d34:	f3af 8000 	nop.w
 8014d38:	ffffffff 	.word	0xffffffff
 8014d3c:	7fefffff 	.word	0x7fefffff

08014d40 <cos>:
 8014d40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014d42:	eeb0 7b40 	vmov.f64	d7, d0
 8014d46:	ee17 3a90 	vmov	r3, s15
 8014d4a:	4a21      	ldr	r2, [pc, #132]	; (8014dd0 <cos+0x90>)
 8014d4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014d50:	4293      	cmp	r3, r2
 8014d52:	dc06      	bgt.n	8014d62 <cos+0x22>
 8014d54:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8014dc8 <cos+0x88>
 8014d58:	b005      	add	sp, #20
 8014d5a:	f85d eb04 	ldr.w	lr, [sp], #4
 8014d5e:	f000 ba6f 	b.w	8015240 <__kernel_cos>
 8014d62:	4a1c      	ldr	r2, [pc, #112]	; (8014dd4 <cos+0x94>)
 8014d64:	4293      	cmp	r3, r2
 8014d66:	dd04      	ble.n	8014d72 <cos+0x32>
 8014d68:	ee30 0b40 	vsub.f64	d0, d0, d0
 8014d6c:	b005      	add	sp, #20
 8014d6e:	f85d fb04 	ldr.w	pc, [sp], #4
 8014d72:	4668      	mov	r0, sp
 8014d74:	f000 f920 	bl	8014fb8 <__ieee754_rem_pio2>
 8014d78:	f000 0003 	and.w	r0, r0, #3
 8014d7c:	2801      	cmp	r0, #1
 8014d7e:	d009      	beq.n	8014d94 <cos+0x54>
 8014d80:	2802      	cmp	r0, #2
 8014d82:	d010      	beq.n	8014da6 <cos+0x66>
 8014d84:	b9b0      	cbnz	r0, 8014db4 <cos+0x74>
 8014d86:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014d8a:	ed9d 0b00 	vldr	d0, [sp]
 8014d8e:	f000 fa57 	bl	8015240 <__kernel_cos>
 8014d92:	e7eb      	b.n	8014d6c <cos+0x2c>
 8014d94:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014d98:	ed9d 0b00 	vldr	d0, [sp]
 8014d9c:	f000 fd54 	bl	8015848 <__kernel_sin>
 8014da0:	eeb1 0b40 	vneg.f64	d0, d0
 8014da4:	e7e2      	b.n	8014d6c <cos+0x2c>
 8014da6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014daa:	ed9d 0b00 	vldr	d0, [sp]
 8014dae:	f000 fa47 	bl	8015240 <__kernel_cos>
 8014db2:	e7f5      	b.n	8014da0 <cos+0x60>
 8014db4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014db8:	ed9d 0b00 	vldr	d0, [sp]
 8014dbc:	2001      	movs	r0, #1
 8014dbe:	f000 fd43 	bl	8015848 <__kernel_sin>
 8014dc2:	e7d3      	b.n	8014d6c <cos+0x2c>
 8014dc4:	f3af 8000 	nop.w
	...
 8014dd0:	3fe921fb 	.word	0x3fe921fb
 8014dd4:	7fefffff 	.word	0x7fefffff

08014dd8 <sin>:
 8014dd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014dda:	eeb0 7b40 	vmov.f64	d7, d0
 8014dde:	ee17 3a90 	vmov	r3, s15
 8014de2:	4a21      	ldr	r2, [pc, #132]	; (8014e68 <sin+0x90>)
 8014de4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014de8:	4293      	cmp	r3, r2
 8014dea:	dc07      	bgt.n	8014dfc <sin+0x24>
 8014dec:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8014e60 <sin+0x88>
 8014df0:	2000      	movs	r0, #0
 8014df2:	b005      	add	sp, #20
 8014df4:	f85d eb04 	ldr.w	lr, [sp], #4
 8014df8:	f000 bd26 	b.w	8015848 <__kernel_sin>
 8014dfc:	4a1b      	ldr	r2, [pc, #108]	; (8014e6c <sin+0x94>)
 8014dfe:	4293      	cmp	r3, r2
 8014e00:	dd04      	ble.n	8014e0c <sin+0x34>
 8014e02:	ee30 0b40 	vsub.f64	d0, d0, d0
 8014e06:	b005      	add	sp, #20
 8014e08:	f85d fb04 	ldr.w	pc, [sp], #4
 8014e0c:	4668      	mov	r0, sp
 8014e0e:	f000 f8d3 	bl	8014fb8 <__ieee754_rem_pio2>
 8014e12:	f000 0003 	and.w	r0, r0, #3
 8014e16:	2801      	cmp	r0, #1
 8014e18:	d00a      	beq.n	8014e30 <sin+0x58>
 8014e1a:	2802      	cmp	r0, #2
 8014e1c:	d00f      	beq.n	8014e3e <sin+0x66>
 8014e1e:	b9c0      	cbnz	r0, 8014e52 <sin+0x7a>
 8014e20:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014e24:	ed9d 0b00 	vldr	d0, [sp]
 8014e28:	2001      	movs	r0, #1
 8014e2a:	f000 fd0d 	bl	8015848 <__kernel_sin>
 8014e2e:	e7ea      	b.n	8014e06 <sin+0x2e>
 8014e30:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014e34:	ed9d 0b00 	vldr	d0, [sp]
 8014e38:	f000 fa02 	bl	8015240 <__kernel_cos>
 8014e3c:	e7e3      	b.n	8014e06 <sin+0x2e>
 8014e3e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014e42:	ed9d 0b00 	vldr	d0, [sp]
 8014e46:	2001      	movs	r0, #1
 8014e48:	f000 fcfe 	bl	8015848 <__kernel_sin>
 8014e4c:	eeb1 0b40 	vneg.f64	d0, d0
 8014e50:	e7d9      	b.n	8014e06 <sin+0x2e>
 8014e52:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014e56:	ed9d 0b00 	vldr	d0, [sp]
 8014e5a:	f000 f9f1 	bl	8015240 <__kernel_cos>
 8014e5e:	e7f5      	b.n	8014e4c <sin+0x74>
	...
 8014e68:	3fe921fb 	.word	0x3fe921fb
 8014e6c:	7fefffff 	.word	0x7fefffff

08014e70 <log10>:
 8014e70:	b508      	push	{r3, lr}
 8014e72:	ed2d 8b02 	vpush	{d8}
 8014e76:	eeb0 8b40 	vmov.f64	d8, d0
 8014e7a:	f000 f82d 	bl	8014ed8 <__ieee754_log10>
 8014e7e:	eeb4 8b48 	vcmp.f64	d8, d8
 8014e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e86:	d60f      	bvs.n	8014ea8 <log10+0x38>
 8014e88:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8014e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e90:	d80a      	bhi.n	8014ea8 <log10+0x38>
 8014e92:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8014e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e9a:	d108      	bne.n	8014eae <log10+0x3e>
 8014e9c:	f7fc fe80 	bl	8011ba0 <__errno>
 8014ea0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8014ec8 <log10+0x58>
 8014ea4:	2322      	movs	r3, #34	; 0x22
 8014ea6:	6003      	str	r3, [r0, #0]
 8014ea8:	ecbd 8b02 	vpop	{d8}
 8014eac:	bd08      	pop	{r3, pc}
 8014eae:	f7fc fe77 	bl	8011ba0 <__errno>
 8014eb2:	ecbd 8b02 	vpop	{d8}
 8014eb6:	2321      	movs	r3, #33	; 0x21
 8014eb8:	6003      	str	r3, [r0, #0]
 8014eba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8014ebe:	4804      	ldr	r0, [pc, #16]	; (8014ed0 <log10+0x60>)
 8014ec0:	f000 be92 	b.w	8015be8 <nan>
 8014ec4:	f3af 8000 	nop.w
 8014ec8:	00000000 	.word	0x00000000
 8014ecc:	fff00000 	.word	0xfff00000
 8014ed0:	0801d1ef 	.word	0x0801d1ef
 8014ed4:	00000000 	.word	0x00000000

08014ed8 <__ieee754_log10>:
 8014ed8:	b510      	push	{r4, lr}
 8014eda:	ee10 3a90 	vmov	r3, s1
 8014ede:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8014ee2:	ed2d 8b02 	vpush	{d8}
 8014ee6:	da21      	bge.n	8014f2c <__ieee754_log10+0x54>
 8014ee8:	ee10 1a10 	vmov	r1, s0
 8014eec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8014ef0:	430a      	orrs	r2, r1
 8014ef2:	d108      	bne.n	8014f06 <__ieee754_log10+0x2e>
 8014ef4:	ed9f 6b22 	vldr	d6, [pc, #136]	; 8014f80 <__ieee754_log10+0xa8>
 8014ef8:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8014f88 <__ieee754_log10+0xb0>
 8014efc:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8014f00:	ecbd 8b02 	vpop	{d8}
 8014f04:	bd10      	pop	{r4, pc}
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	da02      	bge.n	8014f10 <__ieee754_log10+0x38>
 8014f0a:	ee30 6b40 	vsub.f64	d6, d0, d0
 8014f0e:	e7f3      	b.n	8014ef8 <__ieee754_log10+0x20>
 8014f10:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8014f90 <__ieee754_log10+0xb8>
 8014f14:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014f18:	ee10 3a90 	vmov	r3, s1
 8014f1c:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8014f20:	4923      	ldr	r1, [pc, #140]	; (8014fb0 <__ieee754_log10+0xd8>)
 8014f22:	428b      	cmp	r3, r1
 8014f24:	dd04      	ble.n	8014f30 <__ieee754_log10+0x58>
 8014f26:	ee30 0b00 	vadd.f64	d0, d0, d0
 8014f2a:	e7e9      	b.n	8014f00 <__ieee754_log10+0x28>
 8014f2c:	2200      	movs	r2, #0
 8014f2e:	e7f7      	b.n	8014f20 <__ieee754_log10+0x48>
 8014f30:	1518      	asrs	r0, r3, #20
 8014f32:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8014f36:	4410      	add	r0, r2
 8014f38:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8014f3c:	f240 34ff 	movw	r4, #1023	; 0x3ff
 8014f40:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8014f44:	ee08 3a10 	vmov	s16, r3
 8014f48:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 8014f4c:	ec53 2b10 	vmov	r2, r3, d0
 8014f50:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8014f54:	ec43 2b10 	vmov	d0, r2, r3
 8014f58:	f000 fcce 	bl	80158f8 <log>
 8014f5c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8014f98 <__ieee754_log10+0xc0>
 8014f60:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014f64:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8014fa0 <__ieee754_log10+0xc8>
 8014f68:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 8014f6c:	eea8 0b07 	vfma.f64	d0, d8, d7
 8014f70:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8014fa8 <__ieee754_log10+0xd0>
 8014f74:	eea8 0b07 	vfma.f64	d0, d8, d7
 8014f78:	e7c2      	b.n	8014f00 <__ieee754_log10+0x28>
 8014f7a:	bf00      	nop
 8014f7c:	f3af 8000 	nop.w
 8014f80:	00000000 	.word	0x00000000
 8014f84:	c3500000 	.word	0xc3500000
	...
 8014f94:	43500000 	.word	0x43500000
 8014f98:	1526e50e 	.word	0x1526e50e
 8014f9c:	3fdbcb7b 	.word	0x3fdbcb7b
 8014fa0:	11f12b36 	.word	0x11f12b36
 8014fa4:	3d59fef3 	.word	0x3d59fef3
 8014fa8:	509f6000 	.word	0x509f6000
 8014fac:	3fd34413 	.word	0x3fd34413
 8014fb0:	7fefffff 	.word	0x7fefffff
 8014fb4:	00000000 	.word	0x00000000

08014fb8 <__ieee754_rem_pio2>:
 8014fb8:	b570      	push	{r4, r5, r6, lr}
 8014fba:	eeb0 7b40 	vmov.f64	d7, d0
 8014fbe:	ee17 5a90 	vmov	r5, s15
 8014fc2:	4b99      	ldr	r3, [pc, #612]	; (8015228 <__ieee754_rem_pio2+0x270>)
 8014fc4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014fc8:	429e      	cmp	r6, r3
 8014fca:	b088      	sub	sp, #32
 8014fcc:	4604      	mov	r4, r0
 8014fce:	dc07      	bgt.n	8014fe0 <__ieee754_rem_pio2+0x28>
 8014fd0:	2200      	movs	r2, #0
 8014fd2:	2300      	movs	r3, #0
 8014fd4:	ed84 0b00 	vstr	d0, [r4]
 8014fd8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8014fdc:	2000      	movs	r0, #0
 8014fde:	e01b      	b.n	8015018 <__ieee754_rem_pio2+0x60>
 8014fe0:	4b92      	ldr	r3, [pc, #584]	; (801522c <__ieee754_rem_pio2+0x274>)
 8014fe2:	429e      	cmp	r6, r3
 8014fe4:	dc3b      	bgt.n	801505e <__ieee754_rem_pio2+0xa6>
 8014fe6:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8014fea:	2d00      	cmp	r5, #0
 8014fec:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 80151e8 <__ieee754_rem_pio2+0x230>
 8014ff0:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8014ff4:	dd19      	ble.n	801502a <__ieee754_rem_pio2+0x72>
 8014ff6:	ee30 7b46 	vsub.f64	d7, d0, d6
 8014ffa:	429e      	cmp	r6, r3
 8014ffc:	d00e      	beq.n	801501c <__ieee754_rem_pio2+0x64>
 8014ffe:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 80151f0 <__ieee754_rem_pio2+0x238>
 8015002:	ee37 5b46 	vsub.f64	d5, d7, d6
 8015006:	ee37 7b45 	vsub.f64	d7, d7, d5
 801500a:	ed84 5b00 	vstr	d5, [r4]
 801500e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015012:	ed84 7b02 	vstr	d7, [r4, #8]
 8015016:	2001      	movs	r0, #1
 8015018:	b008      	add	sp, #32
 801501a:	bd70      	pop	{r4, r5, r6, pc}
 801501c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 80151f8 <__ieee754_rem_pio2+0x240>
 8015020:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015024:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8015200 <__ieee754_rem_pio2+0x248>
 8015028:	e7eb      	b.n	8015002 <__ieee754_rem_pio2+0x4a>
 801502a:	429e      	cmp	r6, r3
 801502c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8015030:	d00e      	beq.n	8015050 <__ieee754_rem_pio2+0x98>
 8015032:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 80151f0 <__ieee754_rem_pio2+0x238>
 8015036:	ee37 5b06 	vadd.f64	d5, d7, d6
 801503a:	ee37 7b45 	vsub.f64	d7, d7, d5
 801503e:	ed84 5b00 	vstr	d5, [r4]
 8015042:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015046:	f04f 30ff 	mov.w	r0, #4294967295
 801504a:	ed84 7b02 	vstr	d7, [r4, #8]
 801504e:	e7e3      	b.n	8015018 <__ieee754_rem_pio2+0x60>
 8015050:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80151f8 <__ieee754_rem_pio2+0x240>
 8015054:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015058:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8015200 <__ieee754_rem_pio2+0x248>
 801505c:	e7eb      	b.n	8015036 <__ieee754_rem_pio2+0x7e>
 801505e:	4b74      	ldr	r3, [pc, #464]	; (8015230 <__ieee754_rem_pio2+0x278>)
 8015060:	429e      	cmp	r6, r3
 8015062:	dc70      	bgt.n	8015146 <__ieee754_rem_pio2+0x18e>
 8015064:	f000 fd40 	bl	8015ae8 <fabs>
 8015068:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801506c:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8015208 <__ieee754_rem_pio2+0x250>
 8015070:	eea0 7b06 	vfma.f64	d7, d0, d6
 8015074:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8015078:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801507c:	ee17 0a90 	vmov	r0, s15
 8015080:	eeb1 4b45 	vneg.f64	d4, d5
 8015084:	ed9f 7b58 	vldr	d7, [pc, #352]	; 80151e8 <__ieee754_rem_pio2+0x230>
 8015088:	eea5 0b47 	vfms.f64	d0, d5, d7
 801508c:	ed9f 7b58 	vldr	d7, [pc, #352]	; 80151f0 <__ieee754_rem_pio2+0x238>
 8015090:	281f      	cmp	r0, #31
 8015092:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015096:	ee30 6b47 	vsub.f64	d6, d0, d7
 801509a:	dc08      	bgt.n	80150ae <__ieee754_rem_pio2+0xf6>
 801509c:	4b65      	ldr	r3, [pc, #404]	; (8015234 <__ieee754_rem_pio2+0x27c>)
 801509e:	1e42      	subs	r2, r0, #1
 80150a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80150a4:	42b3      	cmp	r3, r6
 80150a6:	d002      	beq.n	80150ae <__ieee754_rem_pio2+0xf6>
 80150a8:	ed84 6b00 	vstr	d6, [r4]
 80150ac:	e026      	b.n	80150fc <__ieee754_rem_pio2+0x144>
 80150ae:	ee16 3a90 	vmov	r3, s13
 80150b2:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80150b6:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 80150ba:	2b10      	cmp	r3, #16
 80150bc:	ea4f 5226 	mov.w	r2, r6, asr #20
 80150c0:	ddf2      	ble.n	80150a8 <__ieee754_rem_pio2+0xf0>
 80150c2:	eeb0 6b40 	vmov.f64	d6, d0
 80150c6:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 80151f8 <__ieee754_rem_pio2+0x240>
 80150ca:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 8015200 <__ieee754_rem_pio2+0x248>
 80150ce:	eea4 6b07 	vfma.f64	d6, d4, d7
 80150d2:	ee30 0b46 	vsub.f64	d0, d0, d6
 80150d6:	eea4 0b07 	vfma.f64	d0, d4, d7
 80150da:	eeb0 7b40 	vmov.f64	d7, d0
 80150de:	ee95 7b03 	vfnms.f64	d7, d5, d3
 80150e2:	ee36 3b47 	vsub.f64	d3, d6, d7
 80150e6:	ee13 3a90 	vmov	r3, s7
 80150ea:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80150ee:	1ad3      	subs	r3, r2, r3
 80150f0:	2b31      	cmp	r3, #49	; 0x31
 80150f2:	dc17      	bgt.n	8015124 <__ieee754_rem_pio2+0x16c>
 80150f4:	eeb0 0b46 	vmov.f64	d0, d6
 80150f8:	ed84 3b00 	vstr	d3, [r4]
 80150fc:	ed94 6b00 	vldr	d6, [r4]
 8015100:	2d00      	cmp	r5, #0
 8015102:	ee30 0b46 	vsub.f64	d0, d0, d6
 8015106:	ee30 0b47 	vsub.f64	d0, d0, d7
 801510a:	ed84 0b02 	vstr	d0, [r4, #8]
 801510e:	da83      	bge.n	8015018 <__ieee754_rem_pio2+0x60>
 8015110:	eeb1 6b46 	vneg.f64	d6, d6
 8015114:	eeb1 0b40 	vneg.f64	d0, d0
 8015118:	ed84 6b00 	vstr	d6, [r4]
 801511c:	ed84 0b02 	vstr	d0, [r4, #8]
 8015120:	4240      	negs	r0, r0
 8015122:	e779      	b.n	8015018 <__ieee754_rem_pio2+0x60>
 8015124:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 8015210 <__ieee754_rem_pio2+0x258>
 8015128:	eeb0 0b46 	vmov.f64	d0, d6
 801512c:	eea4 0b03 	vfma.f64	d0, d4, d3
 8015130:	ee36 7b40 	vsub.f64	d7, d6, d0
 8015134:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8015218 <__ieee754_rem_pio2+0x260>
 8015138:	eea4 7b03 	vfma.f64	d7, d4, d3
 801513c:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8015140:	ee30 6b47 	vsub.f64	d6, d0, d7
 8015144:	e7b0      	b.n	80150a8 <__ieee754_rem_pio2+0xf0>
 8015146:	4b3c      	ldr	r3, [pc, #240]	; (8015238 <__ieee754_rem_pio2+0x280>)
 8015148:	429e      	cmp	r6, r3
 801514a:	dd06      	ble.n	801515a <__ieee754_rem_pio2+0x1a2>
 801514c:	ee30 7b40 	vsub.f64	d7, d0, d0
 8015150:	ed80 7b02 	vstr	d7, [r0, #8]
 8015154:	ed80 7b00 	vstr	d7, [r0]
 8015158:	e740      	b.n	8014fdc <__ieee754_rem_pio2+0x24>
 801515a:	1532      	asrs	r2, r6, #20
 801515c:	ee10 0a10 	vmov	r0, s0
 8015160:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8015164:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8015168:	ec41 0b17 	vmov	d7, r0, r1
 801516c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8015170:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8015220 <__ieee754_rem_pio2+0x268>
 8015174:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8015178:	ee37 7b46 	vsub.f64	d7, d7, d6
 801517c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8015180:	ee27 7b05 	vmul.f64	d7, d7, d5
 8015184:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8015188:	a902      	add	r1, sp, #8
 801518a:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801518e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015192:	ed8d 6b04 	vstr	d6, [sp, #16]
 8015196:	ee27 7b05 	vmul.f64	d7, d7, d5
 801519a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801519e:	2603      	movs	r6, #3
 80151a0:	4608      	mov	r0, r1
 80151a2:	ed91 7b04 	vldr	d7, [r1, #16]
 80151a6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80151aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151ae:	4633      	mov	r3, r6
 80151b0:	f1a1 0108 	sub.w	r1, r1, #8
 80151b4:	f106 36ff 	add.w	r6, r6, #4294967295
 80151b8:	d0f3      	beq.n	80151a2 <__ieee754_rem_pio2+0x1ea>
 80151ba:	4920      	ldr	r1, [pc, #128]	; (801523c <__ieee754_rem_pio2+0x284>)
 80151bc:	9101      	str	r1, [sp, #4]
 80151be:	2102      	movs	r1, #2
 80151c0:	9100      	str	r1, [sp, #0]
 80151c2:	4621      	mov	r1, r4
 80151c4:	f000 f8a8 	bl	8015318 <__kernel_rem_pio2>
 80151c8:	2d00      	cmp	r5, #0
 80151ca:	f6bf af25 	bge.w	8015018 <__ieee754_rem_pio2+0x60>
 80151ce:	ed94 7b00 	vldr	d7, [r4]
 80151d2:	eeb1 7b47 	vneg.f64	d7, d7
 80151d6:	ed84 7b00 	vstr	d7, [r4]
 80151da:	ed94 7b02 	vldr	d7, [r4, #8]
 80151de:	eeb1 7b47 	vneg.f64	d7, d7
 80151e2:	ed84 7b02 	vstr	d7, [r4, #8]
 80151e6:	e79b      	b.n	8015120 <__ieee754_rem_pio2+0x168>
 80151e8:	54400000 	.word	0x54400000
 80151ec:	3ff921fb 	.word	0x3ff921fb
 80151f0:	1a626331 	.word	0x1a626331
 80151f4:	3dd0b461 	.word	0x3dd0b461
 80151f8:	1a600000 	.word	0x1a600000
 80151fc:	3dd0b461 	.word	0x3dd0b461
 8015200:	2e037073 	.word	0x2e037073
 8015204:	3ba3198a 	.word	0x3ba3198a
 8015208:	6dc9c883 	.word	0x6dc9c883
 801520c:	3fe45f30 	.word	0x3fe45f30
 8015210:	2e000000 	.word	0x2e000000
 8015214:	3ba3198a 	.word	0x3ba3198a
 8015218:	252049c1 	.word	0x252049c1
 801521c:	397b839a 	.word	0x397b839a
 8015220:	00000000 	.word	0x00000000
 8015224:	41700000 	.word	0x41700000
 8015228:	3fe921fb 	.word	0x3fe921fb
 801522c:	4002d97b 	.word	0x4002d97b
 8015230:	413921fb 	.word	0x413921fb
 8015234:	0801dec0 	.word	0x0801dec0
 8015238:	7fefffff 	.word	0x7fefffff
 801523c:	0801df40 	.word	0x0801df40

08015240 <__kernel_cos>:
 8015240:	ee10 1a90 	vmov	r1, s1
 8015244:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8015248:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801524c:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8015250:	da05      	bge.n	801525e <__kernel_cos+0x1e>
 8015252:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8015256:	ee17 3a90 	vmov	r3, s15
 801525a:	2b00      	cmp	r3, #0
 801525c:	d03d      	beq.n	80152da <__kernel_cos+0x9a>
 801525e:	ee20 3b00 	vmul.f64	d3, d0, d0
 8015262:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 80152e0 <__kernel_cos+0xa0>
 8015266:	ed9f 6b20 	vldr	d6, [pc, #128]	; 80152e8 <__kernel_cos+0xa8>
 801526a:	eea3 6b07 	vfma.f64	d6, d3, d7
 801526e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80152f0 <__kernel_cos+0xb0>
 8015272:	eea6 7b03 	vfma.f64	d7, d6, d3
 8015276:	ed9f 6b20 	vldr	d6, [pc, #128]	; 80152f8 <__kernel_cos+0xb8>
 801527a:	eea7 6b03 	vfma.f64	d6, d7, d3
 801527e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8015300 <__kernel_cos+0xc0>
 8015282:	4b23      	ldr	r3, [pc, #140]	; (8015310 <__kernel_cos+0xd0>)
 8015284:	eea6 7b03 	vfma.f64	d7, d6, d3
 8015288:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8015308 <__kernel_cos+0xc8>
 801528c:	4299      	cmp	r1, r3
 801528e:	eea7 6b03 	vfma.f64	d6, d7, d3
 8015292:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8015296:	ee26 5b03 	vmul.f64	d5, d6, d3
 801529a:	ee23 7b07 	vmul.f64	d7, d3, d7
 801529e:	ee21 6b40 	vnmul.f64	d6, d1, d0
 80152a2:	eea3 6b05 	vfma.f64	d6, d3, d5
 80152a6:	dc04      	bgt.n	80152b2 <__kernel_cos+0x72>
 80152a8:	ee37 6b46 	vsub.f64	d6, d7, d6
 80152ac:	ee34 0b46 	vsub.f64	d0, d4, d6
 80152b0:	4770      	bx	lr
 80152b2:	4b18      	ldr	r3, [pc, #96]	; (8015314 <__kernel_cos+0xd4>)
 80152b4:	4299      	cmp	r1, r3
 80152b6:	dc0d      	bgt.n	80152d4 <__kernel_cos+0x94>
 80152b8:	2200      	movs	r2, #0
 80152ba:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 80152be:	ec43 2b15 	vmov	d5, r2, r3
 80152c2:	ee34 0b45 	vsub.f64	d0, d4, d5
 80152c6:	ee37 7b45 	vsub.f64	d7, d7, d5
 80152ca:	ee37 7b46 	vsub.f64	d7, d7, d6
 80152ce:	ee30 0b47 	vsub.f64	d0, d0, d7
 80152d2:	4770      	bx	lr
 80152d4:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 80152d8:	e7f3      	b.n	80152c2 <__kernel_cos+0x82>
 80152da:	eeb0 0b44 	vmov.f64	d0, d4
 80152de:	4770      	bx	lr
 80152e0:	be8838d4 	.word	0xbe8838d4
 80152e4:	bda8fae9 	.word	0xbda8fae9
 80152e8:	bdb4b1c4 	.word	0xbdb4b1c4
 80152ec:	3e21ee9e 	.word	0x3e21ee9e
 80152f0:	809c52ad 	.word	0x809c52ad
 80152f4:	be927e4f 	.word	0xbe927e4f
 80152f8:	19cb1590 	.word	0x19cb1590
 80152fc:	3efa01a0 	.word	0x3efa01a0
 8015300:	16c15177 	.word	0x16c15177
 8015304:	bf56c16c 	.word	0xbf56c16c
 8015308:	5555554c 	.word	0x5555554c
 801530c:	3fa55555 	.word	0x3fa55555
 8015310:	3fd33332 	.word	0x3fd33332
 8015314:	3fe90000 	.word	0x3fe90000

08015318 <__kernel_rem_pio2>:
 8015318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801531c:	ed2d 8b06 	vpush	{d8-d10}
 8015320:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 8015324:	460f      	mov	r7, r1
 8015326:	9002      	str	r0, [sp, #8]
 8015328:	49c5      	ldr	r1, [pc, #788]	; (8015640 <__kernel_rem_pio2+0x328>)
 801532a:	98a2      	ldr	r0, [sp, #648]	; 0x288
 801532c:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 8015330:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 8015334:	9301      	str	r3, [sp, #4]
 8015336:	f112 0f14 	cmn.w	r2, #20
 801533a:	bfa8      	it	ge
 801533c:	2018      	movge	r0, #24
 801533e:	f103 31ff 	add.w	r1, r3, #4294967295
 8015342:	bfb8      	it	lt
 8015344:	2000      	movlt	r0, #0
 8015346:	f06f 0417 	mvn.w	r4, #23
 801534a:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8015628 <__kernel_rem_pio2+0x310>
 801534e:	bfa4      	itt	ge
 8015350:	f1a2 0a03 	subge.w	sl, r2, #3
 8015354:	fb9a f0f0 	sdivge	r0, sl, r0
 8015358:	fb00 4404 	mla	r4, r0, r4, r4
 801535c:	1a46      	subs	r6, r0, r1
 801535e:	4414      	add	r4, r2
 8015360:	eb09 0c01 	add.w	ip, r9, r1
 8015364:	ad1a      	add	r5, sp, #104	; 0x68
 8015366:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 801536a:	2200      	movs	r2, #0
 801536c:	4562      	cmp	r2, ip
 801536e:	dd10      	ble.n	8015392 <__kernel_rem_pio2+0x7a>
 8015370:	9a01      	ldr	r2, [sp, #4]
 8015372:	ab1a      	add	r3, sp, #104	; 0x68
 8015374:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8015378:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 801537c:	f04f 0c00 	mov.w	ip, #0
 8015380:	45cc      	cmp	ip, r9
 8015382:	dc26      	bgt.n	80153d2 <__kernel_rem_pio2+0xba>
 8015384:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 8015628 <__kernel_rem_pio2+0x310>
 8015388:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801538c:	4616      	mov	r6, r2
 801538e:	2500      	movs	r5, #0
 8015390:	e015      	b.n	80153be <__kernel_rem_pio2+0xa6>
 8015392:	42d6      	cmn	r6, r2
 8015394:	d409      	bmi.n	80153aa <__kernel_rem_pio2+0x92>
 8015396:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 801539a:	ee07 3a90 	vmov	s15, r3
 801539e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80153a2:	eca5 7b02 	vstmia	r5!, {d7}
 80153a6:	3201      	adds	r2, #1
 80153a8:	e7e0      	b.n	801536c <__kernel_rem_pio2+0x54>
 80153aa:	eeb0 7b46 	vmov.f64	d7, d6
 80153ae:	e7f8      	b.n	80153a2 <__kernel_rem_pio2+0x8a>
 80153b0:	ecb8 5b02 	vldmia	r8!, {d5}
 80153b4:	ed96 6b00 	vldr	d6, [r6]
 80153b8:	3501      	adds	r5, #1
 80153ba:	eea5 7b06 	vfma.f64	d7, d5, d6
 80153be:	428d      	cmp	r5, r1
 80153c0:	f1a6 0608 	sub.w	r6, r6, #8
 80153c4:	ddf4      	ble.n	80153b0 <__kernel_rem_pio2+0x98>
 80153c6:	ecaa 7b02 	vstmia	sl!, {d7}
 80153ca:	f10c 0c01 	add.w	ip, ip, #1
 80153ce:	3208      	adds	r2, #8
 80153d0:	e7d6      	b.n	8015380 <__kernel_rem_pio2+0x68>
 80153d2:	ab06      	add	r3, sp, #24
 80153d4:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8015630 <__kernel_rem_pio2+0x318>
 80153d8:	ed9f ab97 	vldr	d10, [pc, #604]	; 8015638 <__kernel_rem_pio2+0x320>
 80153dc:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 80153e0:	9303      	str	r3, [sp, #12]
 80153e2:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 80153e6:	464d      	mov	r5, r9
 80153e8:	00eb      	lsls	r3, r5, #3
 80153ea:	9304      	str	r3, [sp, #16]
 80153ec:	ab92      	add	r3, sp, #584	; 0x248
 80153ee:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 80153f2:	f10d 0b18 	add.w	fp, sp, #24
 80153f6:	ab6a      	add	r3, sp, #424	; 0x1a8
 80153f8:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 80153fc:	465e      	mov	r6, fp
 80153fe:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8015402:	4628      	mov	r0, r5
 8015404:	2800      	cmp	r0, #0
 8015406:	f1a2 0208 	sub.w	r2, r2, #8
 801540a:	dc4c      	bgt.n	80154a6 <__kernel_rem_pio2+0x18e>
 801540c:	4620      	mov	r0, r4
 801540e:	9105      	str	r1, [sp, #20]
 8015410:	f000 fbf2 	bl	8015bf8 <scalbn>
 8015414:	eeb0 8b40 	vmov.f64	d8, d0
 8015418:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 801541c:	ee28 0b00 	vmul.f64	d0, d8, d0
 8015420:	f000 fb6e 	bl	8015b00 <floor>
 8015424:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8015428:	eea0 8b47 	vfms.f64	d8, d0, d7
 801542c:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8015430:	2c00      	cmp	r4, #0
 8015432:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 8015436:	ee17 8a90 	vmov	r8, s15
 801543a:	ee38 8b40 	vsub.f64	d8, d8, d0
 801543e:	9905      	ldr	r1, [sp, #20]
 8015440:	dd43      	ble.n	80154ca <__kernel_rem_pio2+0x1b2>
 8015442:	1e68      	subs	r0, r5, #1
 8015444:	ab06      	add	r3, sp, #24
 8015446:	f1c4 0c18 	rsb	ip, r4, #24
 801544a:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 801544e:	fa46 f20c 	asr.w	r2, r6, ip
 8015452:	4490      	add	r8, r2
 8015454:	fa02 f20c 	lsl.w	r2, r2, ip
 8015458:	1ab6      	subs	r6, r6, r2
 801545a:	f1c4 0217 	rsb	r2, r4, #23
 801545e:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 8015462:	4116      	asrs	r6, r2
 8015464:	2e00      	cmp	r6, #0
 8015466:	dd3f      	ble.n	80154e8 <__kernel_rem_pio2+0x1d0>
 8015468:	f04f 0c00 	mov.w	ip, #0
 801546c:	f108 0801 	add.w	r8, r8, #1
 8015470:	4660      	mov	r0, ip
 8015472:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8015476:	4565      	cmp	r5, ip
 8015478:	dc6e      	bgt.n	8015558 <__kernel_rem_pio2+0x240>
 801547a:	2c00      	cmp	r4, #0
 801547c:	dd04      	ble.n	8015488 <__kernel_rem_pio2+0x170>
 801547e:	2c01      	cmp	r4, #1
 8015480:	d07f      	beq.n	8015582 <__kernel_rem_pio2+0x26a>
 8015482:	2c02      	cmp	r4, #2
 8015484:	f000 8087 	beq.w	8015596 <__kernel_rem_pio2+0x27e>
 8015488:	2e02      	cmp	r6, #2
 801548a:	d12d      	bne.n	80154e8 <__kernel_rem_pio2+0x1d0>
 801548c:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8015490:	ee30 8b48 	vsub.f64	d8, d0, d8
 8015494:	b340      	cbz	r0, 80154e8 <__kernel_rem_pio2+0x1d0>
 8015496:	4620      	mov	r0, r4
 8015498:	9105      	str	r1, [sp, #20]
 801549a:	f000 fbad 	bl	8015bf8 <scalbn>
 801549e:	9905      	ldr	r1, [sp, #20]
 80154a0:	ee38 8b40 	vsub.f64	d8, d8, d0
 80154a4:	e020      	b.n	80154e8 <__kernel_rem_pio2+0x1d0>
 80154a6:	ee20 7b09 	vmul.f64	d7, d0, d9
 80154aa:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80154ae:	3801      	subs	r0, #1
 80154b0:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80154b4:	eea7 0b4a 	vfms.f64	d0, d7, d10
 80154b8:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80154bc:	eca6 0a01 	vstmia	r6!, {s0}
 80154c0:	ed92 0b00 	vldr	d0, [r2]
 80154c4:	ee37 0b00 	vadd.f64	d0, d7, d0
 80154c8:	e79c      	b.n	8015404 <__kernel_rem_pio2+0xec>
 80154ca:	d105      	bne.n	80154d8 <__kernel_rem_pio2+0x1c0>
 80154cc:	1e6a      	subs	r2, r5, #1
 80154ce:	ab06      	add	r3, sp, #24
 80154d0:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 80154d4:	15f6      	asrs	r6, r6, #23
 80154d6:	e7c5      	b.n	8015464 <__kernel_rem_pio2+0x14c>
 80154d8:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80154dc:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80154e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154e4:	da36      	bge.n	8015554 <__kernel_rem_pio2+0x23c>
 80154e6:	2600      	movs	r6, #0
 80154e8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80154ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154f0:	f040 80aa 	bne.w	8015648 <__kernel_rem_pio2+0x330>
 80154f4:	f105 3bff 	add.w	fp, r5, #4294967295
 80154f8:	4658      	mov	r0, fp
 80154fa:	2200      	movs	r2, #0
 80154fc:	4548      	cmp	r0, r9
 80154fe:	da52      	bge.n	80155a6 <__kernel_rem_pio2+0x28e>
 8015500:	2a00      	cmp	r2, #0
 8015502:	f000 8081 	beq.w	8015608 <__kernel_rem_pio2+0x2f0>
 8015506:	ab06      	add	r3, sp, #24
 8015508:	3c18      	subs	r4, #24
 801550a:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 801550e:	2b00      	cmp	r3, #0
 8015510:	f000 8087 	beq.w	8015622 <__kernel_rem_pio2+0x30a>
 8015514:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8015518:	4620      	mov	r0, r4
 801551a:	f000 fb6d 	bl	8015bf8 <scalbn>
 801551e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8015522:	ed9f 6b43 	vldr	d6, [pc, #268]	; 8015630 <__kernel_rem_pio2+0x318>
 8015526:	a96a      	add	r1, sp, #424	; 0x1a8
 8015528:	f103 0208 	add.w	r2, r3, #8
 801552c:	1888      	adds	r0, r1, r2
 801552e:	4659      	mov	r1, fp
 8015530:	2900      	cmp	r1, #0
 8015532:	f280 80b7 	bge.w	80156a4 <__kernel_rem_pio2+0x38c>
 8015536:	4659      	mov	r1, fp
 8015538:	2900      	cmp	r1, #0
 801553a:	f2c0 80d5 	blt.w	80156e8 <__kernel_rem_pio2+0x3d0>
 801553e:	a86a      	add	r0, sp, #424	; 0x1a8
 8015540:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 8015544:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8015628 <__kernel_rem_pio2+0x310>
 8015548:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8015644 <__kernel_rem_pio2+0x32c>
 801554c:	2400      	movs	r4, #0
 801554e:	ebab 0001 	sub.w	r0, fp, r1
 8015552:	e0be      	b.n	80156d2 <__kernel_rem_pio2+0x3ba>
 8015554:	2602      	movs	r6, #2
 8015556:	e787      	b.n	8015468 <__kernel_rem_pio2+0x150>
 8015558:	f8db 2000 	ldr.w	r2, [fp]
 801555c:	b958      	cbnz	r0, 8015576 <__kernel_rem_pio2+0x25e>
 801555e:	b122      	cbz	r2, 801556a <__kernel_rem_pio2+0x252>
 8015560:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 8015564:	f8cb 2000 	str.w	r2, [fp]
 8015568:	2201      	movs	r2, #1
 801556a:	f10c 0c01 	add.w	ip, ip, #1
 801556e:	f10b 0b04 	add.w	fp, fp, #4
 8015572:	4610      	mov	r0, r2
 8015574:	e77f      	b.n	8015476 <__kernel_rem_pio2+0x15e>
 8015576:	ebae 0202 	sub.w	r2, lr, r2
 801557a:	f8cb 2000 	str.w	r2, [fp]
 801557e:	4602      	mov	r2, r0
 8015580:	e7f3      	b.n	801556a <__kernel_rem_pio2+0x252>
 8015582:	f105 3cff 	add.w	ip, r5, #4294967295
 8015586:	ab06      	add	r3, sp, #24
 8015588:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 801558c:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8015590:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 8015594:	e778      	b.n	8015488 <__kernel_rem_pio2+0x170>
 8015596:	f105 3cff 	add.w	ip, r5, #4294967295
 801559a:	ab06      	add	r3, sp, #24
 801559c:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 80155a0:	f3c2 0215 	ubfx	r2, r2, #0, #22
 80155a4:	e7f4      	b.n	8015590 <__kernel_rem_pio2+0x278>
 80155a6:	ab06      	add	r3, sp, #24
 80155a8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80155ac:	3801      	subs	r0, #1
 80155ae:	431a      	orrs	r2, r3
 80155b0:	e7a4      	b.n	80154fc <__kernel_rem_pio2+0x1e4>
 80155b2:	f10c 0c01 	add.w	ip, ip, #1
 80155b6:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 80155ba:	2800      	cmp	r0, #0
 80155bc:	d0f9      	beq.n	80155b2 <__kernel_rem_pio2+0x29a>
 80155be:	9b04      	ldr	r3, [sp, #16]
 80155c0:	f503 7312 	add.w	r3, r3, #584	; 0x248
 80155c4:	eb0d 0203 	add.w	r2, sp, r3
 80155c8:	9b01      	ldr	r3, [sp, #4]
 80155ca:	18e8      	adds	r0, r5, r3
 80155cc:	ab1a      	add	r3, sp, #104	; 0x68
 80155ce:	1c6e      	adds	r6, r5, #1
 80155d0:	3a98      	subs	r2, #152	; 0x98
 80155d2:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80155d6:	4465      	add	r5, ip
 80155d8:	42b5      	cmp	r5, r6
 80155da:	f6ff af05 	blt.w	80153e8 <__kernel_rem_pio2+0xd0>
 80155de:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 80155e2:	f8dd e008 	ldr.w	lr, [sp, #8]
 80155e6:	ee07 3a90 	vmov	s15, r3
 80155ea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80155ee:	f04f 0c00 	mov.w	ip, #0
 80155f2:	eca0 7b02 	vstmia	r0!, {d7}
 80155f6:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8015628 <__kernel_rem_pio2+0x310>
 80155fa:	4680      	mov	r8, r0
 80155fc:	458c      	cmp	ip, r1
 80155fe:	dd07      	ble.n	8015610 <__kernel_rem_pio2+0x2f8>
 8015600:	eca2 7b02 	vstmia	r2!, {d7}
 8015604:	3601      	adds	r6, #1
 8015606:	e7e7      	b.n	80155d8 <__kernel_rem_pio2+0x2c0>
 8015608:	9a03      	ldr	r2, [sp, #12]
 801560a:	f04f 0c01 	mov.w	ip, #1
 801560e:	e7d2      	b.n	80155b6 <__kernel_rem_pio2+0x29e>
 8015610:	ecbe 5b02 	vldmia	lr!, {d5}
 8015614:	ed38 6b02 	vldmdb	r8!, {d6}
 8015618:	f10c 0c01 	add.w	ip, ip, #1
 801561c:	eea5 7b06 	vfma.f64	d7, d5, d6
 8015620:	e7ec      	b.n	80155fc <__kernel_rem_pio2+0x2e4>
 8015622:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015626:	e76e      	b.n	8015506 <__kernel_rem_pio2+0x1ee>
	...
 8015634:	3e700000 	.word	0x3e700000
 8015638:	00000000 	.word	0x00000000
 801563c:	41700000 	.word	0x41700000
 8015640:	0801e088 	.word	0x0801e088
 8015644:	0801e048 	.word	0x0801e048
 8015648:	4260      	negs	r0, r4
 801564a:	eeb0 0b48 	vmov.f64	d0, d8
 801564e:	f000 fad3 	bl	8015bf8 <scalbn>
 8015652:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8015830 <__kernel_rem_pio2+0x518>
 8015656:	eeb4 0bc6 	vcmpe.f64	d0, d6
 801565a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801565e:	db18      	blt.n	8015692 <__kernel_rem_pio2+0x37a>
 8015660:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8015838 <__kernel_rem_pio2+0x520>
 8015664:	ee20 7b07 	vmul.f64	d7, d0, d7
 8015668:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801566c:	aa06      	add	r2, sp, #24
 801566e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8015672:	eea5 0b46 	vfms.f64	d0, d5, d6
 8015676:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801567a:	f105 0b01 	add.w	fp, r5, #1
 801567e:	ee10 3a10 	vmov	r3, s0
 8015682:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8015686:	ee17 3a10 	vmov	r3, s14
 801568a:	3418      	adds	r4, #24
 801568c:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 8015690:	e740      	b.n	8015514 <__kernel_rem_pio2+0x1fc>
 8015692:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8015696:	aa06      	add	r2, sp, #24
 8015698:	ee10 3a10 	vmov	r3, s0
 801569c:	46ab      	mov	fp, r5
 801569e:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80156a2:	e737      	b.n	8015514 <__kernel_rem_pio2+0x1fc>
 80156a4:	ac06      	add	r4, sp, #24
 80156a6:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 80156aa:	9401      	str	r4, [sp, #4]
 80156ac:	ee07 4a90 	vmov	s15, r4
 80156b0:	3901      	subs	r1, #1
 80156b2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80156b6:	ee27 7b00 	vmul.f64	d7, d7, d0
 80156ba:	ee20 0b06 	vmul.f64	d0, d0, d6
 80156be:	ed20 7b02 	vstmdb	r0!, {d7}
 80156c2:	e735      	b.n	8015530 <__kernel_rem_pio2+0x218>
 80156c4:	ecbc 5b02 	vldmia	ip!, {d5}
 80156c8:	ecb5 6b02 	vldmia	r5!, {d6}
 80156cc:	3401      	adds	r4, #1
 80156ce:	eea5 7b06 	vfma.f64	d7, d5, d6
 80156d2:	454c      	cmp	r4, r9
 80156d4:	dc01      	bgt.n	80156da <__kernel_rem_pio2+0x3c2>
 80156d6:	4284      	cmp	r4, r0
 80156d8:	ddf4      	ble.n	80156c4 <__kernel_rem_pio2+0x3ac>
 80156da:	ac42      	add	r4, sp, #264	; 0x108
 80156dc:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 80156e0:	ed80 7b00 	vstr	d7, [r0]
 80156e4:	3901      	subs	r1, #1
 80156e6:	e727      	b.n	8015538 <__kernel_rem_pio2+0x220>
 80156e8:	99a2      	ldr	r1, [sp, #648]	; 0x288
 80156ea:	2902      	cmp	r1, #2
 80156ec:	dc0a      	bgt.n	8015704 <__kernel_rem_pio2+0x3ec>
 80156ee:	2900      	cmp	r1, #0
 80156f0:	dc2c      	bgt.n	801574c <__kernel_rem_pio2+0x434>
 80156f2:	d045      	beq.n	8015780 <__kernel_rem_pio2+0x468>
 80156f4:	f008 0007 	and.w	r0, r8, #7
 80156f8:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 80156fc:	ecbd 8b06 	vpop	{d8-d10}
 8015700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015704:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8015706:	2a03      	cmp	r2, #3
 8015708:	d1f4      	bne.n	80156f4 <__kernel_rem_pio2+0x3dc>
 801570a:	aa42      	add	r2, sp, #264	; 0x108
 801570c:	4413      	add	r3, r2
 801570e:	461a      	mov	r2, r3
 8015710:	4619      	mov	r1, r3
 8015712:	4658      	mov	r0, fp
 8015714:	2800      	cmp	r0, #0
 8015716:	f1a1 0108 	sub.w	r1, r1, #8
 801571a:	dc54      	bgt.n	80157c6 <__kernel_rem_pio2+0x4ae>
 801571c:	4659      	mov	r1, fp
 801571e:	2901      	cmp	r1, #1
 8015720:	f1a2 0208 	sub.w	r2, r2, #8
 8015724:	dc5f      	bgt.n	80157e6 <__kernel_rem_pio2+0x4ce>
 8015726:	ed9f 7b46 	vldr	d7, [pc, #280]	; 8015840 <__kernel_rem_pio2+0x528>
 801572a:	3308      	adds	r3, #8
 801572c:	f1bb 0f01 	cmp.w	fp, #1
 8015730:	dc69      	bgt.n	8015806 <__kernel_rem_pio2+0x4ee>
 8015732:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 8015736:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 801573a:	2e00      	cmp	r6, #0
 801573c:	d16a      	bne.n	8015814 <__kernel_rem_pio2+0x4fc>
 801573e:	ed87 5b00 	vstr	d5, [r7]
 8015742:	ed87 6b02 	vstr	d6, [r7, #8]
 8015746:	ed87 7b04 	vstr	d7, [r7, #16]
 801574a:	e7d3      	b.n	80156f4 <__kernel_rem_pio2+0x3dc>
 801574c:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8015840 <__kernel_rem_pio2+0x528>
 8015750:	ab42      	add	r3, sp, #264	; 0x108
 8015752:	441a      	add	r2, r3
 8015754:	465b      	mov	r3, fp
 8015756:	2b00      	cmp	r3, #0
 8015758:	da26      	bge.n	80157a8 <__kernel_rem_pio2+0x490>
 801575a:	b35e      	cbz	r6, 80157b4 <__kernel_rem_pio2+0x49c>
 801575c:	eeb1 7b46 	vneg.f64	d7, d6
 8015760:	ed87 7b00 	vstr	d7, [r7]
 8015764:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8015768:	aa44      	add	r2, sp, #272	; 0x110
 801576a:	2301      	movs	r3, #1
 801576c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015770:	459b      	cmp	fp, r3
 8015772:	da22      	bge.n	80157ba <__kernel_rem_pio2+0x4a2>
 8015774:	b10e      	cbz	r6, 801577a <__kernel_rem_pio2+0x462>
 8015776:	eeb1 7b47 	vneg.f64	d7, d7
 801577a:	ed87 7b02 	vstr	d7, [r7, #8]
 801577e:	e7b9      	b.n	80156f4 <__kernel_rem_pio2+0x3dc>
 8015780:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8015840 <__kernel_rem_pio2+0x528>
 8015784:	ab42      	add	r3, sp, #264	; 0x108
 8015786:	441a      	add	r2, r3
 8015788:	f1bb 0f00 	cmp.w	fp, #0
 801578c:	da05      	bge.n	801579a <__kernel_rem_pio2+0x482>
 801578e:	b10e      	cbz	r6, 8015794 <__kernel_rem_pio2+0x47c>
 8015790:	eeb1 7b47 	vneg.f64	d7, d7
 8015794:	ed87 7b00 	vstr	d7, [r7]
 8015798:	e7ac      	b.n	80156f4 <__kernel_rem_pio2+0x3dc>
 801579a:	ed32 6b02 	vldmdb	r2!, {d6}
 801579e:	f10b 3bff 	add.w	fp, fp, #4294967295
 80157a2:	ee37 7b06 	vadd.f64	d7, d7, d6
 80157a6:	e7ef      	b.n	8015788 <__kernel_rem_pio2+0x470>
 80157a8:	ed32 7b02 	vldmdb	r2!, {d7}
 80157ac:	3b01      	subs	r3, #1
 80157ae:	ee36 6b07 	vadd.f64	d6, d6, d7
 80157b2:	e7d0      	b.n	8015756 <__kernel_rem_pio2+0x43e>
 80157b4:	eeb0 7b46 	vmov.f64	d7, d6
 80157b8:	e7d2      	b.n	8015760 <__kernel_rem_pio2+0x448>
 80157ba:	ecb2 6b02 	vldmia	r2!, {d6}
 80157be:	3301      	adds	r3, #1
 80157c0:	ee37 7b06 	vadd.f64	d7, d7, d6
 80157c4:	e7d4      	b.n	8015770 <__kernel_rem_pio2+0x458>
 80157c6:	ed91 7b00 	vldr	d7, [r1]
 80157ca:	ed91 5b02 	vldr	d5, [r1, #8]
 80157ce:	3801      	subs	r0, #1
 80157d0:	ee37 6b05 	vadd.f64	d6, d7, d5
 80157d4:	ee37 7b46 	vsub.f64	d7, d7, d6
 80157d8:	ed81 6b00 	vstr	d6, [r1]
 80157dc:	ee37 7b05 	vadd.f64	d7, d7, d5
 80157e0:	ed81 7b02 	vstr	d7, [r1, #8]
 80157e4:	e796      	b.n	8015714 <__kernel_rem_pio2+0x3fc>
 80157e6:	ed92 7b00 	vldr	d7, [r2]
 80157ea:	ed92 5b02 	vldr	d5, [r2, #8]
 80157ee:	3901      	subs	r1, #1
 80157f0:	ee37 6b05 	vadd.f64	d6, d7, d5
 80157f4:	ee37 7b46 	vsub.f64	d7, d7, d6
 80157f8:	ed82 6b00 	vstr	d6, [r2]
 80157fc:	ee37 7b05 	vadd.f64	d7, d7, d5
 8015800:	ed82 7b02 	vstr	d7, [r2, #8]
 8015804:	e78b      	b.n	801571e <__kernel_rem_pio2+0x406>
 8015806:	ed33 6b02 	vldmdb	r3!, {d6}
 801580a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801580e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015812:	e78b      	b.n	801572c <__kernel_rem_pio2+0x414>
 8015814:	eeb1 5b45 	vneg.f64	d5, d5
 8015818:	eeb1 6b46 	vneg.f64	d6, d6
 801581c:	ed87 5b00 	vstr	d5, [r7]
 8015820:	eeb1 7b47 	vneg.f64	d7, d7
 8015824:	ed87 6b02 	vstr	d6, [r7, #8]
 8015828:	e78d      	b.n	8015746 <__kernel_rem_pio2+0x42e>
 801582a:	bf00      	nop
 801582c:	f3af 8000 	nop.w
 8015830:	00000000 	.word	0x00000000
 8015834:	41700000 	.word	0x41700000
 8015838:	00000000 	.word	0x00000000
 801583c:	3e700000 	.word	0x3e700000
	...

08015848 <__kernel_sin>:
 8015848:	ee10 3a90 	vmov	r3, s1
 801584c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015850:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8015854:	da04      	bge.n	8015860 <__kernel_sin+0x18>
 8015856:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801585a:	ee17 3a90 	vmov	r3, s15
 801585e:	b35b      	cbz	r3, 80158b8 <__kernel_sin+0x70>
 8015860:	ee20 6b00 	vmul.f64	d6, d0, d0
 8015864:	ee20 5b06 	vmul.f64	d5, d0, d6
 8015868:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80158c0 <__kernel_sin+0x78>
 801586c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80158c8 <__kernel_sin+0x80>
 8015870:	eea6 4b07 	vfma.f64	d4, d6, d7
 8015874:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80158d0 <__kernel_sin+0x88>
 8015878:	eea4 7b06 	vfma.f64	d7, d4, d6
 801587c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80158d8 <__kernel_sin+0x90>
 8015880:	eea7 4b06 	vfma.f64	d4, d7, d6
 8015884:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80158e0 <__kernel_sin+0x98>
 8015888:	eea4 7b06 	vfma.f64	d7, d4, d6
 801588c:	b930      	cbnz	r0, 801589c <__kernel_sin+0x54>
 801588e:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80158e8 <__kernel_sin+0xa0>
 8015892:	eea6 4b07 	vfma.f64	d4, d6, d7
 8015896:	eea4 0b05 	vfma.f64	d0, d4, d5
 801589a:	4770      	bx	lr
 801589c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 80158a0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 80158a4:	eea1 7b04 	vfma.f64	d7, d1, d4
 80158a8:	ee97 1b06 	vfnms.f64	d1, d7, d6
 80158ac:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80158f0 <__kernel_sin+0xa8>
 80158b0:	eea5 1b07 	vfma.f64	d1, d5, d7
 80158b4:	ee30 0b41 	vsub.f64	d0, d0, d1
 80158b8:	4770      	bx	lr
 80158ba:	bf00      	nop
 80158bc:	f3af 8000 	nop.w
 80158c0:	5acfd57c 	.word	0x5acfd57c
 80158c4:	3de5d93a 	.word	0x3de5d93a
 80158c8:	8a2b9ceb 	.word	0x8a2b9ceb
 80158cc:	be5ae5e6 	.word	0xbe5ae5e6
 80158d0:	57b1fe7d 	.word	0x57b1fe7d
 80158d4:	3ec71de3 	.word	0x3ec71de3
 80158d8:	19c161d5 	.word	0x19c161d5
 80158dc:	bf2a01a0 	.word	0xbf2a01a0
 80158e0:	1110f8a6 	.word	0x1110f8a6
 80158e4:	3f811111 	.word	0x3f811111
 80158e8:	55555549 	.word	0x55555549
 80158ec:	bfc55555 	.word	0xbfc55555
 80158f0:	55555549 	.word	0x55555549
 80158f4:	3fc55555 	.word	0x3fc55555

080158f8 <log>:
 80158f8:	b470      	push	{r4, r5, r6}
 80158fa:	ee10 1a90 	vmov	r1, s1
 80158fe:	ee10 2a10 	vmov	r2, s0
 8015902:	f04f 34ff 	mov.w	r4, #4294967295
 8015906:	4294      	cmp	r4, r2
 8015908:	f101 4040 	add.w	r0, r1, #3221225472	; 0xc0000000
 801590c:	4c72      	ldr	r4, [pc, #456]	; (8015ad8 <log+0x1e0>)
 801590e:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000
 8015912:	eb74 0000 	sbcs.w	r0, r4, r0
 8015916:	ed2d 8b02 	vpush	{d8}
 801591a:	ea4f 4311 	mov.w	r3, r1, lsr #16
 801591e:	d35c      	bcc.n	80159da <log+0xe2>
 8015920:	4b6e      	ldr	r3, [pc, #440]	; (8015adc <log+0x1e4>)
 8015922:	4299      	cmp	r1, r3
 8015924:	bf08      	it	eq
 8015926:	2a00      	cmpeq	r2, #0
 8015928:	f000 80c6 	beq.w	8015ab8 <log+0x1c0>
 801592c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8015930:	ee30 0b47 	vsub.f64	d0, d0, d7
 8015934:	4b6a      	ldr	r3, [pc, #424]	; (8015ae0 <log+0x1e8>)
 8015936:	ee20 2b00 	vmul.f64	d2, d0, d0
 801593a:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 801593e:	ee20 4b02 	vmul.f64	d4, d0, d2
 8015942:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8015946:	eea6 7b00 	vfma.f64	d7, d6, d0
 801594a:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 801594e:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 8015952:	eea6 7b02 	vfma.f64	d7, d6, d2
 8015956:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 801595a:	eea5 6b00 	vfma.f64	d6, d5, d0
 801595e:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 8015962:	ed93 3b1e 	vldr	d3, [r3, #120]	; 0x78
 8015966:	eea5 6b02 	vfma.f64	d6, d5, d2
 801596a:	ed93 5b1c 	vldr	d5, [r3, #112]	; 0x70
 801596e:	eea3 5b00 	vfma.f64	d5, d3, d0
 8015972:	ed93 3b20 	vldr	d3, [r3, #128]	; 0x80
 8015976:	eea3 5b02 	vfma.f64	d5, d3, d2
 801597a:	ed93 3b22 	vldr	d3, [r3, #136]	; 0x88
 801597e:	eeb0 2b40 	vmov.f64	d2, d0
 8015982:	eea3 5b04 	vfma.f64	d5, d3, d4
 8015986:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 801598a:	eea5 6b04 	vfma.f64	d6, d5, d4
 801598e:	eea6 7b04 	vfma.f64	d7, d6, d4
 8015992:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 8015ac0 <log+0x1c8>
 8015996:	eeb0 1b47 	vmov.f64	d1, d7
 801599a:	eeb0 5b40 	vmov.f64	d5, d0
 801599e:	eea0 5b06 	vfma.f64	d5, d0, d6
 80159a2:	eea0 5b46 	vfms.f64	d5, d0, d6
 80159a6:	ee30 8b45 	vsub.f64	d8, d0, d5
 80159aa:	ee25 7b05 	vmul.f64	d7, d5, d5
 80159ae:	ee30 5b05 	vadd.f64	d5, d0, d5
 80159b2:	eea7 2b03 	vfma.f64	d2, d7, d3
 80159b6:	ee30 6b42 	vsub.f64	d6, d0, d2
 80159ba:	eea7 6b03 	vfma.f64	d6, d7, d3
 80159be:	ee23 3b08 	vmul.f64	d3, d3, d8
 80159c2:	eea3 6b05 	vfma.f64	d6, d3, d5
 80159c6:	eeb0 0b46 	vmov.f64	d0, d6
 80159ca:	eea1 0b04 	vfma.f64	d0, d1, d4
 80159ce:	ee32 0b00 	vadd.f64	d0, d2, d0
 80159d2:	ecbd 8b02 	vpop	{d8}
 80159d6:	bc70      	pop	{r4, r5, r6}
 80159d8:	4770      	bx	lr
 80159da:	f1a3 0410 	sub.w	r4, r3, #16
 80159de:	f647 70df 	movw	r0, #32735	; 0x7fdf
 80159e2:	4284      	cmp	r4, r0
 80159e4:	d923      	bls.n	8015a2e <log+0x136>
 80159e6:	1894      	adds	r4, r2, r2
 80159e8:	eb41 0001 	adc.w	r0, r1, r1
 80159ec:	4320      	orrs	r0, r4
 80159ee:	d105      	bne.n	80159fc <log+0x104>
 80159f0:	ecbd 8b02 	vpop	{d8}
 80159f4:	2001      	movs	r0, #1
 80159f6:	bc70      	pop	{r4, r5, r6}
 80159f8:	f7ff b95e 	b.w	8014cb8 <__math_divzero>
 80159fc:	4839      	ldr	r0, [pc, #228]	; (8015ae4 <log+0x1ec>)
 80159fe:	4281      	cmp	r1, r0
 8015a00:	bf08      	it	eq
 8015a02:	2a00      	cmpeq	r2, #0
 8015a04:	d0e5      	beq.n	80159d2 <log+0xda>
 8015a06:	041a      	lsls	r2, r3, #16
 8015a08:	d404      	bmi.n	8015a14 <log+0x11c>
 8015a0a:	f647 72f0 	movw	r2, #32752	; 0x7ff0
 8015a0e:	ea32 0303 	bics.w	r3, r2, r3
 8015a12:	d104      	bne.n	8015a1e <log+0x126>
 8015a14:	ecbd 8b02 	vpop	{d8}
 8015a18:	bc70      	pop	{r4, r5, r6}
 8015a1a:	f7ff b965 	b.w	8014ce8 <__math_invalid>
 8015a1e:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 8015ac8 <log+0x1d0>
 8015a22:	ee20 7b07 	vmul.f64	d7, d0, d7
 8015a26:	ec53 2b17 	vmov	r2, r3, d7
 8015a2a:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 8015a2e:	f101 4340 	add.w	r3, r1, #3221225472	; 0xc0000000
 8015a32:	f503 13d0 	add.w	r3, r3, #1703936	; 0x1a0000
 8015a36:	0d1e      	lsrs	r6, r3, #20
 8015a38:	1e14      	subs	r4, r2, #0
 8015a3a:	4a29      	ldr	r2, [pc, #164]	; (8015ae0 <log+0x1e8>)
 8015a3c:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 8015a40:	f3c3 3046 	ubfx	r0, r3, #13, #7
 8015a44:	0536      	lsls	r6, r6, #20
 8015a46:	1b8d      	subs	r5, r1, r6
 8015a48:	eb02 1100 	add.w	r1, r2, r0, lsl #4
 8015a4c:	ed91 7b24 	vldr	d7, [r1, #144]	; 0x90
 8015a50:	ec45 4b16 	vmov	d6, r4, r5
 8015a54:	151b      	asrs	r3, r3, #20
 8015a56:	eea6 5b07 	vfma.f64	d5, d6, d7
 8015a5a:	ee07 3a90 	vmov	s15, r3
 8015a5e:	ee25 2b05 	vmul.f64	d2, d5, d5
 8015a62:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8015a66:	ed92 4b00 	vldr	d4, [r2]
 8015a6a:	ee25 1b02 	vmul.f64	d1, d5, d2
 8015a6e:	ed91 7b26 	vldr	d7, [r1, #152]	; 0x98
 8015a72:	eea4 7b06 	vfma.f64	d7, d4, d6
 8015a76:	ee35 4b07 	vadd.f64	d4, d5, d7
 8015a7a:	ee37 0b44 	vsub.f64	d0, d7, d4
 8015a7e:	ed92 7b02 	vldr	d7, [r2, #8]
 8015a82:	ee30 0b05 	vadd.f64	d0, d0, d5
 8015a86:	eea7 0b06 	vfma.f64	d0, d7, d6
 8015a8a:	ed92 7b04 	vldr	d7, [r2, #16]
 8015a8e:	ed92 6b08 	vldr	d6, [r2, #32]
 8015a92:	eea7 0b02 	vfma.f64	d0, d7, d2
 8015a96:	ed92 7b06 	vldr	d7, [r2, #24]
 8015a9a:	ed92 3b0c 	vldr	d3, [r2, #48]	; 0x30
 8015a9e:	eea6 7b05 	vfma.f64	d7, d6, d5
 8015aa2:	ed92 6b0a 	vldr	d6, [r2, #40]	; 0x28
 8015aa6:	eea3 6b05 	vfma.f64	d6, d3, d5
 8015aaa:	eea6 7b02 	vfma.f64	d7, d6, d2
 8015aae:	eea1 0b07 	vfma.f64	d0, d1, d7
 8015ab2:	ee30 0b04 	vadd.f64	d0, d0, d4
 8015ab6:	e78c      	b.n	80159d2 <log+0xda>
 8015ab8:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8015ad0 <log+0x1d8>
 8015abc:	e789      	b.n	80159d2 <log+0xda>
 8015abe:	bf00      	nop
 8015ac0:	00000000 	.word	0x00000000
 8015ac4:	41a00000 	.word	0x41a00000
 8015ac8:	00000000 	.word	0x00000000
 8015acc:	43300000 	.word	0x43300000
	...
 8015ad8:	000308ff 	.word	0x000308ff
 8015adc:	3ff00000 	.word	0x3ff00000
 8015ae0:	0801e098 	.word	0x0801e098
 8015ae4:	7ff00000 	.word	0x7ff00000

08015ae8 <fabs>:
 8015ae8:	ec51 0b10 	vmov	r0, r1, d0
 8015aec:	ee10 2a10 	vmov	r2, s0
 8015af0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015af4:	ec43 2b10 	vmov	d0, r2, r3
 8015af8:	4770      	bx	lr
 8015afa:	0000      	movs	r0, r0
 8015afc:	0000      	movs	r0, r0
	...

08015b00 <floor>:
 8015b00:	ee10 1a90 	vmov	r1, s1
 8015b04:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015b08:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8015b0c:	2b13      	cmp	r3, #19
 8015b0e:	b530      	push	{r4, r5, lr}
 8015b10:	ee10 0a10 	vmov	r0, s0
 8015b14:	ee10 5a10 	vmov	r5, s0
 8015b18:	dc31      	bgt.n	8015b7e <floor+0x7e>
 8015b1a:	2b00      	cmp	r3, #0
 8015b1c:	da15      	bge.n	8015b4a <floor+0x4a>
 8015b1e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8015bd8 <floor+0xd8>
 8015b22:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015b26:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b2e:	dd07      	ble.n	8015b40 <floor+0x40>
 8015b30:	2900      	cmp	r1, #0
 8015b32:	da4e      	bge.n	8015bd2 <floor+0xd2>
 8015b34:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015b38:	4318      	orrs	r0, r3
 8015b3a:	d001      	beq.n	8015b40 <floor+0x40>
 8015b3c:	4928      	ldr	r1, [pc, #160]	; (8015be0 <floor+0xe0>)
 8015b3e:	2000      	movs	r0, #0
 8015b40:	460b      	mov	r3, r1
 8015b42:	4602      	mov	r2, r0
 8015b44:	ec43 2b10 	vmov	d0, r2, r3
 8015b48:	e020      	b.n	8015b8c <floor+0x8c>
 8015b4a:	4a26      	ldr	r2, [pc, #152]	; (8015be4 <floor+0xe4>)
 8015b4c:	411a      	asrs	r2, r3
 8015b4e:	ea01 0402 	and.w	r4, r1, r2
 8015b52:	4304      	orrs	r4, r0
 8015b54:	d01a      	beq.n	8015b8c <floor+0x8c>
 8015b56:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8015bd8 <floor+0xd8>
 8015b5a:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015b5e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b66:	ddeb      	ble.n	8015b40 <floor+0x40>
 8015b68:	2900      	cmp	r1, #0
 8015b6a:	bfbe      	ittt	lt
 8015b6c:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8015b70:	fa40 f303 	asrlt.w	r3, r0, r3
 8015b74:	18c9      	addlt	r1, r1, r3
 8015b76:	ea21 0102 	bic.w	r1, r1, r2
 8015b7a:	2000      	movs	r0, #0
 8015b7c:	e7e0      	b.n	8015b40 <floor+0x40>
 8015b7e:	2b33      	cmp	r3, #51	; 0x33
 8015b80:	dd05      	ble.n	8015b8e <floor+0x8e>
 8015b82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015b86:	d101      	bne.n	8015b8c <floor+0x8c>
 8015b88:	ee30 0b00 	vadd.f64	d0, d0, d0
 8015b8c:	bd30      	pop	{r4, r5, pc}
 8015b8e:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8015b92:	f04f 32ff 	mov.w	r2, #4294967295
 8015b96:	40e2      	lsrs	r2, r4
 8015b98:	4202      	tst	r2, r0
 8015b9a:	d0f7      	beq.n	8015b8c <floor+0x8c>
 8015b9c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8015bd8 <floor+0xd8>
 8015ba0:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015ba4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015bac:	ddc8      	ble.n	8015b40 <floor+0x40>
 8015bae:	2900      	cmp	r1, #0
 8015bb0:	da02      	bge.n	8015bb8 <floor+0xb8>
 8015bb2:	2b14      	cmp	r3, #20
 8015bb4:	d103      	bne.n	8015bbe <floor+0xbe>
 8015bb6:	3101      	adds	r1, #1
 8015bb8:	ea20 0002 	bic.w	r0, r0, r2
 8015bbc:	e7c0      	b.n	8015b40 <floor+0x40>
 8015bbe:	2401      	movs	r4, #1
 8015bc0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8015bc4:	fa04 f303 	lsl.w	r3, r4, r3
 8015bc8:	4418      	add	r0, r3
 8015bca:	42a8      	cmp	r0, r5
 8015bcc:	bf38      	it	cc
 8015bce:	1909      	addcc	r1, r1, r4
 8015bd0:	e7f2      	b.n	8015bb8 <floor+0xb8>
 8015bd2:	2000      	movs	r0, #0
 8015bd4:	4601      	mov	r1, r0
 8015bd6:	e7b3      	b.n	8015b40 <floor+0x40>
 8015bd8:	8800759c 	.word	0x8800759c
 8015bdc:	7e37e43c 	.word	0x7e37e43c
 8015be0:	bff00000 	.word	0xbff00000
 8015be4:	000fffff 	.word	0x000fffff

08015be8 <nan>:
 8015be8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015bf0 <nan+0x8>
 8015bec:	4770      	bx	lr
 8015bee:	bf00      	nop
 8015bf0:	00000000 	.word	0x00000000
 8015bf4:	7ff80000 	.word	0x7ff80000

08015bf8 <scalbn>:
 8015bf8:	ee10 1a90 	vmov	r1, s1
 8015bfc:	b510      	push	{r4, lr}
 8015bfe:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8015c02:	b98c      	cbnz	r4, 8015c28 <scalbn+0x30>
 8015c04:	ee10 3a10 	vmov	r3, s0
 8015c08:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8015c0c:	430b      	orrs	r3, r1
 8015c0e:	d011      	beq.n	8015c34 <scalbn+0x3c>
 8015c10:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8015cd8 <scalbn+0xe0>
 8015c14:	4b3c      	ldr	r3, [pc, #240]	; (8015d08 <scalbn+0x110>)
 8015c16:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015c1a:	4298      	cmp	r0, r3
 8015c1c:	da0b      	bge.n	8015c36 <scalbn+0x3e>
 8015c1e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8015ce0 <scalbn+0xe8>
 8015c22:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015c26:	e005      	b.n	8015c34 <scalbn+0x3c>
 8015c28:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8015c2c:	429c      	cmp	r4, r3
 8015c2e:	d107      	bne.n	8015c40 <scalbn+0x48>
 8015c30:	ee30 0b00 	vadd.f64	d0, d0, d0
 8015c34:	bd10      	pop	{r4, pc}
 8015c36:	ee10 1a90 	vmov	r1, s1
 8015c3a:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8015c3e:	3c36      	subs	r4, #54	; 0x36
 8015c40:	4404      	add	r4, r0
 8015c42:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8015c46:	429c      	cmp	r4, r3
 8015c48:	dd0d      	ble.n	8015c66 <scalbn+0x6e>
 8015c4a:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8015ce8 <scalbn+0xf0>
 8015c4e:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8015cf0 <scalbn+0xf8>
 8015c52:	eeb0 6b47 	vmov.f64	d6, d7
 8015c56:	ee10 3a90 	vmov	r3, s1
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	fe27 7b05 	vselge.f64	d7, d7, d5
 8015c60:	ee27 0b06 	vmul.f64	d0, d7, d6
 8015c64:	e7e6      	b.n	8015c34 <scalbn+0x3c>
 8015c66:	2c00      	cmp	r4, #0
 8015c68:	dd0a      	ble.n	8015c80 <scalbn+0x88>
 8015c6a:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8015c6e:	ec53 2b10 	vmov	r2, r3, d0
 8015c72:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8015c76:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8015c7a:	ec43 2b10 	vmov	d0, r2, r3
 8015c7e:	e7d9      	b.n	8015c34 <scalbn+0x3c>
 8015c80:	f114 0f35 	cmn.w	r4, #53	; 0x35
 8015c84:	da19      	bge.n	8015cba <scalbn+0xc2>
 8015c86:	f24c 3350 	movw	r3, #50000	; 0xc350
 8015c8a:	4298      	cmp	r0, r3
 8015c8c:	ee10 3a90 	vmov	r3, s1
 8015c90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015c94:	dd09      	ble.n	8015caa <scalbn+0xb2>
 8015c96:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8015ce8 <scalbn+0xf0>
 8015c9a:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8015cf0 <scalbn+0xf8>
 8015c9e:	eeb0 7b40 	vmov.f64	d7, d0
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	fe00 0b06 	vseleq.f64	d0, d0, d6
 8015ca8:	e7bb      	b.n	8015c22 <scalbn+0x2a>
 8015caa:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8015ce0 <scalbn+0xe8>
 8015cae:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8015cf8 <scalbn+0x100>
 8015cb2:	eeb0 7b40 	vmov.f64	d7, d0
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	e7f4      	b.n	8015ca4 <scalbn+0xac>
 8015cba:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8015cbe:	ec53 2b10 	vmov	r2, r3, d0
 8015cc2:	3436      	adds	r4, #54	; 0x36
 8015cc4:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8015cc8:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8015ccc:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8015d00 <scalbn+0x108>
 8015cd0:	ec43 2b10 	vmov	d0, r2, r3
 8015cd4:	e7a5      	b.n	8015c22 <scalbn+0x2a>
 8015cd6:	bf00      	nop
 8015cd8:	00000000 	.word	0x00000000
 8015cdc:	43500000 	.word	0x43500000
 8015ce0:	c2f8f359 	.word	0xc2f8f359
 8015ce4:	01a56e1f 	.word	0x01a56e1f
 8015ce8:	8800759c 	.word	0x8800759c
 8015cec:	7e37e43c 	.word	0x7e37e43c
 8015cf0:	8800759c 	.word	0x8800759c
 8015cf4:	fe37e43c 	.word	0xfe37e43c
 8015cf8:	c2f8f359 	.word	0xc2f8f359
 8015cfc:	81a56e1f 	.word	0x81a56e1f
 8015d00:	00000000 	.word	0x00000000
 8015d04:	3c900000 	.word	0x3c900000
 8015d08:	ffff3cb0 	.word	0xffff3cb0

08015d0c <_init>:
 8015d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d0e:	bf00      	nop
 8015d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015d12:	bc08      	pop	{r3}
 8015d14:	469e      	mov	lr, r3
 8015d16:	4770      	bx	lr

08015d18 <_fini>:
 8015d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d1a:	bf00      	nop
 8015d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015d1e:	bc08      	pop	{r3}
 8015d20:	469e      	mov	lr, r3
 8015d22:	4770      	bx	lr
