<HTML>
<HEAD>
<TITLE>Place & Route Report</TITLE>
<link href="file:///C:/Radiant/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/Radiant/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Par"></A>Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Fri Jun  2 17:17:21 2023

Command Line: par -w -n 1 -t 1 -s 1 -cores 1 -exp parPathBased=OFF \
	OpenHT_impl_1_map.udb OpenHT_impl_1.udb 


<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/       Number       Worst        Timing       Worst        Timing       Run          Run
Cost [udb]   Unrouted     Slack        Score        Slack(hold)  Score(hold)  Time         Status
----------   --------     -----        ------       -----------  -----------  ----         ------
5_1   *      0            -            0            -            0            02:21        Completed
* : Design saved.

Total (real) run time for 1-seed: 2 mins 23 secs 

par done!

Lattice Place and Route Report for Design &quot;OpenHT_impl_1_map.udb&quot;
Fri Jun  2 17:17:21 2023


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Radiant Software (64-bit) 2022.1.1.289.4.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=OFF OpenHT_impl_1_map.udb \
	OpenHT_impl_1_par.dir/5_1.udb 

Loading OpenHT_impl_1_map.udb ...
Loading device for application GENERIC from file &apos;je5d30.nph&apos; in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  main_all
Family:  je5d00
Device:  LIFCL-40
Package: QFN72
Performance Grade:   9_High-Performance_1.0V
WARNING - par: Unable to find the instance/port &apos;io0&apos; in the constraint &apos;ldc_set_location -site {44} [get_ports io0]&apos;

WARNING - par: In the constraint &apos;ldc_set_location -site {44} [get_ports io0]&apos;, the locate object is not specified

WARNING - par: Unable to find the instance/port &apos;io1&apos; in the constraint &apos;ldc_set_location -site {42} [get_ports io1]&apos;

WARNING - par: In the constraint &apos;ldc_set_location -site {42} [get_ports io1]&apos;, the locate object is not specified

WARNING - par: Unable to find the instance/port &apos;io2&apos; in the constraint &apos;ldc_set_location -site {51} [get_ports io2]&apos;

WARNING - par: In the constraint &apos;ldc_set_location -site {51} [get_ports io2]&apos;, the locate object is not specified

WARNING - par: Top module port &apos;io0&apos; does not connect to anything.
WARNING - par: Top module port &apos;io1&apos; does not connect to anything.
WARNING - par: Top module port &apos;io2&apos; does not connect to anything.

Device SLICE utilization summary after final SLICE packing:
   SLICE          15965/16128        98% used

WARNING - par: Unable to find the instance/port &apos;io0&apos; in the constraint &apos;ldc_set_location -site {44} [get_ports io0]&apos;

WARNING - par: In the constraint &apos;ldc_set_location -site {44} [get_ports io0]&apos;, the locate object is not specified

WARNING - par: Unable to find the instance/port &apos;io1&apos; in the constraint &apos;ldc_set_location -site {42} [get_ports io1]&apos;

WARNING - par: In the constraint &apos;ldc_set_location -site {42} [get_ports io1]&apos;, the locate object is not specified

WARNING - par: Unable to find the instance/port &apos;io2&apos; in the constraint &apos;ldc_set_location -site {51} [get_ports io2]&apos;

WARNING - par: In the constraint &apos;ldc_set_location -site {51} [get_ports io2]&apos;, the locate object is not specified

WARNING - par: No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - par: No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - par: No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .
WARNING - par: Unable to find the instance/port &apos;io0&apos; in the constraint &apos;ldc_set_location -site {44} [get_ports io0]&apos;

WARNING - par: In the constraint &apos;ldc_set_location -site {44} [get_ports io0]&apos;, the locate object is not specified

WARNING - par: Unable to find the instance/port &apos;io1&apos; in the constraint &apos;ldc_set_location -site {42} [get_ports io1]&apos;

WARNING - par: In the constraint &apos;ldc_set_location -site {42} [get_ports io1]&apos;, the locate object is not specified

WARNING - par: Unable to find the instance/port &apos;io2&apos; in the constraint &apos;ldc_set_location -site {51} [get_ports io2]&apos;

WARNING - par: In the constraint &apos;ldc_set_location -site {51} [get_ports io2]&apos;, the locate object is not specified

Number of Signals: 39437
Number of Connections: 110903

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   VHI                   1/1           100% used
   MULT9                88/112          78% used
   MULT18               44/56           78% used
   MULT18X36             6/28           21% used
   REG18                82/112          73% used
   ACC54                 6/28           21% used
   PREADD9              88/112          78% used
   DIFFIO18              5/37           13% used
                         5/11           45% bonded
   IOLOGIC               4/74            5% used
   SEIO18               10/74           13% used
                        10/22           45% bonded
   SEIO33               10/39           25% used
                        10/17           58% bonded
   PLL                   2/3            66% used
   SLICE             15965/16128        98% used
     LUT             20075/32256        62% used
     REG             14228/32256        44% used


Pin Constraint Summary:
   15 out of 15 pins locked (100% locked).

Starting Placer Phase 0 (HIER). CPU time: 19 secs , REAL time: 20 secs 
.............
Finished Placer Phase 0 (HIER). CPU time: 30 secs , REAL time: 31 secs 


Starting Placer Phase 1. CPU time: 31 secs , REAL time: 32 secs 
..  ..
....................

Placer score = 8511471.
Finished Placer Phase 1. CPU time: 51 secs , REAL time: 51 secs 

Starting Placer Phase 2.
.

Placer score =  8206358
Finished Placer Phase 2.  CPU time: 54 secs , REAL time: 54 secs 

After final PLC packing legalization, all 0 SLICEs that were not satisfying 1 CLK/CE/LSR per HALF-PLC restriction are all placed into compatible PLCs.


<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 2 out of 13 (15%)
  PLL        : 2 out of 3 (66%)
  DCS        : 0 out of 1 (0%)
  DCC        : 0 out of 62 (0%)
  ECLKDIV    : 0 out of 12 (0%)
  PCLKDIV    : 0 out of 1 (0%)
  OSC        : 0 out of 1 (0%)
  DPHY       : 0 out of 2 (0%)
  PCIE       : 0 out of 1 (0%)

Global Clocks:
  PRIMARY &quot;clk_i_c&quot; from comp &quot;clk_i&quot; on CLK_PIN site &quot;59 (PT76A)&quot;, clk load = 327, ce load = 0, sr load = 0
  PRIMARY &quot;clk_152&quot; from CLKOP on comp &quot;pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst&quot; on PLL site &quot;PLL_ULC&quot;, clk load = 45, ce load = 0, sr load = 0
  PRIMARY &quot;clk_64&quot; from CLKOS on comp &quot;pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst&quot; on PLL site &quot;PLL_ULC&quot;, clk load = 43, ce load = 0, sr load = 0
  PRIMARY &quot;clk_38&quot; from CLKOS2 on comp &quot;pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst&quot; on PLL site &quot;PLL_ULC&quot;, clk load = 7140, ce load = 0, sr load = 0
  PRIMARY &quot;drdyd&quot; from F0 on comp &quot;SLICE_18205&quot; on site &quot;R38C49A&quot;, clk load = 102, ce load = 0, sr load = 0
  PRIMARY &quot;clk_rx09_c&quot; from comp &quot;clk_rx_i&quot; on CLK_PIN site &quot;24 (PB58A)&quot;, clk load = 2, ce load = 0, sr load = 0
  PRIMARY &quot;clk_38_enable_12523&quot; from F1 on comp &quot;unpack0.SLICE_19581&quot; on site &quot;R38C50A&quot;, clk load = 0, ce load = 539, sr load = 0
  PRIMARY &quot;channel_flt0.clk_38_enable_8811&quot; from F0 on comp &quot;channel_flt0.i_fir_hb1.SLICE_21352&quot; on site &quot;R20C49A&quot;, clk load = 0, ce load = 529, sr load = 0
  PRIMARY &quot;channel_flt0.clk_38_enable_4188&quot; from F0 on comp &quot;channel_flt0.i_fir_ch0.SLICE_21934&quot; on site &quot;R20C50A&quot;, clk load = 0, ce load = 514, sr load = 0
  PRIMARY &quot;channel_flt0.clk_38_enable_6484&quot; from F0 on comp &quot;channel_flt0.i_fir_hb2.SLICE_21060&quot; on site &quot;R54C47A&quot;, clk load = 0, ce load = 510, sr load = 0
  PRIMARY &quot;clk_38_enable_12492&quot; from F0 on comp &quot;lo0.SLICE_22987&quot; on site &quot;R54C48A&quot;, clk load = 0, ce load = 477, sr load = 0
  PRIMARY &quot;rssi_fir0.clk_38_enable_12671&quot; from F1 on comp &quot;rssi_fir0.SLICE_18345&quot; on site &quot;R54C49A&quot;, clk load = 0, ce load = 429, sr load = 0
  PRIMARY &quot;hilbert0.clk_38_enable_12508&quot; from F1 on comp &quot;hilbert0.SLICE_16818&quot; on site &quot;R54C50A&quot;, clk load = 0, ce load = 425, sr load = 0
  PRIMARY &quot;channel_flt0.clk_38_enable_4172&quot; from F1 on comp &quot;channel_flt0.i_fir_ch0.SLICE_21645&quot; on site &quot;R54C51A&quot;, clk load = 0, ce load = 404, sr load = 0
  PRIMARY &quot;clk_38_enable_12524&quot; from F1 on comp &quot;channel_flt0.q_fir_hb0.SLICE_8717&quot; on site &quot;R54C52A&quot;, clk load = 0, ce load = 387, sr load = 0
  PRIMARY &quot;channel_flt0.clk_38_enable_12493&quot; from F0 on comp &quot;channel_flt0.i_fir_hb1.SLICE_21351&quot; on site &quot;R26C2A&quot;, clk load = 0, ce load = 377, sr load = 0

  PRIMARY  : 16 out of 16 (100%)

Edge Clocks:

  No edge clock selected.





I/O Usage Summary (final):
   10 out of 39 (25.6%) SEIO33 sites used.
   10 out of 17 (58.8%) bonded SEIO33 sites used.
   Number of SEIO33 components: 10; differential: 0
   Number of Vref pins used: 0
   5 out of 74 (6.8%) SEIO18 sites used.
   5 out of 22 (22.7%) bonded SEIO18 sites used.
   Number of SEIO18 components: 5; differential: 5
   5 out of 37 (13.5%) DIFFIO18 sites used.
   5 out of 11 (45.5%) bonded DIFFIO18 sites used.
   Number of DIFFIO18 components: 5; differential: 5

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 6 / 10 ( 60%)  | 3.3V       | -          | -          |
| 1        | 4 / 7 ( 57%)   | 3.3V       | -          | -          |
| 3        | 10 / 12 ( 83%) | 1.8V       | -          | -          |
| 5        | 0 / 10 (  0%)  | -          | -          | -          |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 55 secs , REAL time: 55 secs 

Writing design to file OpenHT_impl_1_par.dir/5_1.udb ...

WARNING - par: Unable to find the instance/port &apos;io0&apos; in the constraint &apos;ldc_set_location -site {44} [get_ports io0]&apos;

WARNING - par: In the constraint &apos;ldc_set_location -site {44} [get_ports io0]&apos;, the locate object is not specified

WARNING - par: Unable to find the instance/port &apos;io1&apos; in the constraint &apos;ldc_set_location -site {42} [get_ports io1]&apos;

WARNING - par: In the constraint &apos;ldc_set_location -site {42} [get_ports io1]&apos;, the locate object is not specified

WARNING - par: Unable to find the instance/port &apos;io2&apos; in the constraint &apos;ldc_set_location -site {51} [get_ports io2]&apos;

WARNING - par: In the constraint &apos;ldc_set_location -site {51} [get_ports io2]&apos;, the locate object is not specified


Start NBR router at 17:18:19 06/02/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
11164 connections routed with dedicated routing resources
16 global clock signals routed
24613 connections routed (of 110903 total) (22.19%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (32 used out of 32 available):
    Signal &quot;clk_rx09_c&quot; (0, 16)
       Clock   loads: 2     out of     2 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
    Signal &quot;clk_i_c&quot; (12, 28)
       Clock   loads: 327   out of   327 routed (100.00%)
    Signal &quot;drdyd&quot; (3, 19)
       Clock   loads: 102   out of   102 routed (100.00%)
       Data    loads: 1     out of     2 routed ( 50.00%)
    Signal &quot;clk_38&quot; (6, 22)
       Clock   loads: 7140  out of  7140 routed (100.00%)
    Signal &quot;channel_flt0.clk_38_enable_6484&quot; (4, 20)
       Control loads: 510   out of   510 routed (100.00%)
    Signal &quot;channel_flt0.clk_38_enable_8811&quot; (5, 21)
       Control loads: 529   out of   529 routed (100.00%)
    Signal &quot;channel_flt0.clk_38_enable_12493&quot; (8, 24)
       Control loads: 377   out of   377 routed (100.00%)
    Signal &quot;clk_38_enable_12524&quot; (11, 27)
       Control loads: 387   out of   387 routed (100.00%)
       Data    loads: 0     out of   297 routed (  0.00%)
    Signal &quot;clk_38_enable_12492&quot; (1, 17)
       Control loads: 477   out of   477 routed (100.00%)
    Signal &quot;clk_38_enable_12523&quot; (14, 30)
       Control loads: 539   out of   539 routed (100.00%)
    Signal &quot;channel_flt0.clk_38_enable_4172&quot; (13, 29)
       Control loads: 404   out of   404 routed (100.00%)
    Signal &quot;channel_flt0.clk_38_enable_4188&quot; (9, 25)
       Control loads: 514   out of   514 routed (100.00%)
    Signal &quot;hilbert0.clk_38_enable_12508&quot; (15, 31)
       Control loads: 425   out of   425 routed (100.00%)
       Data    loads: 0     out of   154 routed (  0.00%)
    Signal &quot;clk_152&quot; (7, 23)
       Clock   loads: 45    out of    45 routed (100.00%)
    Signal &quot;clk_64&quot; (2, 18)
       Clock   loads: 43    out of    43 routed (100.00%)
    Signal &quot;rssi_fir0.clk_38_enable_12671&quot; (10, 26)
       Control loads: 429   out of   429 routed (100.00%)
       Data    loads: 0     out of   147 routed (  0.00%)
Other clocks:
    Signal &quot;VCC_net&quot;
       Clock   loads: 4     out of     4 routed (100.00%)
       Control loads: 132   out of   132 routed (100.00%)
       Data    loads: 1064  out of  1064 routed (100.00%)
    Signal &quot;pll1.lscc_pll_inst.fbclk_w&quot;
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal &quot;pll0.lscc_pll_inst.fbclk_w&quot;
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING - par: No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - par: No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - par: No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .

Start NBR section for initial routing at 17:18:28 06/02/23
Level 4, iteration 1
24864(1.42%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 25 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 62 (1.35%)

Start NBR section for normal routing at 17:18:42 06/02/23
Level 4, iteration 1
18935(1.08%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 31 secs 
Level 4, iteration 2
10938(0.62%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 37 secs 
Level 4, iteration 3
7642(0.44%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 41 secs 
Level 4, iteration 4
5388(0.31%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 44 secs 
Level 4, iteration 5
3570(0.20%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 47 secs 
Level 4, iteration 6
2535(0.14%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 49 secs 
Level 4, iteration 7
1823(0.10%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 52 secs 
Level 4, iteration 8
1207(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 54 secs 
Level 4, iteration 9
782(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 56 secs 
Level 4, iteration 10
524(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 58 secs 
Level 4, iteration 11
391(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 59 secs 
Level 4, iteration 12
279(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 
Level 4, iteration 13
150(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 2 secs 
Level 4, iteration 14
81(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 2 secs 
Level 4, iteration 15
40(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 3 secs 
Level 4, iteration 16
26(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 3 secs 
Level 4, iteration 17
18(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 4 secs 
Level 4, iteration 18
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 4 secs 
Level 4, iteration 19
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 5 secs 
Level 4, iteration 20
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 5 secs 
Level 4, iteration 21
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 6 secs 
Level 4, iteration 22
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 6 secs 
Level 4, iteration 23
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 6 secs 
Level 4, iteration 24
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 7 secs 
Level 4, iteration 25
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 7 secs 
Level 4, iteration 26
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 1 mins 7 secs 

Start NBR section for post-routing at 17:19:25 06/02/23

End NBR router with 0 unrouted connection
WARNING - par: No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - par: No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - par: No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .

Starting full timing analysis...


<A name="par_nbrsum"></A><B><U><big>NBR Summary</big></U></B>
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack&lt;setup&gt; : &lt;n/a&gt;
  Estimated worst slack&lt;hold &gt; : &lt;n/a&gt;
  Timing score&lt;setup&gt; : 0
  Timing score&lt;hold &gt; : 0
  Number of connections with timing violations&lt;setup&gt; : 0 (0.00%)
  Number of connections with timing violations&lt;hold &gt; : 0 (0.00%)
-----------


Total CPU time 1 mins 22 secs 
Total REAL time: 1 mins 23 secs 
Completely routed.
End of route.  110903 routed (100.00%); 0 unrouted.

Writing design to file OpenHT_impl_1_par.dir/5_1.udb ...


All signals are completely routed.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = &lt;n/a&gt;
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = &lt;n/a&gt;
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = &lt;n/a&gt;
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = &lt;n/a&gt;
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 2 mins 22 secs 
Total REAL Time: 2 mins 23 secs 
Peak Memory Usage: 1096.73 MB


par done!

Note: user must run &apos;timing&apos; for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#par_cts>Cost Table Summary</A></LI>
<LI><A href=#par_best>Best Par Run</A></LI>
<LI><A href=#par_dus>Device utilization summary</A></LI>
<LI><A href=#par_clk>Clock Report</A></LI>
<LI><A href=#par_nbrsum>NBR Summary</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

