****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
Design : mips_16
Version: G-2012.06-SP2
Date   : Fri Apr  6 11:57:42 2018
****************************************


  Startpoint: pc_current_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pc_current_reg_2_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  pc_current_reg_2_/CK (DFFR_X1)         0.0000     0.0000 r
  pc_current_reg_2_/Q (DFFR_X1)          0.0784 &   0.0784 r
  U301/Z (XOR2_X1)                       0.0195 &   0.0978 f
  U200/ZN (NAND2_X1)                     0.0099 &   0.1078 r
  U199/ZN (NAND2_X1)                     0.0095 &   0.1173 f
  pc_current_reg_2_/D (DFFR_X1)          0.0001 &   0.1174 f
  data arrival time                                 0.1174

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.1750     0.1750
  pc_current_reg_2_/CK (DFFR_X1)                    0.1750 r
  library hold time                      0.0035     0.1785
  data required time                                0.1785
  ---------------------------------------------------------------
  data required time                                0.1785
  data arrival time                                -0.1174
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -0.0611


1
