
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001286                       # Number of seconds simulated
sim_ticks                                  1285740162                       # Number of ticks simulated
final_tick                                 1285740162                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224606                       # Simulator instruction rate (inst/s)
host_op_rate                                   224605                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              118743011                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694896                       # Number of bytes of host memory used
host_seconds                                    10.83                       # Real time elapsed on the host
sim_insts                                     2432005                       # Number of instructions simulated
sim_ops                                       2432005                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        123520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             621312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       123520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        153280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        77632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           77632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data            103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1213                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1213                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         96069178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        294379853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8910043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5326115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           995536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4927901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          1493303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4778570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5276338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           597321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4977678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           348437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4529687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          2787499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4679017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          1294196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4181249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst          2588392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4181249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           597321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          5127008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           248884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          3633705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           149330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4927901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           547545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4430133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst          1692410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5176785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           895982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3484374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             483232941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     96069178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8910043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       995536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      1493303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       597321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       348437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      2787499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      1294196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst      2588392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       597321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       248884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       149330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       547545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst      1692410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       895982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        119215378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        60379229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60379229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        60379229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        96069178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       294379853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8910043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5326115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          995536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4927901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         1493303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4778570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5276338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          597321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4977678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          348437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4529687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         2787499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4679017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         1294196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4181249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst         2588392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4181249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          597321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         5127008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          248884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         3633705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          149330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4927901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          547545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4430133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst         1692410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5176785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          895982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3484374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            543612170                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                133302                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           74479                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5708                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              87906                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66740                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           75.922008                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26483                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               96                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3675                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2893                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            782                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          255                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     182563                       # DTB read hits
system.cpu00.dtb.read_misses                      617                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 183180                       # DTB read accesses
system.cpu00.dtb.write_hits                    127964                       # DTB write hits
system.cpu00.dtb.write_misses                    1029                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128993                       # DTB write accesses
system.cpu00.dtb.data_hits                     310527                       # DTB hits
system.cpu00.dtb.data_misses                     1646                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 312173                       # DTB accesses
system.cpu00.itb.fetch_hits                    149816                       # ITB hits
system.cpu00.itb.fetch_misses                     155                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149971                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2583                       # Number of system calls
system.cpu00.numCycles                        1024385                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            77943                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1193482                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    133302                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            96116                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      728080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12784                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                413                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6329                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          647                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149816                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2605                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           819804                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.455814                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.718562                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 600351     73.23%     73.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16422      2.00%     75.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  18640      2.27%     77.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17425      2.13%     79.63% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37665      4.59%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  16053      1.96%     86.19% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18861      2.30%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11682      1.42%     89.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82705     10.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             819804                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.130129                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.165072                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  86788                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              565665                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  128083                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               34615                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4653                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26433                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1790                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1125736                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7275                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4653                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 103042                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                101060                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       220242                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  146396                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              244411                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105877                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2993                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                24677                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 1968                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               207348                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            758357                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1369755                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1211825                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155643                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668767                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  89590                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4088                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1721                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  154750                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179675                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135481                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32066                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12404                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   969431                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2816                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  953624                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1791                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        102454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        51977                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          446                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       819804                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.163234                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.925094                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            519241     63.34%     63.34% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             74862      9.13%     72.47% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             62369      7.61%     80.08% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45374      5.53%     85.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43731      5.33%     90.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             29132      3.55%     94.50% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26158      3.19%     97.69% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11126      1.36%     99.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7811      0.95%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        819804                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4809     15.57%     15.57% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.27%     28.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     28.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  68      0.22%     29.06% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.06% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.06% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5995     19.41%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9761     31.61%     80.08% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6150     19.92%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              551122     57.79%     57.79% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12786      1.34%     59.13% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.13% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35718      3.75%     62.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37103      3.89%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             186391     19.55%     86.32% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130480     13.68%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               953624                       # Type of FU issued
system.cpu00.iq.rate                         0.930923                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30880                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032382                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2516132                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          951903                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813883                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243591                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123218                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116949                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               859338                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125166                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21365                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18728                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15964                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          221                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        11874                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4653                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22512                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               69425                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1079809                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1382                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179675                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135481                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1637                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  129                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               69198                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1606                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3097                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4703                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              946199                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              183201                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7425                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107562                       # number of nop insts executed
system.cpu00.iew.exec_refs                     312202                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110281                       # Number of branches executed
system.cpu00.iew.exec_stores                   129001                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.923675                       # Inst execution rate
system.cpu00.iew.wb_sent                       934052                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930832                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545904                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  778972                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.908674                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.700801                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        106599                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2370                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3969                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       803035                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.205914                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.305787                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       554632     69.07%     69.07% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        52147      6.49%     75.56% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51118      6.37%     81.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29948      3.73%     85.66% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        34938      4.35%     90.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         9082      1.13%     91.14% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12765      1.59%     92.73% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         4828      0.60%     93.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53577      6.67%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       803035                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968391                       # Number of instructions committed
system.cpu00.commit.committedOps               968391                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280464                       # Number of memory references committed
system.cpu00.commit.loads                      160947                       # Number of loads committed
system.cpu00.commit.membars                      1032                       # Number of memory barriers committed
system.cpu00.commit.branches                   100087                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  791924                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22216                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98599     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503169     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        161979     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119518     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968391                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53577                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1820457                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2166875                       # The number of ROB writes
system.cpu00.timesIdled                          1448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        204581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      83058                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869792                       # Number of Instructions Simulated
system.cpu00.committedOps                      869792                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.177736                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.177736                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.849087                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.849087                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1142774                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612532                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151789                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102882                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4737                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2251                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           17329                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          62.954514                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            219243                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           17393                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           12.605243                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        61602660                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    62.954514                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.983664                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.983664                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          559351                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         559351                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       136191                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        136191                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        81017                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        81017                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          841                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          841                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1112                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1112                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       217208                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         217208                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       217208                       # number of overall hits
system.cpu00.dcache.overall_hits::total        217208                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        14011                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        14011                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        37378                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        37378                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          362                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          362                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           10                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        51389                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        51389                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        51389                       # number of overall misses
system.cpu00.dcache.overall_misses::total        51389                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    469984410                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    469984410                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5390600103                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5390600103                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3209004                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3209004                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       312309                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       312309                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5860584513                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5860584513                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5860584513                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5860584513                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150202                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150202                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118395                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118395                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268597                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268597                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268597                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268597                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.093281                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.093281                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.315706                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.315706                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.300914                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.300914                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.008913                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.008913                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.191324                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.191324                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.191324                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.191324                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 33543.959032                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 33543.959032                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 144218.527021                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 144218.527021                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  8864.651934                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  8864.651934                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 31230.900000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 31230.900000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 114043.560159                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 114043.560159                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 114043.560159                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 114043.560159                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       160082                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3544                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    45.169865                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        12826                       # number of writebacks
system.cpu00.dcache.writebacks::total           12826                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         4390                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         4390                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        29621                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        29621                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          178                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        34011                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        34011                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        34011                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        34011                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         9621                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         9621                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7757                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7757                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          184                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          184                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            9                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        17378                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        17378                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        17378                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        17378                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    266090751                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    266090751                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1142167285                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1142167285                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1369980                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1369980                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       301860                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       301860                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1408258036                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1408258036                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1408258036                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1408258036                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.064054                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.064054                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.065518                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.065518                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.152951                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.152951                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.008021                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.008021                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.064699                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.064699                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.064699                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.064699                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 27657.286249                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 27657.286249                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 147243.429805                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 147243.429805                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  7445.543478                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7445.543478                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        33540                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        33540                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 81036.830245                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 81036.830245                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 81036.830245                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 81036.830245                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7422                       # number of replacements
system.cpu00.icache.tags.tagsinuse         472.164221                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140840                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7934                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.751449                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       783710991                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   472.164221                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.922196                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.922196                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          307552                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         307552                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140840                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140840                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140840                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140840                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140840                       # number of overall hits
system.cpu00.icache.overall_hits::total        140840                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8969                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8969                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8969                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8969                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8969                       # number of overall misses
system.cpu00.icache.overall_misses::total         8969                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    662659310                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    662659310                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    662659310                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    662659310                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    662659310                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    662659310                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       149809                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       149809                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       149809                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       149809                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       149809                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       149809                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059870                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059870                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059870                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059870                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059870                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059870                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 73883.299141                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 73883.299141                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 73883.299141                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 73883.299141                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 73883.299141                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 73883.299141                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1117                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              26                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    42.961538                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7422                       # number of writebacks
system.cpu00.icache.writebacks::total            7422                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1035                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1035                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1035                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1035                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1035                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1035                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7934                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7934                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7934                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7934                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7934                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7934                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    478213562                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    478213562                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    478213562                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    478213562                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    478213562                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    478213562                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052961                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052961                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052961                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052961                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052961                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052961                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 60273.955382                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 60273.955382                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 60273.955382                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 60273.955382                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 60273.955382                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 60273.955382                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 40269                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           33153                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1285                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              28265                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 21687                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           76.727401                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  3132                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           112                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            106                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      31147                       # DTB read hits
system.cpu01.dtb.read_misses                      438                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  31585                       # DTB read accesses
system.cpu01.dtb.write_hits                      8322                       # DTB write hits
system.cpu01.dtb.write_misses                      22                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  8344                       # DTB write accesses
system.cpu01.dtb.data_hits                      39469                       # DTB hits
system.cpu01.dtb.data_misses                      460                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  39929                       # DTB accesses
system.cpu01.itb.fetch_hits                     36721                       # ITB hits
system.cpu01.itb.fetch_misses                      55                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 36776                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         115341                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            11845                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       220196                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     40269                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            24825                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       73633                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2849                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1969                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   36721                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 528                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            88940                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.475781                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.876764                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  43948     49.41%     49.41% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1840      2.07%     51.48% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3297      3.71%     55.19% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   8120      9.13%     64.32% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  11455     12.88%     77.20% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1054      1.19%     78.38% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   7717      8.68%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2062      2.32%     89.38% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   9447     10.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              88940                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.349130                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.909087                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  13526                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               35655                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   36186                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2582                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  981                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               3303                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 457                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               203367                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1908                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  981                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  15123                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                 11591                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        20628                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   37053                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3554                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               198717                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 401                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  749                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1457                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                   45                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            130522                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              236819                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         224070                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12743                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              108352                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  22170                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              539                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          515                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    9879                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              31893                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             10041                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            2620                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2136                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   170387                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               906                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  165702                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             428                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         25190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        12114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          197                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        88940                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.863076                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.258700                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             43271     48.65%     48.65% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              5583      6.28%     54.93% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             10579     11.89%     66.82% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              9077     10.21%     77.03% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              4706      5.29%     82.32% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              4236      4.76%     87.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              9554     10.74%     97.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1070      1.20%     99.03% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               864      0.97%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         88940                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1075     26.58%     26.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     26.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     26.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  90      2.22%     28.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     28.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     28.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                382      9.44%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     38.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1609     39.78%     78.02% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 889     21.98%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              119649     72.21%     72.21% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                182      0.11%     72.32% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     72.32% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2932      1.77%     74.09% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     74.09% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     74.09% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1933      1.17%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.26% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              32294     19.49%     94.74% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              8708      5.26%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               165702                       # Type of FU issued
system.cpu01.iq.rate                         1.436627                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4045                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.024411                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           400563                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          183012                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       151269                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             24254                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13506                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10390                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               157239                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12504                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            755                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4478                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         2982                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1244                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  981                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4162                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1729                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            193353                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             277                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               31893                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              10041                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              481                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1691                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          276                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          736                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1012                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              163958                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               31585                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1744                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       22060                       # number of nop insts executed
system.cpu01.iew.exec_refs                      39929                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  34731                       # Number of branches executed
system.cpu01.iew.exec_stores                     8344                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.421507                       # Inst execution rate
system.cpu01.iew.wb_sent                       162415                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      161659                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   93541                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  111129                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.401574                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.841733                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         26527                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           709                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             842                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        84986                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.950215                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.791625                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        46494     54.71%     54.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        10450     12.30%     67.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3572      4.20%     71.21% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1856      2.18%     73.39% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2508      2.95%     76.34% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         6711      7.90%     84.24% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          714      0.84%     85.08% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         6740      7.93%     93.01% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         5941      6.99%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        84986                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             165741                       # Number of instructions committed
system.cpu01.commit.committedOps               165741                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        34474                       # Number of memory references committed
system.cpu01.commit.loads                       27415                       # Number of loads committed
system.cpu01.commit.membars                       327                       # Number of memory barriers committed
system.cpu01.commit.branches                    31802                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  140884                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               2043                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        19642     11.85%     11.85% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         106375     64.18%     76.03% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.07%     76.10% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     76.10% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.74%     77.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     77.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.16%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.00% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         27742     16.74%     95.73% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         7069      4.27%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          165741                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                5941                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     269935                       # The number of ROB reads
system.cpu01.rob.rob_writes                    388471                       # The number of ROB writes
system.cpu01.timesIdled                           295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         26401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     943084                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    146103                       # Number of Instructions Simulated
system.cpu01.committedOps                      146103                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.789450                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.789450                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.266705                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.266705                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 208425                       # number of integer regfile reads
system.cpu01.int_regfile_writes                113065                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11129                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8156                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   770                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  307                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements            1169                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          20.768629                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             32176                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1225                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           26.266122                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1150797132                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    20.768629                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.324510                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.324510                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           74224                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          74224                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        26479                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         26479                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         5097                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         5097                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          102                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          102                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           91                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        31576                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          31576                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        31576                       # number of overall hits
system.cpu01.dcache.overall_hits::total         31576                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2627                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2627                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1826                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1826                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           64                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           38                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         4453                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         4453                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         4453                       # number of overall misses
system.cpu01.dcache.overall_misses::total         4453                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    138475953                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    138475953                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    101097481                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    101097481                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data      1497690                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total      1497690                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       405189                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       405189                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       172989                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       172989                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    239573434                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    239573434                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    239573434                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    239573434                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        29106                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        29106                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         6923                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         6923                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          129                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          129                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        36029                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        36029                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        36029                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        36029                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.090256                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.090256                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.263758                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.263758                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.385542                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.385542                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.294574                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.294574                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.123595                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.123595                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.123595                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.123595                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 52712.582033                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 52712.582033                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 55365.542716                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 55365.542716                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 23401.406250                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 23401.406250                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10662.868421                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10662.868421                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 53800.456771                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 53800.456771                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 53800.456771                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 53800.456771                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         3248                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             155                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    20.954839                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          201                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          818                       # number of writebacks
system.cpu01.dcache.writebacks::total             818                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1466                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1466                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         1222                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         1222                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           15                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2688                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2688                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2688                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2688                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1161                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1161                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          604                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          604                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           49                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           35                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           35                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1765                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1765                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1765                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1765                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     48788703                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     48788703                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     30812919                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     30812919                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       604881                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       604881                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       370359                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       370359                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       167184                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       167184                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     79601622                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     79601622                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     79601622                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     79601622                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.039889                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.039889                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.087245                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.087245                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.295181                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.295181                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.271318                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.271318                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.048988                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.048988                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.048988                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.048988                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data        42023                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total        42023                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 51014.766556                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 51014.766556                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 12344.510204                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12344.510204                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 10581.685714                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 10581.685714                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 45100.069122                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 45100.069122                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 45100.069122                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 45100.069122                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             416                       # number of replacements
system.cpu01.icache.tags.tagsinuse         122.709609                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             35609                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             894                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           39.831096                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   122.709609                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.239667                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.239667                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           74334                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          74334                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        35609                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         35609                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        35609                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          35609                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        35609                       # number of overall hits
system.cpu01.icache.overall_hits::total         35609                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1111                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1111                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1111                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1111                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1111                       # number of overall misses
system.cpu01.icache.overall_misses::total         1111                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     87208515                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     87208515                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     87208515                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     87208515                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     87208515                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     87208515                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        36720                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        36720                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        36720                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        36720                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        36720                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        36720                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.030256                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.030256                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.030256                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.030256                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.030256                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.030256                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 78495.513051                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 78495.513051                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 78495.513051                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 78495.513051                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 78495.513051                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 78495.513051                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          416                       # number of writebacks
system.cpu01.icache.writebacks::total             416                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          217                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          217                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          217                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          217                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          217                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          217                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          894                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          894                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          894                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          894                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          894                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          894                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     63147951                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     63147951                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     63147951                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     63147951                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     63147951                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     63147951                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.024346                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.024346                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.024346                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.024346                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.024346                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.024346                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 70635.291946                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 70635.291946                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 70635.291946                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 70635.291946                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 70635.291946                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 70635.291946                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 47527                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           34676                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1565                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              30809                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 24806                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           80.515434                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  5833                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           140                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits               30                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            110                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      39557                       # DTB read hits
system.cpu02.dtb.read_misses                      442                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  39999                       # DTB read accesses
system.cpu02.dtb.write_hits                     13644                       # DTB write hits
system.cpu02.dtb.write_misses                      32                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                 13676                       # DTB write accesses
system.cpu02.dtb.data_hits                      53201                       # DTB hits
system.cpu02.dtb.data_misses                      474                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  53675                       # DTB accesses
system.cpu02.itb.fetch_hits                     43440                       # ITB hits
system.cpu02.itb.fetch_misses                      65                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 43505                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         159247                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            10817                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       270210                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     47527                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            30669                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       87182                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  3469                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        48422                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2219                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   43440                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 493                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           150490                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.795535                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.715304                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  95376     63.38%     63.38% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   3040      2.02%     65.40% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   4665      3.10%     68.50% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   8243      5.48%     73.97% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  13914      9.25%     83.22% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   2166      1.44%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   7744      5.15%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   2575      1.71%     91.52% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  12767      8.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             150490                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.298448                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.696798                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  13343                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               41559                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   42666                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                3309                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1191                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               6136                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 556                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               248722                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2486                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1191                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  15560                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                 11904                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        24167                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   43642                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                5604                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               242608                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 387                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  780                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 2672                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  543                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            159510                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              286700                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         273768                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12927                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps              130211                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  29299                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              769                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          752                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   12659                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              40951                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             15836                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            4667                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           2916                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   206892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              1393                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  200229                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             490                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         33539                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        15958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          279                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       150490                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.330514                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.104954                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             95355     63.36%     63.36% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              8077      5.37%     68.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             11298      7.51%     76.24% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             10082      6.70%     82.94% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              6883      4.57%     87.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              6065      4.03%     91.54% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              9262      6.15%     97.70% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1863      1.24%     98.93% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              1605      1.07%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        150490                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1437     26.26%     26.26% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     26.26% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     26.26% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  82      1.50%     27.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     27.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     27.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                389      7.11%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     34.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 2095     38.29%     73.15% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                1469     26.85%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              139969     69.90%     69.91% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                219      0.11%     70.02% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     70.02% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2950      1.47%     71.49% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     71.49% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     71.49% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1927      0.96%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.45% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              40974     20.46%     92.92% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             14186      7.08%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               200229                       # Type of FU issued
system.cpu02.iq.rate                         1.257349                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      5472                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.027329                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           532933                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          228283                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       185267                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23977                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13610                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10434                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               193340                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12357                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           2085                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         5883                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         4369                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         1145                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1191                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  5291                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1336                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            235344                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             315                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               40951                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              15836                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              715                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   49                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1263                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          399                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          832                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1231                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              198088                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               39999                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2141                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       27059                       # number of nop insts executed
system.cpu02.iew.exec_refs                      53675                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  40283                       # Number of branches executed
system.cpu02.iew.exec_stores                    13676                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.243904                       # Inst execution rate
system.cpu02.iew.wb_sent                       196652                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      195701                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  110457                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  136730                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.228915                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.807848                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         35946                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          1114                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            1022                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        96869                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.045680                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.899980                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        52563     54.26%     54.26% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        10539     10.88%     65.14% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         5091      5.26%     70.40% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         2824      2.92%     73.31% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         3451      3.56%     76.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         5528      5.71%     82.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         1145      1.18%     83.76% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         5168      5.34%     89.10% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        10560     10.90%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        96869                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             198163                       # Number of instructions committed
system.cpu02.commit.committedOps               198163                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        46535                       # Number of memory references committed
system.cpu02.commit.loads                       35068                       # Number of loads committed
system.cpu02.commit.membars                       527                       # Number of memory barriers committed
system.cpu02.commit.branches                    36370                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  169266                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               4284                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        23421     11.82%     11.82% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         122704     61.92%     73.74% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           153      0.08%     73.82% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     73.82% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      1.45%     75.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      0.97%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         35595     17.96%     94.20% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite        11492      5.80%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          198163                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               10560                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     319040                       # The number of ROB reads
system.cpu02.rob.rob_writes                    473422                       # The number of ROB writes
system.cpu02.timesIdled                           140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          8757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     948195                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    174746                       # Number of Instructions Simulated
system.cpu02.committedOps                      174746                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.911306                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.911306                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.097327                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.097327                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 252085                       # number of integer regfile reads
system.cpu02.int_regfile_writes                139065                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11185                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8172                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  1469                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  658                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements            1536                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          19.788029                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             43764                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1596                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           27.421053                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle      1132229259                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.788029                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.309188                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.309188                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           97948                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          97948                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        32836                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         32836                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        10094                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        10094                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data          236                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          236                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data          230                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          230                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        42930                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          42930                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        42930                       # number of overall hits
system.cpu02.dcache.overall_hits::total         42930                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         3290                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         3290                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         1059                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         1059                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data          113                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           77                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         4349                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         4349                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         4349                       # number of overall misses
system.cpu02.dcache.overall_misses::total         4349                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    140691141                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    140691141                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     94092001                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     94092001                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data      1993437                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total      1993437                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       926478                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       926478                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        48762                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        48762                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    234783142                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    234783142                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    234783142                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    234783142                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        36126                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        36126                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data        11153                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total        11153                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        47279                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        47279                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        47279                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        47279                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.091070                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.091070                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.094952                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.094952                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.323782                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.323782                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.250814                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.250814                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.091986                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.091986                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.091986                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.091986                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 42763.264742                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 42763.264742                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 88849.859301                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 88849.859301                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 17641.035398                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 17641.035398                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 12032.181818                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 12032.181818                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 53985.546562                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 53985.546562                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 53985.546562                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 53985.546562                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2813                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          142                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             149                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    18.879195                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          142                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          835                       # number of writebacks
system.cpu02.dcache.writebacks::total             835                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1560                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1560                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          646                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          646                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           11                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         2206                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         2206                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         2206                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         2206                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1730                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1730                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          413                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          413                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data          102                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           75                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           75                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         2143                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         2143                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         2143                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         2143                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     53727597                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     53727597                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     26333780                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     26333780                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data      1097145                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total      1097145                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       841725                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       841725                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        46440                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        46440                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     80061377                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     80061377                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     80061377                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     80061377                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.047888                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.047888                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.037030                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.037030                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.292264                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.292264                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.244300                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.244300                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.045327                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.045327                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.045327                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.045327                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 31056.414451                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 31056.414451                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 63762.179177                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 63762.179177                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 10756.323529                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10756.323529                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data        11223                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total        11223                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 37359.485301                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 37359.485301                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 37359.485301                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 37359.485301                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             614                       # number of replacements
system.cpu02.icache.tags.tagsinuse         116.995192                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             42215                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1073                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           39.342964                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   116.995192                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.228506                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.228506                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           87947                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          87947                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        42215                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         42215                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        42215                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          42215                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        42215                       # number of overall hits
system.cpu02.icache.overall_hits::total         42215                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1222                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1222                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1222                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1222                       # number of overall misses
system.cpu02.icache.overall_misses::total         1222                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     43228673                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     43228673                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     43228673                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     43228673                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     43228673                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     43228673                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        43437                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        43437                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        43437                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        43437                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        43437                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        43437                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.028133                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.028133                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.028133                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.028133                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.028133                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.028133                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 35375.346154                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 35375.346154                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 35375.346154                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 35375.346154                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 35375.346154                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 35375.346154                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          614                       # number of writebacks
system.cpu02.icache.writebacks::total             614                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          149                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          149                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          149                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1073                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1073                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1073                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1073                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1073                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1073                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     32716979                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     32716979                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     32716979                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     32716979                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     32716979                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     32716979                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.024702                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.024702                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.024702                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.024702                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.024702                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.024702                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 30491.126747                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 30491.126747                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 30491.126747                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 30491.126747                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 30491.126747                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 30491.126747                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 38875                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           30830                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1365                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              26814                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 20490                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           76.415305                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  3555                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            99                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits               13                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             86                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      29375                       # DTB read hits
system.cpu03.dtb.read_misses                      408                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  29783                       # DTB read accesses
system.cpu03.dtb.write_hits                      8532                       # DTB write hits
system.cpu03.dtb.write_misses                      36                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  8568                       # DTB write accesses
system.cpu03.dtb.data_hits                      37907                       # DTB hits
system.cpu03.dtb.data_misses                      444                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  38351                       # DTB accesses
system.cpu03.itb.fetch_hits                     35474                       # ITB hits
system.cpu03.itb.fetch_misses                      66                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 35540                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          89142                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             9947                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       213007                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     38875                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            24058                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       66102                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3009                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                123                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2217                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   35474                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 501                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            79939                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.664619                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.907152                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  36383     45.51%     45.51% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   2142      2.68%     48.19% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   3049      3.81%     52.01% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   7609      9.52%     61.53% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  10892     13.63%     75.15% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   1369      1.71%     76.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   7340      9.18%     86.05% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1753      2.19%     88.24% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   9402     11.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              79939                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.436102                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.389525                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  12246                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               29291                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   34865                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2502                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1025                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               3756                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 499                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               194909                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                2067                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1025                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  13879                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                 11064                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        13278                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   35622                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                5061                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               190131                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 397                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 1182                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 2524                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  663                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            125072                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              225744                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         212992                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12746                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps              101513                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  23559                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              438                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          415                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    9653                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              30137                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             10152                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2327                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1370                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   162499                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               722                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  157422                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             400                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         26702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        12336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          199                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        79939                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.969277                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.292090                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             36528     45.69%     45.69% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              5461      6.83%     52.53% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             10192     12.75%     65.28% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              8563     10.71%     75.99% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              4350      5.44%     81.43% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              4070      5.09%     86.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              8330     10.42%     96.94% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1402      1.75%     98.70% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              1043      1.30%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         79939                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1183     33.19%     33.19% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     33.19% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     33.19% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  92      2.58%     35.77% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     35.77% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     35.77% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                369     10.35%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     46.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1159     32.52%     78.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 761     21.35%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              113090     71.84%     71.84% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                183      0.12%     71.96% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     71.96% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2925      1.86%     73.82% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.82% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.82% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1927      1.22%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.04% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              30385     19.30%     94.34% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              8908      5.66%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               157422                       # Type of FU issued
system.cpu03.iq.rate                         1.765969                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3564                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.022640                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           374781                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          176606                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       143065                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23966                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13364                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10375                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               148639                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12343                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           1191                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4682                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         3171                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         1172                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1025                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  4325                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1199                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            184352                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             341                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               30137                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts              10152                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              377                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   46                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1130                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          331                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          745                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1076                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              155765                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               29783                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1657                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       21131                       # number of nop insts executed
system.cpu03.iew.exec_refs                      38351                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  32983                       # Number of branches executed
system.cpu03.iew.exec_stores                     8568                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.747381                       # Inst execution rate
system.cpu03.iew.wb_sent                       154284                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      153440                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   89277                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  107427                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.721299                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.831048                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         28029                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           523                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             886                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        75780                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.043745                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.868961                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        41012     54.12%     54.12% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         8594     11.34%     65.46% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3582      4.73%     70.19% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1642      2.17%     72.35% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2194      2.90%     75.25% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         5830      7.69%     82.94% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          792      1.05%     83.99% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         5559      7.34%     91.32% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         6575      8.68%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        75780                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             154875                       # Number of instructions committed
system.cpu03.commit.committedOps               154875                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        32436                       # Number of memory references committed
system.cpu03.commit.loads                       25455                       # Number of loads committed
system.cpu03.commit.membars                       241                       # Number of memory barriers committed
system.cpu03.commit.branches                    29734                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  131518                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               2378                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        18360     11.85%     11.85% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          98908     63.86%     75.72% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.07%     75.79% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     75.79% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      1.86%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.24%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.89% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         25696     16.59%     95.48% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         6998      4.52%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          154875                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                6575                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     250835                       # The number of ROB reads
system.cpu03.rob.rob_writes                    369947                       # The number of ROB writes
system.cpu03.timesIdled                           176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          9203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     970188                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    136519                       # Number of Instructions Simulated
system.cpu03.committedOps                      136519                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.652964                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.652964                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.531478                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.531478                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 196079                       # number of integer regfile reads
system.cpu03.int_regfile_writes                106937                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11123                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8119                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   830                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  380                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements            1253                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.781051                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             30551                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1312                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           23.285823                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1128761352                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.781051                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.293454                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.293454                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           69823                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          69823                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        24201                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         24201                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         5846                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         5846                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data          136                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          136                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data          114                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          114                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        30047                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          30047                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        30047                       # number of overall hits
system.cpu03.dcache.overall_hits::total         30047                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2728                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2728                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          960                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          960                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           79                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           79                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           56                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         3688                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3688                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         3688                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3688                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    154683513                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    154683513                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     92465441                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     92465441                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data      1689255                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total      1689255                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       767421                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       767421                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        78948                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        78948                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    247148954                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    247148954                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    247148954                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    247148954                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        26929                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        26929                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         6806                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         6806                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        33735                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        33735                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        33735                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        33735                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.101303                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.101303                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.141052                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.141052                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.367442                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.367442                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.329412                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.329412                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.109323                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.109323                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.109323                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.109323                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 56702.167522                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 56702.167522                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 96318.167708                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 96318.167708                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 21382.974684                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 21382.974684                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 13703.946429                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 13703.946429                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 67014.358460                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 67014.358460                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 67014.358460                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 67014.358460                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         3050                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          143                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             167                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    18.263473                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          143                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          697                       # number of writebacks
system.cpu03.dcache.writebacks::total             697                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1443                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1443                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          622                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          622                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           12                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         2065                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         2065                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         2065                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         2065                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1285                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1285                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          338                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          338                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           67                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           55                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1623                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1623                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1623                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1623                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     49993821                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     49993821                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     25009079                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     25009079                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       842886                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       842886                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       707049                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       707049                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        75465                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        75465                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     75002900                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     75002900                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     75002900                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     75002900                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.047718                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.047718                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.049662                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.049662                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.311628                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.311628                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.323529                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.323529                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.048110                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.048110                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.048110                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.048110                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 38905.697276                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 38905.697276                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 73991.357988                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 73991.357988                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 12580.388060                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12580.388060                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 12855.436364                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 12855.436364                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 46212.507702                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 46212.507702                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 46212.507702                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 46212.507702                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             500                       # number of replacements
system.cpu03.icache.tags.tagsinuse         115.123467                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             34336                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             980                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           35.036735                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   115.123467                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.224851                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.224851                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           71922                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          71922                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        34336                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         34336                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        34336                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          34336                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        34336                       # number of overall hits
system.cpu03.icache.overall_hits::total         34336                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1135                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1135                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1135                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1135                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1135                       # number of overall misses
system.cpu03.icache.overall_misses::total         1135                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     42577353                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     42577353                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     42577353                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     42577353                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     42577353                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     42577353                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        35471                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        35471                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        35471                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        35471                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        35471                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        35471                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.031998                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.031998                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.031998                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.031998                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.031998                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.031998                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 37513.086344                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 37513.086344                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 37513.086344                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 37513.086344                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 37513.086344                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 37513.086344                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs    23.500000                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          500                       # number of writebacks
system.cpu03.icache.writebacks::total             500                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          155                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          155                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          155                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          980                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          980                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          980                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          980                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          980                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          980                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     31632606                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     31632606                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     31632606                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     31632606                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     31632606                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     31632606                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.027628                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.027628                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.027628                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.027628                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.027628                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.027628                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 32278.169388                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 32278.169388                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 32278.169388                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 32278.169388                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 32278.169388                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 32278.169388                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 41971                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           30528                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1559                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              29286                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 21354                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           72.915386                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  5153                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits               16                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      36302                       # DTB read hits
system.cpu04.dtb.read_misses                      420                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  36722                       # DTB read accesses
system.cpu04.dtb.write_hits                     13007                       # DTB write hits
system.cpu04.dtb.write_misses                      44                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                 13051                       # DTB write accesses
system.cpu04.dtb.data_hits                      49309                       # DTB hits
system.cpu04.dtb.data_misses                      464                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  49773                       # DTB accesses
system.cpu04.itb.fetch_hits                     37360                       # ITB hits
system.cpu04.itb.fetch_misses                      67                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 37427                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                         106951                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10344                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       246150                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     41971                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            26523                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       83908                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3423                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                105                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2610                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   37360                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 536                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            98758                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.492456                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.974436                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  49585     50.21%     50.21% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   2703      2.74%     52.95% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   4707      4.77%     57.71% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   6441      6.52%     64.23% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  11859     12.01%     76.24% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1786      1.81%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   6053      6.13%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   2966      3.00%     87.18% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  12658     12.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              98758                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.392432                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.301521                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  13408                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               44093                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   36725                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                3351                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1171                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               5504                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 562                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               224528                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                2448                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1171                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  15582                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                 12202                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        26775                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   37761                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                5257                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               218794                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 384                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 1292                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 2376                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  299                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            144646                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              262170                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         249368                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12796                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps              116623                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  28023                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              837                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          816                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   12990                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              37514                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             15210                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            4849                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           3874                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   186958                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded              1544                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  180549                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             460                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         31941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        15830                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          289                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        98758                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.828196                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.262930                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             48853     49.47%     49.47% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              7962      8.06%     57.53% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              9346      9.46%     66.99% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              8369      8.47%     75.47% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              7308      7.40%     82.87% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              6032      6.11%     88.98% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              8096      8.20%     97.17% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              1516      1.54%     98.71% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              1276      1.29%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         98758                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1240     21.49%     21.49% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     21.49% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     21.49% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  82      1.42%     22.91% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     22.91% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     22.91% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                385      6.67%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     29.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 2537     43.97%     73.55% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                1526     26.45%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              124229     68.81%     68.81% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                191      0.11%     68.91% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     68.91% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2931      1.62%     70.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     70.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     70.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1926      1.07%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.60% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              37769     20.92%     92.52% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite             13499      7.48%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               180549                       # Type of FU issued
system.cpu04.iq.rate                         1.688147                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      5770                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.031958                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           442131                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          206919                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       165738                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23955                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13580                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10404                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               173981                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12334                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           1588                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         5623                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         3970                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         1140                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1171                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  4914                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1515                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            211926                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             377                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               37514                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              15210                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              786                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   41                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1457                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          342                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          851                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1193                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              178548                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               36722                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2001                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       23424                       # number of nop insts executed
system.cpu04.iew.exec_refs                      49773                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  34872                       # Number of branches executed
system.cpu04.iew.exec_stores                    13051                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.669437                       # Inst execution rate
system.cpu04.iew.wb_sent                       177033                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      176142                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   97059                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  121814                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.646941                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.796780                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         33897                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls          1255                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            1019                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        93796                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.882426                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.804282                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        52972     56.48%     56.48% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        10070     10.74%     67.21% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         5092      5.43%     72.64% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         2939      3.13%     75.77% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         3759      4.01%     79.78% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         4337      4.62%     84.41% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         1023      1.09%     85.50% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         4198      4.48%     89.97% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         9406     10.03%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        93796                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             176564                       # Number of instructions committed
system.cpu04.commit.committedOps               176564                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        43131                       # Number of memory references committed
system.cpu04.commit.loads                       31891                       # Number of loads committed
system.cpu04.commit.membars                       617                       # Number of memory barriers committed
system.cpu04.commit.branches                    31163                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  150873                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               3732                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        20007     11.33%     11.33% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         107881     61.10%     72.43% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.07%     72.50% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     72.50% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      1.63%     74.13% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     74.13% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      1.09%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         32508     18.41%     93.63% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite        11255      6.37%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          176564                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                9406                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     293525                       # The number of ROB reads
system.cpu04.rob.rob_writes                    425866                       # The number of ROB writes
system.cpu04.timesIdled                           173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          8193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     952229                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    156561                       # Number of Instructions Simulated
system.cpu04.committedOps                      156561                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.683127                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.683127                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.463857                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.463857                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 228956                       # number of integer regfile reads
system.cpu04.int_regfile_writes                124866                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11151                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8135                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                  1278                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  528                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements            1376                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          17.947916                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             40749                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1435                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           28.396516                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1146616371                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    17.947916                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.280436                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.280436                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           91796                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          91796                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        30085                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         30085                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         9666                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         9666                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data          204                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          204                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data          166                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        39751                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          39751                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        39751                       # number of overall hits
system.cpu04.dcache.overall_hits::total         39751                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         3335                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         3335                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         1332                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1332                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           76                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           69                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         4667                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4667                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         4667                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4667                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    173631033                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    173631033                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     99910937                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     99910937                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data      1681128                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total      1681128                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       755811                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       755811                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       234522                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       234522                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    273541970                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    273541970                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    273541970                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    273541970                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        33420                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        33420                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data        10998                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        10998                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data          235                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          235                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        44418                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        44418                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        44418                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        44418                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.099791                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.099791                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.121113                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.121113                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.271429                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.271429                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.293617                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.293617                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.105070                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.105070                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.105070                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.105070                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 52063.278261                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 52063.278261                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 75008.210961                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 75008.210961                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 22120.105263                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 22120.105263                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 10953.782609                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 10953.782609                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 58611.949861                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 58611.949861                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 58611.949861                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 58611.949861                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         3230                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          140                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             154                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    20.974026                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          140                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          744                       # number of writebacks
system.cpu04.dcache.writebacks::total             744                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1705                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1705                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          742                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          742                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data           14                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         2447                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         2447                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         2447                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         2447                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1630                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1630                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          590                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          590                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           62                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           68                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         2220                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         2220                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         2220                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         2220                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     55833651                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     55833651                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     30057111                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     30057111                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       784836                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       784836                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       684990                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       684990                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       226395                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       226395                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     85890762                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     85890762                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     85890762                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     85890762                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.048773                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.048773                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.053646                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.053646                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.221429                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.221429                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.289362                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.289362                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.049980                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.049980                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.049980                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.049980                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 34253.773620                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 34253.773620                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 50944.255932                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 50944.255932                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 12658.645161                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12658.645161                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 10073.382353                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 10073.382353                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 38689.532432                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 38689.532432                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 38689.532432                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 38689.532432                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             588                       # number of replacements
system.cpu04.icache.tags.tagsinuse         109.675101                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             36132                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            1073                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           33.673812                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   109.675101                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.214209                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.214209                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           75789                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          75789                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        36132                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         36132                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        36132                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          36132                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        36132                       # number of overall hits
system.cpu04.icache.overall_hits::total         36132                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1226                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1226                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1226                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1226                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1226                       # number of overall misses
system.cpu04.icache.overall_misses::total         1226                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     36787446                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     36787446                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     36787446                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     36787446                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     36787446                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     36787446                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        37358                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        37358                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        37358                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        37358                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        37358                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        37358                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.032818                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.032818                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.032818                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.032818                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.032818                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.032818                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 30006.073409                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 30006.073409                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 30006.073409                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 30006.073409                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 30006.073409                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 30006.073409                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    27.500000                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          588                       # number of writebacks
system.cpu04.icache.writebacks::total             588                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          153                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          153                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          153                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         1073                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         1073                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         1073                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         1073                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         1073                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         1073                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     27765315                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     27765315                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     27765315                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     27765315                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     27765315                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     27765315                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.028722                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.028722                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.028722                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.028722                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.028722                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.028722                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 25876.342032                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 25876.342032                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 25876.342032                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 25876.342032                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 25876.342032                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 25876.342032                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 45916                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           34290                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1624                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              32943                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 23889                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           72.516164                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  5208                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           123                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits               24                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             99                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      36434                       # DTB read hits
system.cpu05.dtb.read_misses                      421                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  36855                       # DTB read accesses
system.cpu05.dtb.write_hits                     12106                       # DTB write hits
system.cpu05.dtb.write_misses                      32                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                 12138                       # DTB write accesses
system.cpu05.dtb.data_hits                      48540                       # DTB hits
system.cpu05.dtb.data_misses                      453                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  48993                       # DTB accesses
system.cpu05.itb.fetch_hits                     42303                       # ITB hits
system.cpu05.itb.fetch_misses                      74                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 42377                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                         104313                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       257434                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     45916                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            29121                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       79655                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  3565                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2589                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   42303                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 557                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            95651                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.691388                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.929945                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  43032     44.99%     44.99% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   3010      3.15%     48.14% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   4025      4.21%     52.34% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   8255      8.63%     60.97% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  13224     13.83%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   2080      2.17%     76.97% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   7843      8.20%     85.17% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   2201      2.30%     87.47% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  11981     12.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              95651                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.440175                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.467899                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  13963                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               35974                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   41353                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                3141                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1210                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               5545                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 591                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               235991                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                2612                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1210                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  16045                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                 12569                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        18155                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   42275                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                5387                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               229846                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 329                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 1537                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 2867                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  240                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands            150835                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              270933                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         258028                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12899                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps              122298                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  28537                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              623                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          601                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   11650                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              37841                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             14230                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            3846                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           2320                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   195406                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded              1131                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  188569                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             523                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         32138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        15768                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          262                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        95651                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.971427                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.303802                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             43762     45.75%     45.75% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              7084      7.41%     53.16% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             11341     11.86%     65.01% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              9908     10.36%     75.37% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              5888      6.16%     81.53% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              5366      5.61%     87.14% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              8946      9.35%     96.49% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1827      1.91%     98.40% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              1529      1.60%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         95651                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1397     29.63%     29.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     29.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     29.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  97      2.06%     31.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     31.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     31.69% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                371      7.87%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     39.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 1639     34.76%     74.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                1211     25.68%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              133147     70.61%     70.61% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                182      0.10%     70.71% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     70.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2922      1.55%     72.26% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     72.26% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     72.26% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1927      1.02%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.28% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              37737     20.01%     93.29% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite             12650      6.71%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               188569                       # Type of FU issued
system.cpu05.iq.rate                         1.807723                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      4715                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.025004                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           454432                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          215010                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       173624                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23595                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13730                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10382                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               181133                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12147                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           1922                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         5573                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         4079                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         1002                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1210                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  6928                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1302                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            222236                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             347                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               37841                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts              14230                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              559                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   57                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1202                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          408                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          854                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1262                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              186378                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               36855                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2191                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       25699                       # number of nop insts executed
system.cpu05.iew.exec_refs                      48993                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  38676                       # Number of branches executed
system.cpu05.iew.exec_stores                    12138                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.786719                       # Inst execution rate
system.cpu05.iew.wb_sent                       184974                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      184006                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  104931                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  128518                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     1.763980                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.816469                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         34027                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           869                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            1052                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        90662                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.059021                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.892227                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        48900     53.94%     53.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         9854     10.87%     64.81% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         4835      5.33%     70.14% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         2426      2.68%     72.81% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         3063      3.38%     76.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         5809      6.41%     82.60% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         1122      1.24%     83.84% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         5380      5.93%     89.77% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         9273     10.23%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        90662                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             186675                       # Number of instructions committed
system.cpu05.commit.committedOps               186675                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        42419                       # Number of memory references committed
system.cpu05.commit.loads                       32268                       # Number of loads committed
system.cpu05.commit.membars                       425                       # Number of memory barriers committed
system.cpu05.commit.branches                    34937                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  159132                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               3776                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        22280     11.94%     11.94% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         116615     62.47%     74.40% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           115      0.06%     74.47% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     74.47% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      1.54%     76.01% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     76.01% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     76.01% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      1.03%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.04% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         32693     17.51%     94.55% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite        10174      5.45%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          186675                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                9273                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     300778                       # The number of ROB reads
system.cpu05.rob.rob_writes                    446375                       # The number of ROB writes
system.cpu05.timesIdled                           169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          8662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     955168                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    164399                       # Number of Instructions Simulated
system.cpu05.committedOps                      164399                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.634511                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.634511                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.576016                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.576016                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 235501                       # number of integer regfile reads
system.cpu05.int_regfile_writes                129936                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11130                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8122                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                  1303                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  605                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements            1458                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.977992                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39903                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1515                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           26.338614                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle      1136039661                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.977992                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.265281                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.265281                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           89474                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          89474                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        30305                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         30305                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         8830                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         8830                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          240                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          240                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          206                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        39135                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          39135                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        39135                       # number of overall hits
system.cpu05.dcache.overall_hits::total         39135                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         3013                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         3013                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         1033                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1033                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           88                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           88                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           78                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         4046                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         4046                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         4046                       # number of overall misses
system.cpu05.dcache.overall_misses::total         4046                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    173033118                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    173033118                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data    102091286                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total    102091286                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data      1816965                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total      1816965                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       939249                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       939249                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        30186                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        30186                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    275124404                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    275124404                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    275124404                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    275124404                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        33318                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        33318                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         9863                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         9863                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          284                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          284                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        43181                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        43181                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        43181                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        43181                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.090432                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.090432                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.104735                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.104735                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.268293                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.268293                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.274648                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.274648                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.093699                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.093699                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.093699                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.093699                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 57428.847660                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 57428.847660                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 98829.899322                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 98829.899322                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 20647.329545                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 20647.329545                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 12041.653846                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 12041.653846                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 67999.111221                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 67999.111221                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 67999.111221                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 67999.111221                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         3648                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          245                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             147                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    24.816327                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets   122.500000                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          874                       # number of writebacks
system.cpu05.dcache.writebacks::total             874                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1431                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1431                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          652                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          652                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data           16                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         2083                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         2083                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         2083                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         2083                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data         1582                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total         1582                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          381                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          381                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           72                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           75                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           75                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1963                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1963                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1963                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1963                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     58270590                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     58270590                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     28052056                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     28052056                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       871911                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       871911                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       853335                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       853335                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        29025                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        29025                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     86322646                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     86322646                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     86322646                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     86322646                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.047482                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.047482                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.038629                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.038629                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.219512                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.219512                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.264085                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.264085                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.045460                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.045460                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.045460                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.045460                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 36833.495575                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 36833.495575                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 73627.443570                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 73627.443570                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 12109.875000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12109.875000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 11377.800000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 11377.800000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 43974.857871                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 43974.857871                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 43974.857871                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 43974.857871                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             666                       # number of replacements
system.cpu05.icache.tags.tagsinuse         106.110610                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             40986                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1150                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           35.640000                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   106.110610                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.207247                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.207247                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           85748                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          85748                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        40986                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         40986                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        40986                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          40986                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        40986                       # number of overall hits
system.cpu05.icache.overall_hits::total         40986                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1313                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1313                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1313                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1313                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1313                       # number of overall misses
system.cpu05.icache.overall_misses::total         1313                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     40111389                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     40111389                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     40111389                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     40111389                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     40111389                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     40111389                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        42299                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        42299                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        42299                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        42299                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        42299                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        42299                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.031041                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.031041                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.031041                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.031041                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.031041                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.031041                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 30549.420411                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 30549.420411                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 30549.420411                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 30549.420411                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 30549.420411                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 30549.420411                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          666                       # number of writebacks
system.cpu05.icache.writebacks::total             666                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          163                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          163                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          163                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         1150                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         1150                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         1150                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         1150                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         1150                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         1150                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     29805192                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     29805192                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     29805192                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     29805192                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     29805192                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     29805192                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.027187                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.027187                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.027187                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.027187                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.027187                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.027187                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 25917.558261                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 25917.558261                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 25917.558261                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 25917.558261                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 25917.558261                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 25917.558261                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  9480                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            7286                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             791                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               7749                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  2805                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           36.198219                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   832                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           115                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            112                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                       6934                       # DTB read hits
system.cpu06.dtb.read_misses                      356                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                   7290                       # DTB read accesses
system.cpu06.dtb.write_hits                      3472                       # DTB write hits
system.cpu06.dtb.write_misses                      36                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  3508                       # DTB write accesses
system.cpu06.dtb.data_hits                      10406                       # DTB hits
system.cpu06.dtb.data_misses                      392                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  10798                       # DTB accesses
system.cpu06.itb.fetch_hits                      7307                       # ITB hits
system.cpu06.itb.fetch_misses                      82                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                  7389                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          90859                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             5680                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        66031                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      9480                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             3640                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       23921                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  1769                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                408                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        49827                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2900                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    7307                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 332                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            83703                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.788873                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.201361                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  72438     86.54%     86.54% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    781      0.93%     87.47% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    877      1.05%     88.52% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    849      1.01%     89.54% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   1548      1.85%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    400      0.48%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    508      0.61%     92.47% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    707      0.84%     93.32% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   5595      6.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              83703                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.104337                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.726741                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   8707                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               15765                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    7517                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1283                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  604                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                890                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 291                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                56024                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1162                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  604                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   9474                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  8315                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         5072                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    7957                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2454                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                53729                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 355                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  492                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1135                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  224                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             39255                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups               75470                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          62591                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12870                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               26707                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  12548                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              124                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    4745                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               7027                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              4230                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             287                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            176                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    48253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               127                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   45735                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             272                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         13525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         6764                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        83703                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.546396                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.579039                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             72068     86.10%     86.10% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              2089      2.50%     88.60% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              1832      2.19%     90.78% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              1193      1.43%     92.21% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              1644      1.96%     94.17% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              1491      1.78%     95.95% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              1996      2.38%     98.34% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               724      0.86%     99.20% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               666      0.80%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         83703                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                   964     48.30%     48.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     48.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     48.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  89      4.46%     52.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     52.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     52.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                329     16.48%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     69.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  467     23.40%     92.64% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 147      7.36%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               29502     64.51%     64.52% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                192      0.42%     64.93% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     64.93% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2942      6.43%     71.37% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 2      0.00%     71.37% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     71.37% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1929      4.22%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.59% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               7547     16.50%     92.09% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              3617      7.91%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                45735                       # Type of FU issued
system.cpu06.iq.rate                         0.503362                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      1996                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.043643                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           153418                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           48268                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        32671                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             24023                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13661                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10421                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                35372                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12355                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            225                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         2080                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1239                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          990                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  604                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2292                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1346                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             50621                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             154                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                7027                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               4230                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               94                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1317                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          115                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          473                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                588                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               44820                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                7290                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             915                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        2241                       # number of nop insts executed
system.cpu06.iew.exec_refs                      10798                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   6583                       # Number of branches executed
system.cpu06.iew.exec_stores                     3508                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.493292                       # Inst execution rate
system.cpu06.iew.wb_sent                        43676                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       43092                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   25438                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   35688                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.474273                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.712789                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         13647                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             511                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        31738                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.147993                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.435505                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        24038     75.74%     75.74% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         1072      3.38%     79.12% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1443      4.55%     83.66% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          610      1.92%     85.59% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          981      3.09%     88.68% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5          286      0.90%     89.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          377      1.19%     90.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          417      1.31%     92.08% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         2514      7.92%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        31738                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              36435                       # Number of instructions committed
system.cpu06.commit.committedOps                36435                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         7938                       # Number of memory references committed
system.cpu06.commit.loads                        4947                       # Number of loads committed
system.cpu06.commit.membars                        23                       # Number of memory barriers committed
system.cpu06.commit.branches                     5039                       # Number of branches committed
system.cpu06.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   30166                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                413                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         1584      4.35%      4.35% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          21966     60.29%     64.64% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           114      0.31%     64.95% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     64.95% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2887      7.92%     72.87% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            2      0.01%     72.88% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     72.88% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1921      5.27%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          4970     13.64%     91.79% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2991      8.21%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           36435                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                2514                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      78331                       # The number of ROB reads
system.cpu06.rob.rob_writes                    102293                       # The number of ROB writes
system.cpu06.timesIdled                           184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          7156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                    1016583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     34855                       # Number of Instructions Simulated
system.cpu06.committedOps                       34855                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.606771                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.606771                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.383616                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.383616                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  54219                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 25242                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11176                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8161                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   123                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             511                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          16.194092                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              6752                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             569                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           11.866432                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1116365355                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    16.194092                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.253033                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.253033                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           18231                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          18231                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         4342                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4342                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         2403                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2403                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           30                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           30                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           18                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data         6745                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6745                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         6745                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6745                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1446                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1446                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          561                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          561                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            7                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            9                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2007                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2007                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2007                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2007                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    123295878                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    123295878                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     78794670                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     78794670                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       802251                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       802251                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       116100                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       116100                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    202090548                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    202090548                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    202090548                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    202090548                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         5788                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         5788                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         2964                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2964                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           37                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           37                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         8752                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         8752                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         8752                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         8752                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.249827                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.249827                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.189271                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.189271                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.189189                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.189189                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.229319                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.229319                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.229319                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.229319                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 85266.858921                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 85266.858921                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 140453.957219                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 140453.957219                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 114607.285714                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 114607.285714                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        12900                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        12900                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 100692.849028                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 100692.849028                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 100692.849028                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 100692.849028                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3684                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          136                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             123                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    29.951220                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          136                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          323                       # number of writebacks
system.cpu06.dcache.writebacks::total             323                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          967                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          967                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          428                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          428                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            5                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1395                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1395                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1395                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1395                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          479                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          479                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          133                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            9                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          612                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          612                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          612                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          612                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     38257272                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     38257272                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     18860429                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     18860429                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       105651                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       105651                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     57117701                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     57117701                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     57117701                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     57117701                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.082757                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.082757                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.044872                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.044872                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.054054                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.054054                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.069927                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.069927                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.069927                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.069927                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 79869.043841                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 79869.043841                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 141807.736842                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 141807.736842                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data        11739                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total        11739                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 93329.576797                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 93329.576797                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 93329.576797                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 93329.576797                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             147                       # number of replacements
system.cpu06.icache.tags.tagsinuse          97.882549                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              6641                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             580                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           11.450000                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    97.882549                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.191177                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.191177                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           15180                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          15180                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         6641                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          6641                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         6641                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           6641                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         6641                       # number of overall hits
system.cpu06.icache.overall_hits::total          6641                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          659                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          659                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          659                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          659                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          659                       # number of overall misses
system.cpu06.icache.overall_misses::total          659                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     28351619                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     28351619                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     28351619                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     28351619                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     28351619                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     28351619                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         7300                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         7300                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         7300                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         7300                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         7300                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         7300                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.090274                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.090274                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.090274                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.090274                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.090274                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.090274                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 43022.183612                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 43022.183612                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 43022.183612                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 43022.183612                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 43022.183612                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 43022.183612                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          147                       # number of writebacks
system.cpu06.icache.writebacks::total             147                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           79                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           79                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           79                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          580                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          580                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          580                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          580                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          580                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          580                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     20368583                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     20368583                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     20368583                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     20368583                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     20368583                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     20368583                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.079452                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.079452                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.079452                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.079452                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.079452                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.079452                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 35118.246552                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 35118.246552                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 35118.246552                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 35118.246552                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 35118.246552                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 35118.246552                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 19637                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           15327                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1135                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              16079                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  8563                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           53.255799                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  1786                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           125                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            125                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      14212                       # DTB read hits
system.cpu07.dtb.read_misses                      390                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  14602                       # DTB read accesses
system.cpu07.dtb.write_hits                      4947                       # DTB write hits
system.cpu07.dtb.write_misses                      36                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  4983                       # DTB write accesses
system.cpu07.dtb.data_hits                      19159                       # DTB hits
system.cpu07.dtb.data_misses                      426                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  19585                       # DTB accesses
system.cpu07.itb.fetch_hits                     16556                       # ITB hits
system.cpu07.itb.fetch_misses                      81                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 16637                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         114965                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            10126                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       115834                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     19637                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            10349                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       36182                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  2509                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        49677                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2570                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   16556                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 504                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            99902                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.159476                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.452743                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  77914     77.99%     77.99% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   1343      1.34%     79.33% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   1777      1.78%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   2882      2.88%     84.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   4408      4.41%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    643      0.64%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   2507      2.51%     91.56% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1022      1.02%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   7406      7.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              99902                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.170809                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.007559                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  11595                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               19307                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   16915                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1576                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  832                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               1891                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 437                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               102102                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1759                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  832                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  12666                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  9475                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         7179                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   17332                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2741                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                98677                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 406                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  437                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1248                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  361                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             67649                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              124608                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         111854                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12747                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               50431                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  17218                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              206                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          176                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    5714                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              14481                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              6028                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             657                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            350                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    86033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               254                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   82713                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             345                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         19168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         8626                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        99902                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.827941                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.824942                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             77918     77.99%     77.99% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              3136      3.14%     81.13% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              4702      4.71%     85.84% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              3311      3.31%     89.15% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              2419      2.42%     91.58% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              2664      2.67%     94.24% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              3799      3.80%     98.05% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1174      1.18%     99.22% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               779      0.78%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         99902                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1040     43.92%     43.92% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     43.92% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     43.92% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  87      3.67%     47.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     47.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     47.59% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                315     13.30%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     60.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  630     26.60%     87.50% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 296     12.50%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               57491     69.51%     69.51% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                186      0.22%     69.74% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     69.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2933      3.55%     73.28% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     73.28% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     73.28% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1924      2.33%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.61% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              14982     18.11%     93.72% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              5193      6.28%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                82713                       # Type of FU issued
system.cpu07.iq.rate                         0.719462                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      2368                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.028629                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           244042                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           91947                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        68982                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23999                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13542                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10402                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                72734                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12343                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            432                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         3247                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         1991                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         1136                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  832                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  2932                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1641                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             94537                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             250                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               14481                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               6028                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              161                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1616                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          204                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          640                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                844                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               81429                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               14602                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1284                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                        8250                       # number of nop insts executed
system.cpu07.iew.exec_refs                      19585                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  15500                       # Number of branches executed
system.cpu07.iew.exec_stores                     4983                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.708294                       # Inst execution rate
system.cpu07.iew.wb_sent                        80059                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       79384                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   46365                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   59147                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.690506                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.783894                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         19794                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           168                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             713                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        47188                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.563915                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.684031                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        30838     65.35%     65.35% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         3422      7.25%     72.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         2445      5.18%     77.78% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          964      2.04%     79.83% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         1301      2.76%     82.58% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         1836      3.89%     86.48% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          499      1.06%     87.53% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         1848      3.92%     91.45% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         4035      8.55%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        47188                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              73798                       # Number of instructions committed
system.cpu07.commit.committedOps                73798                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        15271                       # Number of memory references committed
system.cpu07.commit.loads                       11234                       # Number of loads committed
system.cpu07.commit.membars                        61                       # Number of memory barriers committed
system.cpu07.commit.branches                    13125                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   62374                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1014                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass         6683      9.06%      9.06% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          46865     63.50%     72.56% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.16%     72.72% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     72.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      3.90%     76.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     76.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     76.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      2.60%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.22% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         11295     15.31%     94.52% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         4042      5.48%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           73798                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                4035                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     135549                       # The number of ROB reads
system.cpu07.rob.rob_writes                    190215                       # The number of ROB writes
system.cpu07.timesIdled                           211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                         15063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     992477                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     67119                       # Number of Instructions Simulated
system.cpu07.committedOps                       67119                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.712853                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.712853                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.583821                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.583821                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 100409                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 52086                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11153                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8141                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   296                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  138                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             805                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          15.494528                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             14193                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             864                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           16.427083                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1121492331                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    15.494528                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.242102                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.242102                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           34559                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          34559                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        10800                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         10800                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         3224                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         3224                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           61                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           45                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        14024                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          14024                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        14024                       # number of overall hits
system.cpu07.dcache.overall_hits::total         14024                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1877                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1877                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          751                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          751                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           29                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           15                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2628                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2628                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2628                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2628                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    124804017                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    124804017                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     90592745                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     90592745                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data      1138941                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total      1138941                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       142803                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       142803                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        18576                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        18576                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    215396762                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    215396762                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    215396762                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    215396762                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        12677                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        12677                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         3975                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         3975                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           90                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           90                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        16652                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        16652                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        16652                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        16652                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.148063                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.148063                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.188931                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.188931                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.322222                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.322222                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.157819                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.157819                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.157819                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.157819                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 66491.218434                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 66491.218434                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 120629.487350                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 120629.487350                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 39273.827586                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 39273.827586                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  9520.200000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  9520.200000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 81962.238204                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 81962.238204                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 81962.238204                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 81962.238204                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         3640                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          144                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             165                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    22.060606                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          144                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          495                       # number of writebacks
system.cpu07.dcache.writebacks::total             495                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1121                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1121                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          527                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           11                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1648                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1648                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1648                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1648                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          756                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          756                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          224                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          224                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           18                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           15                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          980                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          980                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          980                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          980                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     42030522                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     42030522                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     23056279                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     23056279                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       236844                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       236844                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       126549                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       126549                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        17415                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        17415                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     65086801                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     65086801                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     65086801                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     65086801                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.059636                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.059636                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.056352                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.056352                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.058852                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.058852                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.058852                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.058852                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 55595.928571                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 55595.928571                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 102929.816964                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 102929.816964                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data        13158                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13158                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  8436.600000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  8436.600000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 66415.103061                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 66415.103061                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 66415.103061                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 66415.103061                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             430                       # number of replacements
system.cpu07.icache.tags.tagsinuse          98.831534                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             15486                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             906                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           17.092715                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    98.831534                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.193030                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.193030                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           34014                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          34014                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        15486                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         15486                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        15486                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          15486                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        15486                       # number of overall hits
system.cpu07.icache.overall_hits::total         15486                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1068                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1068                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1068                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1068                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1068                       # number of overall misses
system.cpu07.icache.overall_misses::total         1068                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     60563559                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     60563559                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     60563559                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     60563559                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     60563559                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     60563559                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        16554                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        16554                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        16554                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        16554                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        16554                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        16554                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.064516                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.064516                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.064516                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.064516                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.064516                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.064516                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 56707.452247                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 56707.452247                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 56707.452247                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 56707.452247                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 56707.452247                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 56707.452247                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          430                       # number of writebacks
system.cpu07.icache.writebacks::total             430                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          162                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          162                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          162                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          906                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          906                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          906                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          906                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     42477501                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     42477501                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     42477501                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     42477501                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     42477501                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     42477501                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.054730                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.054730                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.054730                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.054730                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.054730                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.054730                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 46884.658940                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 46884.658940                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 46884.658940                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 46884.658940                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 46884.658940                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 46884.658940                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 25590                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           21458                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             874                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              19713                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 13156                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           66.737686                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  1834                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            95                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      22102                       # DTB read hits
system.cpu08.dtb.read_misses                      356                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  22458                       # DTB read accesses
system.cpu08.dtb.write_hits                      7234                       # DTB write hits
system.cpu08.dtb.write_misses                      31                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  7265                       # DTB write accesses
system.cpu08.dtb.data_hits                      29336                       # DTB hits
system.cpu08.dtb.data_misses                      387                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  29723                       # DTB accesses
system.cpu08.itb.fetch_hits                     22341                       # ITB hits
system.cpu08.itb.fetch_misses                      69                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 22410                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          75940                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             6956                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       152226                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     25590                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            14991                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       55576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  1937                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2575                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   22341                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 391                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            66211                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.299104                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.948776                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  36399     54.97%     54.97% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1133      1.71%     56.69% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   2224      3.36%     60.04% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   5140      7.76%     67.81% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   6971     10.53%     78.34% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    590      0.89%     79.23% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   3741      5.65%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   2159      3.26%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   7854     11.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              66211                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.336977                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.004556                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   9412                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               31544                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   22425                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2180                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  640                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1853                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 338                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               141143                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1418                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  640                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  10694                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  9656                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        19223                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   23232                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2756                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               138521                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 402                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  747                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  477                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  233                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             93107                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              173253                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         160402                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12845                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               79442                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  13665                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              542                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          520                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    8901                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              22150                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              8131                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            2761                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2996                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   120658                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               967                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  118782                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             326                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         14856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         7208                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        66211                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.793992                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.284672                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             34679     52.38%     52.38% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              4067      6.14%     58.52% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              5453      8.24%     66.75% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              6285      9.49%     76.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              4060      6.13%     82.38% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              3346      5.05%     87.43% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              6927     10.46%     97.89% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               730      1.10%     99.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               664      1.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         66211                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1006     22.61%     22.61% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     22.61% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     22.61% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  87      1.96%     24.57% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     24.57% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     24.57% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                378      8.50%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     33.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 2028     45.58%     78.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 950     21.35%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               83213     70.06%     70.06% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                193      0.16%     70.22% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     70.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2928      2.47%     72.69% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     72.69% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     72.69% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1926      1.62%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.31% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              23122     19.47%     93.77% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              7396      6.23%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               118782                       # Type of FU issued
system.cpu08.iq.rate                         1.564156                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      4449                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.037455                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           284266                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          122854                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       105567                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             24284                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13652                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10376                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               110715                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12512                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            272                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2228                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1439                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         1110                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  640                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2661                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1583                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            135081                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             177                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               22150                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               8131                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              510                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1547                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          158                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          501                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                659                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              117794                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               22458                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             988                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       13456                       # number of nop insts executed
system.cpu08.iew.exec_refs                      29723                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  22390                       # Number of branches executed
system.cpu08.iew.exec_stores                     7265                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.551146                       # Inst execution rate
system.cpu08.iew.wb_sent                       116519                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      115943                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   64817                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   79393                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.526771                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.816407                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         15283                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           896                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             546                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        63864                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.868690                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.716609                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        35550     55.67%     55.67% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         7331     11.48%     67.14% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         2802      4.39%     71.53% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1653      2.59%     74.12% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         3302      5.17%     79.29% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         3960      6.20%     85.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          684      1.07%     86.56% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         4320      6.76%     93.33% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         4262      6.67%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        63864                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             119342                       # Number of instructions committed
system.cpu08.commit.committedOps               119342                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        26614                       # Number of memory references committed
system.cpu08.commit.loads                       19922                       # Number of loads committed
system.cpu08.commit.membars                       425                       # Number of memory barriers committed
system.cpu08.commit.branches                    20680                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  101311                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1343                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        12577     10.54%     10.54% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          74811     62.69%     73.22% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.10%     73.32% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.32% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.41%     75.73% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.73% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.73% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.61%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.34% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         20347     17.05%     94.39% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         6694      5.61%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          119342                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                4262                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     193252                       # The number of ROB reads
system.cpu08.rob.rob_writes                    271576                       # The number of ROB writes
system.cpu08.timesIdled                           173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          9729                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     981525                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    106769                       # Number of Instructions Simulated
system.cpu08.committedOps                      106769                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.711255                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.711255                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.405965                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.405965                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 153157                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 79523                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11124                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8126                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   257                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  107                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             618                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          14.461840                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             25141                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             674                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           37.301187                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    14.461840                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.225966                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.225966                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           55820                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          55820                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        19030                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         19030                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         5758                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         5758                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           48                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           33                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           33                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        24788                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          24788                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        24788                       # number of overall hits
system.cpu08.dcache.overall_hits::total         24788                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1749                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1749                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          887                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          887                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           14                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           10                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2636                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2636                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2636                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2636                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    122891850                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    122891850                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     93881865                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     93881865                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       871911                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       871911                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       106812                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       106812                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    216773715                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    216773715                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    216773715                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    216773715                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        20779                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        20779                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         6645                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         6645                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        27424                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        27424                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        27424                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        27424                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.084172                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.084172                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.133484                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.133484                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.225806                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.225806                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.232558                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.232558                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.096120                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.096120                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.096120                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.096120                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 70264.065180                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 70264.065180                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 105842.012401                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 105842.012401                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 62279.357143                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 62279.357143                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 10681.200000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 10681.200000                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 82235.855463                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 82235.855463                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 82235.855463                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 82235.855463                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2744                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          261                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             136                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    20.176471                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets   130.500000                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          421                       # number of writebacks
system.cpu08.dcache.writebacks::total             421                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1145                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1145                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          574                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          574                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            5                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1719                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1719                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1719                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1719                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          604                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          604                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          313                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          313                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           10                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          917                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          917                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          917                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          917                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     37088145                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     37088145                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     25661564                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     25661564                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        73143                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        73143                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        95202                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        95202                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     62749709                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     62749709                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     62749709                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     62749709                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.029068                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.029068                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.047103                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.047103                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.145161                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.145161                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.232558                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.232558                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.033438                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.033438                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.033438                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.033438                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 61404.213576                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 61404.213576                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 81985.827476                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 81985.827476                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  9520.200000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  9520.200000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 68429.344602                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 68429.344602                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 68429.344602                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 68429.344602                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             211                       # number of replacements
system.cpu08.icache.tags.tagsinuse          91.161046                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             21550                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             671                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           32.116244                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    91.161046                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.178049                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.178049                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           45339                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          45339                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        21550                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         21550                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        21550                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          21550                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        21550                       # number of overall hits
system.cpu08.icache.overall_hits::total         21550                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          784                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          784                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          784                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          784                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          784                       # number of overall misses
system.cpu08.icache.overall_misses::total          784                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     38742569                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     38742569                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     38742569                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     38742569                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     38742569                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     38742569                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        22334                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        22334                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        22334                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        22334                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        22334                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        22334                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.035103                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.035103                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.035103                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.035103                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.035103                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.035103                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 49416.542092                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 49416.542092                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 49416.542092                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 49416.542092                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 49416.542092                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 49416.542092                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          211                       # number of writebacks
system.cpu08.icache.writebacks::total             211                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          113                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          113                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          113                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          671                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          671                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          671                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          671                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          671                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          671                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     27987065                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     27987065                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     27987065                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     27987065                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     27987065                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     27987065                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.030044                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.030044                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.030044                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.030044                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.030044                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.030044                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 41709.485842                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 41709.485842                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 41709.485842                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 41709.485842                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 41709.485842                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 41709.485842                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 17968                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           15374                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             903                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              15733                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  8111                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           51.554058                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  1025                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            101                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      12481                       # DTB read hits
system.cpu09.dtb.read_misses                      342                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  12823                       # DTB read accesses
system.cpu09.dtb.write_hits                      3989                       # DTB write hits
system.cpu09.dtb.write_misses                      36                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  4025                       # DTB write accesses
system.cpu09.dtb.data_hits                      16470                       # DTB hits
system.cpu09.dtb.data_misses                      378                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  16848                       # DTB accesses
system.cpu09.itb.fetch_hits                     15294                       # ITB hits
system.cpu09.itb.fetch_misses                      79                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 15373                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          58059                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             8124                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       104662                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     17968                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             9136                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       33164                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  2001                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2541                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   15294                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 402                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            44962                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.327788                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.029870                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  25254     56.17%     56.17% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    885      1.97%     58.14% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    994      2.21%     60.35% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   3257      7.24%     67.59% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   4122      9.17%     76.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    422      0.94%     77.70% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   2985      6.64%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    834      1.85%     86.19% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   6209     13.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              44962                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.309478                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.802683                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  10085                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               17176                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   15670                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1358                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  663                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               1073                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 349                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                93505                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1387                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  663                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  10950                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  8830                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         6414                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   16084                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2011                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                90852                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 408                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  410                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  629                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  278                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             62209                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              115895                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         103108                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12780                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               48685                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  13524                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              162                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          137                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4981                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              12610                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4801                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             423                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            350                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    79615                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               188                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   77010                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             286                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         14651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6950                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        44962                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.712780                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.335692                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             24857     55.28%     55.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              2420      5.38%     60.67% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              4413      9.81%     70.48% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              3685      8.20%     78.68% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1783      3.97%     82.64% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1657      3.69%     86.33% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              4423      9.84%     96.17% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              1038      2.31%     98.47% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               686      1.53%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         44962                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1006     47.16%     47.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     47.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     47.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  79      3.70%     50.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     50.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     50.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                323     15.14%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  510     23.91%     89.92% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 215     10.08%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               54662     70.98%     70.99% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                190      0.25%     71.23% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     71.23% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2949      3.83%     75.06% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     75.06% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     75.06% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1934      2.51%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.57% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              13128     17.05%     94.62% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              4143      5.38%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                77010                       # Type of FU issued
system.cpu09.iq.rate                         1.326409                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      2133                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.027698                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           177488                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           80994                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        63860                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23913                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13484                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10435                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                66843                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12296                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            277                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2270                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1441                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          959                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  663                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2457                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1633                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             87434                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             193                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               12610                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4801                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              125                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1601                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          526                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                668                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               76022                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               12823                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             988                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        7631                       # number of nop insts executed
system.cpu09.iew.exec_refs                      16848                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  14765                       # Number of branches executed
system.cpu09.iew.exec_stores                     4025                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.309392                       # Inst execution rate
system.cpu09.iew.wb_sent                        74871                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       74295                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   44594                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   55648                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.279647                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.801359                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         15046                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           127                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             566                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        42628                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.688515                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.722597                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        26787     62.84%     62.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         3572      8.38%     71.22% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1686      3.96%     75.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          703      1.65%     76.82% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1125      2.64%     79.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2651      6.22%     85.68% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          433      1.02%     86.70% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         2796      6.56%     93.26% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2875      6.74%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        42628                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              71978                       # Number of instructions committed
system.cpu09.commit.committedOps                71978                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        13700                       # Number of memory references committed
system.cpu09.commit.loads                       10340                       # Number of loads committed
system.cpu09.commit.membars                        44                       # Number of memory barriers committed
system.cpu09.commit.branches                    13097                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   60443                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                527                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass         6830      9.49%      9.49% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          46490     64.59%     74.08% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           115      0.16%     74.24% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     74.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      4.00%     78.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     78.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      2.67%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.90% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         10384     14.43%     95.33% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         3361      4.67%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           71978                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2875                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     125763                       # The number of ROB reads
system.cpu09.rob.rob_writes                    176364                       # The number of ROB writes
system.cpu09.timesIdled                           194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                         13097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1000669                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     65152                       # Number of Instructions Simulated
system.cpu09.committedOps                       65152                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.891132                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.891132                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.122169                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.122169                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  94025                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 47897                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11180                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8169                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   204                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   93                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             610                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          13.879308                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             12477                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             668                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           18.678144                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    13.879308                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.216864                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.216864                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           30155                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          30155                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         9715                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          9715                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2668                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2668                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           43                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           31                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           31                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        12383                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          12383                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        12383                       # number of overall hits
system.cpu09.dcache.overall_hits::total         12383                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1580                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1580                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          649                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          649                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           17                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           11                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         2229                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2229                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         2229                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2229                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    113341464                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    113341464                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     89538558                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     89538558                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       921834                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       921834                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       117261                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       117261                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    202880022                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    202880022                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    202880022                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    202880022                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        11295                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        11295                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         3317                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         3317                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        14612                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        14612                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        14612                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        14612                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.139885                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.139885                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.195659                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.195659                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.283333                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.283333                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.261905                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.261905                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.152546                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.152546                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.152546                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.152546                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 71735.103797                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 71735.103797                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 137963.879815                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 137963.879815                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 54225.529412                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 54225.529412                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 10660.090909                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 10660.090909                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 91018.403769                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 91018.403769                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 91018.403769                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 91018.403769                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2810                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          139                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             130                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    21.615385                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          139                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          373                       # number of writebacks
system.cpu09.dcache.writebacks::total             373                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1020                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1020                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          465                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          465                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            8                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1485                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1485                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1485                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1485                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          560                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          560                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          184                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          184                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            9                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           11                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          744                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          744                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          744                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          744                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     35655471                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     35655471                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     22590717                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     22590717                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       110295                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       110295                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       104490                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       104490                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     58246188                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     58246188                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     58246188                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     58246188                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.049579                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.049579                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.055472                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.055472                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.261905                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.261905                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.050917                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.050917                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.050917                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.050917                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 63670.483929                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 63670.483929                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 122775.635870                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 122775.635870                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data        12255                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12255                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  9499.090909                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  9499.090909                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 78287.887097                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 78287.887097                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 78287.887097                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 78287.887097                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             262                       # number of replacements
system.cpu09.icache.tags.tagsinuse          88.270314                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             14445                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             723                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           19.979253                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    88.270314                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.172403                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.172403                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           31309                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          31309                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        14445                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         14445                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        14445                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          14445                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        14445                       # number of overall hits
system.cpu09.icache.overall_hits::total         14445                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          848                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          848                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          848                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          848                       # number of overall misses
system.cpu09.icache.overall_misses::total          848                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     51208227                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     51208227                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     51208227                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     51208227                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     51208227                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     51208227                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        15293                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        15293                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        15293                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        15293                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        15293                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        15293                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.055450                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.055450                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.055450                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.055450                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.055450                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.055450                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 60387.060142                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 60387.060142                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 60387.060142                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 60387.060142                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 60387.060142                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 60387.060142                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          262                       # number of writebacks
system.cpu09.icache.writebacks::total             262                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          125                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          125                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          125                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          723                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          723                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          723                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          723                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          723                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          723                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     35647344                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     35647344                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     35647344                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     35647344                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     35647344                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     35647344                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.047277                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.047277                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.047277                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.047277                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.047277                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.047277                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 49304.763485                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 49304.763485                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 49304.763485                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 49304.763485                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 49304.763485                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 49304.763485                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 24344                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           19215                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1077                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              18386                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 11630                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           63.254650                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  2204                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           112                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            112                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      18911                       # DTB read hits
system.cpu10.dtb.read_misses                      418                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  19329                       # DTB read accesses
system.cpu10.dtb.write_hits                      6036                       # DTB write hits
system.cpu10.dtb.write_misses                      36                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  6072                       # DTB write accesses
system.cpu10.dtb.data_hits                      24947                       # DTB hits
system.cpu10.dtb.data_misses                      454                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  25401                       # DTB accesses
system.cpu10.itb.fetch_hits                     21157                       # ITB hits
system.cpu10.itb.fetch_misses                      71                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 21228                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         119004                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             8164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       143082                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     24344                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            13834                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       48693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  2411                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        49377                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2622                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   21157                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 440                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           110251                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.297784                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.520027                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  82464     74.80%     74.80% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1453      1.32%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   2441      2.21%     78.33% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   3757      3.41%     81.74% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   6312      5.73%     87.46% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    618      0.56%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   3415      3.10%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1680      1.52%     92.64% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   8111      7.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             110251                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.204565                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.202329                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  10826                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               26328                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   20949                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1934                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  837                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               2323                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 380                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               128151                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1599                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  837                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  12034                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  9316                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        13730                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   21561                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                3396                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               124444                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 424                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  543                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1681                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  288                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             84220                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              155568                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         142733                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12829                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               64573                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  19647                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              400                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          377                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    7522                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              19506                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              7550                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            1798                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1881                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   108090                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               643                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  103351                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             374                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         22520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        11410                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          201                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       110251                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.937416                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.877066                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             82261     74.61%     74.61% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              3971      3.60%     78.21% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              5740      5.21%     83.42% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              4417      4.01%     87.43% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              3706      3.36%     90.79% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              3380      3.07%     93.85% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              5218      4.73%     98.59% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               847      0.77%     99.36% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               711      0.64%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        110251                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1034     32.14%     32.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     32.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     32.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  82      2.55%     34.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     34.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     34.69% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                311      9.67%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     44.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1246     38.73%     83.09% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 544     16.91%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               72185     69.84%     69.85% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                184      0.18%     70.03% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     70.03% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2938      2.84%     72.87% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     72.87% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     72.87% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1936      1.87%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.74% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              19843     19.20%     93.94% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              6261      6.06%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               103351                       # Type of FU issued
system.cpu10.iq.rate                         0.868467                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      3217                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.031127                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           296447                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          117734                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        89544                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             24097                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13550                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10436                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                94178                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12386                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            402                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         3953                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         2474                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         1245                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  837                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  3151                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1182                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            120261                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             208                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               19506                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               7550                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              356                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1165                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          217                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          613                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                830                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              102128                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               19330                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1223                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       11528                       # number of nop insts executed
system.cpu10.iew.exec_refs                      25402                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  19625                       # Number of branches executed
system.cpu10.iew.exec_stores                     6072                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.858190                       # Inst execution rate
system.cpu10.iew.wb_sent                       100677                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       99980                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   57304                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   72109                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.840140                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.794686                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         23376                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           442                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             709                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        57421                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.667683                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.693306                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        35321     61.51%     61.51% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         5425      9.45%     70.96% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2729      4.75%     75.71% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1360      2.37%     78.08% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1910      3.33%     81.41% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2730      4.75%     86.16% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          598      1.04%     87.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         2865      4.99%     92.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         4483      7.81%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        57421                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              95760                       # Number of instructions committed
system.cpu10.commit.committedOps                95760                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        20629                       # Number of memory references committed
system.cpu10.commit.loads                       15553                       # Number of loads committed
system.cpu10.commit.membars                       194                       # Number of memory barriers committed
system.cpu10.commit.branches                    17038                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   81203                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               1296                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         9551      9.97%      9.97% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          60472     63.15%     73.12% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           113      0.12%     73.24% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     73.24% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      3.01%     76.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     76.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     76.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      2.01%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         15747     16.44%     94.70% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         5079      5.30%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           95760                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                4483                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     170748                       # The number of ROB reads
system.cpu10.rob.rob_writes                    241717                       # The number of ROB writes
system.cpu10.timesIdled                           191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          8753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     988438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     86213                       # Number of Instructions Simulated
system.cpu10.committedOps                       86213                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.380349                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.380349                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.724455                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.724455                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 129310                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 67834                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11165                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8183                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   483                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  139                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             755                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          13.088773                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             19669                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             813                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           24.193112                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1136237031                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    13.088773                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.204512                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.204512                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           45988                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          45988                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        15248                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         15248                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         4105                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         4105                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           58                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           58                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           38                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        19353                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          19353                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        19353                       # number of overall hits
system.cpu10.dcache.overall_hits::total         19353                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2055                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2055                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          913                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          913                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           27                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           15                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2968                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2968                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2968                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2968                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    137152413                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    137152413                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     91867520                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     91867520                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data      1157517                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total      1157517                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       143964                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       143964                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       175311                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       175311                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    229019933                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    229019933                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    229019933                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    229019933                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        17303                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        17303                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         5018                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         5018                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        22321                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        22321                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        22321                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        22321                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.118766                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.118766                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.181945                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.181945                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.317647                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.317647                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.283019                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.283019                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.132969                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.132969                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.132969                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.132969                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 66740.833577                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 66740.833577                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 100621.599124                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 100621.599124                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data        42871                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total        42871                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  9597.600000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  9597.600000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 77163.050202                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 77163.050202                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 77163.050202                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 77163.050202                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         4557                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             186                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    24.500000                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          458                       # number of writebacks
system.cpu10.dcache.writebacks::total             458                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1186                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1186                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          581                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          581                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            9                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1767                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1767                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1767                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1767                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          869                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          869                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          332                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          332                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           18                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           14                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1201                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1201                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1201                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1201                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     45448506                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     45448506                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     25396857                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     25396857                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       340173                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       340173                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       133515                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       133515                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       169506                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       169506                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     70845363                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     70845363                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     70845363                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     70845363                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.050223                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.050223                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.066162                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.066162                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.211765                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.211765                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.264151                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.264151                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.053806                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.053806                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.053806                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.053806                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 52299.776755                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 52299.776755                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 76496.557229                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 76496.557229                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 18898.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18898.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  9536.785714                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  9536.785714                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 58988.645296                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 58988.645296                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 58988.645296                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 58988.645296                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             314                       # number of replacements
system.cpu10.icache.tags.tagsinuse          83.081820                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             20256                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             772                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           26.238342                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    83.081820                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.162269                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.162269                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           43078                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          43078                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        20256                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         20256                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        20256                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          20256                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        20256                       # number of overall hits
system.cpu10.icache.overall_hits::total         20256                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          897                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          897                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          897                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          897                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          897                       # number of overall misses
system.cpu10.icache.overall_misses::total          897                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     36901216                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     36901216                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     36901216                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     36901216                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     36901216                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     36901216                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        21153                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        21153                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        21153                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        21153                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        21153                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        21153                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.042405                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.042405                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.042405                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.042405                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.042405                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.042405                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 41138.479376                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 41138.479376                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 41138.479376                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 41138.479376                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 41138.479376                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 41138.479376                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs     6.666667                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          314                       # number of writebacks
system.cpu10.icache.writebacks::total             314                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          125                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          125                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          125                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          772                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          772                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          772                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     27350830                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     27350830                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     27350830                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     27350830                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     27350830                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     27350830                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.036496                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.036496                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.036496                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.036496                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.036496                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.036496                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 35428.536269                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 35428.536269                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 35428.536269                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 35428.536269                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 35428.536269                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 35428.536269                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  7248                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            5772                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             629                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               5878                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  1950                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           33.174549                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   553                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            77                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             77                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                       6089                       # DTB read hits
system.cpu11.dtb.read_misses                      283                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                   6372                       # DTB read accesses
system.cpu11.dtb.write_hits                      3204                       # DTB write hits
system.cpu11.dtb.write_misses                      25                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  3229                       # DTB write accesses
system.cpu11.dtb.data_hits                       9293                       # DTB hits
system.cpu11.dtb.data_misses                      308                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                   9601                       # DTB accesses
system.cpu11.itb.fetch_hits                      6120                       # ITB hits
system.cpu11.itb.fetch_misses                      73                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                  6193                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          86059                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             4213                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        55565                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      7248                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             2503                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       24983                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  1413                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        47821                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2354                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                    6120                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 242                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            80109                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.693617                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.093063                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  70815     88.40%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    616      0.77%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    608      0.76%     89.93% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    766      0.96%     90.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   1168      1.46%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    345      0.43%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    479      0.60%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    332      0.41%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   4980      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              80109                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.084221                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.645662                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   6406                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               18420                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    5689                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1284                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  489                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                590                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 224                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                46860                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 937                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  489                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   7130                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                 11020                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         5514                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    6175                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                1960                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                44913                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 364                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  675                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  606                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                   58                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             33297                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups               64256                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          51584                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12668                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               22174                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  11123                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              100                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    5089                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               6103                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              3912                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             259                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            273                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    40601                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               106                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   38424                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             235                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         11897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         5985                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        80109                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.479646                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.502615                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             70330     87.79%     87.79% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1902      2.37%     90.17% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              1451      1.81%     91.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              1095      1.37%     93.35% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              1377      1.72%     95.06% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5               879      1.10%     96.16% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              1727      2.16%     98.32% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7               714      0.89%     99.21% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8               634      0.79%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         80109                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                   972     49.85%     49.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     49.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     49.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  90      4.62%     54.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     54.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     54.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                359     18.41%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     72.87% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  405     20.77%     93.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 124      6.36%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               23443     61.01%     61.02% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                180      0.47%     61.49% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     61.49% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2927      7.62%     69.11% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     69.11% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     69.11% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1926      5.01%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.12% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               6611     17.21%     91.33% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              3333      8.67%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                38424                       # Type of FU issued
system.cpu11.iq.rate                         0.446484                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      1950                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.050750                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           135320                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           39303                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        25711                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23822                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13322                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10368                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                28112                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12258                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads            211                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         1670                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         1109                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          957                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  489                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3831                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                2000                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             42088                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             165                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                6103                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               3912                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               81                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1945                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          115                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          371                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                486                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               37589                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                6372                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             835                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                        1381                       # number of nop insts executed
system.cpu11.iew.exec_refs                       9601                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   4896                       # Number of branches executed
system.cpu11.iew.exec_stores                     3229                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.436782                       # Inst execution rate
system.cpu11.iew.wb_sent                        36549                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       36079                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   21303                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   30379                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.419236                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.701241                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         11896                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            81                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             412                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        30446                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.974118                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.318233                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        24339     79.94%     79.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1          909      2.99%     82.93% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         1027      3.37%     86.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          570      1.87%     88.17% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          614      2.02%     90.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5          245      0.80%     90.99% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          202      0.66%     91.66% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          228      0.75%     92.41% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         2312      7.59%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        30446                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              29658                       # Number of instructions committed
system.cpu11.commit.committedOps                29658                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         7236                       # Number of memory references committed
system.cpu11.commit.loads                        4433                       # Number of loads committed
system.cpu11.commit.membars                        19                       # Number of memory barriers committed
system.cpu11.commit.branches                     3524                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   24161                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                220                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          852      2.87%      2.87% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          16640     56.11%     58.98% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           113      0.38%     59.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     59.36% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      9.70%     69.06% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     69.06% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     69.06% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      6.47%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          4452     15.01%     90.55% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         2803      9.45%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           29658                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                2312                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      68882                       # The number of ROB reads
system.cpu11.rob.rob_writes                     84937                       # The number of ROB writes
system.cpu11.timesIdled                           122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          5950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    1021383                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     28810                       # Number of Instructions Simulated
system.cpu11.committedOps                       28810                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.987123                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.987123                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.334770                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.334770                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  44091                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 19986                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11123                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8108                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                    92                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             510                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.839426                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              5842                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             567                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           10.303351                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.839426                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.184991                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.184991                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           16273                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          16273                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         3553                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          3553                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         2244                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2244                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           24                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           17                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data         5797                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           5797                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         5797                       # number of overall hits
system.cpu11.dcache.overall_hits::total          5797                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1456                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1456                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          535                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          535                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            4                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            7                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         1991                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         1991                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         1991                       # number of overall misses
system.cpu11.dcache.overall_misses::total         1991                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    118215342                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    118215342                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     79963796                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     79963796                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       401706                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       401706                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       361071                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       361071                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    198179138                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    198179138                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    198179138                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    198179138                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         5009                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5009                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         2779                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2779                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         7788                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         7788                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         7788                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         7788                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.290677                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.290677                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.192515                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.192515                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.291667                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.291667                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.255650                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.255650                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.255650                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.255650                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 81191.855769                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 81191.855769                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 149465.039252                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 149465.039252                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 100426.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 100426.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 51581.571429                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 51581.571429                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 99537.487695                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 99537.487695                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 99537.487695                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 99537.487695                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         3409                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             123                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    27.715447                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          323                       # number of writebacks
system.cpu11.dcache.writebacks::total             323                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          988                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          988                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          399                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          399                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            2                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1387                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1387                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1387                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1387                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          468                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          468                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          136                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            7                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          604                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          604                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          604                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          604                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     39195360                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     39195360                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     22252865                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     22252865                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       352944                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       352944                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     61448225                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     61448225                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     61448225                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     61448225                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.093432                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.093432                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.048938                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.048938                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.077555                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.077555                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.077555                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.077555                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 83750.769231                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 83750.769231                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 163624.007353                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 163624.007353                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 50420.571429                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 50420.571429                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 101735.471854                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 101735.471854                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 101735.471854                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 101735.471854                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              56                       # number of replacements
system.cpu11.icache.tags.tagsinuse          67.655358                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              5619                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             436                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           12.887615                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    67.655358                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.132139                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.132139                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           12676                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          12676                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         5619                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          5619                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         5619                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           5619                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         5619                       # number of overall hits
system.cpu11.icache.overall_hits::total          5619                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          501                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          501                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          501                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          501                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          501                       # number of overall misses
system.cpu11.icache.overall_misses::total          501                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     19687077                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     19687077                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     19687077                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     19687077                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     19687077                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     19687077                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         6120                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         6120                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         6120                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         6120                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         6120                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         6120                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.081863                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.081863                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.081863                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.081863                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.081863                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.081863                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 39295.562874                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 39295.562874                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 39295.562874                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 39295.562874                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 39295.562874                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 39295.562874                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           56                       # number of writebacks
system.cpu11.icache.writebacks::total              56                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           65                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           65                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           65                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          436                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          436                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          436                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          436                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          436                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          436                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     14989671                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     14989671                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     14989671                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     14989671                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     14989671                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     14989671                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.071242                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.071242                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.071242                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.071242                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.071242                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.071242                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 34379.979358                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 34379.979358                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 34379.979358                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 34379.979358                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 34379.979358                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 34379.979358                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 27854                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           21123                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1280                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              20714                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 13533                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           65.332625                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  2963                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            82                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             81                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      23068                       # DTB read hits
system.cpu12.dtb.read_misses                      390                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  23458                       # DTB read accesses
system.cpu12.dtb.write_hits                      8159                       # DTB write hits
system.cpu12.dtb.write_misses                      27                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  8186                       # DTB write accesses
system.cpu12.dtb.data_hits                      31227                       # DTB hits
system.cpu12.dtb.data_misses                      417                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  31644                       # DTB accesses
system.cpu12.itb.fetch_hits                     24203                       # ITB hits
system.cpu12.itb.fetch_misses                      69                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 24272                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          80146                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             8893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       167437                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     27854                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            16497                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       58886                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  2815                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2564                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   24203                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 482                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            71867                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.329818                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.006466                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  39404     54.83%     54.83% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1662      2.31%     57.14% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   3228      4.49%     61.63% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   3923      5.46%     67.09% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   7375     10.26%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    835      1.16%     78.52% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   3721      5.18%     83.69% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   2203      3.07%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   9516     13.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              71867                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.347541                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.089150                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  11878                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               32943                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   23579                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2488                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  969                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               3134                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 452                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               149757                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1904                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  969                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  13435                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                 11112                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        18040                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   24381                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3920                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               145142                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 425                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  685                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1453                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  459                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             97623                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              179941                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         167283                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12652                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               75149                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  22474                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              606                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          580                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                   10060                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              23940                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             10006                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            2907                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           2968                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   125613                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              1020                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  120180                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             383                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         26140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        13100                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          280                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        71867                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.672256                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.228814                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             38718     53.87%     53.87% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              5500      7.65%     61.53% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              6201      8.63%     70.16% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              4895      6.81%     76.97% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              4991      6.94%     83.91% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              4299      5.98%     89.89% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              5501      7.65%     97.55% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7               968      1.35%     98.90% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               794      1.10%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         71867                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1041     24.96%     24.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     24.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     24.96% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  90      2.16%     27.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     27.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     27.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                384      9.21%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     36.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1773     42.51%     78.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 883     21.17%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               82525     68.67%     68.67% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                184      0.15%     68.82% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     68.82% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2928      2.44%     71.26% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     71.26% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     71.26% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1926      1.60%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.86% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              24166     20.11%     92.97% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              8447      7.03%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               120180                       # Type of FU issued
system.cpu12.iq.rate                         1.499513                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      4171                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.034706                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           292564                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          139506                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       106123                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             24217                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13304                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10376                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               111867                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12480                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            598                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         4683                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         3115                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         1225                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  969                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  4241                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1395                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            140440                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             255                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               23940                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              10006                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              543                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   32                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1351                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          272                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          701                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                973                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              118705                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               23458                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1475                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       13807                       # number of nop insts executed
system.cpu12.iew.exec_refs                      31644                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  22219                       # Number of branches executed
system.cpu12.iew.exec_stores                     8186                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.481109                       # Inst execution rate
system.cpu12.iew.wb_sent                       117207                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      116499                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   64710                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   82259                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.453585                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.786662                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         27497                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           740                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             842                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        67807                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.648355                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.678898                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        41525     61.24%     61.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         6678      9.85%     71.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3334      4.92%     76.01% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1891      2.79%     78.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         2544      3.75%     82.55% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         2641      3.89%     86.44% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          699      1.03%     87.47% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         2784      4.11%     91.58% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         5711      8.42%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        67807                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             111770                       # Number of instructions committed
system.cpu12.commit.committedOps               111770                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        26148                       # Number of memory references committed
system.cpu12.commit.loads                       19257                       # Number of loads committed
system.cpu12.commit.membars                       345                       # Number of memory barriers committed
system.cpu12.commit.branches                    19261                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   95213                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               1854                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        11281     10.09%     10.09% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          69075     61.80%     71.89% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.10%     72.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     72.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      2.57%     74.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     74.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     74.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.72%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         19602     17.54%     93.83% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         6899      6.17%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          111770                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                5711                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     200089                       # The number of ROB reads
system.cpu12.rob.rob_writes                    282579                       # The number of ROB writes
system.cpu12.timesIdled                           186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          8279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     977779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    100493                       # Number of Instructions Simulated
system.cpu12.committedOps                      100493                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.797528                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.797528                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.253874                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.253874                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 151824                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 80481                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11131                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8127                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   744                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  218                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             932                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          11.257838                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             24739                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             990                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           24.988889                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1140395733                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    11.257838                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.175904                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.175904                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           57937                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          57937                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        18484                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         18484                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         5769                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         5769                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           87                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           62                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        24253                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          24253                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        24253                       # number of overall hits
system.cpu12.dcache.overall_hits::total         24253                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2752                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2752                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         1027                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         1027                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           46                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           29                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3779                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3779                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3779                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3779                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    146167578                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    146167578                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     98608289                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     98608289                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data      1286388                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total      1286388                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       273996                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       273996                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       192726                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       192726                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    244775867                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    244775867                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    244775867                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    244775867                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        21236                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        21236                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         6796                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         6796                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        28032                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        28032                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        28032                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        28032                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.129591                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.129591                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.151118                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.151118                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.345865                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.345865                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.318681                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.318681                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.134810                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.134810                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.134810                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.134810                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 53113.218750                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 53113.218750                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 96015.860759                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 96015.860759                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 27964.956522                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 27964.956522                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  9448.137931                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  9448.137931                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 64772.655994                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 64772.655994                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 64772.655994                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 64772.655994                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         4275                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          135                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             159                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    26.886792                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          135                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          595                       # number of writebacks
system.cpu12.dcache.writebacks::total             595                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1561                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1561                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          610                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          610                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data           12                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         2171                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         2171                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         2171                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         2171                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1191                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1191                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          417                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          417                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           34                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           28                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1608                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1608                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1608                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1608                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     47835522                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     47835522                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     27329920                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     27329920                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       581661                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       581661                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       248454                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       248454                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       185760                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       185760                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     75165442                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     75165442                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     75165442                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     75165442                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.056084                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.056084                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.061360                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.061360                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.255639                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.255639                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.307692                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.057363                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.057363                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.057363                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.057363                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 40164.166247                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 40164.166247                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 65539.376499                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 65539.376499                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 17107.676471                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17107.676471                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  8873.357143                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  8873.357143                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 46744.677861                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 46744.677861                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 46744.677861                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 46744.677861                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             389                       # number of replacements
system.cpu12.icache.tags.tagsinuse          75.681362                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             23206                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             864                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           26.858796                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    75.681362                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.147815                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.147815                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           49264                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          49264                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        23206                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         23206                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        23206                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          23206                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        23206                       # number of overall hits
system.cpu12.icache.overall_hits::total         23206                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          994                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          994                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          994                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          994                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          994                       # number of overall misses
system.cpu12.icache.overall_misses::total          994                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     37041702                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     37041702                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     37041702                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     37041702                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     37041702                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     37041702                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        24200                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        24200                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        24200                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        24200                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        24200                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        24200                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.041074                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.041074                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.041074                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.041074                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.041074                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.041074                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 37265.293763                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 37265.293763                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 37265.293763                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 37265.293763                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 37265.293763                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 37265.293763                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          389                       # number of writebacks
system.cpu12.icache.writebacks::total             389                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          130                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          130                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          130                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          864                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          864                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          864                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          864                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          864                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          864                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     27087288                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     27087288                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     27087288                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     27087288                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     27087288                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     27087288                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.035702                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.035702                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.035702                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.035702                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.035702                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.035702                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 31351.027778                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 31351.027778                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 31351.027778                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 31351.027778                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 31351.027778                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 31351.027778                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 44814                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           34134                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1609                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              32492                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 23335                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           71.817678                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  4759                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           126                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               20                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            106                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      34520                       # DTB read hits
system.cpu13.dtb.read_misses                      444                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  34964                       # DTB read accesses
system.cpu13.dtb.write_hits                     10867                       # DTB write hits
system.cpu13.dtb.write_misses                      32                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 10899                       # DTB write accesses
system.cpu13.dtb.data_hits                      45387                       # DTB hits
system.cpu13.dtb.data_misses                      476                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  45863                       # DTB accesses
system.cpu13.itb.fetch_hits                     40720                       # ITB hits
system.cpu13.itb.fetch_misses                      79                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 40799                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         147992                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10816                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       247754                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     44814                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            28114                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       75313                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3531                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                130                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        49202                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2700                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   40720                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 525                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           139960                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.770177                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.697003                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  89400     63.88%     63.88% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2744      1.96%     65.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   3820      2.73%     68.57% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   8215      5.87%     74.43% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  12532      8.95%     83.39% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1939      1.39%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   7745      5.53%     90.31% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   2088      1.49%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  11477      8.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             139960                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.302814                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.674104                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  13837                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               32853                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   39918                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2931                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1219                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               5029                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 571                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               225932                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2510                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1219                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  15791                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                 12176                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        16825                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   40782                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3965                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               220012                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 404                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  759                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1364                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  548                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            144491                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              259357                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         246583                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12768                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              116681                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  27810                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              575                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          551                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                   10801                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              35618                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             12876                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            3248                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1807                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   187308                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1006                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  181212                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             539                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         31339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        14716                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          267                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       139960                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.294741                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.090578                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             90318     64.53%     64.53% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              6491      4.64%     69.17% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             11057      7.90%     77.07% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              9584      6.85%     83.92% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              5310      3.79%     87.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              5084      3.63%     91.34% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              8926      6.38%     97.72% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1881      1.34%     99.06% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1309      0.94%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        139960                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1415     32.45%     32.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     32.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     32.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  91      2.09%     34.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     34.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     34.53% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                385      8.83%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     43.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1439     33.00%     76.36% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1031     23.64%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              128948     71.16%     71.16% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                194      0.11%     71.27% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     71.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2924      1.61%     72.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.88% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1924      1.06%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.94% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              35805     19.76%     93.70% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             11413      6.30%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               181212                       # Type of FU issued
system.cpu13.iq.rate                         1.224472                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4361                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.024066                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           483090                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          206176                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       166148                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             24194                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13532                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10384                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               173097                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12472                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           1679                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         5436                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3851                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         1249                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1219                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  4679                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1719                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            212824                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             379                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               35618                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              12876                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              519                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   41                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1657                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          415                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          871                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1286                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              179052                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               34964                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2160                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       24510                       # number of nop insts executed
system.cpu13.iew.exec_refs                      45863                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  37628                       # Number of branches executed
system.cpu13.iew.exec_stores                    10899                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.209876                       # Inst execution rate
system.cpu13.iew.wb_sent                       177447                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      176532                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  101496                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  123279                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.192848                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.823303                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         33161                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           739                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1063                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        85875                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.074713                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.903404                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        46286     53.90%     53.90% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         9436     10.99%     64.89% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         4335      5.05%     69.94% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2067      2.41%     72.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2742      3.19%     75.54% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         5913      6.89%     82.42% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          975      1.14%     83.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         5492      6.40%     89.95% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         8629     10.05%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        85875                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             178166                       # Number of instructions committed
system.cpu13.commit.committedOps               178166                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        39207                       # Number of memory references committed
system.cpu13.commit.loads                       30182                       # Number of loads committed
system.cpu13.commit.membars                       354                       # Number of memory barriers committed
system.cpu13.commit.branches                    33834                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  151815                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               3288                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        21195     11.90%     11.90% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         112474     63.13%     75.02% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.06%     75.09% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     75.09% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.62%     76.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     76.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     76.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.08%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.78% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         30536     17.14%     94.92% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         9048      5.08%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          178166                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                8629                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     287156                       # The number of ROB reads
system.cpu13.rob.rob_writes                    427530                       # The number of ROB writes
system.cpu13.timesIdled                           170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          8032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     959450                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    156975                       # Number of Instructions Simulated
system.cpu13.committedOps                      156975                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.942774                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.942774                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.060699                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.060699                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 225538                       # number of integer regfile reads
system.cpu13.int_regfile_writes                124180                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11132                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8115                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  1191                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  542                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            1408                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          10.224245                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             36915                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1465                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           25.197952                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1125171540                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    10.224245                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.159754                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.159754                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           83316                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          83316                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        28480                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         28480                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         7715                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         7715                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          211                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          211                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          173                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          173                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        36195                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          36195                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        36195                       # number of overall hits
system.cpu13.dcache.overall_hits::total         36195                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2945                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2945                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         1054                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         1054                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           93                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           93                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           79                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3999                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3999                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3999                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3999                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    140883867                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    140883867                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data    101813805                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total    101813805                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data      1799550                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total      1799550                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       982206                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       982206                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        10449                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        10449                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    242697672                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    242697672                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    242697672                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    242697672                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        31425                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        31425                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         8769                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         8769                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          252                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          252                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        40194                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        40194                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        40194                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        40194                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.093715                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.093715                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.120196                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.120196                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.305921                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.305921                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.313492                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.313492                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.099492                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.099492                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.099492                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.099492                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 47838.324958                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 47838.324958                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 96597.537951                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 96597.537951                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data        19350                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total        19350                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 12432.987342                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 12432.987342                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 60689.590398                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 60689.590398                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 60689.590398                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 60689.590398                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         3421                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             157                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    21.789809                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          124                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          854                       # number of writebacks
system.cpu13.dcache.writebacks::total             854                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1445                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1445                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          659                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          659                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           18                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         2104                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         2104                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         2104                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         2104                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1500                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1500                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          395                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          395                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           75                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           76                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           76                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1895                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1895                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1895                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1895                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     51695847                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     51695847                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     26561336                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     26561336                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       752328                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       752328                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       895131                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       895131                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data         9288                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total         9288                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     78257183                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     78257183                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     78257183                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     78257183                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.047733                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.047733                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.045045                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.045045                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.246711                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.246711                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.301587                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.301587                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.047146                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.047146                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.047146                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.047146                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 34463.898000                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 34463.898000                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 67243.888608                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 67243.888608                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 10031.040000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10031.040000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 11778.039474                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 11778.039474                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 41296.666491                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 41296.666491                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 41296.666491                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 41296.666491                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             607                       # number of replacements
system.cpu13.icache.tags.tagsinuse          71.858499                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             39468                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1092                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           36.142857                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    71.858499                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.140349                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.140349                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           82526                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          82526                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        39468                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         39468                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        39468                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          39468                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        39468                       # number of overall hits
system.cpu13.icache.overall_hits::total         39468                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1249                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1249                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1249                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1249                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1249                       # number of overall misses
system.cpu13.icache.overall_misses::total         1249                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     39489093                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     39489093                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     39489093                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     39489093                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     39489093                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     39489093                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        40717                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        40717                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        40717                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        40717                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        40717                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        40717                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.030675                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.030675                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.030675                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.030675                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.030675                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.030675                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 31616.567654                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 31616.567654                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 31616.567654                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 31616.567654                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 31616.567654                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 31616.567654                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          607                       # number of writebacks
system.cpu13.icache.writebacks::total             607                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          157                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          157                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          157                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          157                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          157                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          157                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1092                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1092                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1092                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1092                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1092                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1092                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     28500228                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     28500228                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     28500228                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     28500228                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     28500228                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     28500228                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.026819                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.026819                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.026819                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.026819                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.026819                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.026819                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 26099.109890                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 26099.109890                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 26099.109890                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 26099.109890                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 26099.109890                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 26099.109890                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 30820                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           23183                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1322                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              23463                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 15232                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           64.919235                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  3367                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           103                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                9                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      23764                       # DTB read hits
system.cpu14.dtb.read_misses                      394                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  24158                       # DTB read accesses
system.cpu14.dtb.write_hits                      8043                       # DTB write hits
system.cpu14.dtb.write_misses                      30                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  8073                       # DTB write accesses
system.cpu14.dtb.data_hits                      31807                       # DTB hits
system.cpu14.dtb.data_misses                      424                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  32231                       # DTB accesses
system.cpu14.itb.fetch_hits                     27714                       # ITB hits
system.cpu14.itb.fetch_misses                      73                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 27787                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          85211                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            10641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       176481                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     30820                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            18608                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       56731                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  2903                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2445                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   27714                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 489                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            71401                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.471688                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.963364                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  36056     50.50%     50.50% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   2095      2.93%     53.43% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   2890      4.05%     57.48% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   5198      7.28%     64.76% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   8267     11.58%     76.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   1299      1.82%     78.16% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   4832      6.77%     84.92% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   1655      2.32%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   9109     12.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              71401                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.361690                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.071106                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  12884                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               27914                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   27252                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                2355                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  986                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               3552                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 482                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               159139                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2047                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  986                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  14438                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                 11667                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        12966                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   27962                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                3372                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               154456                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 408                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  930                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1136                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  458                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands            102951                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              186711                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         174020                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12685                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               81261                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  21690                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              409                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          386                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    8948                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              24449                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              9597                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            2090                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1204                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   132446                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               664                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  127769                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             410                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         24358                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        11604                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          177                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        71401                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.789457                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.270385                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             36161     50.64%     50.64% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              5074      7.11%     57.75% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              7765     10.88%     68.63% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              6180      8.66%     77.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              4023      5.63%     82.92% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              3955      5.54%     88.46% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              5960      8.35%     96.80% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              1266      1.77%     98.58% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              1017      1.42%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         71401                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1153     34.08%     34.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     34.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     34.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  88      2.60%     36.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     36.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     36.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                377     11.14%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     47.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 1071     31.66%     79.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 694     20.51%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               89557     70.09%     70.10% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                185      0.14%     70.24% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     70.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2915      2.28%     72.52% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     72.52% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     72.52% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1926      1.51%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              24776     19.39%     93.42% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              8406      6.58%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               127769                       # Type of FU issued
system.cpu14.iq.rate                         1.499443                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      3383                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.026477                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           306773                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          144141                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       113536                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23959                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13374                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10368                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               118811                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12337                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           1093                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         4261                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         2903                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1186                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  986                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  4166                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1589                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            148972                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             292                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               24449                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               9597                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              349                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1529                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          297                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          712                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1009                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              126153                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               24158                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1616                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       15862                       # number of nop insts executed
system.cpu14.iew.exec_refs                      32231                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  25304                       # Number of branches executed
system.cpu14.iew.exec_stores                     8073                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.480478                       # Inst execution rate
system.cpu14.iew.wb_sent                       124682                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      123904                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   71120                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   88460                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.454085                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.803979                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         25900                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           487                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             857                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        67557                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.808532                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.796697                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        40284     59.63%     59.63% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         6213      9.20%     68.83% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         3444      5.10%     73.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1597      2.36%     76.29% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         2071      3.07%     79.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         3559      5.27%     84.62% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          773      1.14%     85.77% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         3358      4.97%     90.74% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         6258      9.26%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        67557                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             122179                       # Number of instructions committed
system.cpu14.commit.committedOps               122179                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        26882                       # Number of memory references committed
system.cpu14.commit.loads                       20188                       # Number of loads committed
system.cpu14.commit.membars                       229                       # Number of memory barriers committed
system.cpu14.commit.branches                    22411                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  103779                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               2269                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        13431     10.99%     10.99% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          76711     62.79%     73.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.09%     73.87% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     73.87% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      2.36%     76.23% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     76.23% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     76.23% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      1.57%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.80% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         20417     16.71%     94.51% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         6707      5.49%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          122179                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                6258                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     208195                       # The number of ROB reads
system.cpu14.rob.rob_writes                    299985                       # The number of ROB writes
system.cpu14.timesIdled                           198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                         13810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     973364                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    108752                       # Number of Instructions Simulated
system.cpu14.committedOps                      108752                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.783535                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.783535                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.276267                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.276267                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 158134                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 85343                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11120                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8108                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   786                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  348                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements            1162                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           9.199378                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             24969                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1217                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           20.516845                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1123057359                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     9.199378                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.143740                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.143740                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           58087                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          58087                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        18891                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         18891                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         5602                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         5602                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          134                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          112                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          112                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        24493                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          24493                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        24493                       # number of overall hits
system.cpu14.dcache.overall_hits::total         24493                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2532                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2532                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          928                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          928                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           67                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           67                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           49                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         3460                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         3460                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         3460                       # number of overall misses
system.cpu14.dcache.overall_misses::total         3460                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    147940425                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    147940425                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     95100905                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     95100905                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data      1044900                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total      1044900                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       582822                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       582822                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data       249615                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       249615                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    243041330                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    243041330                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    243041330                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    243041330                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        21423                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        21423                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         6530                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         6530                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        27953                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        27953                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        27953                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        27953                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.118191                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.118191                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.142113                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.142113                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.304348                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.304348                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.123779                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.123779                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.123779                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.123779                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 58428.287915                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 58428.287915                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 102479.423491                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 102479.423491                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 15595.522388                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 15595.522388                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 11894.326531                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 11894.326531                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 70243.158960                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 70243.158960                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 70243.158960                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 70243.158960                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         4358                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             165                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    26.412121                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          669                       # number of writebacks
system.cpu14.dcache.writebacks::total             669                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1352                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1352                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          598                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          598                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data           13                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1950                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1950                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1950                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1950                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1180                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1180                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          330                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          330                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           54                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           49                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           49                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1510                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1510                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1510                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1510                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     50431518                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     50431518                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     25922787                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     25922787                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       639711                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       639711                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       528255                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       528255                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data       247293                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       247293                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     76354305                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     76354305                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     76354305                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     76354305                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.055081                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.055081                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.050536                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.050536                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.268657                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.268657                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.304348                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.304348                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.054019                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.054019                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.054019                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.054019                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 42738.574576                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 42738.574576                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 78553.900000                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 78553.900000                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 11846.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11846.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 10780.714286                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 10780.714286                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 50565.764901                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 50565.764901                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 50565.764901                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 50565.764901                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             475                       # number of replacements
system.cpu14.icache.tags.tagsinuse          66.720117                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             26607                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             950                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           28.007368                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    66.720117                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.130313                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.130313                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           56370                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          56370                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        26607                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         26607                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        26607                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          26607                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        26607                       # number of overall hits
system.cpu14.icache.overall_hits::total         26607                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1103                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1103                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1103                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1103                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1103                       # number of overall misses
system.cpu14.icache.overall_misses::total         1103                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     49682670                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     49682670                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     49682670                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     49682670                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     49682670                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     49682670                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        27710                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        27710                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        27710                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        27710                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        27710                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        27710                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.039805                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.039805                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.039805                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.039805                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.039805                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.039805                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 45043.218495                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 45043.218495                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 45043.218495                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 45043.218495                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 45043.218495                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 45043.218495                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          475                       # number of writebacks
system.cpu14.icache.writebacks::total             475                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          153                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          153                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          153                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          950                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          950                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          950                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          950                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          950                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          950                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     37270419                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     37270419                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     37270419                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     37270419                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     37270419                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     37270419                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.034284                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.034284                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.034284                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.034284                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.034284                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.034284                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 39232.020000                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 39232.020000                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 39232.020000                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 39232.020000                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 39232.020000                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 39232.020000                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  7095                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            5571                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             642                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               5720                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1843                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           32.220280                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   570                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            71                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             71                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                       6213                       # DTB read hits
system.cpu15.dtb.read_misses                      304                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                   6517                       # DTB read accesses
system.cpu15.dtb.write_hits                      3220                       # DTB write hits
system.cpu15.dtb.write_misses                      26                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  3246                       # DTB write accesses
system.cpu15.dtb.data_hits                       9433                       # DTB hits
system.cpu15.dtb.data_misses                      330                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                   9763                       # DTB accesses
system.cpu15.itb.fetch_hits                      6111                       # ITB hits
system.cpu15.itb.fetch_misses                      76                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                  6187                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          87006                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             4384                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        54575                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      7095                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             2413                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       21480                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1441                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        48574                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2496                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    6111                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 265                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            77688                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.702489                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.106448                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  68592     88.29%     88.29% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    615      0.79%     89.08% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    528      0.68%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    758      0.98%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   1167      1.50%     92.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    329      0.42%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    494      0.64%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    287      0.37%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   4918      6.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              77688                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.081546                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.627256                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   6809                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               14904                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    5641                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1273                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  487                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                601                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 240                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                45978                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1013                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  487                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   7524                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  9233                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         3784                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    6130                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                1956                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                44129                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 407                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  718                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  543                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  101                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             32750                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               63172                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          50494                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12674                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               22123                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  10627                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               97                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           80                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    5045                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               6090                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              3870                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             245                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            348                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    40099                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   38333                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             237                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         11449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         5484                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        77688                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.493422                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.509115                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             67763     87.22%     87.22% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1938      2.49%     89.72% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1575      2.03%     91.75% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              1087      1.40%     93.15% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              1435      1.85%     94.99% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5               948      1.22%     96.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              1676      2.16%     98.37% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               680      0.88%     99.25% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               586      0.75%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         77688                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   903     46.79%     46.79% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    1      0.05%     46.84% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     46.84% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  91      4.72%     51.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     51.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     51.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                386     20.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     71.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  426     22.07%     93.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 123      6.37%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               23195     60.51%     60.52% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                191      0.50%     61.02% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     61.02% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2935      7.66%     68.67% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     68.67% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     68.67% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1926      5.02%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.70% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               6732     17.56%     91.26% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              3350      8.74%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                38333                       # Type of FU issued
system.cpu15.iq.rate                         0.440579                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      1930                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.050348                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           132463                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           38440                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        25494                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             24058                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13224                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10387                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                27862                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12397                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            206                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1662                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1062                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         1042                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  487                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  2507                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1974                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             41533                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             156                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                6090                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               3870                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               76                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1924                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           99                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          395                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                494                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               37502                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                6517                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             831                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                        1337                       # number of nop insts executed
system.cpu15.iew.exec_refs                       9763                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   4834                       # Number of branches executed
system.cpu15.iew.exec_stores                     3246                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.431028                       # Inst execution rate
system.cpu15.iew.wb_sent                        36370                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       35881                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   21112                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   29843                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.412397                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.707436                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         11483                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             409                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        27366                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.080063                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.412477                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        21262     77.69%     77.69% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          888      3.24%     80.94% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1041      3.80%     84.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          595      2.17%     86.92% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          606      2.21%     89.13% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          259      0.95%     90.08% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          203      0.74%     90.82% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          231      0.84%     91.66% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2281      8.34%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        27366                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              29557                       # Number of instructions committed
system.cpu15.commit.committedOps                29557                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         7236                       # Number of memory references committed
system.cpu15.commit.loads                        4428                       # Number of loads committed
system.cpu15.commit.membars                        16                       # Number of memory barriers committed
system.cpu15.commit.branches                     3502                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   24102                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                214                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          814      2.75%      2.75% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          16580     56.10%     58.85% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.38%     59.23% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     59.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      9.74%     68.97% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     68.97% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     68.97% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      6.50%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          4444     15.04%     90.50% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2808      9.50%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           29557                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2281                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      65293                       # The number of ROB reads
system.cpu15.rob.rob_writes                     83815                       # The number of ROB writes
system.cpu15.timesIdled                           133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          9318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    1020436                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     28747                       # Number of Instructions Simulated
system.cpu15.committedOps                       28747                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             3.026611                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       3.026611                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.330403                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.330403                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  43912                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 19813                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11141                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8121                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                    76                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             501                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           8.522821                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              5806                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             557                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           10.423698                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     8.522821                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.133169                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.133169                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           16358                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          16358                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         3542                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          3542                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         2238                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2238                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           22                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           15                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data         5780                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           5780                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         5780                       # number of overall hits
system.cpu15.dcache.overall_hits::total          5780                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1514                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1514                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          550                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          550                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            5                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2064                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2064                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2064                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2064                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    123901920                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    123901920                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     82087268                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     82087268                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       270513                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       270513                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        41796                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        41796                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    205989188                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    205989188                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    205989188                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    205989188                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         5056                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5056                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         2788                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2788                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         7844                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         7844                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         7844                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         7844                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.299446                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.299446                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.197274                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.197274                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.263131                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.263131                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.263131                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.263131                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 81837.463672                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 81837.463672                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 149249.578182                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 149249.578182                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        90171                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        90171                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  8359.200000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  8359.200000                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 99800.963178                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 99800.963178                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 99800.963178                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 99800.963178                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         3114                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             121                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    25.735537                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          359                       # number of writebacks
system.cpu15.dcache.writebacks::total             359                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1054                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1054                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          418                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          418                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1472                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1472                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1472                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1472                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          460                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          132                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            5                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          592                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          592                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          592                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          592                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     36225522                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     36225522                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     19835668                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     19835668                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        35991                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        35991                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     56061190                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     56061190                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     56061190                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     56061190                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.090981                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.090981                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.047346                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.047346                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.075472                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.075472                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.075472                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.075472                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 78751.134783                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 78751.134783                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 150270.212121                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 150270.212121                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  7198.200000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  7198.200000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 94697.956081                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 94697.956081                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 94697.956081                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 94697.956081                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              77                       # number of replacements
system.cpu15.icache.tags.tagsinuse          52.347438                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              5569                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             468                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           11.899573                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    52.347438                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.102241                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.102241                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           12690                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          12690                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         5569                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          5569                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         5569                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           5569                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         5569                       # number of overall hits
system.cpu15.icache.overall_hits::total          5569                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          542                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          542                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          542                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          542                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          542                       # number of overall misses
system.cpu15.icache.overall_misses::total          542                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     29105109                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     29105109                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     29105109                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     29105109                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     29105109                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     29105109                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         6111                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         6111                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         6111                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         6111                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         6111                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         6111                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.088693                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.088693                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.088693                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.088693                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.088693                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.088693                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 53699.463100                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 53699.463100                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 53699.463100                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 53699.463100                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 53699.463100                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 53699.463100                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu15.icache.writebacks::total              77                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           74                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           74                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           74                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          468                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          468                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          468                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          468                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          468                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          468                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     21436704                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     21436704                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     21436704                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     21436704                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     21436704                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     21436704                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.076583                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.076583                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.076583                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.076583                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.076583                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.076583                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 45804.923077                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 45804.923077                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 45804.923077                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 45804.923077                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 45804.923077                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 45804.923077                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1573                       # number of replacements
system.l2.tags.tagsinuse                  4199.285729                       # Cycle average of tags in use
system.l2.tags.total_refs                       63199                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9551                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.617003                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2378.278562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1216.818682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      444.122469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       59.429877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.369177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.931746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.620052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        3.689347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.968296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        5.218481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        1.156841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.777395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.853478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        5.886957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        6.517615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.693726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        2.917874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.584204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        6.128693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.988118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        1.303449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        5.259682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.524589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.578027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.300617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        3.684848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        1.039647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.803824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        4.089057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        4.114056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.840614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.795729                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.145159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.027107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.256304                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7978                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1036                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5068                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1795                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.486938                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2777288                       # Number of tag accesses
system.l2.tags.data_accesses                  2777288                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        21664                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21664                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6789                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6789                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   46                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 43                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             2616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              276                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               98                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4430                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5969                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           653                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          1002                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           900                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst          1018                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst          1082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           545                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           582                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          1041                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           835                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17329                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         8614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data         1043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data         1070                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18273                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5969                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               11230                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 653                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                1006                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1002                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                1170                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 900                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 963                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                1018                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                1083                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                1082                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                1194                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 545                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 401                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 765                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 620                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 582                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 492                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 600                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 448                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 697                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 588                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 405                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 367                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 801                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 757                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1041                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                1118                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 835                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 861                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 434                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 405                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40032                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5969                       # number of overall hits
system.l2.overall_hits::cpu00.data              11230                       # number of overall hits
system.l2.overall_hits::cpu01.inst                653                       # number of overall hits
system.l2.overall_hits::cpu01.data               1006                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1002                       # number of overall hits
system.l2.overall_hits::cpu02.data               1170                       # number of overall hits
system.l2.overall_hits::cpu03.inst                900                       # number of overall hits
system.l2.overall_hits::cpu03.data                963                       # number of overall hits
system.l2.overall_hits::cpu04.inst               1018                       # number of overall hits
system.l2.overall_hits::cpu04.data               1083                       # number of overall hits
system.l2.overall_hits::cpu05.inst               1082                       # number of overall hits
system.l2.overall_hits::cpu05.data               1194                       # number of overall hits
system.l2.overall_hits::cpu06.inst                545                       # number of overall hits
system.l2.overall_hits::cpu06.data                401                       # number of overall hits
system.l2.overall_hits::cpu07.inst                765                       # number of overall hits
system.l2.overall_hits::cpu07.data                620                       # number of overall hits
system.l2.overall_hits::cpu08.inst                582                       # number of overall hits
system.l2.overall_hits::cpu08.data                492                       # number of overall hits
system.l2.overall_hits::cpu09.inst                600                       # number of overall hits
system.l2.overall_hits::cpu09.data                448                       # number of overall hits
system.l2.overall_hits::cpu10.inst                697                       # number of overall hits
system.l2.overall_hits::cpu10.data                588                       # number of overall hits
system.l2.overall_hits::cpu11.inst                405                       # number of overall hits
system.l2.overall_hits::cpu11.data                367                       # number of overall hits
system.l2.overall_hits::cpu12.inst                801                       # number of overall hits
system.l2.overall_hits::cpu12.data                757                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1041                       # number of overall hits
system.l2.overall_hits::cpu13.data               1118                       # number of overall hits
system.l2.overall_hits::cpu14.inst                835                       # number of overall hits
system.l2.overall_hits::cpu14.data                861                       # number of overall hits
system.l2.overall_hits::cpu15.inst                434                       # number of overall hits
system.l2.overall_hits::cpu15.data                405                       # number of overall hits
system.l2.overall_hits::total                   40032                       # number of overall hits
system.l2.UpgradeReq_misses::cpu01.data           195                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data            70                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data           283                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           145                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data           135                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data           180                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1221                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               99                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5088                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5850                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1965                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           71                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           80                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst          141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           89                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst          123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst          115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3237                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           54                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           54                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1531                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1965                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5916                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               241                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               100                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               100                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                68                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst               141                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               100                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst               123                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                31                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                63                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                51                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst               115                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               110                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                34                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10618                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1965                       # number of overall misses
system.l2.overall_misses::cpu00.data             5916                       # number of overall misses
system.l2.overall_misses::cpu01.inst              241                       # number of overall misses
system.l2.overall_misses::cpu01.data              113                       # number of overall misses
system.l2.overall_misses::cpu02.inst               71                       # number of overall misses
system.l2.overall_misses::cpu02.data              100                       # number of overall misses
system.l2.overall_misses::cpu03.inst               80                       # number of overall misses
system.l2.overall_misses::cpu03.data              100                       # number of overall misses
system.l2.overall_misses::cpu04.inst               55                       # number of overall misses
system.l2.overall_misses::cpu04.data              112                       # number of overall misses
system.l2.overall_misses::cpu05.inst               68                       # number of overall misses
system.l2.overall_misses::cpu05.data              103                       # number of overall misses
system.l2.overall_misses::cpu06.inst               35                       # number of overall misses
system.l2.overall_misses::cpu06.data               94                       # number of overall misses
system.l2.overall_misses::cpu07.inst              141                       # number of overall misses
system.l2.overall_misses::cpu07.data              100                       # number of overall misses
system.l2.overall_misses::cpu08.inst               89                       # number of overall misses
system.l2.overall_misses::cpu08.data               89                       # number of overall misses
system.l2.overall_misses::cpu09.inst              123                       # number of overall misses
system.l2.overall_misses::cpu09.data               90                       # number of overall misses
system.l2.overall_misses::cpu10.inst               75                       # number of overall misses
system.l2.overall_misses::cpu10.data              108                       # number of overall misses
system.l2.overall_misses::cpu11.inst               31                       # number of overall misses
system.l2.overall_misses::cpu11.data               76                       # number of overall misses
system.l2.overall_misses::cpu12.inst               63                       # number of overall misses
system.l2.overall_misses::cpu12.data              104                       # number of overall misses
system.l2.overall_misses::cpu13.inst               51                       # number of overall misses
system.l2.overall_misses::cpu13.data               95                       # number of overall misses
system.l2.overall_misses::cpu14.inst              115                       # number of overall misses
system.l2.overall_misses::cpu14.data              110                       # number of overall misses
system.l2.overall_misses::cpu15.inst               34                       # number of overall misses
system.l2.overall_misses::cpu15.data               71                       # number of overall misses
system.l2.overall_misses::total                 10618                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        62694                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        13932                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        44118                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        71982                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        31347                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        92880                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        75465                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        45279                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        31347                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       573534                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        16254                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data        30186                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        30186                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu04.data        61533                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu05.data        13932                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        15093                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu11.data        15093                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        15093                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        45279                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        30186                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       272835                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1102779333                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     12445920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     12239850                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11181467                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     11165739                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     11536857                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      8902038                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10873926                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11318589                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10694897                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     10698615                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      9181188                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     10940784                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11846844                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11397209                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      9171900                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1266375156                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    423901998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     48833982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     13364271                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     14841130                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      9543420                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     12545766                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      5969862                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     28239003                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     16096104                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     23759723                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     13212750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      5301126                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     10776402                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      9206730                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     22111245                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      6538752                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    664242264                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    179382627                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     11333682                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      9314703                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      9889398                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     12509775                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data     10758987                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     11243124                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     10478025                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      7507026                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      8438148                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data     12328659                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      7305133                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data     11188557                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      8310438                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     11858454                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      6072030                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    327918766                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    423901998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1282161960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     48833982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     23779602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     13364271                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     21554553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     14841130                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     21070865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      9543420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     23675514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     12545766                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     22295844                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      5969862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     20145162                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     28239003                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     21351951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     16096104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     18825615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     23759723                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     19133045                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     13212750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     23027274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      5301126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     16486321                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     10776402                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     22129341                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      9206730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     20157282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     22111245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     23255663                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      6538752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     15243930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2258536186                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    423901998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1282161960                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     48833982                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     23779602                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     13364271                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     21554553                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     14841130                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     21070865                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      9543420                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     23675514                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     12545766                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     22295844                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      5969862                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     20145162                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     28239003                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     21351951                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     16096104                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     18825615                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     23759723                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     19133045                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     13212750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     23027274                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      5301126                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     16486321                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     10776402                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     22129341                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      9206730                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     20157282                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     22111245                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     23255663                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      6538752                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     15243930                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2258536186                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        21664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6789                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6789                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          203                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data           75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data          289                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          146                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data          137                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data          182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1267                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         1073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst         1073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         1150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          580                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          723                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          864                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1092                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20566                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         9442                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data         1086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data         1012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data         1120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          692                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data         1031                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7934                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           17146                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             894                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data            1119                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1073                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data            1270                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             980                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data            1063                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            1073                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data            1195                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            1150                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data            1297                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             580                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             495                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             906                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             720                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             671                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             581                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             723                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             538                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             772                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             696                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             436                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             443                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             864                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             861                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1092                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data            1213                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             950                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             971                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             468                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             476                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                50650                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7934                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          17146                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            894                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data           1119                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1073                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data           1270                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            980                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data           1063                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           1073                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data           1195                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           1150                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data           1297                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            580                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            495                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            906                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            720                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            671                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            581                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            723                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            538                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            772                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            696                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            436                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            443                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            864                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            861                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1092                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data           1213                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            950                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            971                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            468                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            476                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               50650                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.960591                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.979239                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.960784                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.993151                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.985401                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.989011                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.939394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.963694                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.869565                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.590909                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.650000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.697183                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.660436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.176119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.309783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.279570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.295082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.299435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.358974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.299401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.373239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.337838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.298780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.347107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.295858                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.302198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.286486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.370690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.569066                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.247668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.269575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.066170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.081633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.051258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.059130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.060345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.155629                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.132638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.170124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.097150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.071101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.072917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.046703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.121053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.072650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.157396                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.087693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.068878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.039595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.054732                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.057312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.044643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.137566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.090416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.082005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.102564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.110902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.105590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.078035                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.038797                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.072519                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.077778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077308                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.247668                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.345037                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.269575                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.100983                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.066170                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.078740                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.081633                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.094073                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.051258                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.093724                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.059130                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.079414                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.060345                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.189899                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.155629                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.138889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.132638                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.153184                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.170124                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.167286                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.097150                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.155172                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.071101                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.171558                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.072917                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.120790                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.046703                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.078318                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.121053                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.113285                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.072650                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.149160                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209635                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.247668                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.345037                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.269575                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.100983                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.066170                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.078740                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.081633                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.094073                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.051258                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.093724                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.059130                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.079414                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.060345                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.189899                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.155629                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.138889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.132638                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.153184                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.170124                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.167286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.097150                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.155172                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.071101                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.171558                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.072917                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.120790                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.046703                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.078318                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.121053                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.113285                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.072650                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.149160                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209635                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   321.507692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   199.028571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   377.325000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   155.893993                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data   592.346939                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data  5537.076923                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   208.179310                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        10449                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data          688                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   419.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   730.306452                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data   712.431818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   469.724816                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data  3250.800000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data  1509.300000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data         2322                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu04.data  3845.812500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu05.data  1071.692308                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data  7546.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu11.data        15093                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data         5031                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data         3483                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data  6037.200000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2755.909091                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216741.221108                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 210947.796610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 214734.210526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 215028.211538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 206772.944444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 217676.547170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 211953.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 217478.520000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 213558.283019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 213897.940000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 218339.081633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 218599.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 218815.680000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 215397.163636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 215041.679245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data       213300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216474.385641                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215726.207634                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 202630.630705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 188229.169014                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 185514.125000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 173516.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 184496.558824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 170567.485714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 200276.617021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 180855.101124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 193168.479675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst       176170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 171004.064516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst       171054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 180524.117647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 192271.695652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 192316.235294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 205203.047266                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216645.684783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data       209883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data       216621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 206029.125000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 215685.775862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 215179.740000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216213.923077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 209560.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 208528.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 210953.700000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 208960.322034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 214856.852941                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 207195.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 207760.950000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 208043.052632                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 216858.214286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       214186                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215726.207634                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216727.849899                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 202630.630705                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 210438.955752                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 188229.169014                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 215545.530000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 185514.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 210708.650000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 173516.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 211388.517857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 184496.558824                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 216464.504854                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 170567.485714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 214310.234043                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 200276.617021                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 213519.510000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 180855.101124                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 211523.764045                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 193168.479675                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 212589.388889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst       176170                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 213215.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 171004.064516                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 216925.276316                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst       171054                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 212782.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 180524.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 212181.915789                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 192271.695652                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 211415.118182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 192316.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 214703.239437                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212708.248823                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215726.207634                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216727.849899                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 202630.630705                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 210438.955752                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 188229.169014                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 215545.530000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 185514.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 210708.650000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 173516.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 211388.517857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 184496.558824                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 216464.504854                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 170567.485714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 214310.234043                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 200276.617021                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 213519.510000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 180855.101124                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 211523.764045                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 193168.479675                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 212589.388889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst       176170                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 213215.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 171004.064516                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 216925.276316                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst       171054                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 212782.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 180524.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 212181.915789                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 192271.695652                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 211415.118182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 192316.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 214703.239437                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212708.248823                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                168                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5340                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        11                       # number of cycles access was blocked
system.l2.blocked::no_targets                      41                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.272727                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   130.243902                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1213                       # number of writebacks
system.l2.writebacks::total                      1213                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           81                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           842                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           55                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 897                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                897                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          195                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data           70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data          283                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          145                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data          135                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data          180                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1221                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           99                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5850                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1930                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          179                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2395                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          826                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           55                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           54                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           49                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1476                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9721                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9721                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      2496753                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data       894245                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data       506257                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data      3603076                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data       622071                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data       158122                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      1845753                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        37476                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data      1731951                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        11943                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data      2269105                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       790692                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data       564681                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        11939                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15544064                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        12912                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        64144                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data       245721                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data       162418                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data       200318                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data       160065                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        36107                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        13344                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        24330                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        22581                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        13440                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        12481                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        37660                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       155298                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        59463                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1220282                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1087791448                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     12270094                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     12069384                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11026482                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     11010722                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     11383842                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      8780778                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10726687                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11165297                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     10550381                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10552669                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      9056498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10795805                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11684565                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     11241390                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      9045002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1249151044                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    411613433                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     38164417                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4259610                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      6402356                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      2565946                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1492409                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst     11960285                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      5547679                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst     11111358                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      2653023                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      1065099                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst       638540                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      2363042                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      7289888                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3842741                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    510969826                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    176601990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     10688992                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      9188224                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      9603273                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data     11739230                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data     10041012                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     10745113                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      9398354                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      6854360                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      7471977                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data     11551662                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      6631986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data     10474869                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      7479764                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data     11144445                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      5990939                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    315606190                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    411613433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1264393438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     38164417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     22959086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4259610                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     21257608                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      6402356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     20629755                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     22749952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      2565946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     21424854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1492409                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     19525891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst     11960285                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     20125041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      5547679                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18019657                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst     11111358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     18022358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      2653023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     22104331                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1065099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     15688484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       638540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     21270674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      2363042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     19164329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      7289888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     22385835                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3842741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     15035941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2075727060                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    411613433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1264393438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     38164417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     22959086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4259610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     21257608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      6402356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     20629755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     22749952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      2565946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     21424854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1492409                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     19525891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst     11960285                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     20125041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      5547679                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18019657                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst     11111358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     18022358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      2653023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     22104331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1065099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     15688484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       638540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     21270674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      2363042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     19164329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      7289888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     22385835                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3842741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     15035941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2075727060                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.960591                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.979239                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.960784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.866667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.993151                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.985401                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.989011                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.939394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.963694                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.869565                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.590909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.650000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.697183                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.660436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.176119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.309783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.279570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.295082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.299435                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.358974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.299401                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.373239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.337838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.298780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.347107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.295858                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.302198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.286486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.370690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.569066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.243257                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.200224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.018639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.030612                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.010435                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.012069                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.061810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.038748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.071923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.015544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.011468                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.003472                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.010073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.035789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.038462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.116454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.087481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.063776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.039595                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.051311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.054348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.041964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.132275                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.079566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.072893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.089744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.101504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.096273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.070809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.033948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.066158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.077778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.074530                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.243257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.344920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.200224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.097408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.018639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.078740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.030612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.091251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.091213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.010435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.077101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.012069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.185859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.061810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.130556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.038748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.146299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.071923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.157993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.015544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.147989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.011468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.164786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.003472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.114983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.010073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.074196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.035789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.108136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.038462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.149160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.191925                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.243257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.344920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.200224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.097408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.018639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.078740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.030612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.091251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.091213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.010435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.077101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.012069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.185859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.061810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.130556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.038748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.146299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.071923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.157993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.015544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.147989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.011468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.164786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.003472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.114983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.010073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.074196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.035789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.108136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.038462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.149160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.191925                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12803.861538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 12774.928571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 12656.425000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 12731.717314                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 12695.326531                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 12163.230769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 12729.331034                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        12492                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 12829.266667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        11943                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 12606.138889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 12753.096774                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 12833.659091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        11939                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12730.601147                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        12912                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 12828.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 12286.050000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 12493.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 12519.875000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 12312.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 12035.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data        13344                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        12165                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 11290.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        13440                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        12481                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 12553.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data        11946                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 11892.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 12326.080808                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213795.488994                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 207967.694915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 211743.578947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 212047.730769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 203902.259259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 214789.471698                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 209066.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 214533.740000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 210665.981132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 211007.620000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 215360.591837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 215630.904762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 215916.100000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 212446.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 212101.698113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 210348.883721                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213530.092991                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213271.208808                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213209.033520                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 212980.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 213411.866667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 213828.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 213201.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 213576.517857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 213372.269231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 213679.961538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 221085.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 213019.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 212846.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst       214822                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 214408.470588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 213485.611111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213348.570355                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213803.861985                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 213779.840000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 213679.627907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 213406.066667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213440.545455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 213638.553191                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214902.260000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213598.954545                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214198.750000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 213485.057143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 213919.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 213935.032258                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 213772.836735                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 213707.542857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214316.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213962.107143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213825.331978                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213271.208808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213796.658438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213209.033520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 210633.816514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 212980.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 212576.080000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 213411.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 212677.886598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 208715.155963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 213828.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 214248.540000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 213201.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 212237.945652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 213576.517857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214096.180851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 213372.269231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 211995.964706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 213679.961538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 212027.741176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 221085.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 214605.155340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 213019.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 214910.739726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 212846.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 214855.292929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst       214822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 212936.988889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 214408.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 213198.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 213485.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 211773.816901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213530.198539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213271.208808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213796.658438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213209.033520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 210633.816514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 212980.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 212576.080000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 213411.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 212677.886598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 208715.155963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 213828.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 214248.540000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 213201.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 212237.945652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 213576.517857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214096.180851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 213372.269231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 211995.964706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 213679.961538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 212027.741176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 221085.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 214605.155340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 213019.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 214910.739726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 212846.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 214855.292929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst       214822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 212936.988889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 214408.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 213198.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 213485.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 211773.816901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213530.198539                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3871                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1213                       # Transaction distribution
system.membus.trans_dist::CleanEvict              244                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1996                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            465                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5918                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5837                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3871                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       698944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  698944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1211                       # Total snoops (count)
system.membus.snoop_fanout::samples             15735                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15735    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15735                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25636836                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48540000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       104805                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        39789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        30045                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            118                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           17                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             46393                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22877                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13174                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10627                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2029                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           508                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2537                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           33                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           33                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10686                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20566                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25827                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        52056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         4358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         5225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         4125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         5235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         2966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         4938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         2554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         2285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         3651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         4752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         2375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         3801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                156813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       982784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1918208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        83840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side       123968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       107968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side       134720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        94720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side       112640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       106304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       124096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       116224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       138944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        46528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        52352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        85504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        77760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        56448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        64128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        63040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        58304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        69504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        73856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        49024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        80192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        93184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       108736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       132288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        91200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side       104960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        53440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5471232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            9163                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            61264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.993814                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.650542                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  36497     59.57%     59.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8895     14.52%     74.09% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2292      3.74%     77.83% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1499      2.45%     80.28% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1337      2.18%     82.46% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1304      2.13%     84.59% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1248      2.04%     86.63% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1295      2.11%     88.74% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1181      1.93%     90.67% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1073      1.75%     92.42% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   921      1.50%     93.92% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   877      1.43%     95.36% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   896      1.46%     96.82% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   739      1.21%     98.02% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   721      1.18%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   487      0.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              61264                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          202701082                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28002606                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61381078                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3196417                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           6001010                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3815954                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           7689111                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3492009                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           5852451                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3817074                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           7424188                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          4088748                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          7043393                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2068304                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          2164052                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3269031                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          3521684                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2428465                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          2976700                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          2624691                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          2674843                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          2772173                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          4057542                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1556721                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          2136194                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          3093578                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          5415054                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3873597                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          6801888                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          3437376                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          5410070                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1662315                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          2097785                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
