
../repos/Snaipe-Mimick-1dc4659/sample/strdup/strdup_test:     file format elf32-littlearm


Disassembly of section .init:

0001143c <.init>:
   1143c:	push	{r3, lr}
   11440:	bl	11588 <_start@@Base+0x3c>
   11444:	pop	{r3, pc}

Disassembly of section .plt:

00011448 <strstr@plt-0x14>:
   11448:	push	{lr}		; (str lr, [sp, #-4]!)
   1144c:	ldr	lr, [pc, #4]	; 11458 <strstr@plt-0x4>
   11450:	add	lr, pc, lr
   11454:	ldr	pc, [lr, #8]!
   11458:	andeq	r3, r1, r8, lsr #23

0001145c <strstr@plt>:
   1145c:	add	ip, pc, #0, 12
   11460:	add	ip, ip, #77824	; 0x13000
   11464:	ldr	pc, [ip, #2984]!	; 0xba8

00011468 <strcmp@plt>:
   11468:	add	ip, pc, #0, 12
   1146c:	add	ip, ip, #77824	; 0x13000
   11470:	ldr	pc, [ip, #2976]!	; 0xba0

00011474 <mprotect@plt>:
   11474:	add	ip, pc, #0, 12
   11478:	add	ip, ip, #77824	; 0x13000
   1147c:	ldr	pc, [ip, #2968]!	; 0xb98

00011480 <free@plt>:
   11480:	add	ip, pc, #0, 12
   11484:	add	ip, ip, #77824	; 0x13000
   11488:	ldr	pc, [ip, #2960]!	; 0xb90

0001148c <memcpy@plt>:
   1148c:	add	ip, pc, #0, 12
   11490:	add	ip, ip, #77824	; 0x13000
   11494:	ldr	pc, [ip, #2952]!	; 0xb88

00011498 <realloc@plt>:
   11498:	add	ip, pc, #0, 12
   1149c:	add	ip, ip, #77824	; 0x13000
   114a0:	ldr	pc, [ip, #2944]!	; 0xb80

000114a4 <malloc@plt>:
   114a4:	add	ip, pc, #0, 12
   114a8:	add	ip, ip, #77824	; 0x13000
   114ac:	ldr	pc, [ip, #2936]!	; 0xb78

000114b0 <__libc_start_main@plt>:
   114b0:	add	ip, pc, #0, 12
   114b4:	add	ip, ip, #77824	; 0x13000
   114b8:	ldr	pc, [ip, #2928]!	; 0xb70

000114bc <__gmon_start__@plt>:
   114bc:	add	ip, pc, #0, 12
   114c0:	add	ip, ip, #77824	; 0x13000
   114c4:	ldr	pc, [ip, #2920]!	; 0xb68

000114c8 <strlen@plt>:
   114c8:	add	ip, pc, #0, 12
   114cc:	add	ip, ip, #77824	; 0x13000
   114d0:	ldr	pc, [ip, #2912]!	; 0xb60

000114d4 <mmap@plt>:
   114d4:	add	ip, pc, #0, 12
   114d8:	add	ip, ip, #77824	; 0x13000
   114dc:	ldr	pc, [ip, #2904]!	; 0xb58

000114e0 <strchr@plt>:
   114e0:	add	ip, pc, #0, 12
   114e4:	add	ip, ip, #77824	; 0x13000
   114e8:	ldr	pc, [ip, #2896]!	; 0xb50

000114ec <fprintf@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #77824	; 0x13000
   114f4:	ldr	pc, [ip, #2888]!	; 0xb48

000114f8 <__errno_location@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #77824	; 0x13000
   11500:	ldr	pc, [ip, #2880]!	; 0xb40

00011504 <snprintf@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #77824	; 0x13000
   1150c:	ldr	pc, [ip, #2872]!	; 0xb38

00011510 <munmap@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #77824	; 0x13000
   11518:	ldr	pc, [ip, #2864]!	; 0xb30

0001151c <my_strdup@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #77824	; 0x13000
   11524:	ldr	pc, [ip, #2856]!	; 0xb28

00011528 <__tls_get_addr@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #77824	; 0x13000
   11530:	ldr	pc, [ip, #2848]!	; 0xb20

00011534 <strncmp@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #77824	; 0x13000
   1153c:	ldr	pc, [ip, #2840]!	; 0xb18

00011540 <abort@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #77824	; 0x13000
   11548:	ldr	pc, [ip, #2832]!	; 0xb10

Disassembly of section .text:

0001154c <_start@@Base>:
   1154c:	mov	fp, #0
   11550:	mov	lr, #0
   11554:	pop	{r1}		; (ldr r1, [sp], #4)
   11558:	mov	r2, sp
   1155c:	push	{r2}		; (str r2, [sp, #-4]!)
   11560:	push	{r0}		; (str r0, [sp, #-4]!)
   11564:	ldr	ip, [pc, #16]	; 1157c <_start@@Base+0x30>
   11568:	push	{ip}		; (str ip, [sp, #-4]!)
   1156c:	ldr	r0, [pc, #12]	; 11580 <_start@@Base+0x34>
   11570:	ldr	r3, [pc, #12]	; 11584 <_start@@Base+0x38>
   11574:	bl	114b0 <__libc_start_main@plt>
   11578:	bl	11540 <abort@plt>
   1157c:	andeq	r4, r1, r0, lsl r5
   11580:	andeq	r1, r1, r4, ror #18
   11584:			; <UNDEFINED> instruction: 0x000144b0
   11588:	ldr	r3, [pc, #20]	; 115a4 <_start@@Base+0x58>
   1158c:	ldr	r2, [pc, #20]	; 115a8 <_start@@Base+0x5c>
   11590:	add	r3, pc, r3
   11594:	ldr	r2, [r3, r2]
   11598:	cmp	r2, #0
   1159c:	bxeq	lr
   115a0:	b	114bc <__gmon_start__@plt>
   115a4:	andeq	r3, r1, r8, ror #20
   115a8:	muleq	r0, ip, r0
   115ac:	ldr	r0, [pc, #24]	; 115cc <_start@@Base+0x80>
   115b0:	ldr	r3, [pc, #24]	; 115d0 <_start@@Base+0x84>
   115b4:	cmp	r3, r0
   115b8:	bxeq	lr
   115bc:	ldr	r3, [pc, #16]	; 115d4 <_start@@Base+0x88>
   115c0:	cmp	r3, #0
   115c4:	bxeq	lr
   115c8:	bx	r3
   115cc:	andeq	r5, r2, ip, asr #1
   115d0:	andeq	r5, r2, ip, asr #1
   115d4:	andeq	r0, r0, r0
   115d8:	ldr	r0, [pc, #36]	; 11604 <_start@@Base+0xb8>
   115dc:	ldr	r1, [pc, #36]	; 11608 <_start@@Base+0xbc>
   115e0:	sub	r1, r1, r0
   115e4:	asr	r1, r1, #2
   115e8:	add	r1, r1, r1, lsr #31
   115ec:	asrs	r1, r1, #1
   115f0:	bxeq	lr
   115f4:	ldr	r3, [pc, #16]	; 1160c <_start@@Base+0xc0>
   115f8:	cmp	r3, #0
   115fc:	bxeq	lr
   11600:	bx	r3
   11604:	andeq	r5, r2, ip, asr #1
   11608:	andeq	r5, r2, ip, asr #1
   1160c:	andeq	r0, r0, r0
   11610:	push	{r4, lr}
   11614:	ldr	r4, [pc, #24]	; 11634 <_start@@Base+0xe8>
   11618:	ldrb	r3, [r4]
   1161c:	cmp	r3, #0
   11620:	popne	{r4, pc}
   11624:	bl	115ac <_start@@Base+0x60>
   11628:	mov	r3, #1
   1162c:	strb	r3, [r4]
   11630:	pop	{r4, pc}
   11634:	andeq	r5, r2, ip, asr #1
   11638:	b	115d8 <_start@@Base+0x8c>

0001163c <test_simple_case@@Base>:
   1163c:	push	{fp, lr}
   11640:	mov	fp, sp
   11644:	sub	sp, sp, #96	; 0x60
   11648:	ldr	r0, [pc, #408]	; 117e8 <test_simple_case@@Base+0x1ac>
   1164c:	add	r0, pc, r0
   11650:	bl	11814 <test_simple_case@@Base+0x1d8>
   11654:	movw	lr, #0
   11658:	str	r0, [sp, #28]
   1165c:	mov	r0, lr
   11660:	bl	12140 <mmk_matcher_init@@Base>
   11664:	sub	r0, fp, #6
   11668:	sub	lr, fp, #28
   1166c:	mov	r1, lr
   11670:	vmov.i32	q8, #0	; 0x00000000
   11674:	vst1.32	{d16-d17}, [r1]!
   11678:	mov	r2, #0
   1167c:	str	r2, [r1]
   11680:	str	r0, [fp, #-32]	; 0xffffffe0
   11684:	sub	r0, fp, #32
   11688:	str	r0, [fp, #-20]	; 0xffffffec
   1168c:	mov	r0, lr
   11690:	bl	143a8 <mmk_when_init@@Base>
   11694:	movw	r0, #6
   11698:	bl	114a4 <malloc@plt>
   1169c:	str	r0, [sp, #24]
   116a0:	bl	121b0 <mmk_matcher_term@@Base>
   116a4:	ldr	r0, [pc, #312]	; 117e4 <test_simple_case@@Base+0x1a8>
   116a8:	add	r0, pc, r0
   116ac:	bl	1151c <my_strdup@plt>
   116b0:	str	r0, [fp, #-36]	; 0xffffffdc
   116b4:	movw	r0, #1
   116b8:	bl	12140 <mmk_matcher_init@@Base>
   116bc:	ldr	r0, [pc, #284]	; 117e0 <test_simple_case@@Base+0x1a4>
   116c0:	movw	r1, #0
   116c4:	bl	121f4 <mmk_matcher_add@@Base>
   116c8:	movw	r0, #6
   116cc:	bl	114a4 <malloc@plt>
   116d0:	str	r0, [sp, #20]
   116d4:	bl	121b0 <mmk_matcher_term@@Base>
   116d8:	movw	r0, #1
   116dc:	str	r0, [sp, #32]
   116e0:	movw	r1, #0
   116e4:	str	r1, [sp, #36]	; 0x24
   116e8:	str	r1, [sp, #40]	; 0x28
   116ec:	str	r1, [sp, #44]	; 0x2c
   116f0:	str	r0, [sp, #48]	; 0x30
   116f4:	str	r1, [sp, #52]	; 0x34
   116f8:	add	r0, sp, #32
   116fc:	bl	13888 <mmk_verify_times@@Base>
   11700:	str	r0, [fp, #-40]	; 0xffffffd8
   11704:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11708:	cmp	r0, #0
   1170c:	bne	11754 <test_simple_case@@Base+0x118>
   11710:	ldr	r0, [pc, #212]	; 117ec <test_simple_case@@Base+0x1b0>
   11714:	add	r1, pc, r0
   11718:	ldr	r0, [pc, #208]	; 117f0 <test_simple_case@@Base+0x1b4>
   1171c:	add	r2, pc, r0
   11720:	ldr	r0, [pc, #204]	; 117f4 <test_simple_case@@Base+0x1b8>
   11724:	add	r0, pc, r0
   11728:	ldr	r3, [pc, #200]	; 117f8 <test_simple_case@@Base+0x1bc>
   1172c:	ldr	r3, [pc, r3]
   11730:	ldr	r3, [r3]
   11734:	str	r0, [sp, #16]
   11738:	mov	r0, r3
   1173c:	movw	r3, #23
   11740:	ldr	ip, [sp, #16]
   11744:	str	ip, [sp]
   11748:	bl	114ec <fprintf@plt>
   1174c:	str	r0, [sp, #12]
   11750:	bl	11540 <abort@plt>
   11754:	b	11758 <test_simple_case@@Base+0x11c>
   11758:	b	1175c <test_simple_case@@Base+0x120>
   1175c:	sub	r0, fp, #6
   11760:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11764:	cmp	r1, r0
   11768:	bne	11784 <test_simple_case@@Base+0x148>
   1176c:	sub	r1, fp, #6
   11770:	ldr	r0, [pc, #152]	; 11810 <test_simple_case@@Base+0x1d4>
   11774:	add	r0, pc, r0
   11778:	bl	11468 <strcmp@plt>
   1177c:	cmp	r0, #0
   11780:	beq	117c8 <test_simple_case@@Base+0x18c>
   11784:	ldr	r0, [pc, #116]	; 11800 <test_simple_case@@Base+0x1c4>
   11788:	add	r1, pc, r0
   1178c:	ldr	r0, [pc, #112]	; 11804 <test_simple_case@@Base+0x1c8>
   11790:	add	r2, pc, r0
   11794:	ldr	r0, [pc, #108]	; 11808 <test_simple_case@@Base+0x1cc>
   11798:	add	r0, pc, r0
   1179c:	ldr	r3, [pc, #104]	; 1180c <test_simple_case@@Base+0x1d0>
   117a0:	ldr	r3, [pc, r3]
   117a4:	ldr	r3, [r3]
   117a8:	str	r0, [sp, #8]
   117ac:	mov	r0, r3
   117b0:	movw	r3, #24
   117b4:	ldr	ip, [sp, #8]
   117b8:	str	ip, [sp]
   117bc:	bl	114ec <fprintf@plt>
   117c0:	str	r0, [sp, #4]
   117c4:	bl	11540 <abort@plt>
   117c8:	b	117cc <test_simple_case@@Base+0x190>
   117cc:	ldr	r0, [pc, #40]	; 117fc <test_simple_case@@Base+0x1c0>
   117d0:	ldr	r0, [pc, r0]
   117d4:	bl	120f4 <mmk_reset@@Base>
   117d8:	mov	sp, fp
   117dc:	pop	{fp, pc}
   117e0:	andhi	r0, r0, sl
   117e4:	andeq	r2, r0, r2, lsl #29
   117e8:	andeq	r2, r0, ip, asr #29
   117ec:	andeq	r2, r0, ip, lsl lr
   117f0:	andeq	r2, r0, r1, lsr lr
   117f4:	andeq	r2, r0, r2, lsl #29
   117f8:	andeq	r3, r1, r4, asr r9
   117fc:	andeq	r3, r1, r0, asr #17
   11800:	andeq	r2, r0, r8, lsr #27
   11804:			; <UNDEFINED> instruction: 0x00002dbd
   11808:	andeq	r2, r0, r3, lsl lr
   1180c:	andeq	r3, r1, r0, ror #17
   11810:	andeq	r3, r1, r4, asr #18
   11814:	push	{fp, lr}
   11818:	mov	fp, sp
   1181c:	sub	sp, sp, #8
   11820:	ldr	r1, [pc, #20]	; 1183c <test_simple_case@@Base+0x200>
   11824:	add	r1, pc, r1
   11828:	str	r0, [sp, #4]
   1182c:	ldr	r0, [sp, #4]
   11830:	bl	12300 <mmk_mock_create_internal@@Base>
   11834:	mov	sp, fp
   11838:	pop	{fp, pc}
   1183c:	andeq	r0, r0, r0, ror #2

00011840 <test_error_case@@Base>:
   11840:	push	{fp, lr}
   11844:	mov	fp, sp
   11848:	sub	sp, sp, #56	; 0x38
   1184c:	ldr	r0, [pc, #252]	; 11950 <test_error_case@@Base+0x110>
   11850:	add	r0, pc, r0
   11854:	bl	11814 <test_simple_case@@Base+0x1d8>
   11858:	str	r0, [fp, #-4]
   1185c:	movw	r0, #0
   11860:	bl	12140 <mmk_matcher_init@@Base>
   11864:	movw	r0, #0
   11868:	str	r0, [fp, #-24]	; 0xffffffe8
   1186c:	movw	lr, #12
   11870:	str	lr, [fp, #-20]	; 0xffffffec
   11874:	str	r0, [sp, #28]
   11878:	add	lr, sp, #28
   1187c:	str	lr, [fp, #-16]
   11880:	str	r0, [fp, #-12]
   11884:	str	r0, [fp, #-8]
   11888:	sub	r0, fp, #24
   1188c:	bl	143a8 <mmk_when_init@@Base>
   11890:	ldr	r0, [fp, #-4]
   11894:	movw	lr, #0
   11898:	str	r0, [sp, #16]
   1189c:	mov	r0, lr
   118a0:	movw	r1, #1
   118a4:	bl	121f4 <mmk_matcher_add@@Base>
   118a8:	movw	r0, #0
   118ac:	str	r0, [sp, #24]
   118b0:	ldr	r0, [sp, #24]
   118b4:	ldr	r1, [sp, #16]
   118b8:	blx	r1
   118bc:	str	r0, [sp, #12]
   118c0:	bl	121b0 <mmk_matcher_term@@Base>
   118c4:	ldr	r0, [pc, #128]	; 1194c <test_error_case@@Base+0x10c>
   118c8:	add	r0, pc, r0
   118cc:	bl	1151c <my_strdup@plt>
   118d0:	str	r0, [sp, #20]
   118d4:	ldr	r0, [sp, #20]
   118d8:	movw	r1, #0
   118dc:	cmp	r0, r1
   118e0:	bne	118f4 <test_error_case@@Base+0xb4>
   118e4:	bl	114f8 <__errno_location@plt>
   118e8:	ldr	r0, [r0]
   118ec:	cmp	r0, #12
   118f0:	beq	11938 <test_error_case@@Base+0xf8>
   118f4:	ldr	r0, [pc, #88]	; 11954 <test_error_case@@Base+0x114>
   118f8:	add	r1, pc, r0
   118fc:	ldr	r0, [pc, #84]	; 11958 <test_error_case@@Base+0x118>
   11900:	add	r2, pc, r0
   11904:	ldr	r0, [pc, #80]	; 1195c <test_error_case@@Base+0x11c>
   11908:	add	r0, pc, r0
   1190c:	ldr	r3, [pc, #76]	; 11960 <test_error_case@@Base+0x120>
   11910:	ldr	r3, [pc, r3]
   11914:	ldr	r3, [r3]
   11918:	str	r0, [sp, #8]
   1191c:	mov	r0, r3
   11920:	movw	r3, #39	; 0x27
   11924:	ldr	ip, [sp, #8]
   11928:	str	ip, [sp]
   1192c:	bl	114ec <fprintf@plt>
   11930:	str	r0, [sp, #4]
   11934:	bl	11540 <abort@plt>
   11938:	b	1193c <test_error_case@@Base+0xfc>
   1193c:	ldr	r0, [fp, #-4]
   11940:	bl	120f4 <mmk_reset@@Base>
   11944:	mov	sp, fp
   11948:	pop	{fp, pc}
   1194c:	andeq	r2, r0, r3, lsl #26
   11950:	andeq	r2, r0, r8, asr #25
   11954:	andeq	r2, r0, r8, lsr ip
   11958:	andeq	r2, r0, sp, asr #24
   1195c:	andeq	r2, r0, r7, asr #25
   11960:	andeq	r3, r1, r0, ror r7

00011964 <main@@Base>:
   11964:	push	{fp, lr}
   11968:	mov	fp, sp
   1196c:	sub	sp, sp, #8
   11970:	movw	r0, #0
   11974:	str	r0, [sp, #4]
   11978:	bl	1163c <test_simple_case@@Base>
   1197c:	bl	11840 <test_error_case@@Base>
   11980:	movw	r0, #0
   11984:	mov	sp, fp
   11988:	pop	{fp, pc}
   1198c:	push	{fp, lr}
   11990:	mov	fp, sp
   11994:	sub	sp, sp, #128	; 0x80
   11998:	str	r0, [fp, #-8]
   1199c:	b	119a0 <main@@Base+0x3c>
   119a0:	bl	121d4 <mmk_matcher_ctx@@Base>
   119a4:	str	r0, [fp, #-12]
   119a8:	ldr	r0, [fp, #-12]
   119ac:	movw	lr, #0
   119b0:	cmp	r0, lr
   119b4:	beq	11c40 <main@@Base+0x2dc>
   119b8:	bl	1353c <mmk_ctx@@Base>
   119bc:	bl	1328c <mmk_stub_context@@Base>
   119c0:	str	r0, [fp, #-16]
   119c4:	ldr	r0, [fp, #-12]
   119c8:	ldr	r0, [r0]
   119cc:	cmp	r0, #0
   119d0:	bne	11a28 <main@@Base+0xc4>
   119d4:	movw	r0, #44	; 0x2c
   119d8:	bl	1411c <mmk_malloc@@Base>
   119dc:	str	r0, [fp, #-20]	; 0xffffffec
   119e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   119e4:	add	r0, r0, #8
   119e8:	str	r0, [sp, #32]
   119ec:	bl	143e4 <mmk_when_get_result@@Base>
   119f0:	ldr	lr, [sp, #32]
   119f4:	str	r0, [sp, #28]
   119f8:	mov	r0, lr
   119fc:	ldr	r1, [sp, #28]
   11a00:	movw	r2, #20
   11a04:	bl	1148c <memcpy@plt>
   11a08:	ldr	r0, [fp, #-8]
   11a0c:	ldr	r1, [fp, #-20]	; 0xffffffec
   11a10:	str	r0, [r1, #40]	; 0x28
   11a14:	b	11a18 <main@@Base+0xb4>
   11a18:	ldr	r0, [fp, #-16]
   11a1c:	ldr	r1, [fp, #-20]	; 0xffffffec
   11a20:	bl	14404 <mmk_when_impl@@Base>
   11a24:	b	11c24 <main@@Base+0x2c0>
   11a28:	ldr	r0, [fp, #-12]
   11a2c:	ldr	r0, [r0]
   11a30:	cmp	r0, #1
   11a34:	bne	11c20 <main@@Base+0x2bc>
   11a38:	movw	r0, #0
   11a3c:	str	r0, [fp, #-24]	; 0xffffffe8
   11a40:	ldr	r0, [fp, #-16]
   11a44:	bl	125f4 <mmk_mock_params_begin@@Base>
   11a48:	str	r0, [fp, #-28]	; 0xffffffe4
   11a4c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11a50:	movw	r1, #0
   11a54:	cmp	r0, r1
   11a58:	beq	11be0 <main@@Base+0x27c>
   11a5c:	ldr	r0, [fp, #-12]
   11a60:	str	r0, [fp, #-32]	; 0xffffffe0
   11a64:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11a68:	ldr	r0, [r0, #8]
   11a6c:	movw	r1, #0
   11a70:	cmp	r0, r1
   11a74:	beq	11b88 <main@@Base+0x224>
   11a78:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11a7c:	ldr	r0, [r0, #8]
   11a80:	str	r0, [fp, #-32]	; 0xffffffe0
   11a84:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11a88:	ldr	r0, [r0]
   11a8c:	cmp	r0, #0
   11a90:	bne	11a98 <main@@Base+0x134>
   11a94:	b	11b84 <main@@Base+0x220>
   11a98:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11a9c:	ldr	r0, [r0]
   11aa0:	and	r0, r0, #-2147483648	; 0x80000000
   11aa4:	cmp	r0, #0
   11aa8:	beq	11b34 <main@@Base+0x1d0>
   11aac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11ab0:	add	r0, r0, #12
   11ab4:	sub	r1, fp, #8
   11ab8:	movw	r2, #4
   11abc:	bl	13cdc <mmk_memcmp@@Base>
   11ac0:	str	r0, [fp, #-36]	; 0xffffffdc
   11ac4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11ac8:	cmp	r0, #0
   11acc:	bne	11ae8 <main@@Base+0x184>
   11ad0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11ad4:	ldr	r0, [r0]
   11ad8:	and	r0, r0, #2
   11adc:	cmp	r0, #0
   11ae0:	bne	11ae8 <main@@Base+0x184>
   11ae4:	b	11bc8 <main@@Base+0x264>
   11ae8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11aec:	cmp	r0, #0
   11af0:	bge	11b0c <main@@Base+0x1a8>
   11af4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11af8:	ldr	r0, [r0]
   11afc:	and	r0, r0, #4
   11b00:	cmp	r0, #0
   11b04:	bne	11b0c <main@@Base+0x1a8>
   11b08:	b	11bc8 <main@@Base+0x264>
   11b0c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11b10:	cmp	r0, #0
   11b14:	ble	11b30 <main@@Base+0x1cc>
   11b18:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11b1c:	ldr	r0, [r0]
   11b20:	and	r0, r0, #8
   11b24:	cmp	r0, #0
   11b28:	bne	11b30 <main@@Base+0x1cc>
   11b2c:	b	11bc8 <main@@Base+0x264>
   11b30:	b	11b80 <main@@Base+0x21c>
   11b34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11b38:	ldr	r0, [r0]
   11b3c:	cmp	r0, #1
   11b40:	bne	11b7c <main@@Base+0x218>
   11b44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11b48:	bl	122e8 <mmk_matcher_get_predicate@@Base>
   11b4c:	str	r0, [fp, #-40]	; 0xffffffd8
   11b50:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11b54:	ldr	lr, [fp, #-28]	; 0xffffffe4
   11b58:	ldr	lr, [lr, #12]
   11b5c:	str	r0, [sp, #24]
   11b60:	mov	r0, lr
   11b64:	ldr	lr, [sp, #24]
   11b68:	blx	lr
   11b6c:	cmp	r0, #0
   11b70:	bne	11b78 <main@@Base+0x214>
   11b74:	b	11bc8 <main@@Base+0x264>
   11b78:	b	11b7c <main@@Base+0x218>
   11b7c:	b	11b80 <main@@Base+0x21c>
   11b80:	b	11b84 <main@@Base+0x220>
   11b84:	b	11bac <main@@Base+0x248>
   11b88:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11b8c:	add	r0, r0, #12
   11b90:	sub	r1, fp, #8
   11b94:	movw	r2, #4
   11b98:	bl	13cdc <mmk_memcmp@@Base>
   11b9c:	cmp	r0, #0
   11ba0:	beq	11ba8 <main@@Base+0x244>
   11ba4:	b	11bc8 <main@@Base+0x264>
   11ba8:	b	11bac <main@@Base+0x248>
   11bac:	b	11bb0 <main@@Base+0x24c>
   11bb0:	b	11bb4 <main@@Base+0x250>
   11bb4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11bb8:	ldr	r0, [r0]
   11bbc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11bc0:	add	r0, r1, r0
   11bc4:	str	r0, [fp, #-24]	; 0xffffffe8
   11bc8:	b	11bcc <main@@Base+0x268>
   11bcc:	ldr	r0, [fp, #-16]
   11bd0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   11bd4:	bl	12648 <mmk_mock_params_next@@Base>
   11bd8:	str	r0, [fp, #-28]	; 0xffffffe4
   11bdc:	b	11a4c <main@@Base+0xe8>
   11be0:	ldr	r0, [fp, #-12]
   11be4:	str	r0, [fp, #-44]	; 0xffffffd4
   11be8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11bec:	movw	r1, #0
   11bf0:	cmp	r0, r1
   11bf4:	beq	11c18 <main@@Base+0x2b4>
   11bf8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11bfc:	ldr	r0, [r0, #8]
   11c00:	str	r0, [fp, #-48]	; 0xffffffd0
   11c04:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11c08:	bl	141a0 <mmk_free@@Base>
   11c0c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   11c10:	str	r0, [fp, #-44]	; 0xffffffd4
   11c14:	b	11be8 <main@@Base+0x284>
   11c18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11c1c:	bl	1384c <mmk_verify_set_times@@Base>
   11c20:	b	11c24 <main@@Base+0x2c0>
   11c24:	b	11c28 <main@@Base+0x2c4>
   11c28:	b	11c2c <main@@Base+0x2c8>
   11c2c:	ldr	r0, [pc, #836]	; 11f78 <main@@Base+0x614>
   11c30:	add	r0, pc, r0
   11c34:	ldr	r0, [r0]
   11c38:	str	r0, [fp, #-4]
   11c3c:	b	11f64 <main@@Base+0x600>
   11c40:	movw	r0, #0
   11c44:	str	r0, [sp, #60]	; 0x3c
   11c48:	str	r0, [sp, #64]	; 0x40
   11c4c:	str	r0, [sp, #68]	; 0x44
   11c50:	ldr	r0, [fp, #-8]
   11c54:	str	r0, [sp, #72]	; 0x48
   11c58:	add	r0, sp, #60	; 0x3c
   11c5c:	str	r0, [fp, #-52]	; 0xffffffcc
   11c60:	b	11c64 <main@@Base+0x300>
   11c64:	ldr	r0, [fp, #-52]	; 0xffffffcc
   11c68:	movw	r1, #16
   11c6c:	bl	139d4 <mmk_verify_register_call@@Base>
   11c70:	bl	126c4 <mmk_mock_get_params@@Base>
   11c74:	str	r0, [sp, #56]	; 0x38
   11c78:	ldr	r0, [sp, #56]	; 0x38
   11c7c:	movw	r1, #0
   11c80:	cmp	r0, r1
   11c84:	beq	11f4c <main@@Base+0x5e8>
   11c88:	ldr	r0, [sp, #56]	; 0x38
   11c8c:	str	r0, [sp, #52]	; 0x34
   11c90:	ldr	r0, [sp, #56]	; 0x38
   11c94:	ldr	r0, [r0]
   11c98:	str	r0, [sp, #48]	; 0x30
   11c9c:	ldr	r0, [sp, #48]	; 0x30
   11ca0:	ldr	r0, [r0, #8]
   11ca4:	movw	r1, #0
   11ca8:	cmp	r0, r1
   11cac:	beq	11dc4 <main@@Base+0x460>
   11cb0:	ldr	r0, [sp, #48]	; 0x30
   11cb4:	ldr	r0, [r0, #8]
   11cb8:	str	r0, [sp, #48]	; 0x30
   11cbc:	ldr	r0, [sp, #48]	; 0x30
   11cc0:	ldr	r0, [r0]
   11cc4:	cmp	r0, #0
   11cc8:	bne	11cd0 <main@@Base+0x36c>
   11ccc:	b	11dc0 <main@@Base+0x45c>
   11cd0:	ldr	r0, [sp, #48]	; 0x30
   11cd4:	ldr	r0, [r0]
   11cd8:	and	r0, r0, #-2147483648	; 0x80000000
   11cdc:	cmp	r0, #0
   11ce0:	beq	11d74 <main@@Base+0x410>
   11ce4:	sub	r0, fp, #8
   11ce8:	mov	r1, r0
   11cec:	str	r0, [sp, #20]
   11cf0:	mov	r0, r1
   11cf4:	ldr	r1, [sp, #20]
   11cf8:	movw	r2, #4
   11cfc:	bl	13cdc <mmk_memcmp@@Base>
   11d00:	str	r0, [sp, #44]	; 0x2c
   11d04:	ldr	r0, [sp, #44]	; 0x2c
   11d08:	cmp	r0, #0
   11d0c:	bne	11d28 <main@@Base+0x3c4>
   11d10:	ldr	r0, [sp, #48]	; 0x30
   11d14:	ldr	r0, [r0]
   11d18:	and	r0, r0, #2
   11d1c:	cmp	r0, #0
   11d20:	bne	11d28 <main@@Base+0x3c4>
   11d24:	b	11f3c <main@@Base+0x5d8>
   11d28:	ldr	r0, [sp, #44]	; 0x2c
   11d2c:	cmp	r0, #0
   11d30:	bge	11d4c <main@@Base+0x3e8>
   11d34:	ldr	r0, [sp, #48]	; 0x30
   11d38:	ldr	r0, [r0]
   11d3c:	and	r0, r0, #4
   11d40:	cmp	r0, #0
   11d44:	bne	11d4c <main@@Base+0x3e8>
   11d48:	b	11f3c <main@@Base+0x5d8>
   11d4c:	ldr	r0, [sp, #44]	; 0x2c
   11d50:	cmp	r0, #0
   11d54:	ble	11d70 <main@@Base+0x40c>
   11d58:	ldr	r0, [sp, #48]	; 0x30
   11d5c:	ldr	r0, [r0]
   11d60:	and	r0, r0, #8
   11d64:	cmp	r0, #0
   11d68:	bne	11d70 <main@@Base+0x40c>
   11d6c:	b	11f3c <main@@Base+0x5d8>
   11d70:	b	11dbc <main@@Base+0x458>
   11d74:	ldr	r0, [sp, #48]	; 0x30
   11d78:	ldr	r0, [r0]
   11d7c:	cmp	r0, #1
   11d80:	bne	11db8 <main@@Base+0x454>
   11d84:	ldr	r0, [sp, #48]	; 0x30
   11d88:	bl	122e8 <mmk_matcher_get_predicate@@Base>
   11d8c:	str	r0, [sp, #40]	; 0x28
   11d90:	ldr	r0, [sp, #40]	; 0x28
   11d94:	ldr	lr, [fp, #-8]
   11d98:	str	r0, [sp, #16]
   11d9c:	mov	r0, lr
   11da0:	ldr	lr, [sp, #16]
   11da4:	blx	lr
   11da8:	cmp	r0, #0
   11dac:	bne	11db4 <main@@Base+0x450>
   11db0:	b	11f3c <main@@Base+0x5d8>
   11db4:	b	11db8 <main@@Base+0x454>
   11db8:	b	11dbc <main@@Base+0x458>
   11dbc:	b	11dc0 <main@@Base+0x45c>
   11dc0:	b	11dec <main@@Base+0x488>
   11dc4:	sub	r0, fp, #8
   11dc8:	ldr	r1, [sp, #52]	; 0x34
   11dcc:	add	r1, r1, #28
   11dd0:	add	r1, r1, #12
   11dd4:	movw	r2, #4
   11dd8:	bl	13cdc <mmk_memcmp@@Base>
   11ddc:	cmp	r0, #0
   11de0:	beq	11de8 <main@@Base+0x484>
   11de4:	b	11f3c <main@@Base+0x5d8>
   11de8:	b	11dec <main@@Base+0x488>
   11dec:	ldr	r0, [sp, #52]	; 0x34
   11df0:	ldr	r0, [r0, #12]
   11df4:	cmp	r0, #0
   11df8:	beq	11e14 <main@@Base+0x4b0>
   11dfc:	ldr	r0, [sp, #52]	; 0x34
   11e00:	ldr	r0, [r0, #12]
   11e04:	str	r0, [sp, #12]
   11e08:	bl	114f8 <__errno_location@plt>
   11e0c:	ldr	lr, [sp, #12]
   11e10:	str	lr, [r0]
   11e14:	ldr	r0, [sp, #52]	; 0x34
   11e18:	ldr	r0, [r0, #20]
   11e1c:	movw	r1, #0
   11e20:	cmp	r0, r1
   11e24:	beq	11e80 <main@@Base+0x51c>
   11e28:	ldr	r0, [sp, #52]	; 0x34
   11e2c:	ldr	r0, [r0, #16]
   11e30:	movw	r1, #0
   11e34:	cmp	r0, r1
   11e38:	bne	11e80 <main@@Base+0x51c>
   11e3c:	b	11e40 <main@@Base+0x4dc>
   11e40:	b	11e44 <main@@Base+0x4e0>
   11e44:	b	11e48 <main@@Base+0x4e4>
   11e48:	ldr	r0, [sp, #52]	; 0x34
   11e4c:	ldr	r0, [r0, #20]
   11e50:	ldr	r1, [fp, #-8]
   11e54:	str	r0, [sp, #8]
   11e58:	mov	r0, r1
   11e5c:	ldr	r1, [sp, #8]
   11e60:	blx	r1
   11e64:	str	r0, [sp, #36]	; 0x24
   11e68:	b	11e6c <main@@Base+0x508>
   11e6c:	b	11e70 <main@@Base+0x50c>
   11e70:	b	11e74 <main@@Base+0x510>
   11e74:	ldr	r0, [sp, #36]	; 0x24
   11e78:	str	r0, [fp, #-4]
   11e7c:	b	11f64 <main@@Base+0x600>
   11e80:	ldr	r0, [sp, #52]	; 0x34
   11e84:	ldr	r0, [r0, #20]
   11e88:	movw	r1, #0
   11e8c:	cmp	r0, r1
   11e90:	beq	11ef0 <main@@Base+0x58c>
   11e94:	ldr	r0, [sp, #52]	; 0x34
   11e98:	ldr	r0, [r0, #16]
   11e9c:	movw	r1, #0
   11ea0:	cmp	r0, r1
   11ea4:	beq	11ef0 <main@@Base+0x58c>
   11ea8:	b	11eac <main@@Base+0x548>
   11eac:	b	11eb0 <main@@Base+0x54c>
   11eb0:	ldr	r0, [sp, #52]	; 0x34
   11eb4:	ldr	r0, [r0, #20]
   11eb8:	ldr	r1, [fp, #-8]
   11ebc:	str	r0, [sp, #4]
   11ec0:	mov	r0, r1
   11ec4:	ldr	r1, [sp, #4]
   11ec8:	blx	r1
   11ecc:	str	r0, [sp]
   11ed0:	b	11ed4 <main@@Base+0x570>
   11ed4:	b	11ed8 <main@@Base+0x574>
   11ed8:	b	11edc <main@@Base+0x578>
   11edc:	ldr	r0, [sp, #52]	; 0x34
   11ee0:	ldr	r0, [r0, #16]
   11ee4:	ldr	r0, [r0]
   11ee8:	str	r0, [fp, #-4]
   11eec:	b	11f64 <main@@Base+0x600>
   11ef0:	ldr	r0, [sp, #52]	; 0x34
   11ef4:	ldr	r0, [r0, #16]
   11ef8:	movw	r1, #0
   11efc:	cmp	r0, r1
   11f00:	beq	11f20 <main@@Base+0x5bc>
   11f04:	b	11f08 <main@@Base+0x5a4>
   11f08:	b	11f0c <main@@Base+0x5a8>
   11f0c:	ldr	r0, [sp, #52]	; 0x34
   11f10:	ldr	r0, [r0, #16]
   11f14:	ldr	r0, [r0]
   11f18:	str	r0, [fp, #-4]
   11f1c:	b	11f64 <main@@Base+0x600>
   11f20:	b	11f24 <main@@Base+0x5c0>
   11f24:	b	11f28 <main@@Base+0x5c4>
   11f28:	ldr	r0, [pc, #68]	; 11f74 <main@@Base+0x610>
   11f2c:	add	r0, pc, r0
   11f30:	ldr	r0, [r0]
   11f34:	str	r0, [fp, #-4]
   11f38:	b	11f64 <main@@Base+0x600>
   11f3c:	ldr	r0, [sp, #56]	; 0x38
   11f40:	ldr	r0, [r0, #4]
   11f44:	str	r0, [sp, #56]	; 0x38
   11f48:	b	11c78 <main@@Base+0x314>
   11f4c:	b	11f50 <main@@Base+0x5ec>
   11f50:	b	11f54 <main@@Base+0x5f0>
   11f54:	ldr	r0, [pc, #20]	; 11f70 <main@@Base+0x60c>
   11f58:	add	r0, pc, r0
   11f5c:	ldr	r0, [r0]
   11f60:	str	r0, [fp, #-4]
   11f64:	ldr	r0, [fp, #-4]
   11f68:	mov	sp, fp
   11f6c:	pop	{fp, pc}
   11f70:	andeq	r3, r1, r0, ror r1
   11f74:	muleq	r1, ip, r1
   11f78:	muleq	r1, r8, r4

00011f7c <mmk_init@@Base>:
   11f7c:	push	{fp, lr}
   11f80:	mov	fp, sp
   11f84:	sub	sp, sp, #16
   11f88:	ldr	r0, [pc, #168]	; 12038 <mmk_init@@Base+0xbc>
   11f8c:	add	r0, pc, r0
   11f90:	ldr	r0, [r0]
   11f94:	cmp	r0, #0
   11f98:	beq	11fa0 <mmk_init@@Base+0x24>
   11f9c:	b	12030 <mmk_init@@Base+0xb4>
   11fa0:	bl	126ec <plt_init_ctx@@Base>
   11fa4:	ldr	lr, [pc, #144]	; 1203c <mmk_init@@Base+0xc0>
   11fa8:	add	lr, pc, lr
   11fac:	str	r0, [lr, #4]
   11fb0:	ldr	r0, [pc, #136]	; 12040 <mmk_init@@Base+0xc4>
   11fb4:	add	r0, pc, r0
   11fb8:	ldr	r0, [r0, #4]
   11fbc:	mvn	r1, #0
   11fc0:	cmp	r0, r1
   11fc4:	bne	1200c <mmk_init@@Base+0x90>
   11fc8:	ldr	r0, [pc, #116]	; 12044 <mmk_init@@Base+0xc8>
   11fcc:	add	r1, pc, r0
   11fd0:	ldr	r0, [pc, #112]	; 12048 <mmk_init@@Base+0xcc>
   11fd4:	add	r2, pc, r0
   11fd8:	ldr	r0, [pc, #108]	; 1204c <mmk_init@@Base+0xd0>
   11fdc:	add	r0, pc, r0
   11fe0:	ldr	r3, [pc, #104]	; 12050 <mmk_init@@Base+0xd4>
   11fe4:	ldr	r3, [pc, r3]
   11fe8:	ldr	r3, [r3]
   11fec:	str	r0, [fp, #-4]
   11ff0:	mov	r0, r3
   11ff4:	movw	r3, #45	; 0x2d
   11ff8:	ldr	ip, [fp, #-4]
   11ffc:	str	ip, [sp]
   12000:	bl	114ec <fprintf@plt>
   12004:	str	r0, [sp, #8]
   12008:	bl	11540 <abort@plt>
   1200c:	b	12010 <mmk_init@@Base+0x94>
   12010:	ldr	r0, [pc, #64]	; 12058 <mmk_init@@Base+0xdc>
   12014:	add	r0, pc, r0
   12018:	ldr	r0, [r0, #4]
   1201c:	bl	141dc <mmk_init_vital_functions@@Base>
   12020:	ldr	r0, [pc, #44]	; 12054 <mmk_init@@Base+0xd8>
   12024:	add	r0, pc, r0
   12028:	movw	lr, #1
   1202c:	str	lr, [r0]
   12030:	mov	sp, fp
   12034:	pop	{fp, pc}
   12038:	andeq	r3, r1, r0, asr #2
   1203c:	andeq	r3, r1, r4, lsr #2
   12040:	andeq	r3, r1, r8, lsl r1
   12044:	andeq	r2, r0, r4, ror #10
   12048:	andeq	r2, r0, sl, lsl r6
   1204c:	andeq	r2, r0, r1, ror #12
   12050:	muleq	r1, ip, r0
   12054:	andeq	r3, r1, r8, lsr #1
   12058:	strheq	r3, [r1], -r8

0001205c <mmk_plt_ctx@@Base>:
   1205c:	push	{fp, lr}
   12060:	mov	fp, sp
   12064:	sub	sp, sp, #16
   12068:	b	1206c <mmk_plt_ctx@@Base+0x10>
   1206c:	ldr	r0, [pc, #104]	; 120dc <mmk_plt_ctx@@Base+0x80>
   12070:	add	r0, pc, r0
   12074:	ldr	r0, [r0]
   12078:	cmp	r0, #0
   1207c:	bne	120c4 <mmk_plt_ctx@@Base+0x68>
   12080:	ldr	r0, [pc, #88]	; 120e0 <mmk_plt_ctx@@Base+0x84>
   12084:	add	r1, pc, r0
   12088:	ldr	r0, [pc, #84]	; 120e4 <mmk_plt_ctx@@Base+0x88>
   1208c:	add	r2, pc, r0
   12090:	ldr	r0, [pc, #80]	; 120e8 <mmk_plt_ctx@@Base+0x8c>
   12094:	add	r0, pc, r0
   12098:	ldr	r3, [pc, #76]	; 120ec <mmk_plt_ctx@@Base+0x90>
   1209c:	ldr	r3, [pc, r3]
   120a0:	ldr	r3, [r3]
   120a4:	str	r0, [fp, #-4]
   120a8:	mov	r0, r3
   120ac:	movw	r3, #54	; 0x36
   120b0:	ldr	ip, [fp, #-4]
   120b4:	str	ip, [sp]
   120b8:	bl	114ec <fprintf@plt>
   120bc:	str	r0, [sp, #8]
   120c0:	bl	11540 <abort@plt>
   120c4:	b	120c8 <mmk_plt_ctx@@Base+0x6c>
   120c8:	ldr	r0, [pc, #32]	; 120f0 <mmk_plt_ctx@@Base+0x94>
   120cc:	add	r0, pc, r0
   120d0:	ldr	r0, [r0, #4]
   120d4:	mov	sp, fp
   120d8:	pop	{fp, pc}
   120dc:	andeq	r3, r1, ip, asr r0
   120e0:	andeq	r2, r0, ip, lsr #9
   120e4:	andeq	r2, r0, r2, ror #10
   120e8:	andeq	r2, r0, r0, asr #11
   120ec:	andeq	r2, r1, r4, ror #31
   120f0:	andeq	r3, r1, r0

000120f4 <mmk_reset@@Base>:
   120f4:	push	{fp, lr}
   120f8:	mov	fp, sp
   120fc:	sub	sp, sp, #16
   12100:	str	r0, [fp, #-4]
   12104:	ldr	r0, [fp, #-4]
   12108:	movw	r1, #0
   1210c:	cmp	r0, r1
   12110:	bne	12118 <mmk_reset@@Base+0x24>
   12114:	b	12138 <mmk_reset@@Base+0x44>
   12118:	ldr	r0, [fp, #-4]
   1211c:	bl	13650 <mmk_ask_ctx@@Base>
   12120:	str	r0, [sp, #8]
   12124:	ldr	r0, [sp, #8]
   12128:	bl	1328c <mmk_stub_context@@Base>
   1212c:	str	r0, [sp, #4]
   12130:	ldr	r0, [sp, #4]
   12134:	bl	12514 <mmk_mock_destroy_internal@@Base>
   12138:	mov	sp, fp
   1213c:	pop	{fp, pc}

00012140 <mmk_matcher_init@@Base>:
   12140:	push	{fp, lr}
   12144:	mov	fp, sp
   12148:	sub	sp, sp, #24
   1214c:	str	r0, [fp, #-4]
   12150:	mov	r0, #12
   12154:	bl	1411c <mmk_malloc@@Base>
   12158:	str	r0, [fp, #-8]
   1215c:	ldr	r0, [fp, #-8]
   12160:	ldr	lr, [fp, #-4]
   12164:	str	lr, [sp, #4]
   12168:	mov	lr, #0
   1216c:	str	lr, [sp, #8]
   12170:	str	lr, [sp, #12]
   12174:	ldr	lr, [sp, #12]
   12178:	str	lr, [r0, #8]
   1217c:	vldr	d16, [sp, #4]
   12180:	vstr	d16, [r0]
   12184:	ldr	r0, [fp, #-8]
   12188:	ldr	lr, [pc, #28]	; 121ac <mmk_matcher_init@@Base+0x6c>
   1218c:	add	lr, pc, lr
   12190:	str	r0, [sp]
   12194:	mov	r0, lr
   12198:	bl	11528 <__tls_get_addr@plt>
   1219c:	ldr	lr, [sp]
   121a0:	str	lr, [r0]
   121a4:	mov	sp, fp
   121a8:	pop	{fp, pc}
   121ac:	andeq	r2, r1, r8, asr #29

000121b0 <mmk_matcher_term@@Base>:
   121b0:	push	{fp, lr}
   121b4:	mov	fp, sp
   121b8:	ldr	r0, [pc, #16]	; 121d0 <mmk_matcher_term@@Base+0x20>
   121bc:	add	r0, pc, r0
   121c0:	bl	11528 <__tls_get_addr@plt>
   121c4:	mov	lr, #0
   121c8:	str	lr, [r0]
   121cc:	pop	{fp, pc}
   121d0:	muleq	r1, r8, lr

000121d4 <mmk_matcher_ctx@@Base>:
   121d4:	push	{fp, lr}
   121d8:	mov	fp, sp
   121dc:	ldr	r0, [pc, #12]	; 121f0 <mmk_matcher_ctx@@Base+0x1c>
   121e0:	add	r0, pc, r0
   121e4:	bl	11528 <__tls_get_addr@plt>
   121e8:	ldr	r0, [r0]
   121ec:	pop	{fp, pc}
   121f0:	andeq	r2, r1, r4, ror lr

000121f4 <mmk_matcher_add@@Base>:
   121f4:	push	{fp, lr}
   121f8:	mov	fp, sp
   121fc:	sub	sp, sp, #40	; 0x28
   12200:	str	r0, [fp, #-4]
   12204:	str	r1, [fp, #-8]
   12208:	mov	r0, #12
   1220c:	bl	1411c <mmk_malloc@@Base>
   12210:	str	r0, [fp, #-12]
   12214:	ldr	r0, [pc, #200]	; 122e4 <mmk_matcher_add@@Base+0xf0>
   12218:	add	r0, pc, r0
   1221c:	bl	11528 <__tls_get_addr@plt>
   12220:	ldr	r1, [r0]
   12224:	str	r1, [fp, #-16]
   12228:	ldr	r1, [fp, #-12]
   1222c:	ldr	lr, [fp, #-4]
   12230:	str	lr, [sp, #12]
   12234:	ldr	lr, [fp, #-8]
   12238:	str	lr, [sp, #16]
   1223c:	mov	lr, #0
   12240:	str	lr, [sp, #20]
   12244:	ldr	lr, [sp, #20]
   12248:	str	lr, [r1, #8]
   1224c:	vldr	d16, [sp, #12]
   12250:	vstr	d16, [r1]
   12254:	ldr	r0, [r0]
   12258:	ldr	r0, [r0, #8]
   1225c:	str	r0, [sp, #8]
   12260:	ldr	r0, [sp, #8]
   12264:	movw	r1, #0
   12268:	cmp	r0, r1
   1226c:	movw	r0, #0
   12270:	str	r0, [sp, #4]
   12274:	beq	12298 <mmk_matcher_add@@Base+0xa4>
   12278:	ldr	r0, [sp, #8]
   1227c:	ldr	r0, [r0, #4]
   12280:	ldr	r1, [fp, #-12]
   12284:	ldr	r1, [r1, #4]
   12288:	cmp	r0, r1
   1228c:	movw	r0, #0
   12290:	movcc	r0, #1
   12294:	str	r0, [sp, #4]
   12298:	ldr	r0, [sp, #4]
   1229c:	tst	r0, #1
   122a0:	beq	122c0 <mmk_matcher_add@@Base+0xcc>
   122a4:	b	122a8 <mmk_matcher_add@@Base+0xb4>
   122a8:	ldr	r0, [sp, #8]
   122ac:	str	r0, [fp, #-16]
   122b0:	ldr	r0, [sp, #8]
   122b4:	ldr	r0, [r0, #8]
   122b8:	str	r0, [sp, #8]
   122bc:	b	12260 <mmk_matcher_add@@Base+0x6c>
   122c0:	ldr	r0, [fp, #-16]
   122c4:	ldr	r0, [r0, #8]
   122c8:	ldr	r1, [fp, #-12]
   122cc:	str	r0, [r1, #8]
   122d0:	ldr	r0, [fp, #-12]
   122d4:	ldr	r1, [fp, #-16]
   122d8:	str	r0, [r1, #8]
   122dc:	mov	sp, fp
   122e0:	pop	{fp, pc}
   122e4:	andeq	r2, r1, ip, lsr lr

000122e8 <mmk_matcher_get_predicate@@Base>:
   122e8:	sub	sp, sp, #4
   122ec:	str	r0, [sp]
   122f0:	ldr	r0, [sp]
   122f4:	add	r0, r0, #12
   122f8:	add	sp, sp, #4
   122fc:	bx	lr

00012300 <mmk_mock_create_internal@@Base>:
   12300:	push	{fp, lr}
   12304:	mov	fp, sp
   12308:	sub	sp, sp, #72	; 0x48
   1230c:	str	r0, [fp, #-4]
   12310:	str	r1, [fp, #-8]
   12314:	bl	11f7c <mmk_init@@Base>
   12318:	movw	r0, #20
   1231c:	bl	1411c <mmk_malloc@@Base>
   12320:	str	r0, [fp, #-12]
   12324:	ldr	r0, [fp, #-12]
   12328:	movw	r1, #0
   1232c:	cmp	r0, r1
   12330:	bne	12378 <mmk_mock_create_internal@@Base+0x78>
   12334:	ldr	r0, [pc, #444]	; 124f8 <mmk_mock_create_internal@@Base+0x1f8>
   12338:	add	r1, pc, r0
   1233c:	ldr	r0, [pc, #440]	; 124fc <mmk_mock_create_internal@@Base+0x1fc>
   12340:	add	r2, pc, r0
   12344:	ldr	r0, [pc, #436]	; 12500 <mmk_mock_create_internal@@Base+0x200>
   12348:	add	r0, pc, r0
   1234c:	ldr	r3, [pc, #432]	; 12504 <mmk_mock_create_internal@@Base+0x204>
   12350:	ldr	r3, [pc, r3]
   12354:	ldr	r3, [r3]
   12358:	str	r0, [sp, #20]
   1235c:	mov	r0, r3
   12360:	movw	r3, #36	; 0x24
   12364:	ldr	ip, [sp, #20]
   12368:	str	ip, [sp]
   1236c:	bl	114ec <fprintf@plt>
   12370:	str	r0, [sp, #16]
   12374:	bl	11540 <abort@plt>
   12378:	b	1237c <mmk_mock_create_internal@@Base+0x7c>
   1237c:	ldr	r0, [fp, #-12]
   12380:	sub	r1, fp, #32
   12384:	mov	r2, r1
   12388:	vmov.i32	q8, #0	; 0x00000000
   1238c:	vst1.32	{d16-d17}, [r2]!
   12390:	mov	r3, #0
   12394:	str	r3, [r2]
   12398:	movw	r2, #20
   1239c:	bl	1148c <memcpy@plt>
   123a0:	ldr	r0, [fp, #-4]
   123a4:	movw	r1, #64	; 0x40
   123a8:	bl	13f08 <mmk_strchr@@Base>
   123ac:	str	r0, [sp, #36]	; 0x24
   123b0:	ldr	r0, [sp, #36]	; 0x24
   123b4:	movw	r1, #0
   123b8:	cmp	r0, r1
   123bc:	bne	123d0 <mmk_mock_create_internal@@Base+0xd0>
   123c0:	ldr	r0, [fp, #-4]
   123c4:	bl	14068 <mmk_strlen@@Base>
   123c8:	str	r0, [sp, #32]
   123cc:	b	123e0 <mmk_mock_create_internal@@Base+0xe0>
   123d0:	ldr	r0, [sp, #36]	; 0x24
   123d4:	ldr	r1, [fp, #-4]
   123d8:	sub	r0, r0, r1
   123dc:	str	r0, [sp, #32]
   123e0:	ldr	r0, [sp, #32]
   123e4:	add	r0, r0, #1
   123e8:	bl	1411c <mmk_malloc@@Base>
   123ec:	str	r0, [sp, #28]
   123f0:	ldr	r0, [sp, #28]
   123f4:	ldr	r1, [fp, #-4]
   123f8:	ldr	r2, [sp, #32]
   123fc:	bl	13fcc <mmk_strncpy@@Base>
   12400:	ldr	r1, [sp, #28]
   12404:	ldr	r2, [sp, #32]
   12408:	add	r1, r1, r2
   1240c:	movw	r2, #0
   12410:	strb	r2, [r1]
   12414:	ldr	r1, [sp, #36]	; 0x24
   12418:	movw	r2, #0
   1241c:	cmp	r1, r2
   12420:	movw	r1, #1
   12424:	str	r0, [sp, #12]
   12428:	str	r1, [sp, #8]
   1242c:	beq	12458 <mmk_mock_create_internal@@Base+0x158>
   12430:	ldr	r0, [pc, #208]	; 12508 <mmk_mock_create_internal@@Base+0x208>
   12434:	add	r1, pc, r0
   12438:	ldr	r0, [sp, #36]	; 0x24
   1243c:	add	r0, r0, #1
   12440:	movw	r2, #4
   12444:	bl	13e08 <mmk_strneq@@Base>
   12448:	cmp	r0, #0
   1244c:	movw	r0, #0
   12450:	movne	r0, #1
   12454:	str	r0, [sp, #8]
   12458:	ldr	r0, [sp, #8]
   1245c:	and	r0, r0, #1
   12460:	str	r0, [sp, #24]
   12464:	ldr	r0, [fp, #-4]
   12468:	ldr	r1, [fp, #-8]
   1246c:	ldr	r2, [fp, #-12]
   12470:	bl	1355c <mmk_stub_create@@Base>
   12474:	ldr	r1, [fp, #-12]
   12478:	str	r0, [r1, #4]
   1247c:	ldr	r0, [fp, #-12]
   12480:	ldr	r0, [r0, #4]
   12484:	movw	r1, #0
   12488:	cmp	r0, r1
   1248c:	bne	124b4 <mmk_mock_create_internal@@Base+0x1b4>
   12490:	ldr	r0, [pc, #116]	; 1250c <mmk_mock_create_internal@@Base+0x20c>
   12494:	add	r1, pc, r0
   12498:	ldr	r0, [pc, #112]	; 12510 <mmk_mock_create_internal@@Base+0x210>
   1249c:	ldr	r0, [pc, r0]
   124a0:	ldr	r0, [r0]
   124a4:	ldr	r2, [fp, #-4]
   124a8:	bl	114ec <fprintf@plt>
   124ac:	str	r0, [sp, #4]
   124b0:	bl	11540 <abort@plt>
   124b4:	ldr	r0, [sp, #24]
   124b8:	cmp	r0, #0
   124bc:	bne	124dc <mmk_mock_create_internal@@Base+0x1dc>
   124c0:	ldr	r0, [sp, #28]
   124c4:	ldr	r1, [fp, #-8]
   124c8:	ldr	r2, [fp, #-12]
   124cc:	bl	1355c <mmk_stub_create@@Base>
   124d0:	ldr	r1, [fp, #-12]
   124d4:	ldr	r1, [r1, #4]
   124d8:	str	r0, [r1, #36]	; 0x24
   124dc:	ldr	r0, [sp, #28]
   124e0:	bl	141a0 <mmk_free@@Base>
   124e4:	ldr	r0, [fp, #-12]
   124e8:	ldr	r0, [r0, #4]
   124ec:	ldr	r0, [r0, #32]
   124f0:	mov	sp, fp
   124f4:	pop	{fp, pc}
   124f8:	strdeq	r2, [r0], -r8
   124fc:	andeq	r2, r0, r5, lsr #6
   12500:	andeq	r2, r0, ip, ror #6
   12504:	andeq	r2, r1, r0, lsr sp
   12508:	andeq	r2, r0, r4, lsl #5
   1250c:	andeq	r2, r0, r9, lsr #4
   12510:	andeq	r2, r1, r4, ror #23

00012514 <mmk_mock_destroy_internal@@Base>:
   12514:	push	{fp, lr}
   12518:	mov	fp, sp
   1251c:	sub	sp, sp, #32
   12520:	str	r0, [fp, #-4]
   12524:	ldr	r0, [fp, #-4]
   12528:	ldr	r0, [r0, #4]
   1252c:	str	r0, [fp, #-8]
   12530:	ldr	r0, [fp, #-8]
   12534:	movw	r1, #0
   12538:	cmp	r0, r1
   1253c:	beq	12560 <mmk_mock_destroy_internal@@Base+0x4c>
   12540:	ldr	r0, [fp, #-8]
   12544:	ldr	r0, [r0, #36]	; 0x24
   12548:	str	r0, [fp, #-12]
   1254c:	ldr	r0, [fp, #-8]
   12550:	bl	13628 <mmk_stub_destroy@@Base>
   12554:	ldr	r0, [fp, #-12]
   12558:	str	r0, [fp, #-8]
   1255c:	b	12530 <mmk_mock_destroy_internal@@Base+0x1c>
   12560:	ldr	r0, [fp, #-4]
   12564:	ldr	r0, [r0, #8]
   12568:	bl	141a0 <mmk_free@@Base>
   1256c:	ldr	r0, [fp, #-4]
   12570:	ldr	r0, [r0]
   12574:	str	r0, [sp, #16]
   12578:	ldr	r0, [sp, #16]
   1257c:	movw	r1, #0
   12580:	cmp	r0, r1
   12584:	beq	125e4 <mmk_mock_destroy_internal@@Base+0xd0>
   12588:	ldr	r0, [sp, #16]
   1258c:	ldr	r0, [r0, #4]
   12590:	str	r0, [sp, #12]
   12594:	ldr	r0, [sp, #16]
   12598:	ldr	r0, [r0]
   1259c:	str	r0, [sp, #8]
   125a0:	ldr	r0, [sp, #8]
   125a4:	movw	r1, #0
   125a8:	cmp	r0, r1
   125ac:	beq	125d0 <mmk_mock_destroy_internal@@Base+0xbc>
   125b0:	ldr	r0, [sp, #8]
   125b4:	ldr	r0, [r0, #8]
   125b8:	str	r0, [sp, #4]
   125bc:	ldr	r0, [sp, #8]
   125c0:	bl	141a0 <mmk_free@@Base>
   125c4:	ldr	r0, [sp, #4]
   125c8:	str	r0, [sp, #8]
   125cc:	b	125a0 <mmk_mock_destroy_internal@@Base+0x8c>
   125d0:	ldr	r0, [sp, #16]
   125d4:	bl	141a0 <mmk_free@@Base>
   125d8:	ldr	r0, [sp, #12]
   125dc:	str	r0, [sp, #16]
   125e0:	b	12578 <mmk_mock_destroy_internal@@Base+0x64>
   125e4:	ldr	r0, [fp, #-4]
   125e8:	bl	141a0 <mmk_free@@Base>
   125ec:	mov	sp, fp
   125f0:	pop	{fp, pc}

000125f4 <mmk_mock_params_begin@@Base>:
   125f4:	sub	sp, sp, #8
   125f8:	str	r0, [sp]
   125fc:	ldr	r0, [sp]
   12600:	ldr	r0, [r0, #8]
   12604:	movw	r1, #0
   12608:	cmp	r0, r1
   1260c:	beq	12620 <mmk_mock_params_begin@@Base+0x2c>
   12610:	ldr	r0, [sp]
   12614:	ldr	r0, [r0, #12]
   12618:	cmp	r0, #0
   1261c:	bne	1262c <mmk_mock_params_begin@@Base+0x38>
   12620:	movw	r0, #0
   12624:	str	r0, [sp, #4]
   12628:	b	1263c <mmk_mock_params_begin@@Base+0x48>
   1262c:	ldr	r0, [sp]
   12630:	ldr	r0, [r0, #8]
   12634:	add	r0, r0, #4
   12638:	str	r0, [sp, #4]
   1263c:	ldr	r0, [sp, #4]
   12640:	add	sp, sp, #8
   12644:	bx	lr

00012648 <mmk_mock_params_next@@Base>:
   12648:	sub	sp, sp, #20
   1264c:	str	r0, [sp, #12]
   12650:	str	r1, [sp, #8]
   12654:	ldr	r0, [sp, #8]
   12658:	str	r0, [sp, #4]
   1265c:	ldr	r0, [sp, #4]
   12660:	mvn	r1, #3
   12664:	add	r0, r0, r1
   12668:	ldr	r0, [r0]
   1266c:	str	r0, [sp]
   12670:	ldr	r0, [sp]
   12674:	add	r0, r0, #4
   12678:	ldr	r1, [sp, #4]
   1267c:	add	r0, r1, r0
   12680:	str	r0, [sp, #4]
   12684:	ldr	r0, [sp, #4]
   12688:	ldr	r1, [sp, #12]
   1268c:	ldr	r1, [r1, #8]
   12690:	ldr	r2, [sp, #12]
   12694:	ldr	r2, [r2, #12]
   12698:	add	r1, r1, r2
   1269c:	cmp	r0, r1
   126a0:	bcc	126b0 <mmk_mock_params_next@@Base+0x68>
   126a4:	movw	r0, #0
   126a8:	str	r0, [sp, #16]
   126ac:	b	126b8 <mmk_mock_params_next@@Base+0x70>
   126b0:	ldr	r0, [sp, #4]
   126b4:	str	r0, [sp, #16]
   126b8:	ldr	r0, [sp, #16]
   126bc:	add	sp, sp, #20
   126c0:	bx	lr

000126c4 <mmk_mock_get_params@@Base>:
   126c4:	push	{fp, lr}
   126c8:	mov	fp, sp
   126cc:	sub	sp, sp, #8
   126d0:	bl	1353c <mmk_ctx@@Base>
   126d4:	bl	1328c <mmk_stub_context@@Base>
   126d8:	str	r0, [sp, #4]
   126dc:	ldr	r0, [sp, #4]
   126e0:	ldr	r0, [r0]
   126e4:	mov	sp, fp
   126e8:	pop	{fp, pc}

000126ec <plt_init_ctx@@Base>:
   126ec:	push	{fp, lr}
   126f0:	mov	fp, sp
   126f4:	ldr	r0, [pc, #48]	; 1272c <plt_init_ctx@@Base+0x40>
   126f8:	add	r0, pc, r0
   126fc:	ldr	r0, [r0]
   12700:	mvn	r1, #0
   12704:	cmp	r0, r1
   12708:	bne	1271c <plt_init_ctx@@Base+0x30>
   1270c:	bl	12738 <plt_init_ctx@@Base+0x4c>
   12710:	ldr	lr, [pc, #24]	; 12730 <plt_init_ctx@@Base+0x44>
   12714:	add	lr, pc, lr
   12718:	str	r0, [lr]
   1271c:	ldr	r0, [pc, #16]	; 12734 <plt_init_ctx@@Base+0x48>
   12720:	add	r0, pc, r0
   12724:	ldr	r0, [r0]
   12728:	pop	{fp, pc}
   1272c:	andeq	r2, r1, r8, asr #19
   12730:	andeq	r2, r1, ip, lsr #19
   12734:	andeq	r2, r1, r0, lsr #19
   12738:	push	{fp, lr}
   1273c:	mov	fp, sp
   12740:	sub	sp, sp, #24
   12744:	ldr	r0, [pc, #180]	; 12800 <plt_init_ctx@@Base+0x114>
   12748:	ldr	r0, [pc, r0]
   1274c:	movw	r1, #0
   12750:	str	r1, [fp, #-4]
   12754:	str	r0, [fp, #-4]
   12758:	ldr	r0, [fp, #-4]
   1275c:	cmp	r0, r1
   12760:	bne	127f4 <plt_init_ctx@@Base+0x108>
   12764:	ldr	r0, [pc, #152]	; 12804 <plt_init_ctx@@Base+0x118>
   12768:	ldr	r0, [pc, r0]
   1276c:	ldr	r0, [r0]
   12770:	str	r0, [fp, #-8]
   12774:	ldr	r0, [fp, #-8]
   12778:	add	r1, r0, #4
   1277c:	str	r1, [fp, #-8]
   12780:	ldr	r0, [r0]
   12784:	movw	r1, #0
   12788:	cmp	r0, r1
   1278c:	beq	12794 <plt_init_ctx@@Base+0xa8>
   12790:	b	12774 <plt_init_ctx@@Base+0x88>
   12794:	ldr	r0, [fp, #-8]
   12798:	str	r0, [sp, #12]
   1279c:	ldr	r0, [sp, #12]
   127a0:	movw	r1, #3
   127a4:	bl	12f4c <plt_get_real_fn@@Base+0x88>
   127a8:	str	r0, [sp, #8]
   127ac:	ldr	r0, [sp, #12]
   127b0:	movw	r1, #4
   127b4:	bl	12f4c <plt_get_real_fn@@Base+0x88>
   127b8:	str	r0, [sp, #4]
   127bc:	ldr	r0, [sp, #8]
   127c0:	cmn	r0, #1
   127c4:	beq	127f0 <plt_init_ctx@@Base+0x104>
   127c8:	ldr	r0, [sp, #4]
   127cc:	cmn	r0, #1
   127d0:	beq	127f0 <plt_init_ctx@@Base+0x104>
   127d4:	ldr	r0, [sp, #8]
   127d8:	ldr	r1, [sp, #4]
   127dc:	bl	12fb4 <plt_get_real_fn@@Base+0xf0>
   127e0:	str	r0, [sp]
   127e4:	ldr	r0, [sp]
   127e8:	bl	13030 <plt_get_real_fn@@Base+0x16c>
   127ec:	str	r0, [fp, #-4]
   127f0:	b	127f4 <plt_init_ctx@@Base+0x108>
   127f4:	ldr	r0, [fp, #-4]
   127f8:	mov	sp, fp
   127fc:	pop	{fp, pc}
   12800:	andeq	r2, r1, ip, asr r9
   12804:	andeq	r2, r1, r4, asr #18

00012808 <plt_get_lib@@Base>:
   12808:	push	{r4, r5, fp, lr}
   1280c:	add	fp, sp, #8
   12810:	sub	sp, sp, #88	; 0x58
   12814:	str	r0, [fp, #-16]
   12818:	str	r1, [fp, #-20]	; 0xffffffec
   1281c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12820:	movw	r1, #0
   12824:	cmp	r0, r1
   12828:	bne	12838 <plt_get_lib@@Base+0x30>
   1282c:	ldr	r0, [pc, #928]	; 12bd4 <plt_get_lib@@Base+0x3cc>
   12830:	add	r0, pc, r0
   12834:	str	r0, [fp, #-20]	; 0xffffffec
   12838:	ldr	r0, [pc, #920]	; 12bd8 <plt_get_lib@@Base+0x3d0>
   1283c:	add	r1, pc, r0
   12840:	movw	r0, #0
   12844:	str	r0, [fp, #-24]	; 0xffffffe8
   12848:	ldr	r0, [fp, #-20]	; 0xffffffec
   1284c:	movw	r2, #4
   12850:	bl	11534 <strncmp@plt>
   12854:	cmp	r0, #0
   12858:	bne	12868 <plt_get_lib@@Base+0x60>
   1285c:	movw	r0, #1
   12860:	str	r0, [fp, #-24]	; 0xffffffe8
   12864:	b	1296c <plt_get_lib@@Base+0x164>
   12868:	ldr	r0, [pc, #876]	; 12bdc <plt_get_lib@@Base+0x3d4>
   1286c:	add	r1, pc, r0
   12870:	ldr	r0, [fp, #-20]	; 0xffffffec
   12874:	movw	r2, #5
   12878:	bl	11534 <strncmp@plt>
   1287c:	cmp	r0, #0
   12880:	bne	12890 <plt_get_lib@@Base+0x88>
   12884:	movw	r0, #2
   12888:	str	r0, [fp, #-24]	; 0xffffffe8
   1288c:	b	12968 <plt_get_lib@@Base+0x160>
   12890:	ldr	r0, [pc, #840]	; 12be0 <plt_get_lib@@Base+0x3d8>
   12894:	add	r1, pc, r0
   12898:	ldr	r0, [fp, #-20]	; 0xffffffec
   1289c:	movw	r2, #4
   128a0:	bl	11534 <strncmp@plt>
   128a4:	cmp	r0, #0
   128a8:	bne	128b8 <plt_get_lib@@Base+0xb0>
   128ac:	movw	r0, #3
   128b0:	str	r0, [fp, #-24]	; 0xffffffe8
   128b4:	b	12964 <plt_get_lib@@Base+0x15c>
   128b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   128bc:	ldr	r1, [pc, #832]	; 12c04 <plt_get_lib@@Base+0x3fc>
   128c0:	add	r1, pc, r1
   128c4:	bl	11468 <strcmp@plt>
   128c8:	cmp	r0, #0
   128cc:	bne	128e0 <plt_get_lib@@Base+0xd8>
   128d0:	ldr	r0, [pc, #780]	; 12be4 <plt_get_lib@@Base+0x3dc>
   128d4:	add	r0, pc, r0
   128d8:	str	r0, [fp, #-20]	; 0xffffffec
   128dc:	b	12960 <plt_get_lib@@Base+0x158>
   128e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   128e4:	movw	r1, #58	; 0x3a
   128e8:	bl	114e0 <strchr@plt>
   128ec:	str	r0, [fp, #-28]	; 0xffffffe4
   128f0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   128f4:	movw	r1, #0
   128f8:	cmp	r0, r1
   128fc:	beq	1293c <plt_get_lib@@Base+0x134>
   12900:	ldr	r0, [pc, #756]	; 12bfc <plt_get_lib@@Base+0x3f4>
   12904:	add	r1, pc, r0
   12908:	ldr	r0, [pc, #752]	; 12c00 <plt_get_lib@@Base+0x3f8>
   1290c:	ldr	r0, [pc, r0]
   12910:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12914:	ldr	r3, [fp, #-20]	; 0xffffffec
   12918:	sub	r2, r2, r3
   1291c:	add	r2, r2, #1
   12920:	str	r2, [fp, #-32]	; 0xffffffe0
   12924:	ldr	r0, [r0]
   12928:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1292c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12930:	bl	114ec <fprintf@plt>
   12934:	str	r0, [fp, #-72]	; 0xffffffb8
   12938:	b	1295c <plt_get_lib@@Base+0x154>
   1293c:	ldr	r0, [pc, #688]	; 12bf4 <plt_get_lib@@Base+0x3ec>
   12940:	add	r1, pc, r0
   12944:	ldr	r0, [pc, #684]	; 12bf8 <plt_get_lib@@Base+0x3f0>
   12948:	ldr	r0, [pc, r0]
   1294c:	ldr	r0, [r0]
   12950:	ldr	r2, [fp, #-20]	; 0xffffffec
   12954:	bl	114ec <fprintf@plt>
   12958:	str	r0, [fp, #-76]	; 0xffffffb4
   1295c:	bl	11540 <abort@plt>
   12960:	b	12964 <plt_get_lib@@Base+0x15c>
   12964:	b	12968 <plt_get_lib@@Base+0x160>
   12968:	b	1296c <plt_get_lib@@Base+0x164>
   1296c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12970:	cmp	r0, #0
   12974:	bne	12984 <plt_get_lib@@Base+0x17c>
   12978:	ldr	r0, [fp, #-20]	; 0xffffffec
   1297c:	str	r0, [fp, #-80]	; 0xffffffb0
   12980:	b	12998 <plt_get_lib@@Base+0x190>
   12984:	ldr	r0, [fp, #-20]	; 0xffffffec
   12988:	movw	r1, #58	; 0x3a
   1298c:	bl	114e0 <strchr@plt>
   12990:	add	r0, r0, #1
   12994:	str	r0, [fp, #-80]	; 0xffffffb0
   12998:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1299c:	str	r0, [fp, #-36]	; 0xffffffdc
   129a0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   129a4:	bl	114c8 <strlen@plt>
   129a8:	str	r0, [fp, #-40]	; 0xffffffd8
   129ac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   129b0:	ldr	r1, [pc, #592]	; 12c08 <plt_get_lib@@Base+0x400>
   129b4:	add	r1, pc, r1
   129b8:	bl	11468 <strcmp@plt>
   129bc:	cmp	r0, #0
   129c0:	movw	r0, #0
   129c4:	movne	r0, #1
   129c8:	mvn	r1, #0
   129cc:	eor	r0, r0, r1
   129d0:	and	r0, r0, #1
   129d4:	str	r0, [fp, #-44]	; 0xffffffd4
   129d8:	ldr	r0, [fp, #-16]
   129dc:	ldr	r0, [r0, #4]
   129e0:	str	r0, [fp, #-48]	; 0xffffffd0
   129e4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   129e8:	movw	r1, #0
   129ec:	cmp	r0, r1
   129f0:	beq	12bc0 <plt_get_lib@@Base+0x3b8>
   129f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   129f8:	cmp	r0, #1
   129fc:	bne	12b28 <plt_get_lib@@Base+0x320>
   12a00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12a04:	cmp	r0, #0
   12a08:	beq	12a5c <plt_get_lib@@Base+0x254>
   12a0c:	ldr	r0, [pc, #472]	; 12bec <plt_get_lib@@Base+0x3e4>
   12a10:	add	r1, pc, r0
   12a14:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12a18:	ldr	r0, [r0, #4]
   12a1c:	bl	1145c <strstr@plt>
   12a20:	movw	r1, #0
   12a24:	cmp	r0, r1
   12a28:	bne	12a4c <plt_get_lib@@Base+0x244>
   12a2c:	ldr	r0, [pc, #444]	; 12bf0 <plt_get_lib@@Base+0x3e8>
   12a30:	add	r1, pc, r0
   12a34:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12a38:	ldr	r0, [r0, #4]
   12a3c:	bl	1145c <strstr@plt>
   12a40:	movw	r1, #0
   12a44:	cmp	r0, r1
   12a48:	beq	12a58 <plt_get_lib@@Base+0x250>
   12a4c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12a50:	str	r0, [fp, #-12]
   12a54:	b	12bc8 <plt_get_lib@@Base+0x3c0>
   12a58:	b	12b24 <plt_get_lib@@Base+0x31c>
   12a5c:	ldr	r0, [pc, #388]	; 12be8 <plt_get_lib@@Base+0x3e0>
   12a60:	add	r2, pc, r0
   12a64:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12a68:	add	r0, r0, #8
   12a6c:	str	r0, [fp, #-52]	; 0xffffffcc
   12a70:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12a74:	mov	r1, sp
   12a78:	str	r1, [fp, #-56]	; 0xffffffc8
   12a7c:	add	r1, r0, #7
   12a80:	bic	r1, r1, #7
   12a84:	mov	r3, sp
   12a88:	sub	r1, r3, r1
   12a8c:	mov	sp, r1
   12a90:	str	r0, [fp, #-60]	; 0xffffffc4
   12a94:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12a98:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12a9c:	str	r0, [fp, #-84]	; 0xffffffac
   12aa0:	mov	r0, r1
   12aa4:	ldr	ip, [fp, #-84]	; 0xffffffac
   12aa8:	str	r1, [fp, #-88]	; 0xffffffa8
   12aac:	mov	r1, ip
   12ab0:	bl	11504 <snprintf@plt>
   12ab4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   12ab8:	ldr	r1, [r1, #4]
   12abc:	str	r0, [fp, #-92]	; 0xffffffa4
   12ac0:	mov	r0, r1
   12ac4:	ldr	r1, [fp, #-88]	; 0xffffffa8
   12ac8:	bl	1145c <strstr@plt>
   12acc:	movw	r1, #0
   12ad0:	cmp	r0, r1
   12ad4:	beq	12aec <plt_get_lib@@Base+0x2e4>
   12ad8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12adc:	str	r0, [fp, #-12]
   12ae0:	movw	r0, #1
   12ae4:	str	r0, [fp, #-64]	; 0xffffffc0
   12ae8:	b	12af4 <plt_get_lib@@Base+0x2ec>
   12aec:	movw	r0, #0
   12af0:	str	r0, [fp, #-64]	; 0xffffffc0
   12af4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12af8:	mov	sp, r0
   12afc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12b00:	cmp	r0, #0
   12b04:	str	r0, [fp, #-96]	; 0xffffffa0
   12b08:	beq	12b20 <plt_get_lib@@Base+0x318>
   12b0c:	b	12b10 <plt_get_lib@@Base+0x308>
   12b10:	ldr	r0, [fp, #-96]	; 0xffffffa0
   12b14:	cmp	r0, #1
   12b18:	beq	12bc8 <plt_get_lib@@Base+0x3c0>
   12b1c:	b	12bd4 <plt_get_lib@@Base+0x3cc>
   12b20:	b	12b24 <plt_get_lib@@Base+0x31c>
   12b24:	b	12bac <plt_get_lib@@Base+0x3a4>
   12b28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b2c:	cmp	r0, #0
   12b30:	beq	12b40 <plt_get_lib@@Base+0x338>
   12b34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b38:	cmp	r0, #2
   12b3c:	bne	12b68 <plt_get_lib@@Base+0x360>
   12b40:	ldr	r0, [fp, #-20]	; 0xffffffec
   12b44:	ldr	r1, [fp, #-48]	; 0xffffffd0
   12b48:	ldr	r1, [r1, #4]
   12b4c:	bl	11468 <strcmp@plt>
   12b50:	cmp	r0, #0
   12b54:	bne	12b64 <plt_get_lib@@Base+0x35c>
   12b58:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12b5c:	str	r0, [fp, #-12]
   12b60:	b	12bc8 <plt_get_lib@@Base+0x3c0>
   12b64:	b	12ba8 <plt_get_lib@@Base+0x3a0>
   12b68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b6c:	cmp	r0, #3
   12b70:	bne	12ba4 <plt_get_lib@@Base+0x39c>
   12b74:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12b78:	ldr	r1, [fp, #-36]	; 0xffffffdc
   12b7c:	bl	12c0c <plt_get_lib@@Base+0x404>
   12b80:	str	r0, [fp, #-68]	; 0xffffffbc
   12b84:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12b88:	movw	r1, #0
   12b8c:	cmp	r0, r1
   12b90:	beq	12ba0 <plt_get_lib@@Base+0x398>
   12b94:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12b98:	str	r0, [fp, #-12]
   12b9c:	b	12bc8 <plt_get_lib@@Base+0x3c0>
   12ba0:	b	12ba4 <plt_get_lib@@Base+0x39c>
   12ba4:	b	12ba8 <plt_get_lib@@Base+0x3a0>
   12ba8:	b	12bac <plt_get_lib@@Base+0x3a4>
   12bac:	b	12bb0 <plt_get_lib@@Base+0x3a8>
   12bb0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12bb4:	ldr	r0, [r0, #12]
   12bb8:	str	r0, [fp, #-48]	; 0xffffffd0
   12bbc:	b	129e4 <plt_get_lib@@Base+0x1dc>
   12bc0:	movw	r0, #0
   12bc4:	str	r0, [fp, #-12]
   12bc8:	ldr	r0, [fp, #-12]
   12bcc:	sub	sp, fp, #8
   12bd0:	pop	{r4, r5, fp, pc}
   12bd4:	andeq	r1, r0, r8, lsl #29
   12bd8:			; <UNDEFINED> instruction: 0x00001eb4
   12bdc:	andeq	r1, r0, r9, lsl #29
   12be0:	andeq	r1, r0, r7, ror #28
   12be4:	andeq	r1, r0, r0, ror lr
   12be8:	strdeq	r1, [r0], -r7
   12bec:	andeq	r1, r0, r5, lsr sp
   12bf0:	andeq	r1, r0, lr, lsl sp
   12bf4:	andeq	r1, r0, r2, ror #27
   12bf8:	andeq	r2, r1, r8, lsr r7
   12bfc:	strdeq	r1, [r0], -ip
   12c00:	andeq	r2, r1, r4, ror r7
   12c04:	strdeq	r1, [r0], -r8
   12c08:	andeq	r1, r0, r0, lsl #28
   12c0c:	push	{fp, lr}
   12c10:	mov	fp, sp
   12c14:	sub	sp, sp, #56	; 0x38
   12c18:	str	r0, [fp, #-8]
   12c1c:	str	r1, [fp, #-12]
   12c20:	ldr	r0, [fp, #-8]
   12c24:	movw	r1, #6
   12c28:	bl	13098 <plt_get_real_fn@@Base+0x1d4>
   12c2c:	str	r0, [fp, #-16]
   12c30:	ldr	r0, [fp, #-8]
   12c34:	movw	r1, #5
   12c38:	bl	13098 <plt_get_real_fn@@Base+0x1d4>
   12c3c:	str	r0, [fp, #-20]	; 0xffffffec
   12c40:	ldr	r0, [fp, #-8]
   12c44:	movw	r1, #20
   12c48:	bl	13144 <plt_get_real_fn@@Base+0x280>
   12c4c:	str	r0, [fp, #-24]	; 0xffffffe8
   12c50:	ldr	r0, [fp, #-8]
   12c54:	movw	r1, #23
   12c58:	bl	13098 <plt_get_real_fn@@Base+0x1d4>
   12c5c:	str	r0, [sp, #28]
   12c60:	ldr	r0, [fp, #-8]
   12c64:	movw	r1, #2
   12c68:	bl	13144 <plt_get_real_fn@@Base+0x280>
   12c6c:	str	r0, [sp, #24]
   12c70:	ldr	r0, [fp, #-8]
   12c74:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12c78:	add	r1, r1, #2
   12c7c:	bl	13144 <plt_get_real_fn@@Base+0x280>
   12c80:	str	r0, [sp, #20]
   12c84:	ldr	r0, [fp, #-16]
   12c88:	movw	r1, #0
   12c8c:	cmp	r0, r1
   12c90:	beq	12cd8 <plt_get_lib@@Base+0x4d0>
   12c94:	ldr	r0, [fp, #-20]	; 0xffffffec
   12c98:	movw	r1, #0
   12c9c:	cmp	r0, r1
   12ca0:	beq	12cd8 <plt_get_lib@@Base+0x4d0>
   12ca4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12ca8:	cmp	r0, #0
   12cac:	beq	12cd8 <plt_get_lib@@Base+0x4d0>
   12cb0:	ldr	r0, [sp, #28]
   12cb4:	movw	r1, #0
   12cb8:	cmp	r0, r1
   12cbc:	beq	12cd8 <plt_get_lib@@Base+0x4d0>
   12cc0:	ldr	r0, [sp, #24]
   12cc4:	cmp	r0, #0
   12cc8:	beq	12cd8 <plt_get_lib@@Base+0x4d0>
   12ccc:	ldr	r0, [sp, #20]
   12cd0:	cmp	r0, #0
   12cd4:	bne	12ce4 <plt_get_lib@@Base+0x4dc>
   12cd8:	movw	r0, #0
   12cdc:	str	r0, [fp, #-4]
   12ce0:	b	12d48 <plt_get_lib@@Base+0x540>
   12ce4:	ldr	r0, [sp, #28]
   12ce8:	str	r0, [sp, #8]
   12cec:	ldr	r0, [sp, #24]
   12cf0:	str	r0, [sp, #12]
   12cf4:	ldr	r0, [sp, #20]
   12cf8:	str	r0, [sp, #16]
   12cfc:	ldr	r0, [fp, #-8]
   12d00:	ldr	r0, [r0]
   12d04:	str	r0, [sp, #4]
   12d08:	ldr	r1, [fp, #-16]
   12d0c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12d10:	ldr	r3, [fp, #-12]
   12d14:	add	r0, sp, #8
   12d18:	bl	131b8 <plt_get_real_fn@@Base+0x2f4>
   12d1c:	str	r0, [sp]
   12d20:	ldr	r0, [sp]
   12d24:	cmp	r0, #0
   12d28:	beq	12d40 <plt_get_lib@@Base+0x538>
   12d2c:	ldr	r0, [sp]
   12d30:	ldr	r1, [sp, #4]
   12d34:	add	r0, r0, r1
   12d38:	str	r0, [fp, #-4]
   12d3c:	b	12d48 <plt_get_lib@@Base+0x540>
   12d40:	movw	r0, #0
   12d44:	str	r0, [fp, #-4]
   12d48:	ldr	r0, [fp, #-4]
   12d4c:	mov	sp, fp
   12d50:	pop	{fp, pc}

00012d54 <plt_get_offsets@@Base>:
   12d54:	push	{fp, lr}
   12d58:	mov	fp, sp
   12d5c:	sub	sp, sp, #32
   12d60:	str	r0, [fp, #-8]
   12d64:	str	r1, [fp, #-12]
   12d68:	str	r2, [sp, #16]
   12d6c:	ldr	r0, [fp, #-8]
   12d70:	ldr	r1, [fp, #-12]
   12d74:	bl	12c0c <plt_get_lib@@Base+0x404>
   12d78:	str	r0, [sp, #12]
   12d7c:	ldr	r0, [sp, #12]
   12d80:	movw	r1, #0
   12d84:	cmp	r0, r1
   12d88:	beq	12dd4 <plt_get_offsets@@Base+0x80>
   12d8c:	movw	r0, #8
   12d90:	bl	1411c <mmk_malloc@@Base>
   12d94:	str	r0, [sp, #8]
   12d98:	ldr	r0, [sp, #16]
   12d9c:	movw	lr, #1
   12da0:	str	lr, [r0]
   12da4:	ldr	r0, [sp, #8]
   12da8:	ldr	lr, [sp, #12]
   12dac:	str	lr, [sp]
   12db0:	movw	lr, #0
   12db4:	str	lr, [sp, #4]
   12db8:	ldr	lr, [sp]
   12dbc:	str	lr, [r0]
   12dc0:	ldr	lr, [sp, #4]
   12dc4:	str	lr, [r0, #4]
   12dc8:	ldr	r0, [sp, #8]
   12dcc:	str	r0, [fp, #-4]
   12dd0:	b	12ddc <plt_get_offsets@@Base+0x88>
   12dd4:	movw	r0, #0
   12dd8:	str	r0, [fp, #-4]
   12ddc:	ldr	r0, [fp, #-4]
   12de0:	mov	sp, fp
   12de4:	pop	{fp, pc}

00012de8 <plt_set_offsets@@Base>:
   12de8:	sub	sp, sp, #16
   12dec:	str	r0, [sp, #12]
   12df0:	str	r1, [sp, #8]
   12df4:	str	r2, [sp, #4]
   12df8:	movw	r0, #0
   12dfc:	str	r0, [sp]
   12e00:	ldr	r0, [sp]
   12e04:	ldr	r1, [sp, #8]
   12e08:	cmp	r0, r1
   12e0c:	bcs	12e68 <plt_set_offsets@@Base+0x80>
   12e10:	ldr	r0, [sp, #12]
   12e14:	ldr	r1, [sp]
   12e18:	add	r0, r0, r1, lsl #3
   12e1c:	ldr	r0, [r0, #4]
   12e20:	movw	r1, #0
   12e24:	cmp	r0, r1
   12e28:	bne	12e40 <plt_set_offsets@@Base+0x58>
   12e2c:	ldr	r0, [sp, #12]
   12e30:	ldr	r1, [sp]
   12e34:	ldr	r1, [r0, r1, lsl #3]!
   12e38:	ldr	r1, [r1]
   12e3c:	str	r1, [r0, #4]
   12e40:	ldr	r0, [sp, #4]
   12e44:	ldr	r1, [sp, #12]
   12e48:	ldr	r2, [sp]
   12e4c:	add	r1, r1, r2, lsl #3
   12e50:	ldr	r1, [r1]
   12e54:	str	r0, [r1]
   12e58:	ldr	r0, [sp]
   12e5c:	add	r0, r0, #1
   12e60:	str	r0, [sp]
   12e64:	b	12e00 <plt_set_offsets@@Base+0x18>
   12e68:	add	sp, sp, #16
   12e6c:	bx	lr

00012e70 <plt_reset_offsets@@Base>:
   12e70:	sub	sp, sp, #12
   12e74:	str	r0, [sp, #8]
   12e78:	str	r1, [sp, #4]
   12e7c:	movw	r0, #0
   12e80:	str	r0, [sp]
   12e84:	ldr	r0, [sp]
   12e88:	ldr	r1, [sp, #4]
   12e8c:	cmp	r0, r1
   12e90:	bcs	12ebc <plt_reset_offsets@@Base+0x4c>
   12e94:	ldr	r0, [sp, #8]
   12e98:	ldr	r1, [sp]
   12e9c:	add	r0, r0, r1, lsl #3
   12ea0:	ldr	r1, [r0, #4]
   12ea4:	ldr	r0, [r0]
   12ea8:	str	r1, [r0]
   12eac:	ldr	r0, [sp]
   12eb0:	add	r0, r0, #1
   12eb4:	str	r0, [sp]
   12eb8:	b	12e84 <plt_reset_offsets@@Base+0x14>
   12ebc:	add	sp, sp, #12
   12ec0:	bx	lr

00012ec4 <plt_get_real_fn@@Base>:
   12ec4:	push	{fp, lr}
   12ec8:	mov	fp, sp
   12ecc:	sub	sp, sp, #24
   12ed0:	str	r0, [fp, #-8]
   12ed4:	str	r1, [sp, #12]
   12ed8:	ldr	r0, [fp, #-8]
   12edc:	ldr	r0, [r0, #4]
   12ee0:	str	r0, [sp, #8]
   12ee4:	ldr	r0, [sp, #8]
   12ee8:	movw	r1, #0
   12eec:	cmp	r0, r1
   12ef0:	beq	12f38 <plt_get_real_fn@@Base+0x74>
   12ef4:	ldr	r0, [sp, #8]
   12ef8:	ldr	r1, [sp, #12]
   12efc:	bl	12c0c <plt_get_lib@@Base+0x404>
   12f00:	str	r0, [sp, #4]
   12f04:	ldr	r0, [sp, #4]
   12f08:	movw	r1, #0
   12f0c:	cmp	r0, r1
   12f10:	beq	12f24 <plt_get_real_fn@@Base+0x60>
   12f14:	ldr	r0, [sp, #4]
   12f18:	ldr	r0, [r0]
   12f1c:	str	r0, [fp, #-4]
   12f20:	b	12f40 <plt_get_real_fn@@Base+0x7c>
   12f24:	b	12f28 <plt_get_real_fn@@Base+0x64>
   12f28:	ldr	r0, [sp, #8]
   12f2c:	ldr	r0, [r0, #12]
   12f30:	str	r0, [sp, #8]
   12f34:	b	12ee4 <plt_get_real_fn@@Base+0x20>
   12f38:	movw	r0, #0
   12f3c:	str	r0, [fp, #-4]
   12f40:	ldr	r0, [fp, #-4]
   12f44:	mov	sp, fp
   12f48:	pop	{fp, pc}
   12f4c:	sub	sp, sp, #12
   12f50:	str	r0, [sp, #4]
   12f54:	str	r1, [sp]
   12f58:	ldr	r0, [sp, #4]
   12f5c:	ldr	r0, [r0]
   12f60:	cmp	r0, #0
   12f64:	beq	12fa0 <plt_get_real_fn@@Base+0xdc>
   12f68:	ldr	r0, [sp, #4]
   12f6c:	ldr	r0, [r0]
   12f70:	ldr	r1, [sp]
   12f74:	cmp	r0, r1
   12f78:	bne	12f8c <plt_get_real_fn@@Base+0xc8>
   12f7c:	ldr	r0, [sp, #4]
   12f80:	ldr	r0, [r0, #4]
   12f84:	str	r0, [sp, #8]
   12f88:	b	12fa8 <plt_get_real_fn@@Base+0xe4>
   12f8c:	b	12f90 <plt_get_real_fn@@Base+0xcc>
   12f90:	ldr	r0, [sp, #4]
   12f94:	add	r0, r0, #8
   12f98:	str	r0, [sp, #4]
   12f9c:	b	12f58 <plt_get_real_fn@@Base+0x94>
   12fa0:	mvn	r0, #0
   12fa4:	str	r0, [sp, #8]
   12fa8:	ldr	r0, [sp, #8]
   12fac:	add	sp, sp, #12
   12fb0:	bx	lr
   12fb4:	sub	sp, sp, #16
   12fb8:	str	r0, [sp, #8]
   12fbc:	str	r1, [sp, #4]
   12fc0:	movw	r0, #0
   12fc4:	str	r0, [sp]
   12fc8:	ldr	r0, [sp]
   12fcc:	ldr	r1, [sp, #4]
   12fd0:	cmp	r0, r1
   12fd4:	bcs	1301c <plt_get_real_fn@@Base+0x158>
   12fd8:	ldr	r0, [sp, #8]
   12fdc:	ldr	r1, [sp]
   12fe0:	add	r0, r0, r1, lsl #5
   12fe4:	ldr	r0, [r0]
   12fe8:	cmp	r0, #2
   12fec:	bne	13008 <plt_get_real_fn@@Base+0x144>
   12ff0:	ldr	r0, [sp, #8]
   12ff4:	ldr	r1, [sp]
   12ff8:	add	r0, r0, r1, lsl #5
   12ffc:	ldr	r0, [r0, #8]
   13000:	str	r0, [sp, #12]
   13004:	b	13024 <plt_get_real_fn@@Base+0x160>
   13008:	b	1300c <plt_get_real_fn@@Base+0x148>
   1300c:	ldr	r0, [sp]
   13010:	add	r0, r0, #1
   13014:	str	r0, [sp]
   13018:	b	12fc8 <plt_get_real_fn@@Base+0x104>
   1301c:	movw	r0, #0
   13020:	str	r0, [sp, #12]
   13024:	ldr	r0, [sp, #12]
   13028:	add	sp, sp, #16
   1302c:	bx	lr
   13030:	sub	sp, sp, #12
   13034:	str	r0, [sp, #4]
   13038:	ldr	r0, [sp, #4]
   1303c:	str	r0, [sp]
   13040:	ldr	r0, [sp]
   13044:	ldr	r0, [r0]
   13048:	cmp	r0, #0
   1304c:	beq	13084 <plt_get_real_fn@@Base+0x1c0>
   13050:	ldr	r0, [sp]
   13054:	ldr	r0, [r0]
   13058:	cmp	r0, #21
   1305c:	bne	13070 <plt_get_real_fn@@Base+0x1ac>
   13060:	ldr	r0, [sp]
   13064:	ldr	r0, [r0, #4]
   13068:	str	r0, [sp, #8]
   1306c:	b	1308c <plt_get_real_fn@@Base+0x1c8>
   13070:	b	13074 <plt_get_real_fn@@Base+0x1b0>
   13074:	ldr	r0, [sp]
   13078:	add	r0, r0, #8
   1307c:	str	r0, [sp]
   13080:	b	13040 <plt_get_real_fn@@Base+0x17c>
   13084:	movw	r0, #0
   13088:	str	r0, [sp, #8]
   1308c:	ldr	r0, [sp, #8]
   13090:	add	sp, sp, #12
   13094:	bx	lr
   13098:	sub	sp, sp, #20
   1309c:	str	r0, [sp, #12]
   130a0:	str	r1, [sp, #8]
   130a4:	ldr	r0, [sp, #12]
   130a8:	ldr	r0, [r0]
   130ac:	str	r0, [sp, #4]
   130b0:	ldr	r0, [sp, #12]
   130b4:	ldr	r0, [r0, #8]
   130b8:	str	r0, [sp]
   130bc:	ldr	r0, [sp]
   130c0:	ldr	r0, [r0]
   130c4:	cmp	r0, #0
   130c8:	beq	13130 <plt_get_real_fn@@Base+0x26c>
   130cc:	ldr	r0, [sp]
   130d0:	ldr	r0, [r0]
   130d4:	ldr	r1, [sp, #8]
   130d8:	cmp	r0, r1
   130dc:	bne	1311c <plt_get_real_fn@@Base+0x258>
   130e0:	ldr	r0, [sp]
   130e4:	ldr	r0, [r0, #4]
   130e8:	ldr	r1, [sp, #4]
   130ec:	cmp	r0, r1
   130f0:	bcc	13104 <plt_get_real_fn@@Base+0x240>
   130f4:	ldr	r0, [sp]
   130f8:	ldr	r0, [r0, #4]
   130fc:	str	r0, [sp, #16]
   13100:	b	13138 <plt_get_real_fn@@Base+0x274>
   13104:	ldr	r0, [sp, #4]
   13108:	ldr	r1, [sp]
   1310c:	ldr	r1, [r1, #4]
   13110:	add	r0, r0, r1
   13114:	str	r0, [sp, #16]
   13118:	b	13138 <plt_get_real_fn@@Base+0x274>
   1311c:	b	13120 <plt_get_real_fn@@Base+0x25c>
   13120:	ldr	r0, [sp]
   13124:	add	r0, r0, #8
   13128:	str	r0, [sp]
   1312c:	b	130bc <plt_get_real_fn@@Base+0x1f8>
   13130:	movw	r0, #0
   13134:	str	r0, [sp, #16]
   13138:	ldr	r0, [sp, #16]
   1313c:	add	sp, sp, #20
   13140:	bx	lr
   13144:	sub	sp, sp, #16
   13148:	str	r0, [sp, #8]
   1314c:	str	r1, [sp, #4]
   13150:	ldr	r0, [sp, #8]
   13154:	ldr	r0, [r0, #8]
   13158:	str	r0, [sp]
   1315c:	ldr	r0, [sp]
   13160:	ldr	r0, [r0]
   13164:	cmp	r0, #0
   13168:	beq	131a4 <plt_get_real_fn@@Base+0x2e0>
   1316c:	ldr	r0, [sp]
   13170:	ldr	r0, [r0]
   13174:	ldr	r1, [sp, #4]
   13178:	cmp	r0, r1
   1317c:	bne	13190 <plt_get_real_fn@@Base+0x2cc>
   13180:	ldr	r0, [sp]
   13184:	ldr	r0, [r0, #4]
   13188:	str	r0, [sp, #12]
   1318c:	b	131ac <plt_get_real_fn@@Base+0x2e8>
   13190:	b	13194 <plt_get_real_fn@@Base+0x2d0>
   13194:	ldr	r0, [sp]
   13198:	add	r0, r0, #8
   1319c:	str	r0, [sp]
   131a0:	b	1315c <plt_get_real_fn@@Base+0x298>
   131a4:	movw	r0, #0
   131a8:	str	r0, [sp, #12]
   131ac:	ldr	r0, [sp, #12]
   131b0:	add	sp, sp, #16
   131b4:	bx	lr
   131b8:	push	{fp, lr}
   131bc:	mov	fp, sp
   131c0:	sub	sp, sp, #32
   131c4:	str	r0, [fp, #-8]
   131c8:	str	r1, [fp, #-12]
   131cc:	str	r2, [sp, #16]
   131d0:	str	r3, [sp, #12]
   131d4:	ldr	r0, [fp, #-8]
   131d8:	ldr	r0, [r0]
   131dc:	str	r0, [sp, #8]
   131e0:	movw	r0, #0
   131e4:	str	r0, [sp, #4]
   131e8:	ldr	r0, [sp, #4]
   131ec:	ldr	r1, [fp, #-8]
   131f0:	ldr	r1, [r1, #4]
   131f4:	ldr	r2, [fp, #-8]
   131f8:	ldr	r2, [r2, #8]
   131fc:	udiv	r1, r1, r2
   13200:	cmp	r0, r1
   13204:	bcs	13278 <plt_get_real_fn@@Base+0x3b4>
   13208:	ldr	r0, [fp, #-12]
   1320c:	ldr	r1, [sp, #8]
   13210:	ldr	r1, [r1, #4]
   13214:	lsr	r1, r1, #8
   13218:	add	r0, r0, r1, lsl #4
   1321c:	str	r0, [sp]
   13220:	ldr	r0, [sp, #16]
   13224:	ldr	r1, [sp]
   13228:	ldr	r1, [r1]
   1322c:	add	r0, r0, r1
   13230:	ldr	r1, [sp, #12]
   13234:	bl	11468 <strcmp@plt>
   13238:	cmp	r0, #0
   1323c:	bne	13250 <plt_get_real_fn@@Base+0x38c>
   13240:	ldr	r0, [sp, #8]
   13244:	ldr	r0, [r0]
   13248:	str	r0, [fp, #-4]
   1324c:	b	13280 <plt_get_real_fn@@Base+0x3bc>
   13250:	b	13254 <plt_get_real_fn@@Base+0x390>
   13254:	ldr	r0, [sp, #4]
   13258:	add	r0, r0, #1
   1325c:	str	r0, [sp, #4]
   13260:	ldr	r0, [sp, #8]
   13264:	ldr	r1, [fp, #-8]
   13268:	ldr	r1, [r1, #8]
   1326c:	add	r0, r0, r1
   13270:	str	r0, [sp, #8]
   13274:	b	131e8 <plt_get_real_fn@@Base+0x324>
   13278:	movw	r0, #0
   1327c:	str	r0, [fp, #-4]
   13280:	ldr	r0, [fp, #-4]
   13284:	mov	sp, fp
   13288:	pop	{fp, pc}

0001328c <mmk_stub_context@@Base>:
   1328c:	sub	sp, sp, #8
   13290:	str	r0, [sp]
   13294:	ldr	r0, [sp]
   13298:	movw	r1, #0
   1329c:	cmp	r0, r1
   132a0:	bne	132b0 <mmk_stub_context@@Base+0x24>
   132a4:	movw	r0, #0
   132a8:	str	r0, [sp, #4]
   132ac:	b	132bc <mmk_stub_context@@Base+0x30>
   132b0:	ldr	r0, [sp]
   132b4:	ldr	r0, [r0, #12]
   132b8:	str	r0, [sp, #4]
   132bc:	ldr	r0, [sp, #4]
   132c0:	add	sp, sp, #8
   132c4:	bx	lr

000132c8 <mmk_stub_create_static@@Base>:
   132c8:	push	{fp, lr}
   132cc:	mov	fp, sp
   132d0:	sub	sp, sp, #96	; 0x60
   132d4:	str	r0, [fp, #-8]
   132d8:	str	r1, [fp, #-12]
   132dc:	str	r2, [fp, #-16]
   132e0:	str	r3, [fp, #-20]	; 0xffffffec
   132e4:	ldr	r0, [pc, #456]	; 134b4 <mmk_stub_create_static@@Base+0x1ec>
   132e8:	add	r0, pc, r0
   132ec:	bl	11528 <__tls_get_addr@plt>
   132f0:	mov	r1, #0
   132f4:	str	r1, [r0]
   132f8:	ldr	r0, [pc, #440]	; 134b8 <mmk_stub_create_static@@Base+0x1f0>
   132fc:	add	r0, pc, r0
   13300:	str	r1, [sp, #8]
   13304:	bl	11528 <__tls_get_addr@plt>
   13308:	ldr	r1, [sp, #8]
   1330c:	str	r1, [r0]
   13310:	ldr	r0, [fp, #-12]
   13314:	bl	14068 <mmk_strlen@@Base>
   13318:	add	r0, r0, #1
   1331c:	bl	1411c <mmk_malloc@@Base>
   13320:	str	r0, [fp, #-24]	; 0xffffffe8
   13324:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13328:	movw	r1, #0
   1332c:	cmp	r0, r1
   13330:	bne	13340 <mmk_stub_create_static@@Base+0x78>
   13334:	mvn	r0, #11
   13338:	str	r0, [fp, #-4]
   1333c:	b	134a8 <mmk_stub_create_static@@Base+0x1e0>
   13340:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13344:	ldr	r1, [fp, #-12]
   13348:	bl	13f6c <mmk_strcpy@@Base>
   1334c:	movw	r1, #0
   13350:	str	r1, [fp, #-28]	; 0xffffffe4
   13354:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13358:	str	r0, [sp, #4]
   1335c:	mov	r0, r1
   13360:	movw	r1, #64	; 0x40
   13364:	bl	13f08 <mmk_strchr@@Base>
   13368:	str	r0, [fp, #-32]	; 0xffffffe0
   1336c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13370:	movw	r1, #0
   13374:	cmp	r0, r1
   13378:	beq	13394 <mmk_stub_create_static@@Base+0xcc>
   1337c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13380:	movw	r1, #0
   13384:	strb	r1, [r0]
   13388:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1338c:	add	r0, r0, #1
   13390:	str	r0, [fp, #-28]	; 0xffffffe4
   13394:	bl	1205c <mmk_plt_ctx@@Base>
   13398:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1339c:	bl	12808 <plt_get_lib@@Base>
   133a0:	str	r0, [fp, #-36]	; 0xffffffdc
   133a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   133a8:	movw	r1, #0
   133ac:	cmp	r0, r1
   133b0:	bne	133c0 <mmk_stub_create_static@@Base+0xf8>
   133b4:	mvn	r0, #1
   133b8:	str	r0, [fp, #-4]
   133bc:	b	134a8 <mmk_stub_create_static@@Base+0x1e0>
   133c0:	movw	r0, #0
   133c4:	str	r0, [fp, #-40]	; 0xffffffd8
   133c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   133cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   133d0:	sub	r2, fp, #40	; 0x28
   133d4:	bl	12d54 <plt_get_offsets@@Base>
   133d8:	str	r0, [fp, #-44]	; 0xffffffd4
   133dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   133e0:	movw	r1, #0
   133e4:	cmp	r0, r1
   133e8:	beq	133f8 <mmk_stub_create_static@@Base+0x130>
   133ec:	ldr	r0, [fp, #-40]	; 0xffffffd8
   133f0:	cmp	r0, #0
   133f4:	bne	13404 <mmk_stub_create_static@@Base+0x13c>
   133f8:	mvn	r0, #1
   133fc:	str	r0, [fp, #-4]
   13400:	b	134a8 <mmk_stub_create_static@@Base+0x1e0>
   13404:	ldr	r0, [pc, #176]	; 134bc <mmk_stub_create_static@@Base+0x1f4>
   13408:	ldr	r0, [pc, r0]
   1340c:	ldr	r1, [pc, #172]	; 134c0 <mmk_stub_create_static@@Base+0x1f8>
   13410:	ldr	r1, [pc, r1]
   13414:	ldr	r2, [pc, #168]	; 134c4 <mmk_stub_create_static@@Base+0x1fc>
   13418:	ldr	r2, [pc, r2]
   1341c:	ldr	r3, [fp, #-8]
   13420:	str	r2, [sp, #12]
   13424:	str	r1, [sp, #16]
   13428:	str	r0, [sp, #20]
   1342c:	ldr	r0, [fp, #-20]	; 0xffffffec
   13430:	str	r0, [sp, #24]
   13434:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13438:	str	r0, [sp, #28]
   1343c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13440:	str	r0, [sp, #32]
   13444:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13448:	str	r0, [sp, #36]	; 0x24
   1344c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13450:	str	r0, [sp, #40]	; 0x28
   13454:	movw	r0, #0
   13458:	str	r0, [sp, #44]	; 0x2c
   1345c:	str	r0, [sp, #48]	; 0x30
   13460:	add	r0, sp, #12
   13464:	str	r0, [sp]
   13468:	mov	r0, r3
   1346c:	ldr	r1, [sp]
   13470:	movw	r2, #40	; 0x28
   13474:	bl	1148c <memcpy@plt>
   13478:	ldr	r0, [fp, #-8]
   1347c:	ldr	r1, [fp, #-16]
   13480:	bl	13688 <create_trampoline@@Base>
   13484:	ldr	r1, [fp, #-8]
   13488:	str	r0, [r1, #32]
   1348c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13490:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13494:	ldr	r2, [fp, #-8]
   13498:	ldr	r2, [r2, #32]
   1349c:	bl	12de8 <plt_set_offsets@@Base>
   134a0:	movw	r0, #0
   134a4:	str	r0, [fp, #-4]
   134a8:	ldr	r0, [fp, #-4]
   134ac:	mov	sp, fp
   134b0:	pop	{fp, pc}
   134b4:	andeq	r1, r1, r4, ror sp
   134b8:	andeq	r1, r1, r8, ror #26
   134bc:	muleq	r1, r0, ip
   134c0:	andeq	r1, r1, r8, ror ip
   134c4:	muleq	r1, r0, ip

000134c8 <mmk_ctx_asked@@Base>:
   134c8:	push	{fp, lr}
   134cc:	mov	fp, sp
   134d0:	sub	sp, sp, #8
   134d4:	ldr	r0, [pc, #32]	; 134fc <mmk_ctx_asked@@Base+0x34>
   134d8:	add	r0, pc, r0
   134dc:	bl	11528 <__tls_get_addr@plt>
   134e0:	ldr	lr, [r0]
   134e4:	str	lr, [sp, #4]
   134e8:	mov	lr, #0
   134ec:	str	lr, [r0]
   134f0:	ldr	r0, [sp, #4]
   134f4:	mov	sp, fp
   134f8:	pop	{fp, pc}
   134fc:	andeq	r1, r1, r4, lsl #23

00013500 <mmk_set_ctx@@Base>:
   13500:	push	{fp, lr}
   13504:	mov	fp, sp
   13508:	sub	sp, sp, #8
   1350c:	str	r0, [sp, #4]
   13510:	ldr	r0, [sp, #4]
   13514:	ldr	r1, [pc, #28]	; 13538 <mmk_set_ctx@@Base+0x38>
   13518:	add	r1, pc, r1
   1351c:	str	r0, [sp]
   13520:	mov	r0, r1
   13524:	bl	11528 <__tls_get_addr@plt>
   13528:	ldr	r1, [sp]
   1352c:	str	r1, [r0]
   13530:	mov	sp, fp
   13534:	pop	{fp, pc}
   13538:	andeq	r1, r1, ip, asr #22

0001353c <mmk_ctx@@Base>:
   1353c:	push	{fp, lr}
   13540:	mov	fp, sp
   13544:	ldr	r0, [pc, #12]	; 13558 <mmk_ctx@@Base+0x1c>
   13548:	add	r0, pc, r0
   1354c:	bl	11528 <__tls_get_addr@plt>
   13550:	ldr	r0, [r0]
   13554:	pop	{fp, pc}
   13558:	andeq	r1, r1, ip, lsl fp

0001355c <mmk_stub_create@@Base>:
   1355c:	push	{fp, lr}
   13560:	mov	fp, sp
   13564:	sub	sp, sp, #24
   13568:	str	r0, [fp, #-4]
   1356c:	str	r1, [fp, #-8]
   13570:	str	r2, [sp, #12]
   13574:	bl	11f7c <mmk_init@@Base>
   13578:	movw	r0, #40	; 0x28
   1357c:	bl	1411c <mmk_malloc@@Base>
   13580:	str	r0, [sp, #8]
   13584:	ldr	r0, [sp, #8]
   13588:	ldr	r1, [fp, #-4]
   1358c:	ldr	r2, [fp, #-8]
   13590:	ldr	r3, [sp, #12]
   13594:	bl	132c8 <mmk_stub_create_static@@Base>
   13598:	str	r0, [sp, #4]
   1359c:	ldr	r0, [sp, #4]
   135a0:	cmp	r0, #0
   135a4:	bge	135cc <mmk_stub_create@@Base+0x70>
   135a8:	ldr	r0, [sp, #8]
   135ac:	bl	141a0 <mmk_free@@Base>
   135b0:	ldr	r0, [sp, #4]
   135b4:	str	r0, [sp]
   135b8:	bl	114f8 <__errno_location@plt>
   135bc:	ldr	lr, [sp]
   135c0:	str	lr, [r0]
   135c4:	movw	r0, #0
   135c8:	str	r0, [sp, #8]
   135cc:	ldr	r0, [sp, #8]
   135d0:	mov	sp, fp
   135d4:	pop	{fp, pc}

000135d8 <mmk_stub_destroy_static@@Base>:
   135d8:	push	{fp, lr}
   135dc:	mov	fp, sp
   135e0:	sub	sp, sp, #8
   135e4:	str	r0, [sp, #4]
   135e8:	ldr	r0, [sp, #4]
   135ec:	ldr	r0, [r0, #24]
   135f0:	ldr	r1, [sp, #4]
   135f4:	ldr	r1, [r1, #28]
   135f8:	bl	12e70 <plt_reset_offsets@@Base>
   135fc:	ldr	r0, [sp, #4]
   13600:	ldr	r0, [r0, #24]
   13604:	bl	141a0 <mmk_free@@Base>
   13608:	ldr	r0, [sp, #4]
   1360c:	ldr	r0, [r0, #32]
   13610:	bl	1381c <destroy_trampoline@@Base>
   13614:	ldr	r0, [sp, #4]
   13618:	ldr	r0, [r0, #16]
   1361c:	bl	141a0 <mmk_free@@Base>
   13620:	mov	sp, fp
   13624:	pop	{fp, pc}

00013628 <mmk_stub_destroy@@Base>:
   13628:	push	{fp, lr}
   1362c:	mov	fp, sp
   13630:	sub	sp, sp, #8
   13634:	str	r0, [sp, #4]
   13638:	ldr	r0, [sp, #4]
   1363c:	bl	135d8 <mmk_stub_destroy_static@@Base>
   13640:	ldr	r0, [sp, #4]
   13644:	bl	141a0 <mmk_free@@Base>
   13648:	mov	sp, fp
   1364c:	pop	{fp, pc}

00013650 <mmk_ask_ctx@@Base>:
   13650:	push	{fp, lr}
   13654:	mov	fp, sp
   13658:	sub	sp, sp, #8
   1365c:	str	r0, [sp, #4]
   13660:	ldr	r0, [pc, #28]	; 13684 <mmk_ask_ctx@@Base+0x34>
   13664:	add	r0, pc, r0
   13668:	bl	11528 <__tls_get_addr@plt>
   1366c:	mov	lr, #1
   13670:	str	lr, [r0]
   13674:	ldr	r0, [sp, #4]
   13678:	blx	r0
   1367c:	mov	sp, fp
   13680:	pop	{fp, pc}
   13684:	strdeq	r1, [r1], -r8

00013688 <create_trampoline@@Base>:
   13688:	push	{fp, lr}
   1368c:	mov	fp, sp
   13690:	sub	sp, sp, #56	; 0x38
   13694:	ldr	r2, [pc, #340]	; 137f0 <create_trampoline@@Base+0x168>
   13698:	ldr	r2, [pc, r2]
   1369c:	ldr	r3, [pc, #336]	; 137f4 <create_trampoline@@Base+0x16c>
   136a0:	ldr	r3, [pc, r3]
   136a4:	sub	r2, r2, r3
   136a8:	str	r0, [fp, #-4]
   136ac:	str	r1, [fp, #-8]
   136b0:	str	r2, [fp, #-12]
   136b4:	ldr	r0, [fp, #-12]
   136b8:	cmp	r0, #4096	; 0x1000
   136bc:	bcc	13704 <create_trampoline@@Base+0x7c>
   136c0:	ldr	r0, [pc, #304]	; 137f8 <create_trampoline@@Base+0x170>
   136c4:	add	r1, pc, r0
   136c8:	ldr	r0, [pc, #300]	; 137fc <create_trampoline@@Base+0x174>
   136cc:	add	r2, pc, r0
   136d0:	ldr	r0, [pc, #296]	; 13800 <create_trampoline@@Base+0x178>
   136d4:	add	r0, pc, r0
   136d8:	ldr	r3, [pc, #292]	; 13804 <create_trampoline@@Base+0x17c>
   136dc:	ldr	r3, [pc, r3]
   136e0:	ldr	r3, [r3]
   136e4:	str	r0, [fp, #-20]	; 0xffffffec
   136e8:	mov	r0, r3
   136ec:	movw	r3, #45	; 0x2d
   136f0:	ldr	ip, [fp, #-20]	; 0xffffffec
   136f4:	str	ip, [sp]
   136f8:	bl	114ec <fprintf@plt>
   136fc:	str	r0, [fp, #-24]	; 0xffffffe8
   13700:	bl	11540 <abort@plt>
   13704:	b	13708 <create_trampoline@@Base+0x80>
   13708:	movw	r0, #0
   1370c:	str	r0, [sp, #28]
   13710:	movw	r1, #4096	; 0x1000
   13714:	movw	r2, #7
   13718:	movw	r3, #34	; 0x22
   1371c:	mvn	ip, #0
   13720:	str	ip, [sp]
   13724:	ldr	ip, [sp, #28]
   13728:	str	ip, [sp, #4]
   1372c:	bl	114d4 <mmap@plt>
   13730:	str	r0, [fp, #-16]
   13734:	ldr	r0, [fp, #-16]
   13738:	mvn	r1, #0
   1373c:	cmp	r0, r1
   13740:	bne	13788 <create_trampoline@@Base+0x100>
   13744:	ldr	r0, [pc, #188]	; 13808 <create_trampoline@@Base+0x180>
   13748:	add	r1, pc, r0
   1374c:	ldr	r0, [pc, #184]	; 1380c <create_trampoline@@Base+0x184>
   13750:	add	r2, pc, r0
   13754:	ldr	r0, [pc, #180]	; 13810 <create_trampoline@@Base+0x188>
   13758:	add	r0, pc, r0
   1375c:	ldr	r3, [pc, #176]	; 13814 <create_trampoline@@Base+0x18c>
   13760:	ldr	r3, [pc, r3]
   13764:	ldr	r3, [r3]
   13768:	str	r0, [sp, #24]
   1376c:	mov	r0, r3
   13770:	movw	r3, #69	; 0x45
   13774:	ldr	ip, [sp, #24]
   13778:	str	ip, [sp]
   1377c:	bl	114ec <fprintf@plt>
   13780:	str	r0, [sp, #20]
   13784:	bl	11540 <abort@plt>
   13788:	b	1378c <create_trampoline@@Base+0x104>
   1378c:	ldr	r0, [pc, #132]	; 13818 <create_trampoline@@Base+0x190>
   13790:	ldr	r0, [pc, r0]
   13794:	ldr	r1, [fp, #-4]
   13798:	ldr	r2, [fp, #-16]
   1379c:	str	r1, [r2]
   137a0:	ldr	r1, [fp, #-8]
   137a4:	ldr	r2, [fp, #-16]
   137a8:	str	r1, [r2, #4]
   137ac:	ldr	r1, [fp, #-16]
   137b0:	add	r1, r1, #8
   137b4:	ldr	r2, [fp, #-12]
   137b8:	str	r0, [sp, #16]
   137bc:	mov	r0, r1
   137c0:	ldr	r1, [sp, #16]
   137c4:	bl	1148c <memcpy@plt>
   137c8:	ldr	r0, [fp, #-16]
   137cc:	movw	r1, #4096	; 0x1000
   137d0:	movw	r2, #5
   137d4:	bl	11474 <mprotect@plt>
   137d8:	ldr	r1, [fp, #-16]
   137dc:	add	r1, r1, #8
   137e0:	str	r0, [sp, #12]
   137e4:	mov	r0, r1
   137e8:	mov	sp, fp
   137ec:	pop	{fp, pc}
   137f0:	andeq	r1, r1, r4, ror #19
   137f4:	andeq	r1, r1, r4, ror #19
   137f8:	andeq	r0, r0, ip, ror #28
   137fc:	muleq	r0, r5, r0
   13800:	andeq	r1, r0, r2, ror #1
   13804:	andeq	r1, r1, r4, lsr #19
   13808:	andeq	r0, r0, r8, ror #27
   1380c:	andeq	r1, r0, r1, lsl r0
   13810:	andeq	r1, r0, r8, ror r0
   13814:	andeq	r1, r1, r0, lsr #18
   13818:	strdeq	r1, [r1], -r4

0001381c <destroy_trampoline@@Base>:
   1381c:	push	{fp, lr}
   13820:	mov	fp, sp
   13824:	sub	sp, sp, #8
   13828:	str	r0, [sp, #4]
   1382c:	ldr	r0, [sp, #4]
   13830:	mvn	r1, #7
   13834:	add	r0, r0, r1
   13838:	movw	r1, #4096	; 0x1000
   1383c:	bl	11510 <munmap@plt>
   13840:	str	r0, [sp]
   13844:	mov	sp, fp
   13848:	pop	{fp, pc}

0001384c <mmk_verify_set_times@@Base>:
   1384c:	push	{fp, lr}
   13850:	mov	fp, sp
   13854:	sub	sp, sp, #8
   13858:	str	r0, [sp, #4]
   1385c:	ldr	r0, [sp, #4]
   13860:	ldr	r1, [pc, #28]	; 13884 <mmk_verify_set_times@@Base+0x38>
   13864:	add	r1, pc, r1
   13868:	str	r0, [sp]
   1386c:	mov	r0, r1
   13870:	bl	11528 <__tls_get_addr@plt>
   13874:	ldr	r1, [sp]
   13878:	str	r1, [r0]
   1387c:	mov	sp, fp
   13880:	pop	{fp, pc}
   13884:	andeq	r1, r1, r8, lsl #16

00013888 <mmk_verify_times@@Base>:
   13888:	push	{fp, lr}
   1388c:	mov	fp, sp
   13890:	sub	sp, sp, #32
   13894:	str	r0, [fp, #-8]
   13898:	ldr	r0, [pc, #304]	; 139d0 <mmk_verify_times@@Base+0x148>
   1389c:	add	r0, pc, r0
   138a0:	bl	11528 <__tls_get_addr@plt>
   138a4:	ldr	r0, [r0]
   138a8:	str	r0, [fp, #-12]
   138ac:	ldr	r0, [fp, #-8]
   138b0:	ldr	r0, [r0, #4]
   138b4:	cmp	r0, #0
   138b8:	beq	138d8 <mmk_verify_times@@Base+0x50>
   138bc:	ldr	r0, [fp, #-12]
   138c0:	cmp	r0, #0
   138c4:	movw	r0, #0
   138c8:	moveq	r0, #1
   138cc:	and	r0, r0, #1
   138d0:	str	r0, [fp, #-4]
   138d4:	b	139c4 <mmk_verify_times@@Base+0x13c>
   138d8:	ldr	r0, [fp, #-8]
   138dc:	ldr	r0, [r0, #8]
   138e0:	cmp	r0, #0
   138e4:	bne	138f8 <mmk_verify_times@@Base+0x70>
   138e8:	ldr	r0, [fp, #-8]
   138ec:	ldr	r0, [r0, #12]
   138f0:	cmp	r0, #0
   138f4:	beq	1396c <mmk_verify_times@@Base+0xe4>
   138f8:	ldr	r0, [fp, #-8]
   138fc:	ldr	r0, [r0, #12]
   13900:	cmp	r0, #0
   13904:	beq	13918 <mmk_verify_times@@Base+0x90>
   13908:	ldr	r0, [fp, #-8]
   1390c:	ldr	r0, [r0, #12]
   13910:	str	r0, [sp, #12]
   13914:	b	13920 <mmk_verify_times@@Base+0x98>
   13918:	ldr	r0, [fp, #-12]
   1391c:	str	r0, [sp, #12]
   13920:	ldr	r0, [sp, #12]
   13924:	str	r0, [sp, #16]
   13928:	ldr	r0, [fp, #-12]
   1392c:	ldr	r1, [fp, #-8]
   13930:	ldr	r1, [r1, #8]
   13934:	cmp	r0, r1
   13938:	movw	r0, #0
   1393c:	str	r0, [sp, #8]
   13940:	bcc	1395c <mmk_verify_times@@Base+0xd4>
   13944:	ldr	r0, [fp, #-12]
   13948:	ldr	r1, [sp, #16]
   1394c:	cmp	r0, r1
   13950:	movw	r0, #0
   13954:	movls	r0, #1
   13958:	str	r0, [sp, #8]
   1395c:	ldr	r0, [sp, #8]
   13960:	and	r0, r0, #1
   13964:	str	r0, [fp, #-4]
   13968:	b	139c4 <mmk_verify_times@@Base+0x13c>
   1396c:	ldr	r0, [fp, #-8]
   13970:	ldr	r0, [r0, #20]
   13974:	movw	r1, #0
   13978:	cmp	r0, r1
   1397c:	beq	139a4 <mmk_verify_times@@Base+0x11c>
   13980:	ldr	r0, [fp, #-8]
   13984:	ldr	r0, [r0, #20]
   13988:	ldr	r1, [fp, #-12]
   1398c:	str	r0, [sp, #4]
   13990:	mov	r0, r1
   13994:	ldr	r1, [sp, #4]
   13998:	blx	r1
   1399c:	str	r0, [fp, #-4]
   139a0:	b	139c4 <mmk_verify_times@@Base+0x13c>
   139a4:	ldr	r0, [fp, #-8]
   139a8:	ldr	r0, [r0, #16]
   139ac:	ldr	r1, [fp, #-12]
   139b0:	cmp	r0, r1
   139b4:	movw	r0, #0
   139b8:	moveq	r0, #1
   139bc:	and	r0, r0, #1
   139c0:	str	r0, [fp, #-4]
   139c4:	ldr	r0, [fp, #-4]
   139c8:	mov	sp, fp
   139cc:	pop	{fp, pc}
   139d0:	ldrdeq	r1, [r1], -r0

000139d4 <mmk_verify_register_call@@Base>:
   139d4:	push	{fp, lr}
   139d8:	mov	fp, sp
   139dc:	sub	sp, sp, #40	; 0x28
   139e0:	str	r0, [fp, #-4]
   139e4:	str	r1, [fp, #-8]
   139e8:	bl	1353c <mmk_ctx@@Base>
   139ec:	bl	1328c <mmk_stub_context@@Base>
   139f0:	str	r0, [fp, #-12]
   139f4:	ldr	r0, [fp, #-12]
   139f8:	ldr	r0, [r0, #8]
   139fc:	movw	r1, #0
   13a00:	cmp	r0, r1
   13a04:	bne	13a80 <mmk_verify_register_call@@Base+0xac>
   13a08:	movw	r0, #4096	; 0x1000
   13a0c:	bl	1411c <mmk_malloc@@Base>
   13a10:	ldr	lr, [fp, #-12]
   13a14:	str	r0, [lr, #8]
   13a18:	ldr	r0, [fp, #-12]
   13a1c:	ldr	r0, [r0, #8]
   13a20:	movw	r1, #0
   13a24:	cmp	r0, r1
   13a28:	bne	13a70 <mmk_verify_register_call@@Base+0x9c>
   13a2c:	ldr	r0, [pc, #456]	; 13bfc <mmk_verify_register_call@@Base+0x228>
   13a30:	add	r1, pc, r0
   13a34:	ldr	r0, [pc, #452]	; 13c00 <mmk_verify_register_call@@Base+0x22c>
   13a38:	add	r2, pc, r0
   13a3c:	ldr	r0, [pc, #448]	; 13c04 <mmk_verify_register_call@@Base+0x230>
   13a40:	add	r0, pc, r0
   13a44:	ldr	r3, [pc, #444]	; 13c08 <mmk_verify_register_call@@Base+0x234>
   13a48:	ldr	r3, [pc, r3]
   13a4c:	ldr	r3, [r3]
   13a50:	str	r0, [sp, #20]
   13a54:	mov	r0, r3
   13a58:	movw	r3, #79	; 0x4f
   13a5c:	ldr	ip, [sp, #20]
   13a60:	str	ip, [sp]
   13a64:	bl	114ec <fprintf@plt>
   13a68:	str	r0, [sp, #16]
   13a6c:	bl	11540 <abort@plt>
   13a70:	b	13a74 <mmk_verify_register_call@@Base+0xa0>
   13a74:	ldr	r0, [fp, #-12]
   13a78:	movw	r1, #4096	; 0x1000
   13a7c:	str	r1, [r0, #16]
   13a80:	ldr	r0, [fp, #-12]
   13a84:	ldr	r1, [fp, #-4]
   13a88:	ldr	r2, [fp, #-8]
   13a8c:	bl	13c1c <mmk_verify_register_call@@Base+0x248>
   13a90:	cmp	r0, #0
   13a94:	beq	13a9c <mmk_verify_register_call@@Base+0xc8>
   13a98:	b	13bf4 <mmk_verify_register_call@@Base+0x220>
   13a9c:	ldr	r0, [fp, #-12]
   13aa0:	ldr	r0, [r0, #12]
   13aa4:	ldr	r1, [fp, #-8]
   13aa8:	add	r0, r0, r1
   13aac:	add	r0, r0, #4
   13ab0:	ldr	r1, [fp, #-12]
   13ab4:	ldr	r1, [r1, #16]
   13ab8:	cmp	r0, r1
   13abc:	bcc	13b78 <mmk_verify_register_call@@Base+0x1a4>
   13ac0:	b	13ac4 <mmk_verify_register_call@@Base+0xf0>
   13ac4:	ldr	r0, [fp, #-12]
   13ac8:	ldr	r0, [r0, #12]
   13acc:	ldr	r1, [fp, #-8]
   13ad0:	add	r0, r0, r1
   13ad4:	add	r0, r0, #4
   13ad8:	ldr	r1, [fp, #-12]
   13adc:	ldr	r1, [r1, #16]
   13ae0:	cmp	r0, r1
   13ae4:	bcc	13afc <mmk_verify_register_call@@Base+0x128>
   13ae8:	ldr	r0, [fp, #-12]
   13aec:	ldr	r1, [r0, #16]
   13af0:	add	r1, r1, #4096	; 0x1000
   13af4:	str	r1, [r0, #16]
   13af8:	b	13ac4 <mmk_verify_register_call@@Base+0xf0>
   13afc:	ldr	r0, [fp, #-12]
   13b00:	ldr	r0, [r0, #8]
   13b04:	ldr	r1, [fp, #-12]
   13b08:	ldr	r1, [r1, #16]
   13b0c:	bl	14158 <mmk_realloc@@Base>
   13b10:	ldr	r1, [fp, #-12]
   13b14:	str	r0, [r1, #8]
   13b18:	ldr	r0, [fp, #-12]
   13b1c:	ldr	r0, [r0, #8]
   13b20:	movw	r1, #0
   13b24:	cmp	r0, r1
   13b28:	bne	13b70 <mmk_verify_register_call@@Base+0x19c>
   13b2c:	ldr	r0, [pc, #216]	; 13c0c <mmk_verify_register_call@@Base+0x238>
   13b30:	add	r1, pc, r0
   13b34:	ldr	r0, [pc, #212]	; 13c10 <mmk_verify_register_call@@Base+0x23c>
   13b38:	add	r2, pc, r0
   13b3c:	ldr	r0, [pc, #208]	; 13c14 <mmk_verify_register_call@@Base+0x240>
   13b40:	add	r0, pc, r0
   13b44:	ldr	r3, [pc, #204]	; 13c18 <mmk_verify_register_call@@Base+0x244>
   13b48:	ldr	r3, [pc, r3]
   13b4c:	ldr	r3, [r3]
   13b50:	str	r0, [sp, #12]
   13b54:	mov	r0, r3
   13b58:	movw	r3, #91	; 0x5b
   13b5c:	ldr	ip, [sp, #12]
   13b60:	str	ip, [sp]
   13b64:	bl	114ec <fprintf@plt>
   13b68:	str	r0, [sp, #8]
   13b6c:	bl	11540 <abort@plt>
   13b70:	b	13b74 <mmk_verify_register_call@@Base+0x1a0>
   13b74:	b	13b78 <mmk_verify_register_call@@Base+0x1a4>
   13b78:	ldr	r0, [fp, #-12]
   13b7c:	ldr	r0, [r0, #8]
   13b80:	ldr	r1, [fp, #-12]
   13b84:	ldr	r1, [r1, #12]
   13b88:	add	r0, r0, r1
   13b8c:	sub	r1, fp, #8
   13b90:	movw	r2, #4
   13b94:	bl	13d94 <mmk_memcpy@@Base>
   13b98:	ldr	r1, [fp, #-12]
   13b9c:	ldr	r1, [r1, #8]
   13ba0:	ldr	r2, [fp, #-12]
   13ba4:	ldr	r2, [r2, #12]
   13ba8:	add	r1, r1, r2
   13bac:	add	r1, r1, #4
   13bb0:	ldr	r2, [fp, #-4]
   13bb4:	ldr	lr, [fp, #-8]
   13bb8:	str	r0, [sp, #4]
   13bbc:	mov	r0, r1
   13bc0:	mov	r1, r2
   13bc4:	mov	r2, lr
   13bc8:	bl	13d94 <mmk_memcpy@@Base>
   13bcc:	str	r0, [fp, #-16]
   13bd0:	ldr	r0, [fp, #-16]
   13bd4:	movw	r1, #1
   13bd8:	str	r1, [r0]
   13bdc:	ldr	r0, [fp, #-8]
   13be0:	add	r0, r0, #4
   13be4:	ldr	r1, [fp, #-12]
   13be8:	ldr	r2, [r1, #12]
   13bec:	add	r0, r2, r0
   13bf0:	str	r0, [r1, #12]
   13bf4:	mov	sp, fp
   13bf8:	pop	{fp, pc}
   13bfc:	andeq	r0, r0, r0, lsl #22
   13c00:	andeq	r0, r0, sl, lsr #27
   13c04:	strdeq	r0, [r0], -r3
   13c08:	andeq	r1, r1, r8, lsr r6
   13c0c:	andeq	r0, r0, r0, lsl #20
   13c10:	andeq	r0, r0, sl, lsr #25
   13c14:	strdeq	r0, [r0], -r3
   13c18:	andeq	r1, r1, r8, lsr r5
   13c1c:	push	{fp, lr}
   13c20:	mov	fp, sp
   13c24:	sub	sp, sp, #32
   13c28:	str	r0, [fp, #-8]
   13c2c:	str	r1, [fp, #-12]
   13c30:	str	r2, [sp, #16]
   13c34:	ldr	r0, [fp, #-12]
   13c38:	add	r0, r0, #4
   13c3c:	str	r0, [fp, #-12]
   13c40:	ldr	r0, [sp, #16]
   13c44:	sub	r0, r0, #4
   13c48:	str	r0, [sp, #16]
   13c4c:	ldr	r0, [fp, #-8]
   13c50:	bl	125f4 <mmk_mock_params_begin@@Base>
   13c54:	str	r0, [sp, #12]
   13c58:	ldr	r0, [sp, #12]
   13c5c:	movw	r1, #0
   13c60:	cmp	r0, r1
   13c64:	beq	13cc8 <mmk_verify_register_call@@Base+0x2f4>
   13c68:	ldr	r0, [sp, #12]
   13c6c:	add	r0, r0, #4
   13c70:	ldr	r1, [fp, #-12]
   13c74:	ldr	r2, [sp, #16]
   13c78:	bl	13cdc <mmk_memcmp@@Base>
   13c7c:	str	r0, [sp, #8]
   13c80:	ldr	r0, [sp, #8]
   13c84:	cmp	r0, #0
   13c88:	bne	13cb0 <mmk_verify_register_call@@Base+0x2dc>
   13c8c:	ldr	r0, [sp, #12]
   13c90:	str	r0, [sp, #4]
   13c94:	ldr	r0, [sp, #4]
   13c98:	ldr	r1, [r0]
   13c9c:	add	r1, r1, #1
   13ca0:	str	r1, [r0]
   13ca4:	movw	r0, #1
   13ca8:	str	r0, [fp, #-4]
   13cac:	b	13cd0 <mmk_verify_register_call@@Base+0x2fc>
   13cb0:	b	13cb4 <mmk_verify_register_call@@Base+0x2e0>
   13cb4:	ldr	r0, [fp, #-8]
   13cb8:	ldr	r1, [sp, #12]
   13cbc:	bl	12648 <mmk_mock_params_next@@Base>
   13cc0:	str	r0, [sp, #12]
   13cc4:	b	13c58 <mmk_verify_register_call@@Base+0x284>
   13cc8:	movw	r0, #0
   13ccc:	str	r0, [fp, #-4]
   13cd0:	ldr	r0, [fp, #-4]
   13cd4:	mov	sp, fp
   13cd8:	pop	{fp, pc}

00013cdc <mmk_memcmp@@Base>:
   13cdc:	sub	sp, sp, #24
   13ce0:	str	r0, [sp, #16]
   13ce4:	str	r1, [sp, #12]
   13ce8:	str	r2, [sp, #8]
   13cec:	ldr	r0, [sp, #16]
   13cf0:	str	r0, [sp, #4]
   13cf4:	ldr	r0, [sp, #12]
   13cf8:	str	r0, [sp]
   13cfc:	ldr	r0, [sp, #8]
   13d00:	cmp	r0, #0
   13d04:	beq	13d80 <mmk_memcmp@@Base+0xa4>
   13d08:	ldr	r0, [sp, #4]
   13d0c:	ldrb	r0, [r0]
   13d10:	ldr	r1, [sp]
   13d14:	ldrb	r1, [r1]
   13d18:	cmp	r0, r1
   13d1c:	beq	13d50 <mmk_memcmp@@Base+0x74>
   13d20:	ldr	r0, [sp, #4]
   13d24:	ldrb	r0, [r0]
   13d28:	ldr	r1, [sp]
   13d2c:	ldrb	r1, [r1]
   13d30:	cmp	r0, r1
   13d34:	movw	r0, #0
   13d38:	movlt	r0, #1
   13d3c:	tst	r0, #1
   13d40:	mvn	r0, #0
   13d44:	moveq	r0, #1
   13d48:	str	r0, [sp, #20]
   13d4c:	b	13d88 <mmk_memcmp@@Base+0xac>
   13d50:	b	13d54 <mmk_memcmp@@Base+0x78>
   13d54:	ldr	r0, [sp, #4]
   13d58:	add	r0, r0, #1
   13d5c:	str	r0, [sp, #4]
   13d60:	ldr	r0, [sp]
   13d64:	add	r0, r0, #1
   13d68:	str	r0, [sp]
   13d6c:	ldr	r0, [sp, #8]
   13d70:	mvn	r1, #0
   13d74:	add	r0, r0, r1
   13d78:	str	r0, [sp, #8]
   13d7c:	b	13cfc <mmk_memcmp@@Base+0x20>
   13d80:	movw	r0, #0
   13d84:	str	r0, [sp, #20]
   13d88:	ldr	r0, [sp, #20]
   13d8c:	add	sp, sp, #24
   13d90:	bx	lr

00013d94 <mmk_memcpy@@Base>:
   13d94:	sub	sp, sp, #20
   13d98:	str	r0, [sp, #16]
   13d9c:	str	r1, [sp, #12]
   13da0:	str	r2, [sp, #8]
   13da4:	ldr	r0, [sp, #12]
   13da8:	str	r0, [sp, #4]
   13dac:	ldr	r0, [sp, #16]
   13db0:	str	r0, [sp]
   13db4:	ldr	r0, [sp, #8]
   13db8:	cmp	r0, #0
   13dbc:	beq	13dfc <mmk_memcpy@@Base+0x68>
   13dc0:	ldr	r0, [sp, #4]
   13dc4:	ldrb	r0, [r0]
   13dc8:	ldr	r1, [sp]
   13dcc:	strb	r0, [r1]
   13dd0:	ldr	r0, [sp]
   13dd4:	add	r0, r0, #1
   13dd8:	str	r0, [sp]
   13ddc:	ldr	r0, [sp, #4]
   13de0:	add	r0, r0, #1
   13de4:	str	r0, [sp, #4]
   13de8:	ldr	r0, [sp, #8]
   13dec:	mvn	r1, #0
   13df0:	add	r0, r0, r1
   13df4:	str	r0, [sp, #8]
   13df8:	b	13db4 <mmk_memcpy@@Base+0x20>
   13dfc:	ldr	r0, [sp, #16]
   13e00:	add	sp, sp, #20
   13e04:	bx	lr

00013e08 <mmk_strneq@@Base>:
   13e08:	sub	sp, sp, #24
   13e0c:	str	r0, [sp, #16]
   13e10:	str	r1, [sp, #12]
   13e14:	str	r2, [sp, #8]
   13e18:	ldr	r0, [sp, #16]
   13e1c:	ldrb	r0, [r0]
   13e20:	cmp	r0, #0
   13e24:	movw	r0, #0
   13e28:	str	r0, [sp, #4]
   13e2c:	beq	13e5c <mmk_strneq@@Base+0x54>
   13e30:	ldr	r0, [sp, #12]
   13e34:	ldrb	r0, [r0]
   13e38:	cmp	r0, #0
   13e3c:	movw	r0, #0
   13e40:	str	r0, [sp, #4]
   13e44:	beq	13e5c <mmk_strneq@@Base+0x54>
   13e48:	ldr	r0, [sp, #8]
   13e4c:	cmp	r0, #0
   13e50:	movw	r0, #0
   13e54:	movne	r0, #1
   13e58:	str	r0, [sp, #4]
   13e5c:	ldr	r0, [sp, #4]
   13e60:	tst	r0, #1
   13e64:	beq	13ebc <mmk_strneq@@Base+0xb4>
   13e68:	ldr	r0, [sp, #16]
   13e6c:	ldrb	r0, [r0]
   13e70:	ldr	r1, [sp, #12]
   13e74:	ldrb	r1, [r1]
   13e78:	cmp	r0, r1
   13e7c:	beq	13e8c <mmk_strneq@@Base+0x84>
   13e80:	movw	r0, #0
   13e84:	str	r0, [sp, #20]
   13e88:	b	13efc <mmk_strneq@@Base+0xf4>
   13e8c:	b	13e90 <mmk_strneq@@Base+0x88>
   13e90:	ldr	r0, [sp, #16]
   13e94:	add	r0, r0, #1
   13e98:	str	r0, [sp, #16]
   13e9c:	ldr	r0, [sp, #12]
   13ea0:	add	r0, r0, #1
   13ea4:	str	r0, [sp, #12]
   13ea8:	ldr	r0, [sp, #8]
   13eac:	mvn	r1, #0
   13eb0:	add	r0, r0, r1
   13eb4:	str	r0, [sp, #8]
   13eb8:	b	13e18 <mmk_strneq@@Base+0x10>
   13ebc:	ldr	r0, [sp, #8]
   13ec0:	cmp	r0, #0
   13ec4:	movw	r0, #1
   13ec8:	str	r0, [sp]
   13ecc:	beq	13ef0 <mmk_strneq@@Base+0xe8>
   13ed0:	ldr	r0, [sp, #12]
   13ed4:	ldrsb	r0, [r0]
   13ed8:	cmp	r0, #0
   13edc:	movw	r0, #0
   13ee0:	movne	r0, #1
   13ee4:	mvn	r1, #0
   13ee8:	eor	r0, r0, r1
   13eec:	str	r0, [sp]
   13ef0:	ldr	r0, [sp]
   13ef4:	and	r0, r0, #1
   13ef8:	str	r0, [sp, #20]
   13efc:	ldr	r0, [sp, #20]
   13f00:	add	sp, sp, #24
   13f04:	bx	lr

00013f08 <mmk_strchr@@Base>:
   13f08:	sub	sp, sp, #12
   13f0c:	str	r0, [sp, #4]
   13f10:	str	r1, [sp]
   13f14:	ldr	r0, [sp, #4]
   13f18:	ldrsb	r0, [r0]
   13f1c:	cmp	r0, #0
   13f20:	beq	13f58 <mmk_strchr@@Base+0x50>
   13f24:	ldr	r0, [sp, #4]
   13f28:	ldrb	r0, [r0]
   13f2c:	ldr	r1, [sp]
   13f30:	cmp	r0, r1
   13f34:	bne	13f44 <mmk_strchr@@Base+0x3c>
   13f38:	ldr	r0, [sp, #4]
   13f3c:	str	r0, [sp, #8]
   13f40:	b	13f60 <mmk_strchr@@Base+0x58>
   13f44:	b	13f48 <mmk_strchr@@Base+0x40>
   13f48:	ldr	r0, [sp, #4]
   13f4c:	add	r0, r0, #1
   13f50:	str	r0, [sp, #4]
   13f54:	b	13f14 <mmk_strchr@@Base+0xc>
   13f58:	movw	r0, #0
   13f5c:	str	r0, [sp, #8]
   13f60:	ldr	r0, [sp, #8]
   13f64:	add	sp, sp, #12
   13f68:	bx	lr

00013f6c <mmk_strcpy@@Base>:
   13f6c:	sub	sp, sp, #8
   13f70:	str	r0, [sp, #4]
   13f74:	str	r1, [sp]
   13f78:	ldr	r0, [sp]
   13f7c:	ldrsb	r0, [r0]
   13f80:	cmp	r0, #0
   13f84:	beq	13fb4 <mmk_strcpy@@Base+0x48>
   13f88:	ldr	r0, [sp]
   13f8c:	ldrb	r0, [r0]
   13f90:	ldr	r1, [sp, #4]
   13f94:	strb	r0, [r1]
   13f98:	ldr	r0, [sp, #4]
   13f9c:	add	r0, r0, #1
   13fa0:	str	r0, [sp, #4]
   13fa4:	ldr	r0, [sp]
   13fa8:	add	r0, r0, #1
   13fac:	str	r0, [sp]
   13fb0:	b	13f78 <mmk_strcpy@@Base+0xc>
   13fb4:	ldr	r0, [sp, #4]
   13fb8:	movw	r1, #0
   13fbc:	strb	r1, [r0]
   13fc0:	ldr	r0, [sp, #4]
   13fc4:	add	sp, sp, #8
   13fc8:	bx	lr

00013fcc <mmk_strncpy@@Base>:
   13fcc:	sub	sp, sp, #16
   13fd0:	str	r0, [sp, #12]
   13fd4:	str	r1, [sp, #8]
   13fd8:	str	r2, [sp, #4]
   13fdc:	ldr	r0, [sp, #8]
   13fe0:	ldrb	r0, [r0]
   13fe4:	cmp	r0, #0
   13fe8:	movw	r0, #0
   13fec:	str	r0, [sp]
   13ff0:	beq	14008 <mmk_strncpy@@Base+0x3c>
   13ff4:	ldr	r0, [sp, #4]
   13ff8:	cmp	r0, #0
   13ffc:	movw	r0, #0
   14000:	movne	r0, #1
   14004:	str	r0, [sp]
   14008:	ldr	r0, [sp]
   1400c:	tst	r0, #1
   14010:	beq	14050 <mmk_strncpy@@Base+0x84>
   14014:	ldr	r0, [sp, #8]
   14018:	ldrb	r0, [r0]
   1401c:	ldr	r1, [sp, #12]
   14020:	strb	r0, [r1]
   14024:	ldr	r0, [sp, #12]
   14028:	add	r0, r0, #1
   1402c:	str	r0, [sp, #12]
   14030:	ldr	r0, [sp, #8]
   14034:	add	r0, r0, #1
   14038:	str	r0, [sp, #8]
   1403c:	ldr	r0, [sp, #4]
   14040:	mvn	r1, #0
   14044:	add	r0, r0, r1
   14048:	str	r0, [sp, #4]
   1404c:	b	13fdc <mmk_strncpy@@Base+0x10>
   14050:	ldr	r0, [sp, #12]
   14054:	movw	r1, #0
   14058:	strb	r1, [r0]
   1405c:	ldr	r0, [sp, #12]
   14060:	add	sp, sp, #16
   14064:	bx	lr

00014068 <mmk_strlen@@Base>:
   14068:	sub	sp, sp, #8
   1406c:	str	r0, [sp, #4]
   14070:	movw	r0, #0
   14074:	str	r0, [sp]
   14078:	ldr	r0, [sp, #4]
   1407c:	ldrsb	r0, [r0]
   14080:	cmp	r0, #0
   14084:	beq	140a8 <mmk_strlen@@Base+0x40>
   14088:	b	1408c <mmk_strlen@@Base+0x24>
   1408c:	ldr	r0, [sp]
   14090:	add	r0, r0, #1
   14094:	str	r0, [sp]
   14098:	ldr	r0, [sp, #4]
   1409c:	add	r0, r0, #1
   140a0:	str	r0, [sp, #4]
   140a4:	b	14078 <mmk_strlen@@Base+0x10>
   140a8:	ldr	r0, [sp]
   140ac:	add	sp, sp, #8
   140b0:	bx	lr

000140b4 <mmk_isspace@@Base>:
   140b4:	sub	sp, sp, #8
   140b8:	str	r0, [sp, #4]
   140bc:	ldr	r0, [sp, #4]
   140c0:	cmp	r0, #32
   140c4:	movw	r0, #1
   140c8:	str	r0, [sp]
   140cc:	beq	1410c <mmk_isspace@@Base+0x58>
   140d0:	ldr	r0, [sp, #4]
   140d4:	cmp	r0, #9
   140d8:	movw	r0, #1
   140dc:	str	r0, [sp]
   140e0:	beq	1410c <mmk_isspace@@Base+0x58>
   140e4:	ldr	r0, [sp, #4]
   140e8:	cmp	r0, #13
   140ec:	movw	r0, #1
   140f0:	str	r0, [sp]
   140f4:	beq	1410c <mmk_isspace@@Base+0x58>
   140f8:	ldr	r0, [sp, #4]
   140fc:	cmp	r0, #10
   14100:	movw	r0, #0
   14104:	moveq	r0, #1
   14108:	str	r0, [sp]
   1410c:	ldr	r0, [sp]
   14110:	and	r0, r0, #1
   14114:	add	sp, sp, #8
   14118:	bx	lr

0001411c <mmk_malloc@@Base>:
   1411c:	push	{fp, lr}
   14120:	mov	fp, sp
   14124:	sub	sp, sp, #8
   14128:	ldr	r1, [pc, #36]	; 14154 <mmk_malloc@@Base+0x38>
   1412c:	ldr	r1, [pc, r1]
   14130:	str	r0, [sp, #4]
   14134:	ldr	r0, [r1]
   14138:	ldr	r1, [sp, #4]
   1413c:	str	r0, [sp]
   14140:	mov	r0, r1
   14144:	ldr	r1, [sp]
   14148:	blx	r1
   1414c:	mov	sp, fp
   14150:	pop	{fp, pc}
   14154:	andeq	r0, r1, r4, ror pc

00014158 <mmk_realloc@@Base>:
   14158:	push	{fp, lr}
   1415c:	mov	fp, sp
   14160:	sub	sp, sp, #16
   14164:	ldr	r2, [pc, #48]	; 1419c <mmk_realloc@@Base+0x44>
   14168:	ldr	r2, [pc, r2]
   1416c:	str	r0, [fp, #-4]
   14170:	str	r1, [sp, #8]
   14174:	ldr	r0, [r2]
   14178:	ldr	r1, [fp, #-4]
   1417c:	ldr	r2, [sp, #8]
   14180:	str	r0, [sp, #4]
   14184:	mov	r0, r1
   14188:	mov	r1, r2
   1418c:	ldr	r2, [sp, #4]
   14190:	blx	r2
   14194:	mov	sp, fp
   14198:	pop	{fp, pc}
   1419c:	andeq	r0, r1, r4, lsr #30

000141a0 <mmk_free@@Base>:
   141a0:	push	{fp, lr}
   141a4:	mov	fp, sp
   141a8:	sub	sp, sp, #8
   141ac:	ldr	r1, [pc, #36]	; 141d8 <mmk_free@@Base+0x38>
   141b0:	ldr	r1, [pc, r1]
   141b4:	str	r0, [sp, #4]
   141b8:	ldr	r0, [r1]
   141bc:	ldr	r1, [sp, #4]
   141c0:	str	r0, [sp]
   141c4:	mov	r0, r1
   141c8:	ldr	r1, [sp]
   141cc:	blx	r1
   141d0:	mov	sp, fp
   141d4:	pop	{fp, pc}
   141d8:	andeq	r0, r1, ip, ror #29

000141dc <mmk_init_vital_functions@@Base>:
   141dc:	push	{fp, lr}
   141e0:	mov	fp, sp
   141e4:	sub	sp, sp, #32
   141e8:	str	r0, [fp, #-4]
   141ec:	movw	r0, #0
   141f0:	bl	114a4 <malloc@plt>
   141f4:	movw	r1, #0
   141f8:	bl	11498 <realloc@plt>
   141fc:	bl	11480 <free@plt>
   14200:	ldr	r0, [pc, #348]	; 14364 <mmk_init_vital_functions@@Base+0x188>
   14204:	add	r1, pc, r0
   14208:	ldr	r0, [fp, #-4]
   1420c:	bl	12ec4 <plt_get_real_fn@@Base>
   14210:	ldr	r1, [pc, #328]	; 14360 <mmk_init_vital_functions@@Base+0x184>
   14214:	ldr	r1, [pc, r1]
   14218:	str	r0, [r1]
   1421c:	movw	r1, #0
   14220:	cmp	r0, r1
   14224:	bne	1426c <mmk_init_vital_functions@@Base+0x90>
   14228:	ldr	r0, [pc, #312]	; 14368 <mmk_init_vital_functions@@Base+0x18c>
   1422c:	add	r1, pc, r0
   14230:	ldr	r0, [pc, #308]	; 1436c <mmk_init_vital_functions@@Base+0x190>
   14234:	add	r2, pc, r0
   14238:	ldr	r0, [pc, #304]	; 14370 <mmk_init_vital_functions@@Base+0x194>
   1423c:	add	r0, pc, r0
   14240:	ldr	r3, [pc, #300]	; 14374 <mmk_init_vital_functions@@Base+0x198>
   14244:	ldr	r3, [pc, r3]
   14248:	ldr	r3, [r3]
   1424c:	str	r0, [fp, #-8]
   14250:	mov	r0, r3
   14254:	movw	r3, #88	; 0x58
   14258:	ldr	ip, [fp, #-8]
   1425c:	str	ip, [sp]
   14260:	bl	114ec <fprintf@plt>
   14264:	str	r0, [fp, #-12]
   14268:	bl	11540 <abort@plt>
   1426c:	b	14270 <mmk_init_vital_functions@@Base+0x94>
   14270:	b	14274 <mmk_init_vital_functions@@Base+0x98>
   14274:	ldr	r0, [pc, #256]	; 1437c <mmk_init_vital_functions@@Base+0x1a0>
   14278:	add	r1, pc, r0
   1427c:	ldr	r0, [fp, #-4]
   14280:	bl	12ec4 <plt_get_real_fn@@Base>
   14284:	ldr	r1, [pc, #236]	; 14378 <mmk_init_vital_functions@@Base+0x19c>
   14288:	ldr	r1, [pc, r1]
   1428c:	str	r0, [r1]
   14290:	movw	r1, #0
   14294:	cmp	r0, r1
   14298:	bne	142e0 <mmk_init_vital_functions@@Base+0x104>
   1429c:	ldr	r0, [pc, #220]	; 14380 <mmk_init_vital_functions@@Base+0x1a4>
   142a0:	add	r1, pc, r0
   142a4:	ldr	r0, [pc, #216]	; 14384 <mmk_init_vital_functions@@Base+0x1a8>
   142a8:	add	r2, pc, r0
   142ac:	ldr	r0, [pc, #212]	; 14388 <mmk_init_vital_functions@@Base+0x1ac>
   142b0:	add	r0, pc, r0
   142b4:	ldr	r3, [pc, #208]	; 1438c <mmk_init_vital_functions@@Base+0x1b0>
   142b8:	ldr	r3, [pc, r3]
   142bc:	ldr	r3, [r3]
   142c0:	str	r0, [sp, #16]
   142c4:	mov	r0, r3
   142c8:	movw	r3, #89	; 0x59
   142cc:	ldr	ip, [sp, #16]
   142d0:	str	ip, [sp]
   142d4:	bl	114ec <fprintf@plt>
   142d8:	str	r0, [sp, #12]
   142dc:	bl	11540 <abort@plt>
   142e0:	b	142e4 <mmk_init_vital_functions@@Base+0x108>
   142e4:	b	142e8 <mmk_init_vital_functions@@Base+0x10c>
   142e8:	ldr	r0, [pc, #164]	; 14394 <mmk_init_vital_functions@@Base+0x1b8>
   142ec:	add	r1, pc, r0
   142f0:	ldr	r0, [fp, #-4]
   142f4:	bl	12ec4 <plt_get_real_fn@@Base>
   142f8:	ldr	r1, [pc, #144]	; 14390 <mmk_init_vital_functions@@Base+0x1b4>
   142fc:	ldr	r1, [pc, r1]
   14300:	str	r0, [r1]
   14304:	movw	r1, #0
   14308:	cmp	r0, r1
   1430c:	bne	14354 <mmk_init_vital_functions@@Base+0x178>
   14310:	ldr	r0, [pc, #128]	; 14398 <mmk_init_vital_functions@@Base+0x1bc>
   14314:	add	r1, pc, r0
   14318:	ldr	r0, [pc, #124]	; 1439c <mmk_init_vital_functions@@Base+0x1c0>
   1431c:	add	r2, pc, r0
   14320:	ldr	r0, [pc, #120]	; 143a0 <mmk_init_vital_functions@@Base+0x1c4>
   14324:	add	r0, pc, r0
   14328:	ldr	r3, [pc, #116]	; 143a4 <mmk_init_vital_functions@@Base+0x1c8>
   1432c:	ldr	r3, [pc, r3]
   14330:	ldr	r3, [r3]
   14334:	str	r0, [sp, #8]
   14338:	mov	r0, r3
   1433c:	movw	r3, #90	; 0x5a
   14340:	ldr	ip, [sp, #8]
   14344:	str	ip, [sp]
   14348:	bl	114ec <fprintf@plt>
   1434c:	str	r0, [sp, #4]
   14350:	bl	11540 <abort@plt>
   14354:	b	14358 <mmk_init_vital_functions@@Base+0x17c>
   14358:	mov	sp, fp
   1435c:	pop	{fp, pc}
   14360:	andeq	r0, r1, ip, lsl #29
   14364:	andeq	r0, r0, pc, lsr r6
   14368:	andeq	r0, r0, r4, lsl #6
   1436c:	andeq	r0, r0, r6, lsl r6
   14370:	andeq	r0, r0, pc, asr r6
   14374:	andeq	r0, r1, ip, lsr lr
   14378:	andeq	r0, r1, r4, lsl #28
   1437c:	andeq	r0, r0, r9, asr r6
   14380:	muleq	r0, r0, r2
   14384:	andeq	r0, r0, r2, lsr #11
   14388:	andeq	r0, r0, r9, lsr #12
   1438c:	andeq	r0, r1, r8, asr #27
   14390:	andeq	r0, r1, r0, lsr #27
   14394:	andeq	r0, r0, r5, lsr #12
   14398:	andeq	r0, r0, ip, lsl r2
   1439c:	andeq	r0, r0, lr, lsr #10
   143a0:	strdeq	r0, [r0], -r2
   143a4:	andeq	r0, r1, r4, asr sp

000143a8 <mmk_when_init@@Base>:
   143a8:	push	{fp, lr}
   143ac:	mov	fp, sp
   143b0:	sub	sp, sp, #8
   143b4:	str	r0, [sp, #4]
   143b8:	ldr	r0, [sp, #4]
   143bc:	ldr	r1, [pc, #28]	; 143e0 <mmk_when_init@@Base+0x38>
   143c0:	add	r1, pc, r1
   143c4:	str	r0, [sp]
   143c8:	mov	r0, r1
   143cc:	bl	11528 <__tls_get_addr@plt>
   143d0:	ldr	r1, [sp]
   143d4:	str	r1, [r0]
   143d8:	mov	sp, fp
   143dc:	pop	{fp, pc}
   143e0:			; <UNDEFINED> instruction: 0x00010cb4

000143e4 <mmk_when_get_result@@Base>:
   143e4:	push	{fp, lr}
   143e8:	mov	fp, sp
   143ec:	ldr	r0, [pc, #12]	; 14400 <mmk_when_get_result@@Base+0x1c>
   143f0:	add	r0, pc, r0
   143f4:	bl	11528 <__tls_get_addr@plt>
   143f8:	ldr	r0, [r0]
   143fc:	pop	{fp, pc}
   14400:	andeq	r0, r1, r4, lsl #25

00014404 <mmk_when_impl@@Base>:
   14404:	push	{fp, lr}
   14408:	mov	fp, sp
   1440c:	sub	sp, sp, #16
   14410:	str	r0, [fp, #-4]
   14414:	str	r1, [sp, #8]
   14418:	ldr	r0, [sp, #8]
   1441c:	str	r0, [sp, #4]
   14420:	bl	121d4 <mmk_matcher_ctx@@Base>
   14424:	ldr	r1, [sp, #4]
   14428:	str	r0, [r1]
   1442c:	ldr	r0, [fp, #-4]
   14430:	ldr	r0, [r0]
   14434:	ldr	r1, [sp, #4]
   14438:	str	r0, [r1, #4]
   1443c:	ldr	r0, [sp, #4]
   14440:	ldr	r1, [fp, #-4]
   14444:	str	r0, [r1]
   14448:	mov	sp, fp
   1444c:	pop	{fp, pc}

00014450 <mmk_trampoline@@Base>:
   14450:	sub	ip, pc, #8
   14454:	push	{r0, r1, r2, r3}
   14458:	push	{ip, lr}
   1445c:	ldr	r0, [ip, #-8]
   14460:	ldr	ip, [r0, #4]
   14464:	blx	ip
   14468:	pop	{ip, lr}
   1446c:	push	{ip, lr}
   14470:	ldr	ip, [ip, #-8]
   14474:	ldr	ip, [ip]
   14478:	blx	ip
   1447c:	cmp	r0, #0
   14480:	bne	14490 <mmk_trampoline@@Base+0x40>
   14484:	pop	{ip, lr}
   14488:	pop	{r0, r1, r2, r3}
   1448c:	ldr	pc, [ip, #-4]
   14490:	pop	{ip, lr}
   14494:	pop	{r0, r1, r2, r3}
   14498:	push	{ip, lr}
   1449c:	ldr	ip, [ip, #-8]
   144a0:	ldr	ip, [ip, #8]
   144a4:	blx	ip
   144a8:	pop	{ip, pc}

000144ac <mmk_trampoline_end@@Base>:
   144ac:	nop	{0}

000144b0 <__libc_csu_init@@Base>:
   144b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   144b4:	mov	r7, r0
   144b8:	ldr	r6, [pc, #72]	; 14508 <__libc_csu_init@@Base+0x58>
   144bc:	ldr	r5, [pc, #72]	; 1450c <__libc_csu_init@@Base+0x5c>
   144c0:	add	r6, pc, r6
   144c4:	add	r5, pc, r5
   144c8:	sub	r6, r6, r5
   144cc:	mov	r8, r1
   144d0:	mov	r9, r2
   144d4:	bl	1143c <strstr@plt-0x20>
   144d8:	asrs	r6, r6, #2
   144dc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   144e0:	mov	r4, #0
   144e4:	add	r4, r4, #1
   144e8:	ldr	r3, [r5], #4
   144ec:	mov	r2, r9
   144f0:	mov	r1, r8
   144f4:	mov	r0, r7
   144f8:	blx	r3
   144fc:	cmp	r6, r4
   14500:	bne	144e4 <__libc_csu_init@@Base+0x34>
   14504:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14508:	andeq	r0, r1, ip, lsr #20
   1450c:	andeq	r0, r1, r4, lsr #20

00014510 <__libc_csu_fini@@Base>:
   14510:	bx	lr

Disassembly of section .fini:

00014514 <.fini>:
   14514:	push	{r3, lr}
   14518:	pop	{r3, pc}
