

================================================================
== Vitis HLS Report for 'bicg_Pipeline_lpwr'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.873 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lpwr    |       64|       64|         2|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/bicg.c:5]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/bicg.c:5]   --->   Operation 8 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc82"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [src/bicg.c:35]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%icmp_ln35 = icmp_eq  i7 %i_1, i7 64" [src/bicg.c:35]   --->   Operation 11 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.77ns)   --->   "%add_ln35 = add i7 %i_1, i7 1" [src/bicg.c:35]   --->   Operation 12 'add' 'add_ln35' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc82.split, void %for.end84.exitStub" [src/bicg.c:35]   --->   Operation 13 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %i_1" [src/bicg.c:35]   --->   Operation 14 'zext' 'zext_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i7 %i_1" [src/bicg.c:35]   --->   Operation 15 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln5_4 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_1, i32 2, i32 5" [src/bicg.c:5]   --->   Operation 16 'partselect' 'lshr_ln5_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i4 %lshr_ln5_4" [src/bicg.c:5]   --->   Operation 17 'zext' 'zext_ln5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buff_s_out_addr = getelementptr i32 %buff_s_out, i64 0, i64 %zext_ln5" [src/bicg.c:36]   --->   Operation 18 'getelementptr' 'buff_s_out_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buff_s_out_1_addr = getelementptr i32 %buff_s_out_1, i64 0, i64 %zext_ln5" [src/bicg.c:36]   --->   Operation 19 'getelementptr' 'buff_s_out_1_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buff_s_out_2_addr = getelementptr i32 %buff_s_out_2, i64 0, i64 %zext_ln5" [src/bicg.c:36]   --->   Operation 20 'getelementptr' 'buff_s_out_2_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buff_s_out_3_addr = getelementptr i32 %buff_s_out_3, i64 0, i64 %zext_ln5" [src/bicg.c:36]   --->   Operation 21 'getelementptr' 'buff_s_out_3_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%buff_s_out_load = load i4 %buff_s_out_addr" [src/bicg.c:36]   --->   Operation 22 'load' 'buff_s_out_load' <Predicate = (!icmp_ln35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%buff_s_out_1_load = load i4 %buff_s_out_1_addr" [src/bicg.c:36]   --->   Operation 23 'load' 'buff_s_out_1_load' <Predicate = (!icmp_ln35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%buff_s_out_2_load = load i4 %buff_s_out_2_addr" [src/bicg.c:36]   --->   Operation 24 'load' 'buff_s_out_2_load' <Predicate = (!icmp_ln35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%buff_s_out_3_load = load i4 %buff_s_out_3_addr" [src/bicg.c:36]   --->   Operation 25 'load' 'buff_s_out_3_load' <Predicate = (!icmp_ln35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buff_q_out_addr = getelementptr i32 %buff_q_out, i64 0, i64 %zext_ln35" [src/bicg.c:37]   --->   Operation 26 'getelementptr' 'buff_q_out_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%buff_q_out_load = load i6 %buff_q_out_addr" [src/bicg.c:37]   --->   Operation 27 'load' 'buff_q_out_load' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln35, i7 %i" [src/bicg.c:5]   --->   Operation 28 'store' 'store_ln5' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.87>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/opt.tcl:7]   --->   Operation 29 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/bicg.c:5]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/bicg.c:35]   --->   Operation 31 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.67ns)   --->   "%buff_s_out_load = load i4 %buff_s_out_addr" [src/bicg.c:36]   --->   Operation 32 'load' 'buff_s_out_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/2] (0.67ns)   --->   "%buff_s_out_1_load = load i4 %buff_s_out_1_addr" [src/bicg.c:36]   --->   Operation 33 'load' 'buff_s_out_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/2] (0.67ns)   --->   "%buff_s_out_2_load = load i4 %buff_s_out_2_addr" [src/bicg.c:36]   --->   Operation 34 'load' 'buff_s_out_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/2] (0.67ns)   --->   "%buff_s_out_3_load = load i4 %buff_s_out_3_addr" [src/bicg.c:36]   --->   Operation 35 'load' 'buff_s_out_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.52ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %buff_s_out_load, i2 1, i32 %buff_s_out_1_load, i2 2, i32 %buff_s_out_2_load, i2 3, i32 %buff_s_out_3_load, i32 <undef>, i2 %trunc_ln35" [src/bicg.c:36]   --->   Operation 36 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %tmp" [src/bicg.c:36]   --->   Operation 37 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.63ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_out, i32 %bitcast_ln36" [src/bicg.c:36]   --->   Operation 38 'write' 'write_ln36' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 39 [1/2] (1.23ns)   --->   "%buff_q_out_load = load i6 %buff_q_out_addr" [src/bicg.c:37]   --->   Operation 39 'load' 'buff_q_out_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %buff_q_out_load" [src/bicg.c:37]   --->   Operation 40 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.63ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_out, i32 %bitcast_ln37" [src/bicg.c:37]   --->   Operation 41 'write' 'write_ln37' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc82" [src/bicg.c:35]   --->   Operation 42 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.664ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln5', src/bicg.c:5) of constant 0 on local variable 'i', src/bicg.c:5 [11]  (0.427 ns)
	'load' operation 7 bit ('i', src/bicg.c:35) on local variable 'i', src/bicg.c:5 [14]  (0.000 ns)
	'getelementptr' operation 6 bit ('buff_q_out_addr', src/bicg.c:37) [37]  (0.000 ns)
	'load' operation 32 bit ('buff_q_out_load', src/bicg.c:37) on array 'buff_q_out' [38]  (1.237 ns)

 <State 2>: 2.873ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_q_out_load', src/bicg.c:37) on array 'buff_q_out' [38]  (1.237 ns)
	fifo write operation ('write_ln37', src/bicg.c:37) on port 'q_out' (src/bicg.c:37) [40]  (1.636 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
