{
  "module_name": "icp_qat_hal.h",
  "hash_id": "3285385a270b5a32c87fe8abd1e539ec436cfd94693042ab52c0812e8a7063d9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/intel/qat/qat_common/icp_qat_hal.h",
  "human_readable_source": " \n \n#ifndef __ICP_QAT_HAL_H\n#define __ICP_QAT_HAL_H\n#include \"icp_qat_fw_loader_handle.h\"\n\nenum hal_global_csr {\n\tMISC_CONTROL = 0xA04,\n\tICP_RESET = 0xA0c,\n\tICP_GLOBAL_CLK_ENABLE = 0xA50\n};\n\nenum {\n\tMISC_CONTROL_C4XXX = 0xAA0,\n\tICP_RESET_CPP0 = 0x938,\n\tICP_RESET_CPP1 = 0x93c,\n\tICP_GLOBAL_CLK_ENABLE_CPP0 = 0x964,\n\tICP_GLOBAL_CLK_ENABLE_CPP1 = 0x968\n};\n\nenum hal_ae_csr {\n\tUSTORE_ADDRESS = 0x000,\n\tUSTORE_DATA_LOWER = 0x004,\n\tUSTORE_DATA_UPPER = 0x008,\n\tALU_OUT = 0x010,\n\tCTX_ARB_CNTL = 0x014,\n\tCTX_ENABLES = 0x018,\n\tCC_ENABLE = 0x01c,\n\tCSR_CTX_POINTER = 0x020,\n\tCTX_STS_INDIRECT = 0x040,\n\tACTIVE_CTX_STATUS = 0x044,\n\tCTX_SIG_EVENTS_INDIRECT = 0x048,\n\tCTX_SIG_EVENTS_ACTIVE = 0x04c,\n\tCTX_WAKEUP_EVENTS_INDIRECT = 0x050,\n\tLM_ADDR_0_INDIRECT = 0x060,\n\tLM_ADDR_1_INDIRECT = 0x068,\n\tLM_ADDR_2_INDIRECT = 0x0cc,\n\tLM_ADDR_3_INDIRECT = 0x0d4,\n\tINDIRECT_LM_ADDR_0_BYTE_INDEX = 0x0e0,\n\tINDIRECT_LM_ADDR_1_BYTE_INDEX = 0x0e8,\n\tINDIRECT_LM_ADDR_2_BYTE_INDEX = 0x10c,\n\tINDIRECT_LM_ADDR_3_BYTE_INDEX = 0x114,\n\tINDIRECT_T_INDEX = 0x0f8,\n\tINDIRECT_T_INDEX_BYTE_INDEX = 0x0fc,\n\tFUTURE_COUNT_SIGNAL_INDIRECT = 0x078,\n\tTIMESTAMP_LOW = 0x0c0,\n\tTIMESTAMP_HIGH = 0x0c4,\n\tPROFILE_COUNT = 0x144,\n\tSIGNATURE_ENABLE = 0x150,\n\tAE_MISC_CONTROL = 0x160,\n\tLOCAL_CSR_STATUS = 0x180,\n};\n\nenum fcu_csr {\n\tFCU_CONTROL           = 0x8c0,\n\tFCU_STATUS            = 0x8c4,\n\tFCU_STATUS1           = 0x8c8,\n\tFCU_DRAM_ADDR_LO      = 0x8cc,\n\tFCU_DRAM_ADDR_HI      = 0x8d0,\n\tFCU_RAMBASE_ADDR_HI   = 0x8d4,\n\tFCU_RAMBASE_ADDR_LO   = 0x8d8\n};\n\nenum fcu_csr_4xxx {\n\tFCU_CONTROL_4XXX           = 0x1000,\n\tFCU_STATUS_4XXX            = 0x1004,\n\tFCU_ME_BROADCAST_MASK_TYPE = 0x1008,\n\tFCU_AE_LOADED_4XXX         = 0x1010,\n\tFCU_DRAM_ADDR_LO_4XXX      = 0x1014,\n\tFCU_DRAM_ADDR_HI_4XXX      = 0x1018,\n};\n\nenum fcu_cmd {\n\tFCU_CTRL_CMD_NOOP  = 0,\n\tFCU_CTRL_CMD_AUTH  = 1,\n\tFCU_CTRL_CMD_LOAD  = 2,\n\tFCU_CTRL_CMD_START = 3\n};\n\nenum fcu_sts {\n\tFCU_STS_NO_STS    = 0,\n\tFCU_STS_VERI_DONE = 1,\n\tFCU_STS_LOAD_DONE = 2,\n\tFCU_STS_VERI_FAIL = 3,\n\tFCU_STS_LOAD_FAIL = 4,\n\tFCU_STS_BUSY      = 5\n};\n\n#define ALL_AE_MASK                 0xFFFFFFFF\n#define UA_ECS                      (0x1 << 31)\n#define ACS_ABO_BITPOS              31\n#define ACS_ACNO                    0x7\n#define CE_ENABLE_BITPOS            0x8\n#define CE_LMADDR_0_GLOBAL_BITPOS   16\n#define CE_LMADDR_1_GLOBAL_BITPOS   17\n#define CE_LMADDR_2_GLOBAL_BITPOS   22\n#define CE_LMADDR_3_GLOBAL_BITPOS   23\n#define CE_T_INDEX_GLOBAL_BITPOS    21\n#define CE_NN_MODE_BITPOS           20\n#define CE_REG_PAR_ERR_BITPOS       25\n#define CE_BREAKPOINT_BITPOS        27\n#define CE_CNTL_STORE_PARITY_ERROR_BITPOS 29\n#define CE_INUSE_CONTEXTS_BITPOS    31\n#define CE_NN_MODE                  (0x1 << CE_NN_MODE_BITPOS)\n#define CE_INUSE_CONTEXTS           (0x1 << CE_INUSE_CONTEXTS_BITPOS)\n#define XCWE_VOLUNTARY              (0x1)\n#define LCS_STATUS          (0x1)\n#define MMC_SHARE_CS_BITPOS         2\n#define WAKEUP_EVENT 0x10000\n#define FCU_CTRL_BROADCAST_POS   0x4\n#define FCU_CTRL_AE_POS     0x8\n#define FCU_AUTH_STS_MASK   0x7\n#define FCU_STS_DONE_POS    0x9\n#define FCU_STS_AUTHFWLD_POS 0X8\n#define FCU_LOADED_AE_POS   0x16\n#define FW_AUTH_WAIT_PERIOD 10\n#define FW_AUTH_MAX_RETRY   300\n#define ICP_QAT_AE_OFFSET 0x20000\n#define ICP_QAT_CAP_OFFSET (ICP_QAT_AE_OFFSET + 0x10000)\n#define LOCAL_TO_XFER_REG_OFFSET 0x800\n#define ICP_QAT_EP_OFFSET 0x3a000\n#define ICP_QAT_EP_OFFSET_4XXX   0x200000  \n#define ICP_QAT_AE_OFFSET_4XXX   0x600000\n#define ICP_QAT_CAP_OFFSET_4XXX  0x640000\n#define SET_CAP_CSR(handle, csr, val) \\\n\tADF_CSR_WR((handle)->hal_cap_g_ctl_csr_addr_v, csr, val)\n#define GET_CAP_CSR(handle, csr) \\\n\tADF_CSR_RD((handle)->hal_cap_g_ctl_csr_addr_v, csr)\n#define AE_CSR(handle, ae) \\\n\t((char __iomem *)(handle)->hal_cap_ae_local_csr_addr_v + ((ae) << 12))\n#define AE_CSR_ADDR(handle, ae, csr) (AE_CSR(handle, ae) + (0x3ff & (csr)))\n#define SET_AE_CSR(handle, ae, csr, val) \\\n\tADF_CSR_WR(AE_CSR_ADDR(handle, ae, csr), 0, val)\n#define GET_AE_CSR(handle, ae, csr) ADF_CSR_RD(AE_CSR_ADDR(handle, ae, csr), 0)\n#define AE_XFER(handle, ae) \\\n\t((char __iomem *)(handle)->hal_cap_ae_xfer_csr_addr_v + ((ae) << 12))\n#define AE_XFER_ADDR(handle, ae, reg) (AE_XFER(handle, ae) + \\\n\t(((reg) & 0xff) << 2))\n#define SET_AE_XFER(handle, ae, reg, val) \\\n\tADF_CSR_WR(AE_XFER_ADDR(handle, ae, reg), 0, val)\n#define SRAM_WRITE(handle, addr, val) \\\n\tADF_CSR_WR((handle)->hal_sram_addr_v, addr, val)\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}