
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Apr 28 15:42:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system.tcl -notrace
Command: synth_design -top system -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 280654
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2019.852 ; gain = 388.777 ; free physical = 13129 ; free virtual = 34998
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:24]
INFO: [Synth 8-3491] module 'pulse_width_modulator' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/pulse_width_modulator.vhd:5' bound to instance 'DUT_pulse_width_modulator' of component 'pulse_width_modulator' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:91]
INFO: [Synth 8-638] synthesizing module 'pulse_width_modulator' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/pulse_width_modulator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pulse_width_modulator' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/pulse_width_modulator.vhd:13]
INFO: [Synth 8-3491] module 'output_synchronizer' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/output_synchronizer.vhd:5' bound to instance 'DUT_output_sync' of component 'output_synchronizer' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:100]
INFO: [Synth 8-638] synthesizing module 'output_synchronizer' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/output_synchronizer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'output_synchronizer' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/output_synchronizer.vhd:16]
INFO: [Synth 8-3491] module 'input_synchronizer' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/input_synchronizer.vhd:5' bound to instance 'DUT_input_synchronizer' of component 'input_synchronizer' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:110]
INFO: [Synth 8-638] synthesizing module 'input_synchronizer' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/input_synchronizer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'input_synchronizer' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/input_synchronizer.vhd:16]
INFO: [Synth 8-3491] module 'quadrature_decoder' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/quadrature_decoder.vhd:5' bound to instance 'DUT_quadrature_decoder' of component 'quadrature_decoder' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:120]
INFO: [Synth 8-638] synthesizing module 'quadrature_decoder' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/quadrature_decoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'quadrature_decoder' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/quadrature_decoder.vhd:15]
INFO: [Synth 8-3491] module 'velocity_reader' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/velocity_reader.vhd:5' bound to instance 'DUT_velocity_reader' of component 'velocity_reader' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:130]
INFO: [Synth 8-638] synthesizing module 'velocity_reader' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/velocity_reader.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'velocity_reader' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/velocity_reader.vhd:19]
INFO: [Synth 8-3491] module 'seg7ctrl' declared at '/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/seg7ctrl.vhd:7' bound to instance 'DUT_seg7ctrl' of component 'seg7ctrl' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:139]
INFO: [Synth 8-638] synthesizing module 'seg7ctrl' [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/seg7ctrl.vhd:18]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/seg7_pkg.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'seg7ctrl' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/seg7ctrl.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'system' (0#1) [/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.srcs/sources_1/imports/src_apps/system.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2099.820 ; gain = 468.746 ; free physical = 13036 ; free virtual = 34905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.695 ; gain = 480.621 ; free physical = 13054 ; free virtual = 34923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2119.699 ; gain = 488.625 ; free physical = 13054 ; free virtual = 34923
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'pulse_width_modulator'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'quadrature_decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            reverse_idle |                               00 |                               01
                 reverse |                               01 |                               11
            forward_idle |                               10 |                               00
                 forward |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'pulse_width_modulator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                              000 |                              100
                  s_init |                              001 |                              101
                     s_3 |                              010 |                              011
                     s_2 |                              011 |                              010
                     s_1 |                              100 |                              001
                     s_0 |                              101 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'quadrature_decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2136.613 ; gain = 505.539 ; free physical = 13027 ; free virtual = 34897
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	  26 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2279.902 ; gain = 648.828 ; free physical = 12879 ; free virtual = 34752
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2285.840 ; gain = 654.766 ; free physical = 12875 ; free virtual = 34747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2285.840 ; gain = 654.766 ; free physical = 12875 ; free virtual = 34747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.840 ; gain = 654.766 ; free physical = 12876 ; free virtual = 34749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.840 ; gain = 654.766 ; free physical = 12876 ; free virtual = 34749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.840 ; gain = 654.766 ; free physical = 12876 ; free virtual = 34749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.840 ; gain = 654.766 ; free physical = 12876 ; free virtual = 34749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.840 ; gain = 654.766 ; free physical = 12876 ; free virtual = 34749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.840 ; gain = 654.766 ; free physical = 12876 ; free virtual = 34749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system      | DUT_velocity_reader/pos_shift_reg[9][7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |    24|
|4     |LUT2   |    66|
|5     |LUT3   |    22|
|6     |LUT4   |    25|
|7     |LUT5   |    24|
|8     |LUT6   |    35|
|9     |SRL16E |     8|
|10    |FDCE   |    98|
|11    |FDRE   |    14|
|12    |IBUF   |    12|
|13    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+----------------------+------+
|      |Instance                    |Module                |Cells |
+------+----------------------------+----------------------+------+
|1     |top                         |                      |   374|
|2     |  DUT_input_synchronizer    |input_synchronizer    |     6|
|3     |  DUT_output_sync           |output_synchronizer   |     5|
|4     |  DUT_pulse_width_modulator |pulse_width_modulator |    34|
|5     |  DUT_quadrature_decoder    |quadrature_decoder    |    10|
|6     |  DUT_seg7ctrl              |seg7ctrl              |    54|
|7     |  DUT_velocity_reader       |velocity_reader       |   234|
+------+----------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.840 ; gain = 654.766 ; free physical = 12876 ; free virtual = 34749
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.840 ; gain = 654.766 ; free physical = 12876 ; free virtual = 34749
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.848 ; gain = 654.766 ; free physical = 12876 ; free virtual = 34749
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2298.715 ; gain = 0.000 ; free physical = 13168 ; free virtual = 35041
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2431.430 ; gain = 0.000 ; free physical = 13102 ; free virtual = 34975
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ca76936
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2431.430 ; gain = 800.355 ; free physical = 13102 ; free virtual = 34975
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1690.076; main = 1459.059; forked = 397.099
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3928.148; main = 2431.434; forked = 1656.250
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2455.441 ; gain = 0.000 ; free physical = 13102 ; free virtual = 34975
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u39/lythbh/IN3160/Oblig10/oblig10_IP/oblig10_IP.runs/synth_1/system.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 28 15:43:09 2025...
