###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        89864   # Number of WRITE/WRITEP commands
num_reads_done                 =      1256729   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       980547   # Number of read row buffer hits
num_read_cmds                  =      1256722   # Number of READ/READP commands
num_writes_done                =        89875   # Number of read requests issued
num_write_row_hits             =        57833   # Number of write row buffer hits
num_act_cmds                   =       309958   # Number of ACT commands
num_pre_cmds                   =       309928   # Number of PRE commands
num_ondemand_pres              =       286166   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9462014   # Cyles of rank active rank.0
rank_active_cycles.1           =      9209298   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       537986   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       790702   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1265225   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29170   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10792   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5875   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6666   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4669   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1599   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1212   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1026   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          670   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19705   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           23   # Write cmd latency (cycles)
write_latency[40-59]           =           20   # Write cmd latency (cycles)
write_latency[60-79]           =           42   # Write cmd latency (cycles)
write_latency[80-99]           =           64   # Write cmd latency (cycles)
write_latency[100-119]         =          106   # Write cmd latency (cycles)
write_latency[120-139]         =          204   # Write cmd latency (cycles)
write_latency[140-159]         =          324   # Write cmd latency (cycles)
write_latency[160-179]         =          562   # Write cmd latency (cycles)
write_latency[180-199]         =          710   # Write cmd latency (cycles)
write_latency[200-]            =        87807   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       334392   # Read request latency (cycles)
read_latency[40-59]            =       127565   # Read request latency (cycles)
read_latency[60-79]            =       138832   # Read request latency (cycles)
read_latency[80-99]            =        80815   # Read request latency (cycles)
read_latency[100-119]          =        66564   # Read request latency (cycles)
read_latency[120-139]          =        60038   # Read request latency (cycles)
read_latency[140-159]          =        47434   # Read request latency (cycles)
read_latency[160-179]          =        40356   # Read request latency (cycles)
read_latency[180-199]          =        35167   # Read request latency (cycles)
read_latency[200-]             =       325559   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.48601e+08   # Write energy
read_energy                    =   5.0671e+09   # Read energy
act_energy                     =  8.48045e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.58233e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.79537e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9043e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7466e+09   # Active standby energy rank.1
average_read_latency           =      186.337   # Average read request latency (cycles)
average_interarrival           =      7.42606   # Average request interarrival latency (cycles)
total_energy                   =  1.93571e+10   # Total energy (pJ)
average_power                  =      1935.71   # Average power (mW)
average_bandwidth              =       11.491   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        86627   # Number of WRITE/WRITEP commands
num_reads_done                 =      1286371   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       987417   # Number of read row buffer hits
num_read_cmds                  =      1286373   # Number of READ/READP commands
num_writes_done                =        86648   # Number of read requests issued
num_write_row_hits             =        54800   # Number of write row buffer hits
num_act_cmds                   =       332555   # Number of ACT commands
num_pre_cmds                   =       332525   # Number of PRE commands
num_ondemand_pres              =       308293   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9329795   # Cyles of rank active rank.0
rank_active_cycles.1           =      9312428   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       670205   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       687572   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1291068   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30423   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10438   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5643   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6664   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4683   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1612   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1149   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1032   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          663   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19681   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =           23   # Write cmd latency (cycles)
write_latency[40-59]           =           19   # Write cmd latency (cycles)
write_latency[60-79]           =           50   # Write cmd latency (cycles)
write_latency[80-99]           =           70   # Write cmd latency (cycles)
write_latency[100-119]         =          130   # Write cmd latency (cycles)
write_latency[120-139]         =          229   # Write cmd latency (cycles)
write_latency[140-159]         =          365   # Write cmd latency (cycles)
write_latency[160-179]         =          522   # Write cmd latency (cycles)
write_latency[180-199]         =          838   # Write cmd latency (cycles)
write_latency[200-]            =        84370   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       327443   # Read request latency (cycles)
read_latency[40-59]            =       130123   # Read request latency (cycles)
read_latency[60-79]            =       152277   # Read request latency (cycles)
read_latency[80-99]            =        88455   # Read request latency (cycles)
read_latency[100-119]          =        72350   # Read request latency (cycles)
read_latency[120-139]          =        65597   # Read request latency (cycles)
read_latency[140-159]          =        50770   # Read request latency (cycles)
read_latency[160-179]          =        41910   # Read request latency (cycles)
read_latency[180-199]          =        35349   # Read request latency (cycles)
read_latency[200-]             =       322093   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.32442e+08   # Write energy
read_energy                    =  5.18666e+09   # Read energy
act_energy                     =   9.0987e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.21698e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.30035e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82179e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81096e+09   # Active standby energy rank.1
average_read_latency           =      185.681   # Average read request latency (cycles)
average_interarrival           =      7.28302   # Average request interarrival latency (cycles)
total_energy                   =  1.95181e+10   # Total energy (pJ)
average_power                  =      1951.81   # Average power (mW)
average_bandwidth              =      11.7164   # Average bandwidth
