INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Valentina/Documents/School/6.111/Final Project/i2s/i2s.srcs/sources_1/imports/Codec/i2s_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Valentina/Documents/School/6.111/Final Project/i2s/i2s.srcs/sim_1/imports/Codec/i2s_output_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_output_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Valentina/Documents/School/6.111/Final Project/i2s/i2s.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
