<div align="center">

# ğŸš€ UART Protocol with FIFO Buffers

<img src="https://img.shields.io/badge/Language-Verilog-blue?style=for-the-badge" alt="Verilog" />
<img src="https://img.shields.io/badge/Protocol-UART-green?style=for-the-badge" alt="UART" />
<img src="https://img.shields.io/badge/Buffer-FIFO-orange?style=for-the-badge" alt="FIFO" />

</div>

---
## ğŸ“ Overview

A Verilog-based **UART (Universal Asynchronous Receiver/Transmitter)** design integrated with **FIFO buffers** to enable efficient and reliable serial communication between devices.

---

## âœ¨ Features

- **Full-Duplex Communication**: Transmit and receive data simultaneously.  
- **FIFO Buffers**: Smooth data handling between transmitter and receiver to prevent overflow or data loss.  
- **Configurable Parameters**: Adjustable baud rate, data bits, stop bits, and parity options.  
- **Self-Checking Testbenches**: Verify the functionality of UART and FIFO modules through simulation.  

---

## Design Details

### Block Diagram





## ğŸ“‚ Directory Structure
```
â”œâ”€â”€ uart.v # Top-level UART module
â”œâ”€â”€ uart_tx.v # UART transmitter
â”œâ”€â”€ uart_rx.v # UART receiver
â”œâ”€â”€ fifo.v # FIFO buffer module
â”œâ”€â”€ uart_tb.v # UART testbench
â”œâ”€â”€ fifo_tb.v # FIFO testbench
â””â”€â”€ README.md # Project documentation
```



---

## ğŸ› ï¸ Module Details

- **uart.v**: Integrates UART transmitter, receiver, and FIFO.  
- **uart_tx.v**: Handles serial data transmission.  
- **uart_rx.v**: Handles serial data reception.  
- **fifo.v**: Manages data buffering between TX and RX.  
- **uart_tb.v** & **fifo_tb.v**: Testbenches for simulation and verification.  

---

## ğŸ’» Simulation & Synthesis

### Requirements

- **Simulator**: ModelSim, Vivado Simulator, or any Verilog-compatible tool.  
- **FPGA Tool**: Quartus, Vivado, or any synthesis tool for FPGA deployment.  

### Simulation Steps

1. Compile all Verilog modules and testbenches.  
2. Load testbenches into the simulator.  
3. Run simulation and verify waveforms for correct data transfer.  

### Synthesis Steps

1. Import Verilog modules into your synthesis tool.  
2. Configure FPGA device and clock constraints.  
3. Synthesize the design and generate bitstream.  
4. Load onto FPGA and test functionality on hardware.  

---

## ğŸ“œ License

This project is licensed under the MIT License.  

---

<p align="center">
  Made with â¤ï¸ by <a href="https://github.com/SUHANI102003">Suhani Jain</a>
</p>


