Reading OpenROAD database at '/home/thanh/NCO/runs/RUN_2025-03-04_07-10-12/425-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
Reading macro library file at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib line 1, library ram256x16_TT_1p8V_25C_lib already exists.
Reading design constraints file at '/home/thanh/NCO/counter.sdc'…
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 560000 370000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1459
Number of terminals:      45
Number of snets:          2
Number of nets:           203

[WARNING DRT-0418] Term mem_i/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[15] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 44.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 10726.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 3796.
[INFO DRT-0033] via shape region query size = 1540.
[INFO DRT-0033] met2 shape region query size = 959.
[INFO DRT-0033] via2 shape region query size = 1232.
[INFO DRT-0033] met3 shape region query size = 973.
[INFO DRT-0033] via3 shape region query size = 1232.
[INFO DRT-0033] met4 shape region query size = 464.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 36.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 145 pins.
[INFO DRT-0081]   Complete 37 unique inst patterns.
[INFO DRT-0084]   Complete 134 groups.
#scanned instances     = 1459
#unique  instances     = 44
#stdCellGenAp          = 917
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 617
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 390
#instTermValidViaApCnt = 0
#macroGenAp            = 115
#macroValidPlanarAp    = 99
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:01, memory = 141.66 (MB), peak = 141.66 (MB)

[INFO DRT-0157] Number of guides:     1212

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 81 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 53 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 362.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 333.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 203.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 65.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 41.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 606 vertical wires in 2 frboxes and 398 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 30 vertical wires in 2 frboxes and 69 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 152.04 (MB), peak = 152.04 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.04 (MB), peak = 152.04 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 202.69 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 183.52 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 165.49 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 204.94 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 204.94 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 209.32 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 217.70 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:00, memory = 218.47 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:00, memory = 218.73 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:00, memory = 220.98 (MB).
[INFO DRT-0199]   Number of violations = 38.
Viol/Layer        met1   met2   met3
Metal Spacing        1      0      4
Recheck             14      4      0
Short               15      0      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:00, memory = 575.71 (MB), peak = 575.71 (MB)
Total wire length = 7041 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2289 um.
Total wire length on LAYER met2 = 3452 um.
Total wire length on LAYER met3 = 835 um.
Total wire length on LAYER met4 = 465 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 933.
Up-via summary (total 933):

----------------------
 FR_MASTERSLICE      0
            li1    454
           met1    369
           met2     66
           met3     44
           met4      0
----------------------
                   933


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 38 violations.
    elapsed time = 00:00:00, memory = 575.71 (MB).
    Completing 20% with 38 violations.
    elapsed time = 00:00:00, memory = 576.73 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:00, memory = 576.73 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:00, memory = 580.08 (MB).
    Completing 50% with 38 violations.
    elapsed time = 00:00:00, memory = 580.59 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:00, memory = 580.59 (MB).
    Completing 70% with 28 violations.
    elapsed time = 00:00:00, memory = 586.45 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:00, memory = 587.48 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:00, memory = 592.57 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:00, memory = 592.83 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met2
Recheck              1      0
Short                9      1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 592.83 (MB), peak = 592.83 (MB)
Total wire length = 7034 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2317 um.
Total wire length on LAYER met2 = 3534 um.
Total wire length on LAYER met3 = 803 um.
Total wire length on LAYER met4 = 378 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 926.
Up-via summary (total 926):

----------------------
 FR_MASTERSLICE      0
            li1    454
           met1    362
           met2     67
           met3     43
           met4      0
----------------------
                   926


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 592.83 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 592.83 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 592.83 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 592.83 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 592.83 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 592.83 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 592.83 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:00, memory = 592.83 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:00, memory = 592.83 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:00, memory = 592.86 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        1
Short                8
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 592.86 (MB), peak = 599.92 (MB)
Total wire length = 7036 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2320 um.
Total wire length on LAYER met2 = 3548 um.
Total wire length on LAYER met3 = 802 um.
Total wire length on LAYER met4 = 364 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 933.
Up-via summary (total 933):

----------------------
 FR_MASTERSLICE      0
            li1    454
           met1    369
           met2     67
           met3     43
           met4      0
----------------------
                   933


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 592.86 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 594.15 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 594.15 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 594.15 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 594.15 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 594.15 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 594.15 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 594.15 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 594.15 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 594.15 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 594.15 (MB), peak = 599.92 (MB)
Total wire length = 7037 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2319 um.
Total wire length on LAYER met2 = 3550 um.
Total wire length on LAYER met3 = 802 um.
Total wire length on LAYER met4 = 364 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 937.
Up-via summary (total 937):

----------------------
 FR_MASTERSLICE      0
            li1    454
           met1    373
           met2     67
           met3     43
           met4      0
----------------------
                   937


[INFO DRT-0198] Complete detail routing.
Total wire length = 7037 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2319 um.
Total wire length on LAYER met2 = 3550 um.
Total wire length on LAYER met3 = 802 um.
Total wire length on LAYER met4 = 364 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 937.
Up-via summary (total 937):

----------------------
 FR_MASTERSLICE      0
            li1    454
           met1    373
           met2     67
           met3     43
           met4      0
----------------------
                   937


[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:01, memory = 594.15 (MB), peak = 599.92 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i matched with mem_i
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  123515.34
  Fill cell                               470    1764.19
  Tap cell                                739     924.64
  Antenna cell                             88     220.21
  Clock buffer                              3      75.07
  Timing Repair Buffer                     93     371.61
  Inverter                                 25      93.84
  Clock inverter                            1      30.03
  Sequential cell                          24     600.58
  Multi-Input combinational cell           15      95.09
  Total                                  1459  127690.60
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-04_07-10-12/427-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-04_07-10-12/427-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-04_07-10-12/427-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-04_07-10-12/427-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-04_07-10-12/427-openroad-detailedrouting/counter.sdc'…
