# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/sound/nvidia,tegra20-ac97.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: NVIDIA Tegra 20 AC97 controller

maintainers:
  - Stephen Warren <swarren@nvidia.com>
  - Lucas Stach <dev@lynxeye.de>
description: test

properties:
  compatible:
    items:
      - const: nvidia,tegra20-ac97
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  clocks: {}
  resets: {}
  reset-names:
    items:
      - const: ac97
    minItems: 1
    maxItems: 1
    additionalItems: false
  dmas: {}
  dma-names:
    items:
      - const: rx
      - const: tx
    minItems: 2
    maxItems: 2
    additionalItems: false
  nvidia,codec-reset-gpio:
    description: FIXME
  nvidia,codec-sync-gpio:
    description: FIXME
historical: |+
  NVIDIA Tegra 20 AC97 controller

  Required properties:
  - compatible : "nvidia,tegra20-ac97"
  - reg : Should contain AC97 controller registers location and length
  - interrupts : Should contain AC97 interrupt
  - resets : Must contain an entry for each entry in reset-names.
    See ../reset/reset.txt for details.
  - reset-names : Must include the following entries:
    - ac97
  - dmas : Must contain an entry for each entry in clock-names.
    See ../dma/dma.txt for details.
  - dma-names : Must include the following entries:
    - rx
    - tx
  - clocks : Must contain one entry, for the module clock.
    See ../clocks/clock-bindings.txt for details.
  - nvidia,codec-reset-gpio : The Tegra GPIO controller's phandle and the number
    of the GPIO used to reset the external AC97 codec
  - nvidia,codec-sync-gpio : The Tegra GPIO controller's phandle and the number
    of the GPIO corresponding with the AC97 DAP _FS line

...
