{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580679695568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580679695573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 16:41:35 2020 " "Processing started: Sun Feb 02 16:41:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580679695573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679695573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cinnabon -c cinnabon " "Command: quartus_map --read_settings_files=on --write_settings_files=off cinnabon -c cinnabon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679695573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580679696544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580679696545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramwriter.v 1 1 " "Found 1 design units, including 1 entities, in source file ramwriter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramwriter " "Found entity 1: ramwriter" {  } { { "ramwriter.v" "" { Text "D:/cinnabon/ramwriter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/cinnabon_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/cinnabon_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys " "Found entity 1: cinnabon_qsys" {  } { { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_irq_mapper " "Found entity 1: cinnabon_qsys_irq_mapper" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_irq_mapper.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1 " "Found entity 1: cinnabon_qsys_mm_interconnect_1" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1_rsp_mux " "Found entity 1: cinnabon_qsys_mm_interconnect_1_rsp_mux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706225 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1_rsp_demux " "Found entity 1: cinnabon_qsys_mm_interconnect_1_rsp_demux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1_cmd_mux " "Found entity 1: cinnabon_qsys_mm_interconnect_1_cmd_mux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1_cmd_demux " "Found entity 1: cinnabon_qsys_mm_interconnect_1_cmd_demux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706235 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706235 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706235 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706235 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "cinnabon_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "cinnabon_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706252 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1_router_001_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_1_router_001_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706256 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_1_router_001 " "Found entity 2: cinnabon_qsys_mm_interconnect_1_router_001" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_1_router_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_1_router_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706258 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_1_router " "Found entity 2: cinnabon_qsys_mm_interconnect_1_router" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0 " "Found entity 1: cinnabon_qsys_mm_interconnect_0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cinnabon_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_rsp_mux_003 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_mux_003" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_mux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_demux_002" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: cinnabon_qsys_mm_interconnect_0_rsp_demux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_mux_002" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_mux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_cmd_demux_003 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_demux_003" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_demux_002" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: cinnabon_qsys_mm_interconnect_0_cmd_demux" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_007_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_007_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706295 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router_007 " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router_007" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706297 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router_006 " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router_006" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706299 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router_005 " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router_005" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706301 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router_003 " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router_003" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706303 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router_001 " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router_001" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cinnabon_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: cinnabon_qsys_mm_interconnect_0_router_default_decode" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706305 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_mm_interconnect_0_router " "Found entity 2: cinnabon_qsys_mm_interconnect_0_router" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v 19 19 " "Found 19 design units, including 19 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_cinnabon_qsys_sgdma " "Found entity 1: control_status_slave_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_cinnabon_qsys_sgdma " "Found entity 3: descriptor_read_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_cinnabon_qsys_sgdma " "Found entity 4: descriptor_write_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "5 cinnabon_qsys_sgdma_chain " "Found entity 5: cinnabon_qsys_sgdma_chain" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "6 cinnabon_qsys_sgdma_command_grabber " "Found entity 6: cinnabon_qsys_sgdma_command_grabber" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "7 cinnabon_qsys_sgdma_m_read " "Found entity 7: cinnabon_qsys_sgdma_m_read" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "8 cinnabon_qsys_sgdma_m_readfifo_m_readfifo " "Found entity 8: cinnabon_qsys_sgdma_m_readfifo_m_readfifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "9 cinnabon_qsys_sgdma_m_readfifo " "Found entity 9: cinnabon_qsys_sgdma_m_readfifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "10 sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma " "Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "11 thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma " "Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "12 sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma " "Found entity 12: sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "13 byteenable_gen_which_resides_within_cinnabon_qsys_sgdma " "Found entity 13: byteenable_gen_which_resides_within_cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "14 cinnabon_qsys_sgdma_m_write " "Found entity 14: cinnabon_qsys_sgdma_m_write" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "15 cinnabon_qsys_sgdma_command_fifo " "Found entity 15: cinnabon_qsys_sgdma_command_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "16 cinnabon_qsys_sgdma_desc_address_fifo " "Found entity 16: cinnabon_qsys_sgdma_desc_address_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "17 cinnabon_qsys_sgdma_status_token_fifo " "Found entity 17: cinnabon_qsys_sgdma_status_token_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2578 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "18 cinnabon_qsys_sgdma_stream_fifo " "Found entity 18: cinnabon_qsys_sgdma_stream_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""} { "Info" "ISGN_ENTITY_NAME" "19 cinnabon_qsys_sgdma " "Found entity 19: cinnabon_qsys_sgdma" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_pio_0 " "Found entity 1: cinnabon_qsys_pio_0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pio_0.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_pcie_ip " "Found entity 1: cinnabon_qsys_pcie_ip" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706327 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1580679706328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706329 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1580679706330 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1580679706330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8 " "Found entity 1: cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706402 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_qsys_pcie_ip_altgx_internal " "Found entity 2: cinnabon_qsys_pcie_ip_altgx_internal" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706411 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706411 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706411 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_clksync.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580679706460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_qsys_onchip_memory " "Found entity 1: cinnabon_qsys_onchip_memory" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679706463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679706463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1580679706463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1580679706463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cinnabon_qsys_sgdma.v(1472) " "Verilog HDL or VHDL warning at cinnabon_qsys_sgdma.v(1472): conditional expression evaluates to a constant" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1472 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1580679706514 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "cinnabon cinnabon.v(209) " "Verilog Module Declaration warning at cinnabon.v(209): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"cinnabon\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 209 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679707937 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cinnabon.v 1 1 " "Using design file cinnabon.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon " "Found entity 1: cinnabon" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679707938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1580679707938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cinnabon " "Elaborating entity \"cinnabon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580679707947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_ctr cinnabon.v(403) " "Verilog HDL or VHDL warning at cinnabon.v(403): object \"clk_ctr\" assigned a value but never read" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679707948 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR cinnabon.v(226) " "Output port \"DRAM_ADDR\" at cinnabon.v(226) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707951 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA cinnabon.v(227) " "Output port \"DRAM_BA\" at cinnabon.v(227) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707951 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM cinnabon.v(233) " "Output port \"DRAM_DQM\" at cinnabon.v(233) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707951 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_DATA cinnabon.v(255) " "Output port \"ENET_TX_DATA\" at cinnabon.v(255) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707951 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FS_ADDR cinnabon.v(271) " "Output port \"FS_ADDR\" at cinnabon.v(271) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707951 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 cinnabon.v(281) " "Output port \"HEX0\" at cinnabon.v(281) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707951 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 cinnabon.v(282) " "Output port \"HEX1\" at cinnabon.v(282) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707951 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 cinnabon.v(283) " "Output port \"HEX2\" at cinnabon.v(283) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707951 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 cinnabon.v(284) " "Output port \"HEX3\" at cinnabon.v(284) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707951 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 cinnabon.v(285) " "Output port \"HEX4\" at cinnabon.v(285) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707951 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 cinnabon.v(286) " "Output port \"HEX5\" at cinnabon.v(286) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707951 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 cinnabon.v(287) " "Output port \"HEX6\" at cinnabon.v(287) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 cinnabon.v(288) " "Output port \"HEX7\" at cinnabon.v(288) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..4\] cinnabon.v(327) " "Output port \"LEDG\[8..4\]\" at cinnabon.v(327) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 327 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..1\] cinnabon.v(330) " "Output port \"LEDR\[17..1\]\" at cinnabon.v(330) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_BE cinnabon.v(354) " "Output port \"SSRAM_BE\" at cinnabon.v(354) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 354 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B cinnabon.v(379) " "Output port \"VGA_B\" at cinnabon.v(379) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 379 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G cinnabon.v(382) " "Output port \"VGA_G\" at cinnabon.v(382) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R cinnabon.v(384) " "Output port \"VGA_R\" at cinnabon.v(384) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N cinnabon.v(228) " "Output port \"DRAM_CAS_N\" at cinnabon.v(228) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE cinnabon.v(229) " "Output port \"DRAM_CKE\" at cinnabon.v(229) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK cinnabon.v(230) " "Output port \"DRAM_CLK\" at cinnabon.v(230) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N cinnabon.v(231) " "Output port \"DRAM_CS_N\" at cinnabon.v(231) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N cinnabon.v(234) " "Output port \"DRAM_RAS_N\" at cinnabon.v(234) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N cinnabon.v(235) " "Output port \"DRAM_WE_N\" at cinnabon.v(235) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK cinnabon.v(238) " "Output port \"EEP_I2C_SCLK\" at cinnabon.v(238) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_GTX_CLK cinnabon.v(242) " "Output port \"ENET_GTX_CLK\" at cinnabon.v(242) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_MDC cinnabon.v(245) " "Output port \"ENET_MDC\" at cinnabon.v(245) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N cinnabon.v(247) " "Output port \"ENET_RST_N\" at cinnabon.v(247) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_EN cinnabon.v(256) " "Output port \"ENET_TX_EN\" at cinnabon.v(256) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707952 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_ER cinnabon.v(257) " "Output port \"ENET_TX_ER\" at cinnabon.v(257) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N cinnabon.v(263) " "Output port \"FL_CE_N\" at cinnabon.v(263) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N cinnabon.v(264) " "Output port \"FL_OE_N\" at cinnabon.v(264) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N cinnabon.v(266) " "Output port \"FL_WE_N\" at cinnabon.v(266) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N cinnabon.v(267) " "Output port \"FL_WP_N\" at cinnabon.v(267) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RESET_N cinnabon.v(268) " "Output port \"FL_RESET_N\" at cinnabon.v(268) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_SCLK cinnabon.v(277) " "Output port \"G_SENSOR_SCLK\" at cinnabon.v(277) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 cinnabon.v(296) " "Output port \"HSMC_CLKOUT0\" at cinnabon.v(296) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_I2C_SCLK cinnabon.v(302) " "Output port \"HSMC_I2C_SCLK\" at cinnabon.v(302) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK cinnabon.v(310) " "Output port \"I2C_SCLK\" at cinnabon.v(310) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 310 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN cinnabon.v(321) " "Output port \"LCD_EN\" at cinnabon.v(321) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON cinnabon.v(322) " "Output port \"LCD_ON\" at cinnabon.v(322) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS cinnabon.v(323) " "Output port \"LCD_RS\" at cinnabon.v(323) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 323 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW cinnabon.v(324) " "Output port \"LCD_RW\" at cinnabon.v(324) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 324 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK cinnabon.v(341) " "Output port \"SD_CLK\" at cinnabon.v(341) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT cinnabon.v(348) " "Output port \"SMA_CLKOUT\" at cinnabon.v(348) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 348 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSC_N cinnabon.v(351) " "Output port \"SSRAM_ADSC_N\" at cinnabon.v(351) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 351 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSP_N cinnabon.v(352) " "Output port \"SSRAM_ADSP_N\" at cinnabon.v(352) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADV_N cinnabon.v(353) " "Output port \"SSRAM_ADV_N\" at cinnabon.v(353) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 353 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_CLK cinnabon.v(355) " "Output port \"SSRAM_CLK\" at cinnabon.v(355) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 355 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707953 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_GW_N cinnabon.v(356) " "Output port \"SSRAM_GW_N\" at cinnabon.v(356) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 356 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_OE_N cinnabon.v(357) " "Output port \"SSRAM_OE_N\" at cinnabon.v(357) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_WE_N cinnabon.v(358) " "Output port \"SSRAM_WE_N\" at cinnabon.v(358) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM0_CE_N cinnabon.v(359) " "Output port \"SSRAM0_CE_N\" at cinnabon.v(359) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM1_CE_N cinnabon.v(360) " "Output port \"SSRAM1_CE_N\" at cinnabon.v(360) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N cinnabon.v(369) " "Output port \"TD_RESET_N\" at cinnabon.v(369) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 369 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS cinnabon.v(374) " "Output port \"UART_RTS\" at cinnabon.v(374) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 374 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD cinnabon.v(376) " "Output port \"UART_TXD\" at cinnabon.v(376) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 376 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N cinnabon.v(380) " "Output port \"VGA_BLANK_N\" at cinnabon.v(380) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 380 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK cinnabon.v(381) " "Output port \"VGA_CLK\" at cinnabon.v(381) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 381 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS cinnabon.v(383) " "Output port \"VGA_HS\" at cinnabon.v(383) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N cinnabon.v(385) " "Output port \"VGA_SYNC_N\" at cinnabon.v(385) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 385 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS cinnabon.v(386) " "Output port \"VGA_VS\" at cinnabon.v(386) has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679707954 "|cinnabon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramwriter ramwriter:rw0 " "Elaborating entity \"ramwriter\" for hierarchy \"ramwriter:rw0\"" {  } { { "cinnabon.v" "rw0" { Text "D:/cinnabon/cinnabon.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679707977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ramwriter.v(52) " "Verilog HDL assignment warning at ramwriter.v(52): truncated value with size 32 to match size of target (16)" {  } { { "ramwriter.v" "" { Text "D:/cinnabon/ramwriter.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708044 "|cinnabon|ramwriter:rw0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ramwriter.v(53) " "Verilog HDL assignment warning at ramwriter.v(53): truncated value with size 32 to match size of target (16)" {  } { { "ramwriter.v" "" { Text "D:/cinnabon/ramwriter.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708044 "|cinnabon|ramwriter:rw0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ramwriter.v(54) " "Verilog HDL assignment warning at ramwriter.v(54): truncated value with size 32 to match size of target (16)" {  } { { "ramwriter.v" "" { Text "D:/cinnabon/ramwriter.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708044 "|cinnabon|ramwriter:rw0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ramwriter.v(55) " "Verilog HDL assignment warning at ramwriter.v(55): truncated value with size 32 to match size of target (16)" {  } { { "ramwriter.v" "" { Text "D:/cinnabon/ramwriter.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708045 "|cinnabon|ramwriter:rw0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ramwriter.v(62) " "Verilog HDL assignment warning at ramwriter.v(62): truncated value with size 32 to match size of target (14)" {  } { { "ramwriter.v" "" { Text "D:/cinnabon/ramwriter.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708045 "|cinnabon|ramwriter:rw0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 1 ramwriter.v(74) " "Verilog HDL assignment warning at ramwriter.v(74): truncated value with size 14 to match size of target (1)" {  } { { "ramwriter.v" "" { Text "D:/cinnabon/ramwriter.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708045 "|cinnabon|ramwriter:rw0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys cinnabon_qsys:u0 " "Elaborating entity \"cinnabon_qsys\" for hierarchy \"cinnabon_qsys:u0\"" {  } { { "cinnabon.v" "u0" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_onchip_memory cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory " "Elaborating entity \"cinnabon_qsys_onchip_memory\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\"" {  } { { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "onchip_memory" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v" "the_altsyncram" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cinnabon_qsys_onchip_memory.hex " "Parameter \"init_file\" = \"cinnabon_qsys_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 8 " "Parameter \"width_byteena_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708244 ""}  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_onchip_memory.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679708244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8742.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8742.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8742 " "Found entity 1: altsyncram_8742" {  } { { "db/altsyncram_8742.tdf" "" { Text "D:/cinnabon/db/altsyncram_8742.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679708346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679708346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8742 cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_8742:auto_generated " "Elaborating entity \"altsyncram_8742\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_8742:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d0b " "Found entity 1: decode_d0b" {  } { { "db/decode_d0b.tdf" "" { Text "D:/cinnabon/db/decode_d0b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679708449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679708449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d0b cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_8742:auto_generated\|decode_d0b:decode2 " "Elaborating entity \"decode_d0b\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_8742:auto_generated\|decode_d0b:decode2\"" {  } { { "db/altsyncram_8742.tdf" "decode2" { Text "D:/cinnabon/db/altsyncram_8742.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fsb " "Found entity 1: mux_fsb" {  } { { "db/mux_fsb.tdf" "" { Text "D:/cinnabon/db/mux_fsb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679708503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679708503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fsb cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_8742:auto_generated\|mux_fsb:mux4 " "Elaborating entity \"mux_fsb\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_8742:auto_generated\|mux_fsb:mux4\"" {  } { { "db/altsyncram_8742.tdf" "mux4" { Text "D:/cinnabon/db/altsyncram_8742.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_pcie_ip cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip " "Elaborating entity \"cinnabon_qsys_pcie_ip\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\"" {  } { { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "pcie_ip" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "pcie_internal_hip" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708654 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708664 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708664 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708664 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708664 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708664 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708664 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708664 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679708665 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708716 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708716 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708716 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708716 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708716 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708719 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708727 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(421) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(421): all case item expressions in this case statement are onehot" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 421 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1580679708727 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708738 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_eop_reg altpciexpav_stif_rx_cntrl.v(289) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(289): object \"rx_eop_reg\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679708744 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1580679708745 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_cntrl.v(1030) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1030): truncated value with size 32 to match size of target (6)" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679708745 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679708992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679708992 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679708992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "D:/cinnabon/db/scfifo_9j31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679709067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679709067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_gp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679709182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679709182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "D:/cinnabon/db/scfifo_9j31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_heh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_heh1 " "Found entity 1: altsyncram_heh1" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_heh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679709254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679709254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_heh1 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram " "Elaborating entity \"altsyncram_heh1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "D:/cinnabon/db/a_dpfifo_gp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "D:/cinnabon/db/cmpr_b09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679709309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679709309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "D:/cinnabon/db/a_dpfifo_gp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "D:/cinnabon/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "D:/cinnabon/db/cntr_orb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679709400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679709400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "D:/cinnabon/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "D:/cinnabon/db/cntr_5s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679709451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679709451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "D:/cinnabon/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "D:/cinnabon/db/cntr_prb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679709500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679709500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "D:/cinnabon/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709519 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1580679709520 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1580679709520 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679709690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679709690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679709690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679709690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679709690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679709690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679709690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679709690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679709690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679709690 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679709690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "D:/cinnabon/db/scfifo_fj31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679709730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679709730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_mp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679709838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679709838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "D:/cinnabon/db/scfifo_fj31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_leh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_leh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_leh1 " "Found entity 1: altsyncram_leh1" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_leh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679709927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679709927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_leh1 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram " "Elaborating entity \"altsyncram_leh1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "D:/cinnabon/db/a_dpfifo_mp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679709930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "D:/cinnabon/db/a_dpfifo_mp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710126 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679710126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/cinnabon/db/altsyncram_5tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679710195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679710195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710262 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1580679710266 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710454 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679710454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "D:/cinnabon/db/scfifo_s031.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679710495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679710495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_3731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679710513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679710513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "D:/cinnabon/db/scfifo_s031.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdh1 " "Found entity 1: altsyncram_vdh1" {  } { { "db/altsyncram_vdh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_vdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679710604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679710604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vdh1 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram " "Elaborating entity \"altsyncram_vdh1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "D:/cinnabon/db/a_dpfifo_3731.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679710652 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679710652 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710655 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(458) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1580679710657 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679710839 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679710839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679710879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679710879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679710899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679710899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fh1 " "Found entity 1: altsyncram_1fh1" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679710973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679710973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fh1 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram " "Elaborating entity \"altsyncram_1fh1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679710975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711174 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679711174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "D:/cinnabon/db/scfifo_3131.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679711214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679711214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_a731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679711242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679711242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "D:/cinnabon/db/scfifo_3131.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_reh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679711297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679711297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "D:/cinnabon/db/a_dpfifo_a731.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "D:/cinnabon/db/cmpr_d09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679711361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679711361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "D:/cinnabon/db/a_dpfifo_a731.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "D:/cinnabon/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "D:/cinnabon/db/cntr_qrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679711449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679711449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "D:/cinnabon/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "D:/cinnabon/db/cntr_7s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679711528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679711528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "D:/cinnabon/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "D:/cinnabon/db/cntr_rrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679711587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679711587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "D:/cinnabon/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711772 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679711772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679711812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679711812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679711839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679711839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfh1 " "Found entity 1: altsyncram_bfh1" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679711895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679711895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bfh1 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram " "Elaborating entity \"altsyncram_bfh1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679711950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679711950 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679711950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ish1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679712002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679712002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(268) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object \"addr_hi\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679712023 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(285) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object \"nph_cred_sub\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679712023 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679712023 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679712023 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_sop altpciexpav_stif_tx_cntrl.v(301) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object \"rp_tlp_sop\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679712023 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_eop altpciexpav_stif_tx_cntrl.v(302) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object \"rp_tlp_eop\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679712023 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(442) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(442): all case item expressions in this case statement are onehot" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 442 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1580679712023 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(853) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(853): all case item expressions in this case statement are onehot" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 853 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1580679712023 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1043) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1043): truncated value with size 32 to match size of target (10)" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679712023 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712243 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679712243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "D:/cinnabon/db/scfifo_gj31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679712282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679712282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_np31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679712304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679712304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "D:/cinnabon/db/scfifo_gj31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meh1 " "Found entity 1: altsyncram_meh1" {  } { { "db/altsyncram_meh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_meh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679712363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679712363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_meh1 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram " "Elaborating entity \"altsyncram_meh1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "D:/cinnabon/db/a_dpfifo_np31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712411 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679712414 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712458 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679712458 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1sc1.tdf" 788 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679712502 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1sc1.tdf" 791 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679712502 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1sc1.tdf" 794 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679712502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1sc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679712502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679712502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712570 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679712573 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679712573 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679712573 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679712573 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679712573 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1580679712573 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679712619 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_pcie_ip_altgx_internal cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal " "Elaborating entity \"cinnabon_qsys_pcie_ip_altgx_internal\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "altgx_internal" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component " "Elaborating entity \"cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712669 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] cinnabon_qsys_pcie_ip_altgx_internal.v(105) " "Output port \"rx_patterndetect\[0\]\" at cinnabon_qsys_pcie_ip_altgx_internal.v(105) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712677 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] cinnabon_qsys_pcie_ip_altgx_internal.v(106) " "Output port \"rx_syncstatus\[0\]\" at cinnabon_qsys_pcie_ip_altgx_internal.v(106) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712678 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "pll0" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0 " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679712734 ""}  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679712734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon/db/altpll_nn81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679712779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679712779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "reset_controller_internal" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712793 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679712807 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679712807 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679712807 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1580679712808 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1580679712808 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712808 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "pipe_interface_internal" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(284) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(285) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(286) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(287) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(288) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(289) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(290) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(459) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(78) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(78) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(79) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(79) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(80) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(80) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(81) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(81) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(82) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(82) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712816 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(83) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(83) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(84) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(84) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(131) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(131) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(132) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(132) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(133) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(133) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(134) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(134) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(135) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(135) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(136) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(136) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(137) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(137) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(151) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(151) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(152) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(152) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(153) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(153) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(154) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(154) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(155) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(155) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(156) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(156) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(157) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(157) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(171) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(171) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(172) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(172) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(173) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(173) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(174) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(174) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(175) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(175) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(176) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(176) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(177) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(177) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(203) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(203) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(204) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(204) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(205) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(205) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(206) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(206) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(207) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(207) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(208) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(208) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(209) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(209) has no driver" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_pipe_interface.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580679712817 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "rst_controller" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_pio_0 cinnabon_qsys:u0\|cinnabon_qsys_pio_0:pio_0 " "Elaborating entity \"cinnabon_qsys_pio_0\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_pio_0:pio_0\"" {  } { { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "pio_0" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_sgdma cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma " "Elaborating entity \"cinnabon_qsys_sgdma\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\"" {  } { { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "sgdma" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_sgdma_chain cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain " "Elaborating entity \"cinnabon_qsys_sgdma_chain\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_cinnabon_qsys_sgdma_chain" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_cinnabon_qsys_sgdma cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma " "Elaborating entity \"control_status_slave_which_resides_within_cinnabon_qsys_sgdma\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|control_status_slave_which_resides_within_cinnabon_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_control_status_slave_which_resides_within_cinnabon_qsys_sgdma" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_cinnabon_qsys_sgdma cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma " "Elaborating entity \"descriptor_read_which_resides_within_cinnabon_qsys_sgdma\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679712893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 476 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713160 ""}  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 476 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679713160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713214 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7vc " "Found entity 1: mux_7vc" {  } { { "db/mux_7vc.tdf" "" { Text "D:/cinnabon/db/mux_7vc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679713413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679713413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7vc cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated " "Elaborating entity \"mux_7vc\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qef " "Found entity 1: cntr_qef" {  } { { "db/cntr_qef.tdf" "" { Text "D:/cinnabon/db/cntr_qef.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679713517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679713517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qef cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated " "Elaborating entity \"cntr_qef\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713555 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713587 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0jg " "Found entity 1: cmpr_0jg" {  } { { "db/cmpr_0jg.tdf" "" { Text "D:/cinnabon/db/cmpr_0jg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679713634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679713634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0jg cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated " "Elaborating entity \"cmpr_0jg\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713654 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_cinnabon_qsys_sgdma cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_write_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_write_which_resides_within_cinnabon_qsys_sgdma " "Elaborating entity \"descriptor_write_which_resides_within_cinnabon_qsys_sgdma\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_write_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_write_which_resides_within_cinnabon_qsys_sgdma\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_descriptor_write_which_resides_within_cinnabon_qsys_sgdma" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_sgdma_command_grabber cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber " "Elaborating entity \"cinnabon_qsys_sgdma_command_grabber\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_cinnabon_qsys_sgdma_command_grabber" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_sgdma_m_read cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read " "Elaborating entity \"cinnabon_qsys_sgdma_m_read\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_cinnabon_qsys_sgdma_m_read" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713737 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cinnabon_qsys_sgdma.v(1473) " "Verilog HDL Case Statement information at cinnabon_qsys_sgdma.v(1473): all case item expressions in this case statement are onehot" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1473 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1580679713739 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_sgdma_m_readfifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo " "Elaborating entity \"cinnabon_qsys_sgdma_m_readfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_cinnabon_qsys_sgdma_m_readfifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_sgdma_m_readfifo_m_readfifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo " "Elaborating entity \"cinnabon_qsys_sgdma_m_readfifo_m_readfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1607 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679713976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679713976 ""}  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1607 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679713976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1741 " "Found entity 1: scfifo_1741" {  } { { "db/scfifo_1741.tdf" "" { Text "D:/cinnabon/db/scfifo_1741.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679714017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679714017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1741 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated " "Elaborating entity \"scfifo_1741\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8d41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8d41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8d41 " "Found entity 1: a_dpfifo_8d41" {  } { { "db/a_dpfifo_8d41.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_8d41.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679714040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679714040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8d41 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo " "Elaborating entity \"a_dpfifo_8d41\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\"" {  } { { "db/scfifo_1741.tdf" "dpfifo" { Text "D:/cinnabon/db/scfifo_1741.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_peh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_peh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_peh1 " "Found entity 1: altsyncram_peh1" {  } { { "db/altsyncram_peh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_peh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679714103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679714103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_peh1 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram " "Elaborating entity \"altsyncram_peh1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram\"" {  } { { "db/a_dpfifo_8d41.tdf" "FIFOram" { Text "D:/cinnabon/db/a_dpfifo_8d41.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c09 " "Found entity 1: cmpr_c09" {  } { { "db/cmpr_c09.tdf" "" { Text "D:/cinnabon/db/cmpr_c09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679714163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679714163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer " "Elaborating entity \"cmpr_c09\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer\"" {  } { { "db/a_dpfifo_8d41.tdf" "almost_full_comparer" { Text "D:/cinnabon/db/a_dpfifo_8d41.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison " "Elaborating entity \"cmpr_c09\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison\"" {  } { { "db/a_dpfifo_8d41.tdf" "two_comparison" { Text "D:/cinnabon/db/a_dpfifo_8d41.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6s7 " "Found entity 1: cntr_6s7" {  } { { "db/cntr_6s7.tdf" "" { Text "D:/cinnabon/db/cntr_6s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679714255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679714255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6s7 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter " "Elaborating entity \"cntr_6s7\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter\"" {  } { { "db/a_dpfifo_8d41.tdf" "usedw_counter" { Text "D:/cinnabon/db/a_dpfifo_8d41.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_sgdma_m_write cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write " "Elaborating entity \"cinnabon_qsys_sgdma_m_write\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_cinnabon_qsys_sgdma_m_write" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_cinnabon_qsys_sgdma cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma " "Elaborating entity \"byteenable_gen_which_resides_within_cinnabon_qsys_sgdma\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM " "Elaborating entity \"sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_sixty_four_bit_byteenable_FSM" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "lower_thirty_two_bit_byteenable_FSM" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_qsys_sgdma:lower_sixteen_bit_byteenable_FSM\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "lower_sixteen_bit_byteenable_FSM" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_sgdma_command_fifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo " "Elaborating entity \"cinnabon_qsys_sgdma_command_fifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_cinnabon_qsys_sgdma_command_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "cinnabon_qsys_sgdma_command_fifo_command_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679714792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679714792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679714792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679714792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679714792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679714792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679714792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679714792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679714792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679714792 ""}  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679714792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8k31 " "Found entity 1: scfifo_8k31" {  } { { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679714861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679714861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8k31 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated " "Elaborating entity \"scfifo_8k31\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fq31 " "Found entity 1: a_dpfifo_fq31" {  } { { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679714880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679714880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fq31 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo " "Elaborating entity \"a_dpfifo_fq31\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\"" {  } { { "db/scfifo_8k31.tdf" "dpfifo" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndh1 " "Found entity 1: altsyncram_ndh1" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679714947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679714947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndh1 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram " "Elaborating entity \"altsyncram_ndh1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\"" {  } { { "db/a_dpfifo_fq31.tdf" "FIFOram" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679714950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_809.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_809.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_809 " "Found entity 1: cmpr_809" {  } { { "db/cmpr_809.tdf" "" { Text "D:/cinnabon/db/cmpr_809.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679715002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679715002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_809 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer " "Elaborating entity \"cmpr_809\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer\"" {  } { { "db/a_dpfifo_fq31.tdf" "almost_full_comparer" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2s7 " "Found entity 1: cntr_2s7" {  } { { "db/cntr_2s7.tdf" "" { Text "D:/cinnabon/db/cntr_2s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679715078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679715078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2s7 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter " "Elaborating entity \"cntr_2s7\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter\"" {  } { { "db/a_dpfifo_fq31.tdf" "usedw_counter" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrb " "Found entity 1: cntr_mrb" {  } { { "db/cntr_mrb.tdf" "" { Text "D:/cinnabon/db/cntr_mrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679715198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679715198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrb cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr " "Elaborating entity \"cntr_mrb\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr\"" {  } { { "db/a_dpfifo_fq31.tdf" "wr_ptr" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_sgdma_desc_address_fifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo " "Elaborating entity \"cinnabon_qsys_sgdma_desc_address_fifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_cinnabon_qsys_sgdma_desc_address_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2553 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715415 ""}  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2553 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679715415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715421 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2553 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715439 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2553 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2553 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "D:/cinnabon/db/mux_l0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679715559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679715559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_desc_address_fifo:the_cinnabon_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_sgdma_status_token_fifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo " "Elaborating entity \"cinnabon_qsys_sgdma_status_token_fifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_cinnabon_qsys_sgdma_status_token_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2616 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679715824 ""}  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2616 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679715824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pi31 " "Found entity 1: scfifo_pi31" {  } { { "db/scfifo_pi31.tdf" "" { Text "D:/cinnabon/db/scfifo_pi31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679715866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679715866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pi31 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated " "Elaborating entity \"scfifo_pi31\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0p31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0p31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0p31 " "Found entity 1: a_dpfifo_0p31" {  } { { "db/a_dpfifo_0p31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_0p31.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679715889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679715889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0p31 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo " "Elaborating entity \"a_dpfifo_0p31\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\"" {  } { { "db/scfifo_pi31.tdf" "dpfifo" { Text "D:/cinnabon/db/scfifo_pi31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pah1 " "Found entity 1: altsyncram_pah1" {  } { { "db/altsyncram_pah1.tdf" "" { Text "D:/cinnabon/db/altsyncram_pah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679715944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679715944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pah1 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_pah1:FIFOram " "Elaborating entity \"altsyncram_pah1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_status_token_fifo:the_cinnabon_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_pah1:FIFOram\"" {  } { { "db/a_dpfifo_0p31.tdf" "FIFOram" { Text "D:/cinnabon/db/a_dpfifo_0p31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_sgdma_stream_fifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo " "Elaborating entity \"cinnabon_qsys_sgdma_stream_fifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "the_cinnabon_qsys_sgdma_stream_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679715985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "cinnabon_qsys_sgdma_stream_fifo_stream_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679716184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679716184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679716184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679716184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679716184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679716184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679716184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679716184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679716184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679716184 ""}  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679716184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5j31 " "Found entity 1: scfifo_5j31" {  } { { "db/scfifo_5j31.tdf" "" { Text "D:/cinnabon/db/scfifo_5j31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679716226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679716226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5j31 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated " "Elaborating entity \"scfifo_5j31\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cp31 " "Found entity 1: a_dpfifo_cp31" {  } { { "db/a_dpfifo_cp31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_cp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679716247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679716247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cp31 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo " "Elaborating entity \"a_dpfifo_cp31\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\"" {  } { { "db/scfifo_5j31.tdf" "dpfifo" { Text "D:/cinnabon/db/scfifo_5j31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbh1 " "Found entity 1: altsyncram_hbh1" {  } { { "db/altsyncram_hbh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_hbh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679716311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679716311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbh1 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_hbh1:FIFOram " "Elaborating entity \"altsyncram_hbh1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_hbh1:FIFOram\"" {  } { { "db/a_dpfifo_cp31.tdf" "FIFOram" { Text "D:/cinnabon/db/a_dpfifo_cp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_909 " "Found entity 1: cmpr_909" {  } { { "db/cmpr_909.tdf" "" { Text "D:/cinnabon/db/cmpr_909.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679716365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679716365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:almost_full_comparer " "Elaborating entity \"cmpr_909\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:almost_full_comparer\"" {  } { { "db/a_dpfifo_cp31.tdf" "almost_full_comparer" { Text "D:/cinnabon/db/a_dpfifo_cp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:two_comparison " "Elaborating entity \"cmpr_909\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:two_comparison\"" {  } { { "db/a_dpfifo_cp31.tdf" "two_comparison" { Text "D:/cinnabon/db/a_dpfifo_cp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3s7 " "Found entity 1: cntr_3s7" {  } { { "db/cntr_3s7.tdf" "" { Text "D:/cinnabon/db/cntr_3s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679716444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679716444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3s7 cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_3s7:usedw_counter " "Elaborating entity \"cntr_3s7\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_3s7:usedw_counter\"" {  } { { "db/a_dpfifo_cp31.tdf" "usedw_counter" { Text "D:/cinnabon/db/a_dpfifo_cp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nrb " "Found entity 1: cntr_nrb" {  } { { "db/cntr_nrb.tdf" "" { Text "D:/cinnabon/db/cntr_nrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679716503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679716503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nrb cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_nrb:wr_ptr " "Elaborating entity \"cntr_nrb\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_nrb:wr_ptr\"" {  } { { "db/a_dpfifo_cp31.tdf" "wr_ptr" { Text "D:/cinnabon/db/a_dpfifo_cp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "mm_interconnect_0" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_ip_bar1_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_ip_bar1_0_translator\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_translator" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_read_translator\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "sgdma_m_read_translator" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "sgdma_m_write_translator" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_read_translator\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "sgdma_descriptor_read_translator" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_write_translator\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "sgdma_descriptor_write_translator" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pio_0_s1_translator" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pcie_ip_txs_translator" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_ip_bar1_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_ip_bar1_0_agent\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_agent" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_read_agent\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "sgdma_m_read_agent" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "sgdma_m_write_agent" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_read_agent\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "sgdma_descriptor_read_agent" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_write_agent\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "sgdma_descriptor_write_agent" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "onchip_memory_s1_agent" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "onchip_memory_s1_agent_rsp_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pio_0_s1_agent" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent_rsp_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_router cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router:router " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_router\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router:router\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "router" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_router_default_decode cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router:router\|cinnabon_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router:router\|cinnabon_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_router_001 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_router_001\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "router_001" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_router_001_default_decode cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_001:router_001\|cinnabon_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_001:router_001\|cinnabon_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_router_003 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_router_003\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "router_003" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_router_003_default_decode cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_003:router_003\|cinnabon_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_003:router_003\|cinnabon_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_router_005 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_router_005\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_005:router_005\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "router_005" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_router_005_default_decode cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_005:router_005\|cinnabon_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_005:router_005\|cinnabon_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_router_006 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_router_006\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "router_006" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_router_006_default_decode cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_006:router_006\|cinnabon_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_006:router_006\|cinnabon_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_router_007 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_router_007\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_007:router_007\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "router_007" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_router_007_default_decode cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_007:router_007\|cinnabon_qsys_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_router_007_default_decode\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_router_007:router_007\|cinnabon_qsys_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_ip_bar1_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_ip_bar1_0_limiter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_limiter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679716999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_m_read_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_m_read_limiter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "sgdma_m_read_limiter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "onchip_memory_s1_burst_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679717026 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pio_0_s1_burst_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679717120 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_cmd_demux cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "cmd_demux" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_cmd_demux_002 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_cmd_demux_002\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_cmd_demux_003 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_cmd_demux_003\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_cmd_mux cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "cmd_mux" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_cmd_mux_001 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_cmd_mux_002 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_cmd_mux_002.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_rsp_demux cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "rsp_demux" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_rsp_demux_002 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_rsp_mux cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "rsp_mux" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_rsp_mux_003 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_rsp_mux_003\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "rsp_mux_003" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679717489 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679717499 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679717499 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679717499 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_avalon_st_adapter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_1 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "mm_interconnect_1" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pcie_ip_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pcie_ip_cra_translator\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "pcie_ip_cra_translator" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sgdma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sgdma_csr_translator\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "sgdma_csr_translator" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar2_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar2_agent\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "pcie_ip_bar2_agent" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pcie_ip_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pcie_ip_cra_agent\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "pcie_ip_cra_agent" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "pcie_ip_cra_agent_rsp_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_1_router cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_router:router " "Elaborating entity \"cinnabon_qsys_mm_interconnect_1_router\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_router:router\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "router" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_1_router_default_decode cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_router:router\|cinnabon_qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"cinnabon_qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_router:router\|cinnabon_qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_1_router_001 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"cinnabon_qsys_mm_interconnect_1_router_001\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_router_001:router_001\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "router_001" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_1_router_001_default_decode cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_router_001:router_001\|cinnabon_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"cinnabon_qsys_mm_interconnect_1_router_001_default_decode\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_router_001:router_001\|cinnabon_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "pcie_ip_bar2_limiter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "pcie_ip_cra_burst_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679717709 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_1_cmd_demux cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"cinnabon_qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "cmd_demux" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_1_cmd_mux cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"cinnabon_qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "cmd_mux" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_1_rsp_demux cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"cinnabon_qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "rsp_demux" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_mm_interconnect_1_rsp_mux cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"cinnabon_qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "rsp_mux" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "pcie_ip_cra_rsp_width_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717843 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679717846 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679717846 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580679717846 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter\"" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" "pcie_ip_cra_cmd_width_adapter" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_mm_interconnect_1.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_qsys_irq_mapper cinnabon_qsys:u0\|cinnabon_qsys_irq_mapper:irq_mapper " "Elaborating entity \"cinnabon_qsys_irq_mapper\" for hierarchy \"cinnabon_qsys:u0\|cinnabon_qsys_irq_mapper:irq_mapper\"" {  } { { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "irq_mapper" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cinnabon_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cinnabon_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "rst_controller" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cinnabon_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cinnabon_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cinnabon_qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cinnabon_qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "rst_controller_001" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cinnabon_qsys:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cinnabon_qsys:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "rst_controller_002" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717916 ""}
{ "Warning" "WSGN_SEARCH_FILE" "heart_beat.v 1 1 " "Using design file heart_beat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 heart_beat " "Found entity 1: heart_beat" {  } { { "heart_beat.v" "" { Text "D:/cinnabon/heart_beat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679717934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1580679717934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_beat heart_beat:heart_beat_clk50 " "Elaborating entity \"heart_beat\" for hierarchy \"heart_beat:heart_beat_clk50\"" {  } { { "cinnabon.v" "heart_beat_clk50" { Text "D:/cinnabon/cinnabon.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679717935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 heart_beat.v(18) " "Verilog HDL assignment warning at heart_beat.v(18): truncated value with size 32 to match size of target (26)" {  } { { "heart_beat.v" "" { Text "D:/cinnabon/heart_beat.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580679717944 "|cinnabon|heart_beat:heart_beat_clk50"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1580679720262 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1580679720262 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1580679720265 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580679720286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580679720286 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580679720286 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1580679720286 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1580679720288 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580679720339 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580679720339 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580679720339 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580679720339 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580679720339 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580679720339 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580679720339 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1580679720339 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1580679720339 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_hbh1:FIFOram\|q_b\[68\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo\|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_hbh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_hbh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_hbh1.tdf" 2215 2 0 } } { "db/a_dpfifo_cp31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_cp31.tdf" 45 2 0 } } { "db/scfifo_5j31.tdf" "" { Text "D:/cinnabon/db/scfifo_5j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2679 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3059 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[0\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 39 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[1\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 71 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[2\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 103 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[32\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 1063 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[33\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 1095 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[34\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 1127 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[80\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2599 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[81\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2631 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[82\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2663 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[83\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2695 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[84\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2727 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[85\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2759 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[86\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2791 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[87\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2823 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[88\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2855 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[89\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2887 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[90\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2919 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[91\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2951 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[92\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 2983 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[93\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 3015 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[94\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 3047 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[95\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 3079 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[96\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 3111 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[99\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 3207 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[100\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 3239 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[101\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 3271 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[102\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 3303 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[103\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo\|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_ndh1.tdf" 3335 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram\|q_b\[68\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo\|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_peh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_peh1.tdf" 2215 2 0 } } { "db/a_dpfifo_8d41.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_8d41.tdf" 46 2 0 } } { "db/scfifo_1741.tdf" "" { Text "D:/cinnabon/db/scfifo_1741.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1607 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1707 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2970 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 422 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1063 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1095 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1127 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1159 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1191 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1223 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1255 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1287 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1319 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1351 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1383 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1415 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1447 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1479 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1511 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1543 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1575 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1607 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1639 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1671 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1703 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1735 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1767 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1799 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1831 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1863 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1895 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1927 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1959 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 1991 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 2023 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 2055 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 2215 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_bfh1.tdf" 3175 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1063 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1095 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1127 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1159 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1191 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1223 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1255 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1287 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1319 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1351 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1383 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1415 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1447 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1479 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1511 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1543 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1575 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1607 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1639 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1671 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1703 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1735 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1767 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1799 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1831 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1863 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1895 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1927 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1959 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 1991 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 2023 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 2055 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_1fh1.tdf" 3175 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/cinnabon/db/altsyncram_5tl1.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_leh1.tdf" 295 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_mp31.tdf" 45 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/cinnabon/db/scfifo_fj31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_leh1.tdf" 327 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_mp31.tdf" 45 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/cinnabon/db/scfifo_fj31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_heh1.tdf" 2343 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/cinnabon/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\] " "Synthesized away node \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/cinnabon/db/altsyncram_heh1.tdf" 2631 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/cinnabon/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/cinnabon/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_qsys/synthesis/cinnabon_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/cinnabon_qsys.v" 379 0 0 } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 515 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679721430 "|cinnabon|cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a81"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1580679721430 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1580679721430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580679726117 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|cinnabon\|cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|cinnabon\|cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679731126 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580679733184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580679733184 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1580679733184 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679733184 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1580679733184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679733324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679733324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679733324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679733324 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580679733324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_78n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_78n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_78n " "Found entity 1: shift_taps_78n" {  } { { "db/shift_taps_78n.tdf" "" { Text "D:/cinnabon/db/shift_taps_78n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679733398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679733398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2b1 " "Found entity 1: altsyncram_o2b1" {  } { { "db/altsyncram_o2b1.tdf" "" { Text "D:/cinnabon/db/altsyncram_o2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679733465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679733465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "D:/cinnabon/db/cntr_usf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679733525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679733525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lch " "Found entity 1: cntr_lch" {  } { { "db/cntr_lch.tdf" "" { Text "D:/cinnabon/db/cntr_lch.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580679733586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679733586 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1580679734542 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_MDIO " "bidirectional pin \"ENET_MDIO\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 246 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FAN_CTRL " "bidirectional pin \"FAN_CTRL\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 260 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[0\] " "bidirectional pin \"FS_DQ\[0\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[1\] " "bidirectional pin \"FS_DQ\[1\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[2\] " "bidirectional pin \"FS_DQ\[2\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[3\] " "bidirectional pin \"FS_DQ\[3\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[4\] " "bidirectional pin \"FS_DQ\[4\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[5\] " "bidirectional pin \"FS_DQ\[5\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[6\] " "bidirectional pin \"FS_DQ\[6\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[7\] " "bidirectional pin \"FS_DQ\[7\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[8\] " "bidirectional pin \"FS_DQ\[8\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[9\] " "bidirectional pin \"FS_DQ\[9\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[10\] " "bidirectional pin \"FS_DQ\[10\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[11\] " "bidirectional pin \"FS_DQ\[11\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[12\] " "bidirectional pin \"FS_DQ\[12\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[13\] " "bidirectional pin \"FS_DQ\[13\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[14\] " "bidirectional pin \"FS_DQ\[14\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[15\] " "bidirectional pin \"FS_DQ\[15\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[16\] " "bidirectional pin \"FS_DQ\[16\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[17\] " "bidirectional pin \"FS_DQ\[17\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[18\] " "bidirectional pin \"FS_DQ\[18\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[19\] " "bidirectional pin \"FS_DQ\[19\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[20\] " "bidirectional pin \"FS_DQ\[20\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[21\] " "bidirectional pin \"FS_DQ\[21\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[22\] " "bidirectional pin \"FS_DQ\[22\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[23\] " "bidirectional pin \"FS_DQ\[23\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[24\] " "bidirectional pin \"FS_DQ\[24\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[25\] " "bidirectional pin \"FS_DQ\[25\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[26\] " "bidirectional pin \"FS_DQ\[26\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[27\] " "bidirectional pin \"FS_DQ\[27\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[28\] " "bidirectional pin \"FS_DQ\[28\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[29\] " "bidirectional pin \"FS_DQ\[29\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[30\] " "bidirectional pin \"FS_DQ\[30\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[31\] " "bidirectional pin \"FS_DQ\[31\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "G_SENSOR_SDAT " "bidirectional pin \"G_SENSOR_SDAT\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 278 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_N1 " "bidirectional pin \"HSMC_CLKOUT_N1\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 297 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_N2 " "bidirectional pin \"HSMC_CLKOUT_N2\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 298 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_P1 " "bidirectional pin \"HSMC_CLKOUT_P1\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 299 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_P2 " "bidirectional pin \"HSMC_CLKOUT_P2\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 300 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 301 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 301 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 301 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 301 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_I2C_SDAT " "bidirectional pin \"HSMC_I2C_SDAT\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 303 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[0\] " "bidirectional pin \"HSMC_RX_D_N\[0\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[1\] " "bidirectional pin \"HSMC_RX_D_N\[1\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[2\] " "bidirectional pin \"HSMC_RX_D_N\[2\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[3\] " "bidirectional pin \"HSMC_RX_D_N\[3\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[4\] " "bidirectional pin \"HSMC_RX_D_N\[4\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[5\] " "bidirectional pin \"HSMC_RX_D_N\[5\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[6\] " "bidirectional pin \"HSMC_RX_D_N\[6\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[7\] " "bidirectional pin \"HSMC_RX_D_N\[7\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[8\] " "bidirectional pin \"HSMC_RX_D_N\[8\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[9\] " "bidirectional pin \"HSMC_RX_D_N\[9\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[10\] " "bidirectional pin \"HSMC_RX_D_N\[10\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[11\] " "bidirectional pin \"HSMC_RX_D_N\[11\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[12\] " "bidirectional pin \"HSMC_RX_D_N\[12\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[13\] " "bidirectional pin \"HSMC_RX_D_N\[13\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[14\] " "bidirectional pin \"HSMC_RX_D_N\[14\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[15\] " "bidirectional pin \"HSMC_RX_D_N\[15\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_N\[16\] " "bidirectional pin \"HSMC_RX_D_N\[16\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[0\] " "bidirectional pin \"HSMC_RX_D_P\[0\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[1\] " "bidirectional pin \"HSMC_RX_D_P\[1\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[2\] " "bidirectional pin \"HSMC_RX_D_P\[2\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[3\] " "bidirectional pin \"HSMC_RX_D_P\[3\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[4\] " "bidirectional pin \"HSMC_RX_D_P\[4\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[5\] " "bidirectional pin \"HSMC_RX_D_P\[5\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[6\] " "bidirectional pin \"HSMC_RX_D_P\[6\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[7\] " "bidirectional pin \"HSMC_RX_D_P\[7\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[8\] " "bidirectional pin \"HSMC_RX_D_P\[8\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[9\] " "bidirectional pin \"HSMC_RX_D_P\[9\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[10\] " "bidirectional pin \"HSMC_RX_D_P\[10\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[11\] " "bidirectional pin \"HSMC_RX_D_P\[11\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[12\] " "bidirectional pin \"HSMC_RX_D_P\[12\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[13\] " "bidirectional pin \"HSMC_RX_D_P\[13\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[14\] " "bidirectional pin \"HSMC_RX_D_P\[14\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[15\] " "bidirectional pin \"HSMC_RX_D_P\[15\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_D_P\[16\] " "bidirectional pin \"HSMC_RX_D_P\[16\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[0\] " "bidirectional pin \"HSMC_TX_D_N\[0\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[1\] " "bidirectional pin \"HSMC_TX_D_N\[1\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[2\] " "bidirectional pin \"HSMC_TX_D_N\[2\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[3\] " "bidirectional pin \"HSMC_TX_D_N\[3\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[4\] " "bidirectional pin \"HSMC_TX_D_N\[4\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[5\] " "bidirectional pin \"HSMC_TX_D_N\[5\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[6\] " "bidirectional pin \"HSMC_TX_D_N\[6\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[7\] " "bidirectional pin \"HSMC_TX_D_N\[7\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[8\] " "bidirectional pin \"HSMC_TX_D_N\[8\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[9\] " "bidirectional pin \"HSMC_TX_D_N\[9\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[10\] " "bidirectional pin \"HSMC_TX_D_N\[10\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[11\] " "bidirectional pin \"HSMC_TX_D_N\[11\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[12\] " "bidirectional pin \"HSMC_TX_D_N\[12\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[13\] " "bidirectional pin \"HSMC_TX_D_N\[13\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[14\] " "bidirectional pin \"HSMC_TX_D_N\[14\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[15\] " "bidirectional pin \"HSMC_TX_D_N\[15\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_N\[16\] " "bidirectional pin \"HSMC_TX_D_N\[16\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[0\] " "bidirectional pin \"HSMC_TX_D_P\[0\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[1\] " "bidirectional pin \"HSMC_TX_D_P\[1\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[2\] " "bidirectional pin \"HSMC_TX_D_P\[2\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[3\] " "bidirectional pin \"HSMC_TX_D_P\[3\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[4\] " "bidirectional pin \"HSMC_TX_D_P\[4\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[5\] " "bidirectional pin \"HSMC_TX_D_P\[5\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[6\] " "bidirectional pin \"HSMC_TX_D_P\[6\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[7\] " "bidirectional pin \"HSMC_TX_D_P\[7\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[8\] " "bidirectional pin \"HSMC_TX_D_P\[8\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[9\] " "bidirectional pin \"HSMC_TX_D_P\[9\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[10\] " "bidirectional pin \"HSMC_TX_D_P\[10\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[11\] " "bidirectional pin \"HSMC_TX_D_P\[11\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[12\] " "bidirectional pin \"HSMC_TX_D_P\[12\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[13\] " "bidirectional pin \"HSMC_TX_D_P\[13\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[14\] " "bidirectional pin \"HSMC_TX_D_P\[14\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[15\] " "bidirectional pin \"HSMC_TX_D_P\[15\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_D_P\[16\] " "bidirectional pin \"HSMC_TX_D_P\[16\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 311 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 342 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580679734752 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1580679734752 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 215 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 968 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 752 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 384 -1 0 } } { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 1472 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 654 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3776 -1 0 } } { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 511 -1 0 } } { "db/shift_taps_78n.tdf" "" { Text "D:/cinnabon/db/shift_taps_78n.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1580679734845 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1580679734845 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_GTX_CLK GND " "Pin \"ENET_GTX_CLK\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_MDC GND " "Pin \"ENET_MDC\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[0\] GND " "Pin \"ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[1\] GND " "Pin \"ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[2\] GND " "Pin \"ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[3\] GND " "Pin \"ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_EN GND " "Pin \"ENET_TX_EN\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_ER GND " "Pin \"ENET_TX_ER\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|ENET_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RESET_N GND " "Pin \"FL_RESET_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FL_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[0\] GND " "Pin \"FS_ADDR\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[1\] GND " "Pin \"FS_ADDR\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[2\] GND " "Pin \"FS_ADDR\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[3\] GND " "Pin \"FS_ADDR\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[4\] GND " "Pin \"FS_ADDR\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[5\] GND " "Pin \"FS_ADDR\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[6\] GND " "Pin \"FS_ADDR\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[7\] GND " "Pin \"FS_ADDR\[7\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[8\] GND " "Pin \"FS_ADDR\[8\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[9\] GND " "Pin \"FS_ADDR\[9\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[10\] GND " "Pin \"FS_ADDR\[10\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[11\] GND " "Pin \"FS_ADDR\[11\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[12\] GND " "Pin \"FS_ADDR\[12\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[13\] GND " "Pin \"FS_ADDR\[13\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[14\] GND " "Pin \"FS_ADDR\[14\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[15\] GND " "Pin \"FS_ADDR\[15\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[16\] GND " "Pin \"FS_ADDR\[16\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[17\] GND " "Pin \"FS_ADDR\[17\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[18\] GND " "Pin \"FS_ADDR\[18\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[19\] GND " "Pin \"FS_ADDR\[19\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[20\] GND " "Pin \"FS_ADDR\[20\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[21\] GND " "Pin \"FS_ADDR\[21\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[22\] GND " "Pin \"FS_ADDR\[22\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[23\] GND " "Pin \"FS_ADDR\[23\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[24\] GND " "Pin \"FS_ADDR\[24\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[25\] GND " "Pin \"FS_ADDR\[25\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[26\] GND " "Pin \"FS_ADDR\[26\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|FS_ADDR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_SCLK GND " "Pin \"G_SENSOR_SCLK\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|G_SENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_I2C_SCLK GND " "Pin \"HSMC_I2C_SCLK\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|HSMC_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] VCC " "Pin \"LEDG\[0\]\" is stuck at VCC" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] VCC " "Pin \"LEDG\[2\]\" is stuck at VCC" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N VCC " "Pin \"PCIE_WAKE_N\" is stuck at VCC" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|PCIE_WAKE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSC_N GND " "Pin \"SSRAM_ADSC_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 351 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSP_N GND " "Pin \"SSRAM_ADSP_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADV_N GND " "Pin \"SSRAM_ADV_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[0\] GND " "Pin \"SSRAM_BE\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM_BE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[1\] GND " "Pin \"SSRAM_BE\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM_BE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[2\] GND " "Pin \"SSRAM_BE\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM_BE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[3\] GND " "Pin \"SSRAM_BE\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM_BE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_CLK GND " "Pin \"SSRAM_CLK\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_GW_N GND " "Pin \"SSRAM_GW_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_OE_N GND " "Pin \"SSRAM_OE_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_WE_N GND " "Pin \"SSRAM_WE_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM0_CE_N GND " "Pin \"SSRAM0_CE_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM0_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM1_CE_N GND " "Pin \"SSRAM1_CE_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|SSRAM1_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 380 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580679740036 "|cinnabon|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1580679740036 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "904 " "904 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1580679746446 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|Add2~20 " "Logic cell \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|Add2~20\"" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "Add2~20" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 389 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679746547 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1580679746547 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679747083 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon.sdc " "Reading SDC File: 'cinnabon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1580679748142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 15 *central_clk_div0* clock " "Ignored filter at cinnabon.sdc(15): *central_clk_div0* could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 15 *_hssi_pcie_hip* clock " "Ignored filter at cinnabon.sdc(15): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 15 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(15): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679748209 ""}  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 15 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(15): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 16 refclk*clkout clock " "Ignored filter at cinnabon.sdc(16): refclk*clkout could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 16 *div0*coreclkout clock " "Ignored filter at cinnabon.sdc(16): *div0*coreclkout could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 16 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(16): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679748209 ""}  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 16 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(16): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748209 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 25 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 25 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679748216 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748216 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1580679748217 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cinnabon_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1580679748218 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1580679748240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679748358 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679748363 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679748369 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748369 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748369 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679748369 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748369 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679748449 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679748449 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679748449 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Analysis & Synthesis" 0 -1 1580679748449 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1580679748568 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1580679748574 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout " "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679748574 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679748574 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679749121 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1580679752579 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679752592 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1580679754776 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679754798 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cinnabon/cinnabon.map.smsg " "Generated suppressed messages file D:/cinnabon/cinnabon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679755594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 1 0 0 " "Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580679757499 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580679757499 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "1 " "Design contains 1 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FS_ADDR\[0\] " "Pin \"FS_ADDR\[0\]\" is virtual output pin" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 271 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1580679758056 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1580679758056 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "59 " "Design contains 59 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 217 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT_N " "No output dependent on input pin \"ENET_INT_N\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 243 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|ENET_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_LINK100 " "No output dependent on input pin \"ENET_LINK100\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|ENET_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_CLK " "No output dependent on input pin \"ENET_RX_CLK\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_COL " "No output dependent on input pin \"ENET_RX_COL\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 249 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|ENET_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_CRS " "No output dependent on input pin \"ENET_RX_CRS\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|ENET_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[0\] " "No output dependent on input pin \"ENET_RX_DATA\[0\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[1\] " "No output dependent on input pin \"ENET_RX_DATA\[1\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[2\] " "No output dependent on input pin \"ENET_RX_DATA\[2\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[3\] " "No output dependent on input pin \"ENET_RX_DATA\[3\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DV " "No output dependent on input pin \"ENET_RX_DV\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_ER " "No output dependent on input pin \"ENET_RX_ER\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 253 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|ENET_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_TX_CLK " "No output dependent on input pin \"ENET_TX_CLK\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|ENET_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT1 " "No output dependent on input pin \"G_SENSOR_INT1\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 276 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|G_SENSOR_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 291 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N1 " "No output dependent on input pin \"HSMC_CLKIN_N1\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|HSMC_CLKIN_N1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_N2 " "No output dependent on input pin \"HSMC_CLKIN_N2\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|HSMC_CLKIN_N2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 295 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 314 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 317 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 317 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 317 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 317 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 344 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 347 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 366 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 373 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 375 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580679758500 "|cinnabon|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1580679758500 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9789 " "Implemented 9789 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580679758502 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580679758502 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "195 " "Implemented 195 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1580679758502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8346 " "Implemented 8346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580679758502 ""} { "Info" "ICUT_CUT_TM_RAMS" "971 " "Implemented 971 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1580679758502 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1580679758502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580679758502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 787 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 787 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1123 " "Peak virtual memory: 1123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580679758693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 16:42:38 2020 " "Processing ended: Sun Feb 02 16:42:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580679758693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580679758693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580679758693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580679758693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1580679760629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580679760634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 16:42:39 2020 " "Processing started: Sun Feb 02 16:42:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580679760634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1580679760634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cinnabon -c cinnabon " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cinnabon -c cinnabon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1580679760634 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1580679760718 ""}
{ "Info" "0" "" "Project  = cinnabon" {  } {  } 0 0 "Project  = cinnabon" 0 0 "Fitter" 0 0 1580679760718 ""}
{ "Info" "0" "" "Revision = cinnabon" {  } {  } 0 0 "Revision = cinnabon" 0 0 "Fitter" 0 0 1580679760718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1580679761033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1580679761033 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cinnabon EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"cinnabon\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580679761151 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1580679761219 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1580679761219 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1580679761885 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1580679761891 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1580679762440 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1580679762440 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1580679762440 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1580679762440 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580679762440 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 43505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580679762470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 43507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580679762470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 43509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580679762470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 43511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580679762470 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1580679762470 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580679762482 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1580679764289 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_P\[0\] PCIE_TX_P\[0\](n) " "Pin \"PCIE_TX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_P\[0\](n)\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 337 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 43513 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679765800 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_P\[0\] PCIE_RX_P\[0\](n) " "Pin \"PCIE_RX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_P\[0\](n)\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 43515 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679765800 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK_P PCIE_REFCLK_P(n) " "Pin \"PCIE_REFCLK_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_REFCLK_P(n)\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_P } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_P" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 335 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 43516 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1580679765800 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1580679765800 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1580679766342 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1580679766342 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 10591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1580679766342 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 4722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1580679766342 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1580679766344 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 18839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cal_blk0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 10591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon/db/altpll_nn81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 4643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 " "CMU_X0_Y28_N6                cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 4722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\] " "PIN_AC2                      PCIE_RX_P\[0\]" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\]~input " "PIN_AC2                      PCIE_RX_P\[0\]~input" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 43272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 705 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 9794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 595 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 13104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 799 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 4720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 858 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 13299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\] " "PIN_AB4                      PCIE_TX_P\[0\]" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 337 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\]~output " "PIN_AB4                      PCIE_TX_P\[0\]~output" {  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 337 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 42994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1580679766347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1580679766347 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1580679766491 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1580679766492 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 10591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1580679766492 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 4722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1580679766492 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 4643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1580679766536 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 4644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1580679766536 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 4645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1580679766536 ""}  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 4643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1580679766536 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon.sdc " "Reading SDC File: 'cinnabon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580679767812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 15 *central_clk_div0* clock " "Ignored filter at cinnabon.sdc(15): *central_clk_div0* could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580679767880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 15 *_hssi_pcie_hip* clock " "Ignored filter at cinnabon.sdc(15): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580679767880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 15 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(15): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679767880 ""}  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580679767880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 15 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(15): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580679767881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 16 refclk*clkout clock " "Ignored filter at cinnabon.sdc(16): refclk*clkout could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580679767881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 16 *div0*coreclkout clock " "Ignored filter at cinnabon.sdc(16): *div0*coreclkout could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580679767881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 16 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(16): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679767881 ""}  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580679767881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 16 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(16): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580679767881 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679767889 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1580679767889 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1580679767890 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cinnabon_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580679767890 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580679767914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580679768033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679768033 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580679768033 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580679768040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679768040 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580679768040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580679768045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679768045 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580679768045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580679768045 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679768046 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580679768046 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679768119 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679768119 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679768119 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1580679768119 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1580679768258 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1580679768263 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout " "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580679768263 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1580679768263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1580679769240 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 18839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580679769240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1580679769240 ""}  } { { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 43271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580679769240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1580679769240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\] " "Destination node cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\]" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 17764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1580679769240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\] " "Destination node cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\]" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 17753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1580679769240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\] " "Destination node cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\]" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 17751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1580679769240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\] " "Destination node cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\]" {  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 17752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1580679769240 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1580679769240 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_app.v" 462 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 17924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580679769240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|reset_n  " "Automatically promoted node cinnabon_qsys:u0\|cinnabon_qsys_sgdma:sgdma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1580679769240 ""}  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_sgdma.v" 2809 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 4526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580679769240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node cinnabon_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1580679769240 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_qsys:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node cinnabon_qsys:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 21717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1580679769240 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1580679769240 ""}  } { { "cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580679769240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_qsys:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node cinnabon_qsys:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1580679769240 ""}  } { { "cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 19236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580679769240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Automatically promoted node cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1580679769240 ""}  } { { "cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 13820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580679769240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1580679769241 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 26629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1580679769241 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1580679769241 ""}  } { { "cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 4640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580679769241 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580679770961 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580679770976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580679770977 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580679770997 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580679771027 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580679771057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580679771057 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580679771073 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580679771819 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1580679771834 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580679771834 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1580679772509 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1580679772509 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 361 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 10591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1580679772509 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/cinnabon_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 4722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1580679772509 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1580679772509 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1580679774419 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1580679777552 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_P\[1\] " "Node \"PCIE_RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1580679777838 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_P\[1\] " "Node \"PCIE_TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1580679777838 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1580679777838 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580679777838 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1580679777863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580679782111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580679784890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580679785083 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580679810717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580679810718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580679813084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X23_Y34 X34_Y45 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X23_Y34 to location X34_Y45" {  } { { "loc" "" { Generic "D:/cinnabon/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X23_Y34 to location X34_Y45"} { { 12 { 0 ""} 23 34 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1580679824996 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580679824996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580679837678 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 16.10 " "Total time spent on timing analysis during the Fitter is 16.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1580679838494 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580679839619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580679841015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580679841021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580679842534 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580679845285 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1580679848426 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "138 Cyclone IV GX " "138 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL A15 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at A15" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 217 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 2.5 V V11 " "Pin CLOCK3_50 uses I/O standard 2.5 V at V11" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 220 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_RX_CLK 2.5 V L15 " "Pin ENET_RX_CLK uses I/O standard 2.5 V at L15" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET_RX_CLK } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL AF19 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at AF19" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 2.5 V K15 " "Pin HSMC_CLKIN0 uses I/O standard 2.5 V at K15" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL AH28 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at AH28" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 314 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AJ27 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AJ27" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AK16 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AK16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B15 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B15" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 366 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL C17 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL D17 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D17" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL A16 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL B16 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL G18 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at G18" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL G17 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at G17" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL K18 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL K17 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at K17" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL C28 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at C28" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E22 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL D26 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at D26" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { UART_CTS } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 373 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL B27 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at B27" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 375 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL AD10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL AD9 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AD9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AE9 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AE8 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL AE7 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AE7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL AF7 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL AF6 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AF9 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL AB13 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL AF13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AF12 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AG9 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AG9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AA13 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AB11 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AA12 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AA15 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL AH11 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL AG11 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL AH12 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL AG12 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL AH13 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at AH13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL AG13 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at AG13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL AG14 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL AH14 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH14" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL AH9 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at AH9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL AK8 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at AK8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL AG10 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL AK7 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL AH7 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL AK6 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at AK6" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL AJ6 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at AJ6" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL AK5 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at AK5" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL AG25 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at AG25" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[0\] 3.3-V LVTTL AK29 " "Pin FS_DQ\[0\] uses I/O standard 3.3-V LVTTL at AK29" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[1\] 3.3-V LVTTL AE23 " "Pin FS_DQ\[1\] uses I/O standard 3.3-V LVTTL at AE23" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[2\] 3.3-V LVTTL AH24 " "Pin FS_DQ\[2\] uses I/O standard 3.3-V LVTTL at AH24" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[3\] 3.3-V LVTTL AH23 " "Pin FS_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[4\] 3.3-V LVTTL AA21 " "Pin FS_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[5\] 3.3-V LVTTL AE20 " "Pin FS_DQ\[5\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[6\] 3.3-V LVTTL Y19 " "Pin FS_DQ\[6\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[7\] 3.3-V LVTTL AA17 " "Pin FS_DQ\[7\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[8\] 3.3-V LVTTL AB17 " "Pin FS_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[9\] 3.3-V LVTTL Y18 " "Pin FS_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[10\] 3.3-V LVTTL AA20 " "Pin FS_DQ\[10\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[11\] 3.3-V LVTTL AE21 " "Pin FS_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[12\] 3.3-V LVTTL AH22 " "Pin FS_DQ\[12\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[13\] 3.3-V LVTTL AJ24 " "Pin FS_DQ\[13\] uses I/O standard 3.3-V LVTTL at AJ24" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[14\] 3.3-V LVTTL AE22 " "Pin FS_DQ\[14\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[15\] 3.3-V LVTTL AK28 " "Pin FS_DQ\[15\] uses I/O standard 3.3-V LVTTL at AK28" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[16\] 3.3-V LVTTL AK9 " "Pin FS_DQ\[16\] uses I/O standard 3.3-V LVTTL at AK9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[17\] 3.3-V LVTTL AJ10 " "Pin FS_DQ\[17\] uses I/O standard 3.3-V LVTTL at AJ10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[18\] 3.3-V LVTTL AK11 " "Pin FS_DQ\[18\] uses I/O standard 3.3-V LVTTL at AK11" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[19\] 3.3-V LVTTL AK12 " "Pin FS_DQ\[19\] uses I/O standard 3.3-V LVTTL at AK12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[20\] 3.3-V LVTTL AJ13 " "Pin FS_DQ\[20\] uses I/O standard 3.3-V LVTTL at AJ13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[21\] 3.3-V LVTTL AK15 " "Pin FS_DQ\[21\] uses I/O standard 3.3-V LVTTL at AK15" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[22\] 3.3-V LVTTL AC16 " "Pin FS_DQ\[22\] uses I/O standard 3.3-V LVTTL at AC16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[23\] 3.3-V LVTTL AH16 " "Pin FS_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[24\] 3.3-V LVTTL AG16 " "Pin FS_DQ\[24\] uses I/O standard 3.3-V LVTTL at AG16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[25\] 3.3-V LVTTL AD16 " "Pin FS_DQ\[25\] uses I/O standard 3.3-V LVTTL at AD16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[26\] 3.3-V LVTTL AJ15 " "Pin FS_DQ\[26\] uses I/O standard 3.3-V LVTTL at AJ15" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[27\] 3.3-V LVTTL AK14 " "Pin FS_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK14" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[28\] 3.3-V LVTTL AK13 " "Pin FS_DQ\[28\] uses I/O standard 3.3-V LVTTL at AK13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[29\] 3.3-V LVTTL AJ12 " "Pin FS_DQ\[29\] uses I/O standard 3.3-V LVTTL at AJ12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[30\] 3.3-V LVTTL AK10 " "Pin FS_DQ\[30\] uses I/O standard 3.3-V LVTTL at AK10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[31\] 3.3-V LVTTL AJ9 " "Pin FS_DQ\[31\] uses I/O standard 3.3-V LVTTL at AJ9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL G16 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL F17 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL D18 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL F18 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL D19 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL K21 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL F19 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL K22 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL B21 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL C21 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL D22 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL D21 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL D23 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at D23" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL D24 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL B28 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at B28" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL C25 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL C26 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL D28 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL D25 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL F20 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL E21 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL F23 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL G20 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL F22 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL G22 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL G24 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL G23 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at G23" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL A25 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at A25" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL A26 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL A19 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL A28 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at A28" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL A27 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at A27" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL B30 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at B30" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AG28 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AG28" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AG26 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL Y21 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_SDAT 3.3-V LVTTL AK26 " "Pin G_SENSOR_SDAT uses I/O standard 3.3-V LVTTL at AK26" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_SDAT } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 278 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL G21 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at G21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL AG4 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL AF3 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL AH3 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AE5 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AE5" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL AH2 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at AH2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL AE3 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL AH4 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL AE4 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AF18 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AF18" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 342 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AH27 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AH27" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AJ28 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AJ28" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AD24 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AE18 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AE18" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL AJ16 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580679848722 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1580679848722 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "195 " "Following 195 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_MDIO a permanently disabled " "Pin ENET_MDIO has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ENET_MDIO } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 246 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FAN_CTRL a permanently disabled " "Pin FAN_CTRL has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FAN_CTRL } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[0\] a permanently disabled " "Pin FS_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[1\] a permanently disabled " "Pin FS_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[2\] a permanently disabled " "Pin FS_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[3\] a permanently disabled " "Pin FS_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[4\] a permanently disabled " "Pin FS_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[5\] a permanently disabled " "Pin FS_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[6\] a permanently disabled " "Pin FS_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[7\] a permanently disabled " "Pin FS_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[8\] a permanently disabled " "Pin FS_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[9\] a permanently disabled " "Pin FS_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[10\] a permanently disabled " "Pin FS_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[11\] a permanently disabled " "Pin FS_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[12\] a permanently disabled " "Pin FS_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[13\] a permanently disabled " "Pin FS_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[14\] a permanently disabled " "Pin FS_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[15\] a permanently disabled " "Pin FS_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[16\] a permanently disabled " "Pin FS_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[17\] a permanently disabled " "Pin FS_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[18\] a permanently disabled " "Pin FS_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[19\] a permanently disabled " "Pin FS_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[20\] a permanently disabled " "Pin FS_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[21\] a permanently disabled " "Pin FS_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[22\] a permanently disabled " "Pin FS_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[23\] a permanently disabled " "Pin FS_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[24\] a permanently disabled " "Pin FS_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[25\] a permanently disabled " "Pin FS_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[26\] a permanently disabled " "Pin FS_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[27\] a permanently disabled " "Pin FS_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[28\] a permanently disabled " "Pin FS_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[29\] a permanently disabled " "Pin FS_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[30\] a permanently disabled " "Pin FS_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[31\] a permanently disabled " "Pin FS_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 273 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G_SENSOR_SDAT a permanently disabled " "Pin G_SENSOR_SDAT has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_SDAT } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 278 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_N1 a permanently disabled " "Pin HSMC_CLKOUT_N1 has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_N1 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_N2 a permanently disabled " "Pin HSMC_CLKOUT_N2 has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_N2 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 298 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_P1 a permanently disabled " "Pin HSMC_CLKOUT_P1 has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_P2 a permanently disabled " "Pin HSMC_CLKOUT_P2 has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 300 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 301 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 301 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 301 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 301 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_I2C_SDAT a permanently disabled " "Pin HSMC_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_I2C_SDAT } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_I2C_SDAT" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 303 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[0\] a permanently disabled " "Pin HSMC_RX_D_N\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[1\] a permanently disabled " "Pin HSMC_RX_D_N\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[2\] a permanently disabled " "Pin HSMC_RX_D_N\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[3\] a permanently disabled " "Pin HSMC_RX_D_N\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[4\] a permanently disabled " "Pin HSMC_RX_D_N\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[5\] a permanently disabled " "Pin HSMC_RX_D_N\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[6\] a permanently disabled " "Pin HSMC_RX_D_N\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[7\] a permanently disabled " "Pin HSMC_RX_D_N\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[8\] a permanently disabled " "Pin HSMC_RX_D_N\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[9\] a permanently disabled " "Pin HSMC_RX_D_N\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[10\] a permanently disabled " "Pin HSMC_RX_D_N\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[11\] a permanently disabled " "Pin HSMC_RX_D_N\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[12\] a permanently disabled " "Pin HSMC_RX_D_N\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[13\] a permanently disabled " "Pin HSMC_RX_D_N\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[14\] a permanently disabled " "Pin HSMC_RX_D_N\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[15\] a permanently disabled " "Pin HSMC_RX_D_N\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_N\[16\] a permanently disabled " "Pin HSMC_RX_D_N\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_N[16] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 304 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[0\] a permanently disabled " "Pin HSMC_RX_D_P\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[1\] a permanently disabled " "Pin HSMC_RX_D_P\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[2\] a permanently disabled " "Pin HSMC_RX_D_P\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[3\] a permanently disabled " "Pin HSMC_RX_D_P\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[4\] a permanently disabled " "Pin HSMC_RX_D_P\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[5\] a permanently disabled " "Pin HSMC_RX_D_P\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[6\] a permanently disabled " "Pin HSMC_RX_D_P\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[7\] a permanently disabled " "Pin HSMC_RX_D_P\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[8\] a permanently disabled " "Pin HSMC_RX_D_P\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[9\] a permanently disabled " "Pin HSMC_RX_D_P\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[10\] a permanently disabled " "Pin HSMC_RX_D_P\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[11\] a permanently disabled " "Pin HSMC_RX_D_P\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[12\] a permanently disabled " "Pin HSMC_RX_D_P\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[13\] a permanently disabled " "Pin HSMC_RX_D_P\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[14\] a permanently disabled " "Pin HSMC_RX_D_P\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[15\] a permanently disabled " "Pin HSMC_RX_D_P\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_D_P\[16\] a permanently disabled " "Pin HSMC_RX_D_P\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 305 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[0\] a permanently disabled " "Pin HSMC_TX_D_N\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[1\] a permanently disabled " "Pin HSMC_TX_D_N\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[2\] a permanently disabled " "Pin HSMC_TX_D_N\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[3\] a permanently disabled " "Pin HSMC_TX_D_N\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[4\] a permanently disabled " "Pin HSMC_TX_D_N\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[5\] a permanently disabled " "Pin HSMC_TX_D_N\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[6\] a permanently disabled " "Pin HSMC_TX_D_N\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[7\] a permanently disabled " "Pin HSMC_TX_D_N\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[8\] a permanently disabled " "Pin HSMC_TX_D_N\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[9\] a permanently disabled " "Pin HSMC_TX_D_N\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[10\] a permanently disabled " "Pin HSMC_TX_D_N\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[11\] a permanently disabled " "Pin HSMC_TX_D_N\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[12\] a permanently disabled " "Pin HSMC_TX_D_N\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[13\] a permanently disabled " "Pin HSMC_TX_D_N\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[14\] a permanently disabled " "Pin HSMC_TX_D_N\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[15\] a permanently disabled " "Pin HSMC_TX_D_N\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_N\[16\] a permanently disabled " "Pin HSMC_TX_D_N\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_N[16] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[0\] a permanently disabled " "Pin HSMC_TX_D_P\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[1\] a permanently disabled " "Pin HSMC_TX_D_P\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[2\] a permanently disabled " "Pin HSMC_TX_D_P\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[3\] a permanently disabled " "Pin HSMC_TX_D_P\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[4\] a permanently disabled " "Pin HSMC_TX_D_P\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[5\] a permanently disabled " "Pin HSMC_TX_D_P\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[6\] a permanently disabled " "Pin HSMC_TX_D_P\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[7\] a permanently disabled " "Pin HSMC_TX_D_P\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[8\] a permanently disabled " "Pin HSMC_TX_D_P\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[9\] a permanently disabled " "Pin HSMC_TX_D_P\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[10\] a permanently disabled " "Pin HSMC_TX_D_P\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[11\] a permanently disabled " "Pin HSMC_TX_D_P\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[12\] a permanently disabled " "Pin HSMC_TX_D_P\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[13\] a permanently disabled " "Pin HSMC_TX_D_P\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[14\] a permanently disabled " "Pin HSMC_TX_D_P\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[15\] a permanently disabled " "Pin HSMC_TX_D_P\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_D_P\[16\] a permanently disabled " "Pin HSMC_TX_D_P\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 342 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "cinnabon.v" "" { Text "D:/cinnabon/cinnabon.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580679848730 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1580679848730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cinnabon/cinnabon.fit.smsg " "Generated suppressed messages file D:/cinnabon/cinnabon.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580679849793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1874 " "Peak virtual memory: 1874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580679852618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 16:44:12 2020 " "Processing ended: Sun Feb 02 16:44:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580679852618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580679852618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580679852618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580679852618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1580679854300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580679854305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 16:44:14 2020 " "Processing started: Sun Feb 02 16:44:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580679854305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1580679854305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cinnabon -c cinnabon " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cinnabon -c cinnabon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1580679854305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1580679855757 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1580679860907 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1580679861043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580679863182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 16:44:23 2020 " "Processing ended: Sun Feb 02 16:44:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580679863182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580679863182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580679863182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1580679863182 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1580679863979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1580679864882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580679864888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 16:44:24 2020 " "Processing started: Sun Feb 02 16:44:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580679864888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1580679864888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cinnabon -c cinnabon " "Command: quartus_sta cinnabon -c cinnabon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1580679864888 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1580679866123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1580679866821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1580679866821 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1580679866888 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1580679866888 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon.sdc " "Reading SDC File: 'cinnabon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1580679867986 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 15 *central_clk_div0* clock " "Ignored filter at cinnabon.sdc(15): *central_clk_div0* could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 15 *_hssi_pcie_hip* clock " "Ignored filter at cinnabon.sdc(15): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 15 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(15): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679868045 ""}  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 15 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(15): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 16 refclk*clkout clock " "Ignored filter at cinnabon.sdc(16): refclk*clkout could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cinnabon.sdc 16 *div0*coreclkout clock " "Ignored filter at cinnabon.sdc(16): *div0*coreclkout could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 16 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(16): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679868045 ""}  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups cinnabon.sdc 16 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at cinnabon.sdc(16): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "D:/cinnabon/cinnabon.sdc" "" { Text "D:/cinnabon/cinnabon.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868045 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1580679868052 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580679868052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1580679868053 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cinnabon_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1580679868058 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1580679868086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679868185 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679868189 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679868192 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868192 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580679868193 ""}  } { { "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580679868193 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679868256 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679868256 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679868256 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1580679868256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580679868310 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1580679868317 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1580679868379 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1580679868779 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1580679868779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.092 " "Worst-case setup slack is -0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -1.204 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -0.092              -1.204 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.606               0.000 CLOCK_50  " "   12.606               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.551               0.000 n/a  " "   14.551               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679868785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.297               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 CLOCK_50  " "    0.392               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.152               0.000 n/a  " "    5.152               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679868861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.830 " "Worst-case recovery slack is 2.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.830               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.830               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679868892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.218 " "Worst-case removal slack is 1.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.218               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679868921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.575               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.575               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.977               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.977               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.813               0.000 refclk  " "    4.813               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.663               0.000 CLOCK_50  " "    9.663               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679868941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679868941 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1580679869286 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679869325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679869325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679869325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679869325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.067 ns " "Worst Case Available Settling Time: 14.067 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679869325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679869325 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580679869325 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1580679869336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1580679869386 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1580679870858 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679871321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679871321 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679871321 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1580679871321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580679871321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.580 " "Worst-case setup slack is 0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.580               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.151               0.000 CLOCK_50  " "   13.151               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.026               0.000 n/a  " "   15.026               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679871548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.302 " "Worst-case hold slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.302               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 CLOCK_50  " "    0.344               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.716               0.000 n/a  " "    4.716               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679871629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.209 " "Worst-case recovery slack is 3.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.209               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.209               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679871660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.122 " "Worst-case removal slack is 1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.122               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679871691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.523               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.523               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.971               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.971               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.811               0.000 refclk  " "    4.811               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 CLOCK_50  " "    9.648               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679871703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679871703 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1580679872022 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679872057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679872057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679872057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679872057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.266 ns " "Worst Case Available Settling Time: 14.266 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679872057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679872057 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580679872057 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1580679872068 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679872422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679872422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: cinnabon_qsys:u0\|cinnabon_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1580679872422 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1580679872422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580679872422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.015 " "Worst-case setup slack is 4.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.015               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    4.015               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.899               0.000 CLOCK_50  " "   15.899               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.212               0.000 n/a  " "   17.212               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679872506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.101               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CLOCK_50  " "    0.175               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.614               0.000 n/a  " "    2.614               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679872658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.148 " "Worst-case recovery slack is 5.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.148               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.148               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679872690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.573 " "Worst-case removal slack is 0.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.573               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679872719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.682               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.682               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.994               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.994               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 refclk  " "    4.570               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.249               0.000 CLOCK_50  " "    9.249               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580679872731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580679872731 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1580679873064 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679873100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679873100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679873100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679873100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.055 ns " "Worst Case Available Settling Time: 15.055 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679873100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1580679873100 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580679873100 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1580679873940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1580679873941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "929 " "Peak virtual memory: 929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580679874240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 16:44:34 2020 " "Processing ended: Sun Feb 02 16:44:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580679874240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580679874240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580679874240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1580679874240 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 842 s " "Quartus Prime Full Compilation was successful. 0 errors, 842 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1580679875194 ""}
