<profile>

<section name = "Vitis HLS Report for 'update_weights_1_Pipeline_VITIS_LOOP_195_9'" level="0">
<item name = "Date">Wed Dec 20 21:42:55 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">backprop_syn</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.148 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">275, 275, 2.750 us, 2.750 us, 275, 275, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_195_9">273, 273, 22, 4, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 27, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 445, 782, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 194, -</column>
<column name="Register">-, -, 541, 64, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadddsub_64ns_64ns_64_5_full_dsp_1_U507">dadddsub_64ns_64ns_64_5_full_dsp_1, 0, 3, 445, 782, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln195_fu_116_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln195_fu_110_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_bias_norm_load_2">9, 2, 64, 128</column>
<column name="ap_sig_allocacmp_i">9, 2, 7, 14</column>
<column name="bias_norm_fu_44">9, 2, 64, 128</column>
<column name="grp_fu_88_opcode">13, 3, 2, 6</column>
<column name="grp_fu_88_p0">13, 3, 64, 192</column>
<column name="grp_fu_88_p1">13, 3, 64, 192</column>
<column name="grp_fu_92_p0">13, 3, 64, 192</column>
<column name="grp_fu_92_p1">13, 3, 64, 192</column>
<column name="i_5_fu_48">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="bias_norm_fu_44">64, 0, 64, 0</column>
<column name="biases2_addr_reg_178">6, 0, 6, 0</column>
<column name="biases2_load_reg_189">64, 0, 64, 0</column>
<column name="d_biases2_load_reg_184">64, 0, 64, 0</column>
<column name="i_5_fu_48">7, 0, 7, 0</column>
<column name="icmp_ln195_reg_169">1, 0, 1, 0</column>
<column name="mul3_reg_194">64, 0, 64, 0</column>
<column name="mul5_reg_211">64, 0, 64, 0</column>
<column name="sub2_reg_204">64, 0, 64, 0</column>
<column name="biases2_addr_reg_178">64, 32, 6, 0</column>
<column name="icmp_ln195_reg_169">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, update_weights.1_Pipeline_VITIS_LOOP_195_9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, update_weights.1_Pipeline_VITIS_LOOP_195_9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, update_weights.1_Pipeline_VITIS_LOOP_195_9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, update_weights.1_Pipeline_VITIS_LOOP_195_9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, update_weights.1_Pipeline_VITIS_LOOP_195_9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, update_weights.1_Pipeline_VITIS_LOOP_195_9, return value</column>
<column name="grp_fu_393_p_din0">out, 64, ap_ctrl_hs, update_weights.1_Pipeline_VITIS_LOOP_195_9, return value</column>
<column name="grp_fu_393_p_din1">out, 64, ap_ctrl_hs, update_weights.1_Pipeline_VITIS_LOOP_195_9, return value</column>
<column name="grp_fu_393_p_dout0">in, 64, ap_ctrl_hs, update_weights.1_Pipeline_VITIS_LOOP_195_9, return value</column>
<column name="grp_fu_393_p_ce">out, 1, ap_ctrl_hs, update_weights.1_Pipeline_VITIS_LOOP_195_9, return value</column>
<column name="d_biases2_address0">out, 6, ap_memory, d_biases2, array</column>
<column name="d_biases2_ce0">out, 1, ap_memory, d_biases2, array</column>
<column name="d_biases2_q0">in, 64, ap_memory, d_biases2, array</column>
<column name="biases2_address0">out, 6, ap_memory, biases2, array</column>
<column name="biases2_ce0">out, 1, ap_memory, biases2, array</column>
<column name="biases2_we0">out, 1, ap_memory, biases2, array</column>
<column name="biases2_d0">out, 64, ap_memory, biases2, array</column>
<column name="biases2_address1">out, 6, ap_memory, biases2, array</column>
<column name="biases2_ce1">out, 1, ap_memory, biases2, array</column>
<column name="biases2_q1">in, 64, ap_memory, biases2, array</column>
<column name="bias_norm_4_out">out, 64, ap_vld, bias_norm_4_out, pointer</column>
<column name="bias_norm_4_out_ap_vld">out, 1, ap_vld, bias_norm_4_out, pointer</column>
</table>
</item>
</section>
</profile>
