#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Dec 23 22:50:22 2022
# Process ID: 5977
# Current directory: /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/impl_1/top.vdi
# Journal file: /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/impl_1/vivado.jou
# Running On: moderna.ucsd.edu, OS: Linux, CPU Frequency: 1199.890 MHz, CPU Physical cores: 18, Host memory: 134687 MB
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/local_disk/opal_kelley/FrontPanel-Vivado-IP-Dist-v1.0.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top top -part xc7a200tfbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-454] Reading design checkpoint '/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.dcp' for cell 'clk_300M_inst'
INFO: [Project 1-454] Reading design checkpoint '/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_adc_inst'
INFO: [Project 1-454] Reading design checkpoint '/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_dac_inst'
INFO: [Project 1-454] Reading design checkpoint '/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'fifo_inst_1'
INFO: [Project 1-454] Reading design checkpoint '/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6.dcp' for cell 'frontpanel_ifat6_inst'
INFO: [Project 1-454] Reading design checkpoint '/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6.dcp' for cell 'leds_ifat6_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3032.285 ; gain = 0.000 ; free physical = 58237 ; free virtual = 114163
INFO: [Netlist 29-17] Analyzing 276 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_300M_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_adc_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_dac_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_300M_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_adc_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_dac_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_adc_inst/inst'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_adc_inst/inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_adc_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3231.141 ; gain = 142.844 ; free physical = 57645 ; free virtual = 113571
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_adc_inst/inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6_board.xdc] for cell 'leds_ifat6_inst/inst'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/leds_ifat6_board.xdc] for cell 'leds_ifat6_inst/inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/gateware/xem7310.xdc] for cell 'leds_ifat6_inst/inst'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/leds_ifat6/gateware/xem7310.xdc] for cell 'leds_ifat6_inst/inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6_board.xdc] for cell 'frontpanel_ifat6_inst/inst'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/frontpanel_ifat6_board.xdc] for cell 'frontpanel_ifat6_inst/inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/synthesis/xem7310.xdc] for cell 'frontpanel_ifat6_inst/inst'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/synthesis/xem7310.xdc] for cell 'frontpanel_ifat6_inst/inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_dac_inst/inst'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_dac_inst/inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_dac_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_dac_inst/inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'fifo_inst_1/U0'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'fifo_inst_1/U0'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'clk_300M_inst/inst'
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'clk_300M_inst/inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'clk_300M_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'clk_300M_inst/inst'
Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc]
WARNING: [Vivado 12-646] clock 'clk_dac' not found. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
WARNING: [Vivado 12-646] clock 'clk_adc' not found. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
WARNING: [Vivado 12-646] clock 'clk_300M' not found. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_dac'. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_adc'. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_300M'. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/ifat6_XEM7310-A200.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3231.145 ; gain = 0.000 ; free physical = 57711 ; free virtual = 113637
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 41 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

20 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3231.145 ; gain = 198.871 ; free physical = 57711 ; free virtual = 113637
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3303.172 ; gain = 72.027 ; free physical = 57702 ; free virtual = 113628

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19000a170

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3303.172 ; gain = 0.000 ; free physical = 57697 ; free virtual = 113622

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter frontpanel_ifat6_inst/inst/okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1 into driver instance frontpanel_ifat6_inst/inst/okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20bce6b12

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3530.172 ; gain = 0.004 ; free physical = 57455 ; free virtual = 113381
INFO: [Opt 31-389] Phase Retarget created 67 cells and removed 79 cells
INFO: [Opt 31-1021] In phase Retarget, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17690ef25

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3530.172 ; gain = 0.004 ; free physical = 57455 ; free virtual = 113381
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 347 cells
INFO: [Opt 31-1021] In phase Constant propagation, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1460c9e58

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3530.172 ; gain = 0.004 ; free physical = 57455 ; free virtual = 113381
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 516 cells
INFO: [Opt 31-1021] In phase Sweep, 22 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1460c9e58

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3530.172 ; gain = 0.004 ; free physical = 57454 ; free virtual = 113380
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1460c9e58

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3530.172 ; gain = 0.004 ; free physical = 57454 ; free virtual = 113380
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1460c9e58

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3530.172 ; gain = 0.004 ; free physical = 57454 ; free virtual = 113380
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              67  |              79  |                                              9  |
|  Constant propagation         |              35  |             347  |                                             11  |
|  Sweep                        |               1  |             516  |                                             22  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             10  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3530.172 ; gain = 0.000 ; free physical = 57454 ; free virtual = 113380
Ending Logic Optimization Task | Checksum: 9ac03189

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3530.172 ; gain = 0.004 ; free physical = 57454 ; free virtual = 113380

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 6
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1340b4e0f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3840.066 ; gain = 0.000 ; free physical = 57443 ; free virtual = 113369
Ending Power Optimization Task | Checksum: 1340b4e0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3840.066 ; gain = 309.895 ; free physical = 57447 ; free virtual = 113373

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 175ccc782

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3840.066 ; gain = 0.000 ; free physical = 57440 ; free virtual = 113365
Ending Final Cleanup Task | Checksum: 175ccc782

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3840.066 ; gain = 0.000 ; free physical = 57440 ; free virtual = 113365

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3840.066 ; gain = 0.000 ; free physical = 57440 ; free virtual = 113365
Ending Netlist Obfuscation Task | Checksum: 175ccc782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3840.066 ; gain = 0.000 ; free physical = 57440 ; free virtual = 113365
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3840.066 ; gain = 608.922 ; free physical = 57440 ; free virtual = 113365
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3840.066 ; gain = 0.000 ; free physical = 57427 ; free virtual = 113354
INFO: [Common 17-1381] The checkpoint '/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57370 ; free virtual = 113297
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 105380821

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57370 ; free virtual = 113297
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57370 ; free virtual = 113297

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aab088cf

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57396 ; free virtual = 113323

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: db894e55

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57411 ; free virtual = 113338

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: db894e55

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57411 ; free virtual = 113338
Phase 1 Placer Initialization | Checksum: db894e55

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57409 ; free virtual = 113336

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d0b6b428

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57400 ; free virtual = 113327

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 162e8d551

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57400 ; free virtual = 113327

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1aa5de5e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57400 ; free virtual = 113327

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 142 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 4, total 5, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 73 nets or LUTs. Breaked 5 LUTs, combined 68 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |             68  |                    73  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |             68  |                    73  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 63b8072b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57340 ; free virtual = 113267
Phase 2.4 Global Placement Core | Checksum: 66fd8698

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57338 ; free virtual = 113265
Phase 2 Global Placement | Checksum: 66fd8698

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57339 ; free virtual = 113266

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: eabf71e0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57339 ; free virtual = 113267

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11386a349

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11cc05a89

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 207156cf8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15aaada4b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12acb71be

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57330 ; free virtual = 113257

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: daf27239

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57329 ; free virtual = 113256

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ba2423e8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57329 ; free virtual = 113256

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: efe6d7da

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57333 ; free virtual = 113260
Phase 3 Detail Placement | Checksum: efe6d7da

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57333 ; free virtual = 113260

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1994cf135

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.941 | TNS=-187.045 |
Phase 1 Physical Synthesis Initialization | Checksum: 13bda2008

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c2870232

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263
Phase 4.1.1.1 BUFG Insertion | Checksum: 1994cf135

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.465. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1560af220

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57334 ; free virtual = 113261

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57334 ; free virtual = 113261
Phase 4.1 Post Commit Optimization | Checksum: 1560af220

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57334 ; free virtual = 113261

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1560af220

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1560af220

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263
Phase 4.3 Placer Reporting | Checksum: 1560af220

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19afa3038

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57336 ; free virtual = 113263
Ending Placer Task | Checksum: 192555944

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57337 ; free virtual = 113264
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57397 ; free virtual = 113324
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57385 ; free virtual = 113315
INFO: [Common 17-1381] The checkpoint '/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57381 ; free virtual = 113309
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57394 ; free virtual = 113322
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.16s |  WALL: 0.31s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57363 ; free virtual = 113292

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.022 | TNS=-174.497 |
Phase 1 Physical Synthesis Initialization | Checksum: f4763a53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57355 ; free virtual = 113283
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.022 | TNS=-174.497 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: f4763a53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57355 ; free virtual = 113283

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.022 | TNS=-174.497 |
INFO: [Physopt 32-663] Processed net frontpanel_ifat6_inst/inst/wo22/wirehold[16].  Re-placed instance frontpanel_ifat6_inst/inst/wo22/wirehold_reg[16]
INFO: [Physopt 32-735] Processed net frontpanel_ifat6_inst/inst/wo22/wirehold[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.465 | TNS=-173.909 |
INFO: [Physopt 32-702] Processed net frontpanel_ifat6_inst/inst/wo22/wirehold[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_adc_inst/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net uut_adc/Q[20].  Re-placed instance uut_adc/adc_dout_reg[20]
INFO: [Physopt 32-735] Processed net uut_adc/Q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-173.889 |
INFO: [Physopt 32-702] Processed net frontpanel_ifat6_inst/inst/wo22/wirehold[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net uut_adc/Q[14].  Re-placed instance uut_adc/adc_dout_reg[14]
INFO: [Physopt 32-735] Processed net uut_adc/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.458 | TNS=-173.913 |
INFO: [Physopt 32-663] Processed net frontpanel_ifat6_inst/inst/wo22/wirehold[7].  Re-placed instance frontpanel_ifat6_inst/inst/wo22/wirehold_reg[7]
INFO: [Physopt 32-735] Processed net frontpanel_ifat6_inst/inst/wo22/wirehold[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.455 | TNS=-173.910 |
INFO: [Physopt 32-663] Processed net frontpanel_ifat6_inst/inst/wo22/wirehold[6].  Re-placed instance frontpanel_ifat6_inst/inst/wo22/wirehold_reg[6]
INFO: [Physopt 32-735] Processed net frontpanel_ifat6_inst/inst/wo22/wirehold[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.455 | TNS=-173.908 |
INFO: [Physopt 32-702] Processed net frontpanel_ifat6_inst/inst/wo22/wirehold[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_adc/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_adc/Q[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net uut_adc/adc_dout[23]_i_6_n_0.  Re-placed instance uut_adc/adc_dout[23]_i_6
INFO: [Physopt 32-735] Processed net uut_adc/adc_dout[23]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.455 | TNS=-173.630 |
INFO: [Physopt 32-702] Processed net uut_dac2/DAC2_SDI_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_dac2/sdi_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_dac2/sdi_reg_i_11__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_dac2/sdi_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net uut_dac2/sdi_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.455 | TNS=-173.593 |
INFO: [Physopt 32-702] Processed net uut_dac5/DAC5_SDI_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_dac5/sdi_i_5__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_dac5/sdi_i_9__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_dac5/sdi_i_2__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net frontpanel_ifat6_inst/inst/wi05/ep_dataout[29].  Re-placed instance frontpanel_ifat6_inst/inst/wi05/ep_dataout_reg[29]
INFO: [Physopt 32-735] Processed net frontpanel_ifat6_inst/inst/wi05/ep_dataout[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.455 | TNS=-173.578 |
INFO: [Physopt 32-663] Processed net uut_dac5/sdi_i_7_n_0.  Re-placed instance uut_dac5/sdi_i_7
INFO: [Physopt 32-735] Processed net uut_dac5/sdi_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.455 | TNS=-173.573 |
INFO: [Physopt 32-702] Processed net frontpanel_ifat6_inst/inst/wo22/wirehold[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_adc_inst/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_adc/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.455 | TNS=-173.573 |
Phase 3 Critical Path Optimization | Checksum: f4763a53

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57354 ; free virtual = 113282

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.455 | TNS=-173.573 |
INFO: [Physopt 32-702] Processed net frontpanel_ifat6_inst/inst/wo22/wirehold[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_adc_inst/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_adc/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net frontpanel_ifat6_inst/inst/wo22/wirehold[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_adc_inst/inst/clk_out1_clk_wiz_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_adc/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.455 | TNS=-173.573 |
Phase 4 Critical Path Optimization | Checksum: f4763a53

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57354 ; free virtual = 113283
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57354 ; free virtual = 113283
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.455 | TNS=-173.573 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.567  |          0.925  |            0  |              0  |                     9  |           0  |           2  |  00:00:01  |
|  Total          |          0.567  |          0.925  |            0  |              0  |                     9  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57354 ; free virtual = 113283
Ending Physical Synthesis Task | Checksum: c515eeab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57354 ; free virtual = 113283
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57350 ; free virtual = 113283
INFO: [Common 17-1381] The checkpoint '/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 30e4e770 ConstDB: 0 ShapeSum: 239c47da RouteDB: 0
Post Restoration Checksum: NetGraph: 840d1c85 NumContArr: b5b2511f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 139bf6da4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 3883.215 ; gain = 0.000 ; free physical = 57144 ; free virtual = 113074

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 139bf6da4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 3892.129 ; gain = 8.914 ; free physical = 57102 ; free virtual = 113032

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 139bf6da4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 3892.129 ; gain = 8.914 ; free physical = 57102 ; free virtual = 113032
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16a5bc5c7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3929.629 ; gain = 46.414 ; free physical = 57093 ; free virtual = 113023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.368 | TNS=-156.942| WHS=-1.829 | THS=-602.389|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000182205 %
  Global Horizontal Routing Utilization  = 0.000297422 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2728
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2726
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1cf1eadec

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 3934.629 ; gain = 51.414 ; free physical = 57092 ; free virtual = 113022

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1cf1eadec

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 3934.629 ; gain = 51.414 ; free physical = 57092 ; free virtual = 113022
Phase 3 Initial Routing | Checksum: 2d45320b1

Time (s): cpu = 00:02:14 ; elapsed = 00:00:49 . Memory (MB): peak = 4115.629 ; gain = 232.414 ; free physical = 57044 ; free virtual = 112974
INFO: [Route 35-580] Design has 442 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================+
| Launch Setup Clock | Launch Hold Clock | Pin                           |
+====================+===================+===============================+
| mmcm0_clk0         | mmcm0_clk0        | uut_adc/temp_adc_csb_reg/D    |
| mmcm0_clk0         | mmcm0_clk0        | uut_adc/temp_adc_sclk_reg/D   |
| mmcm0_clk0         | mmcm0_clk0        | uut_adc/adc_done_reg/D        |
| mmcm0_clk0         | mmcm0_clk0        | uut_dac1/sdi_reg/D            |
| mmcm0_clk0         | mmcm0_clk0        | uut_adc/adc_data_len_reg[7]/R |
+--------------------+-------------------+-------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 364
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.404 | TNS=-1204.098| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 173c1f706

Time (s): cpu = 00:04:15 ; elapsed = 00:01:29 . Memory (MB): peak = 4161.629 ; gain = 278.414 ; free physical = 57053 ; free virtual = 112983

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.421 | TNS=-1200.482| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1995133d7

Time (s): cpu = 00:04:15 ; elapsed = 00:01:29 . Memory (MB): peak = 4161.629 ; gain = 278.414 ; free physical = 57056 ; free virtual = 112986
Phase 4 Rip-up And Reroute | Checksum: 1995133d7

Time (s): cpu = 00:04:15 ; elapsed = 00:01:29 . Memory (MB): peak = 4161.629 ; gain = 278.414 ; free physical = 57056 ; free virtual = 112986

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 104455a17

Time (s): cpu = 00:04:16 ; elapsed = 00:01:29 . Memory (MB): peak = 4161.629 ; gain = 278.414 ; free physical = 57056 ; free virtual = 112986
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.404 | TNS=-1203.553| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1bcbbac1a

Time (s): cpu = 00:04:16 ; elapsed = 00:01:29 . Memory (MB): peak = 4161.629 ; gain = 278.414 ; free physical = 57055 ; free virtual = 112985

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bcbbac1a

Time (s): cpu = 00:04:16 ; elapsed = 00:01:29 . Memory (MB): peak = 4161.629 ; gain = 278.414 ; free physical = 57055 ; free virtual = 112985
Phase 5 Delay and Skew Optimization | Checksum: 1bcbbac1a

Time (s): cpu = 00:04:16 ; elapsed = 00:01:29 . Memory (MB): peak = 4161.629 ; gain = 278.414 ; free physical = 57055 ; free virtual = 112985

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 234ac7adb

Time (s): cpu = 00:04:17 ; elapsed = 00:01:29 . Memory (MB): peak = 4161.629 ; gain = 278.414 ; free physical = 57055 ; free virtual = 112985
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.404 | TNS=-1203.508| WHS=-0.812 | THS=-63.233|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 205ed47e8

Time (s): cpu = 00:08:53 ; elapsed = 00:03:46 . Memory (MB): peak = 5263.629 ; gain = 1380.414 ; free physical = 56943 ; free virtual = 112873
Phase 6.1 Hold Fix Iter | Checksum: 205ed47e8

Time (s): cpu = 00:08:53 ; elapsed = 00:03:46 . Memory (MB): peak = 5263.629 ; gain = 1380.414 ; free physical = 56943 ; free virtual = 112873

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.466 | TNS=-1712.758| WHS=0.050  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1e306b926

Time (s): cpu = 00:08:54 ; elapsed = 00:03:46 . Memory (MB): peak = 5263.629 ; gain = 1380.414 ; free physical = 56944 ; free virtual = 112873
WARNING: [Route 35-468] The router encountered 498 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	uut_adc/adc_data_len[7]_i_1/I0
	uut_adc/adc_data_len[3]_i_1/I1
	uut_adc/adc_data_len[4]_i_1/I1
	uut_adc/adc_data_len_reg[0]/CE
	uut_adc/adc_data_len_reg[1]/CE
	uut_adc/adc_data_len[3]_i_1/I2
	uut_adc/adc_data_len[4]_i_1/I2
	uut_adc/adc_done_i_1/I1
	uut_adc/adc_data_len[3]_i_1/I4
	uut_adc/adc_data_len[4]_i_1/I4
	.. and 488 more pins.

Phase 6 Post Hold Fix | Checksum: 1c28037b6

Time (s): cpu = 00:08:54 ; elapsed = 00:03:46 . Memory (MB): peak = 5263.629 ; gain = 1380.414 ; free physical = 56944 ; free virtual = 112873

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.50082 %
  Global Horizontal Routing Utilization  = 0.530767 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 22aaf55c6

Time (s): cpu = 00:08:54 ; elapsed = 00:03:46 . Memory (MB): peak = 5263.629 ; gain = 1380.414 ; free physical = 56943 ; free virtual = 112873

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22aaf55c6

Time (s): cpu = 00:08:54 ; elapsed = 00:03:46 . Memory (MB): peak = 5263.629 ; gain = 1380.414 ; free physical = 56941 ; free virtual = 112871

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f740cafe

Time (s): cpu = 00:08:54 ; elapsed = 00:03:46 . Memory (MB): peak = 5279.633 ; gain = 1396.418 ; free physical = 56941 ; free virtual = 112871

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.466 | TNS=-1712.758| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f740cafe

Time (s): cpu = 00:08:55 ; elapsed = 00:03:46 . Memory (MB): peak = 5279.633 ; gain = 1396.418 ; free physical = 56943 ; free virtual = 112872
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:55 ; elapsed = 00:03:46 . Memory (MB): peak = 5279.633 ; gain = 1396.418 ; free physical = 57136 ; free virtual = 113066

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 11 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:57 ; elapsed = 00:03:47 . Memory (MB): peak = 5279.633 ; gain = 1396.418 ; free physical = 57136 ; free virtual = 113066
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5279.637 ; gain = 0.004 ; free physical = 57127 ; free virtual = 113062
INFO: [Common 17-1381] The checkpoint '/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
188 Infos, 11 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec 23 22:55:15 2022...
