/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [16:0] _01_;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~(in_data[178] & celloutsig_1_1z);
  assign celloutsig_1_8z = celloutsig_1_0z | ~(celloutsig_1_7z);
  assign celloutsig_0_4z = celloutsig_0_2z[2] | ~(in_data[54]);
  assign celloutsig_1_6z = celloutsig_1_3z | celloutsig_1_5z[2];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 17'h00000;
    else _01_ <= in_data[80:64];
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_1_4z[9:8], celloutsig_1_9z };
  assign celloutsig_1_2z = in_data[119:117] > in_data[145:143];
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z } <= celloutsig_1_10z[5:3];
  assign celloutsig_1_18z = { in_data[181:169], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_12z } <= { in_data[123:104], celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_1_1z = in_data[108:105] <= in_data[162:159];
  assign celloutsig_1_3z = ! { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_0z & ~(in_data[172]);
  assign celloutsig_1_12z = celloutsig_1_1z & ~(celloutsig_1_10z[4]);
  assign celloutsig_0_9z = _01_[4] & ~(celloutsig_0_5z);
  assign celloutsig_0_7z = { _01_[16:9], celloutsig_0_6z } !== { in_data[52:47], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_14z = & celloutsig_1_4z[8:1];
  assign celloutsig_0_5z = & { celloutsig_0_4z, _01_[13:3] };
  assign celloutsig_0_1z = & _01_[13:3];
  assign celloutsig_0_26z = & celloutsig_0_8z[18:14];
  assign celloutsig_1_9z = celloutsig_1_3z & celloutsig_1_5z[1];
  assign celloutsig_0_27z = celloutsig_0_11z[3] & in_data[17];
  assign celloutsig_1_15z = { celloutsig_1_4z[9:8], celloutsig_1_6z } >> _00_;
  assign celloutsig_1_19z = { in_data[187:181], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_1z } >> { celloutsig_1_4z[7:5], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_17z };
  assign celloutsig_1_4z = { in_data[144:137], celloutsig_1_1z, celloutsig_1_3z } >>> in_data[157:148];
  assign celloutsig_0_11z = { celloutsig_0_2z[8:1], celloutsig_0_9z, celloutsig_0_7z } ~^ { celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } ^ { in_data[176], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_2z[6:2], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z } ^ { in_data[52:50], _01_ };
  assign celloutsig_0_2z = { _01_[14:7], celloutsig_0_1z } ^ in_data[88:80];
  assign celloutsig_0_3z = ~((celloutsig_0_2z[5] & celloutsig_0_1z) | (celloutsig_0_1z & _01_[14]));
  assign celloutsig_0_6z = ~((in_data[81] & celloutsig_0_4z) | (celloutsig_0_3z & celloutsig_0_1z));
  assign celloutsig_1_0z = ~((in_data[130] & in_data[180]) | (in_data[183] & in_data[135]));
  assign celloutsig_1_10z[5:1] = celloutsig_1_4z[6:2] ~^ { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_10z[0] = 1'h1;
  assign { out_data[128], out_data[117:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
