Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 28 18:06:20 2022
| Host         : DESKTOP-M41NEHO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Principal_timing_summary_routed.rpt -pb Principal_timing_summary_routed.pb -rpx Principal_timing_summary_routed.rpx -warn_on_violation
| Design       : Principal
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (3)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PSWRD/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIGHT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 4.273ns (46.448%)  route 4.927ns (53.552%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  Inst_PSWRD/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_PSWRD/FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           1.835     2.254    Inst_estado_caja/FSM_onehot_current_state_reg[0]_0[0]
    SLICE_X0Y101         LUT2 (Prop_lut2_I1_O)        0.299     2.553 r  Inst_estado_caja/LIGHT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.092     5.645    LIGHT_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.555     9.200 r  LIGHT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.200    LIGHT[3]
    U16                                                               r  LIGHT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIGHT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.475ns  (logic 4.163ns (64.294%)  route 2.312ns (35.706%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  Inst_PSWRD/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_PSWRD/FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           2.312     2.731    LIGHT_OBUF[6]
    V11                  OBUF (Prop_obuf_I_O)         3.744     6.475 r  LIGHT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.475    LIGHT[6]
    V11                                                               r  LIGHT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIGHT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.337ns  (logic 4.010ns (63.281%)  route 2.327ns (36.719%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  Inst_PSWRD/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           2.327     2.783    LIGHT_OBUF[4]
    V14                  OBUF (Prop_obuf_I_O)         3.554     6.337 r  LIGHT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.337    LIGHT[4]
    V14                                                               r  LIGHT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LIGHT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.188ns  (logic 4.026ns (65.072%)  route 2.161ns (34.928%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  Inst_PSWRD/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           2.161     2.617    LIGHT_OBUF[5]
    V12                  OBUF (Prop_obuf_I_O)         3.570     6.188 r  LIGHT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.188    LIGHT[5]
    V12                                                               r  LIGHT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LIGHT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.158ns  (logic 4.009ns (65.097%)  route 2.149ns (34.903%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_estado_caja/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           2.149     2.605    LIGHT_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.158 r  LIGHT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.158    LIGHT[2]
    J13                                                               r  LIGHT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LIGHT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 3.976ns (65.475%)  route 2.097ns (34.525%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           2.097     2.553    LIGHT_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.073 r  LIGHT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.073    LIGHT[0]
    H17                                                               r  LIGHT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LIGHT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 3.991ns (70.141%)  route 1.699ns (29.859%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_estado_caja/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           1.699     2.155    LIGHT_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.690 r  LIGHT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.690    LIGHT[1]
    K15                                                               r  LIGHT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_INTRO_PSWRD[0]
                            (input port)
  Destination:            Inst_PSWRD/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.444ns  (logic 1.630ns (47.321%)  route 1.814ns (52.679%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW_INTRO_PSWRD[0] (IN)
                         net (fo=0)                   0.000     0.000    SW_INTRO_PSWRD[0]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_INTRO_PSWRD_IBUF[0]_inst/O
                         net (fo=3, routed)           1.814     3.294    Inst_PSWRD/SW_INTRO_PSWRD_IBUF[0]
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.150     3.444 r  Inst_PSWRD/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.444    Inst_PSWRD/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  Inst_PSWRD/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_estado_caja
                            (input port)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.442ns  (logic 1.602ns (46.534%)  route 1.840ns (53.466%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW_estado_caja (IN)
                         net (fo=0)                   0.000     0.000    SW_estado_caja
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_estado_caja_IBUF_inst/O
                         net (fo=3, routed)           1.259     2.737    Inst_estado_caja/SW_estado_caja_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.124     2.861 f  Inst_estado_caja/FSM_onehot_current_state[2]_i_1__0/O
                         net (fo=3, routed)           0.581     3.442    Inst_estado_caja/FSM_onehot_current_state[2]_i_1__0_n_0
    SLICE_X0Y101         FDPE                                         f  Inst_estado_caja/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_estado_caja
                            (input port)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.442ns  (logic 1.602ns (46.534%)  route 1.840ns (53.466%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW_estado_caja (IN)
                         net (fo=0)                   0.000     0.000    SW_estado_caja
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_estado_caja_IBUF_inst/O
                         net (fo=3, routed)           1.259     2.737    Inst_estado_caja/SW_estado_caja_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.124     2.861 f  Inst_estado_caja/FSM_onehot_current_state[2]_i_1__0/O
                         net (fo=3, routed)           0.581     3.442    Inst_estado_caja/FSM_onehot_current_state[2]_i_1__0_n_0
    SLICE_X0Y101         FDCE                                         f  Inst_estado_caja/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.424%)  route 0.156ns (52.576%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.156     0.297    Inst_estado_caja/LIGHT_OBUF[3]
    SLICE_X0Y101         FDCE                                         r  Inst_estado_caja/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.227ns (70.440%)  route 0.095ns (29.560%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  Inst_PSWRD/FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_PSWRD/FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           0.095     0.223    Inst_PSWRD/LIGHT_OBUF[0]
    SLICE_X0Y74          LUT5 (Prop_lut5_I1_O)        0.099     0.322 r  Inst_PSWRD/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.322    Inst_PSWRD/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  Inst_PSWRD/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.825%)  route 0.204ns (59.175%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_estado_caja/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.204     0.345    Inst_estado_caja/LIGHT_OBUF[2]
    SLICE_X0Y101         FDCE                                         r  Inst_estado_caja/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.183ns (48.023%)  route 0.198ns (51.977%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  Inst_PSWRD/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_PSWRD/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.198     0.339    Inst_PSWRD/LIGHT_OBUF[1]
    SLICE_X0Y74          LUT5 (Prop_lut5_I3_O)        0.042     0.381 r  Inst_PSWRD/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    Inst_PSWRD/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  Inst_PSWRD/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.429%)  route 0.198ns (51.571%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  Inst_PSWRD/FSM_onehot_current_state_reg[1]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_PSWRD/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.198     0.339    Inst_PSWRD/LIGHT_OBUF[1]
    SLICE_X0Y74          LUT5 (Prop_lut5_I3_O)        0.045     0.384 r  Inst_PSWRD/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    Inst_PSWRD/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  Inst_PSWRD/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.183ns (46.688%)  route 0.209ns (53.312%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  Inst_estado_caja/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.209     0.350    Inst_estado_caja/LIGHT_OBUF[3]
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.042     0.392 r  Inst_estado_caja//i_/O
                         net (fo=1, routed)           0.000     0.392    Inst_estado_caja//i__n_0
    SLICE_X0Y101         FDPE                                         r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.857%)  route 0.398ns (68.143%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.198     0.339    Inst_estado_caja/LIGHT_OBUF[3]
    SLICE_X0Y101         LUT5 (Prop_lut5_I1_O)        0.045     0.384 r  Inst_estado_caja/next_state/O
                         net (fo=3, routed)           0.200     0.584    Inst_estado_caja/next_state_n_0
    SLICE_X0Y101         FDPE                                         r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.857%)  route 0.398ns (68.143%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.198     0.339    Inst_estado_caja/LIGHT_OBUF[3]
    SLICE_X0Y101         LUT5 (Prop_lut5_I1_O)        0.045     0.384 r  Inst_estado_caja/next_state/O
                         net (fo=3, routed)           0.200     0.584    Inst_estado_caja/next_state_n_0
    SLICE_X0Y101         FDCE                                         r  Inst_estado_caja/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.857%)  route 0.398ns (68.143%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.198     0.339    Inst_estado_caja/LIGHT_OBUF[3]
    SLICE_X0Y101         LUT5 (Prop_lut5_I1_O)        0.045     0.384 r  Inst_estado_caja/next_state/O
                         net (fo=3, routed)           0.200     0.584    Inst_estado_caja/next_state_n_0
    SLICE_X0Y101         FDCE                                         r  Inst_estado_caja/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_estado_caja
                            (input port)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.290ns (30.143%)  route 0.673ns (69.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW_estado_caja (IN)
                         net (fo=0)                   0.000     0.000    SW_estado_caja
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_estado_caja_IBUF_inst/O
                         net (fo=3, routed)           0.489     0.734    Inst_estado_caja/SW_estado_caja_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.779 f  Inst_estado_caja/FSM_onehot_current_state[2]_i_1__0/O
                         net (fo=3, routed)           0.184     0.964    Inst_estado_caja/FSM_onehot_current_state[2]_i_1__0_n_0
    SLICE_X0Y101         FDPE                                         f  Inst_estado_caja/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------





