#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3906.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4197.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3906.clk[0] (.latch)                                          1.338     1.338
n_n3906.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2008].in[0] (.names)                                            1.338     2.800
[2008].out[0] (.names)                                           0.195     2.995
[7155].in[0] (.names)                                            1.338     4.332
[7155].out[0] (.names)                                           0.195     4.527
n_n3966.in[3] (.names)                                           1.338     5.865
n_n3966.out[0] (.names)                                          0.195     6.060
n_n3991.in[2] (.names)                                           1.338     7.398
n_n3991.out[0] (.names)                                          0.195     7.593
n_n3888.in[1] (.names)                                           1.338     8.931
n_n3888.out[0] (.names)                                          0.195     9.126
n_n4017.in[1] (.names)                                           1.338    10.463
n_n4017.out[0] (.names)                                          0.195    10.658
n_n3925.in[1] (.names)                                           1.338    11.996
n_n3925.out[0] (.names)                                          0.195    12.191
n_n4082.in[1] (.names)                                           1.338    13.529
n_n4082.out[0] (.names)                                          0.195    13.724
n_n3948.in[1] (.names)                                           1.338    15.062
n_n3948.out[0] (.names)                                          0.195    15.257
n_n4144.in[1] (.names)                                           1.338    16.594
n_n4144.out[0] (.names)                                          0.195    16.789
n_n3403.in[1] (.names)                                           1.338    18.127
n_n3403.out[0] (.names)                                          0.195    18.322
n_n4196.in[1] (.names)                                           1.338    19.660
n_n4196.out[0] (.names)                                          0.195    19.855
[1347].in[2] (.names)                                            1.338    21.193
[1347].out[0] (.names)                                           0.195    21.388
n_n3847.in[1] (.names)                                           1.338    22.726
n_n3847.out[0] (.names)                                          0.195    22.921
n_n4197.D[0] (.latch)                                            1.338    24.258
data arrival time                                                         24.258

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4197.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.258
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.987


#Path 2
Startpoint: n_n3906.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3906.clk[0] (.latch)                                          1.338     1.338
n_n3906.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2008].in[0] (.names)                                            1.338     2.800
[2008].out[0] (.names)                                           0.195     2.995
[7155].in[0] (.names)                                            1.338     4.332
[7155].out[0] (.names)                                           0.195     4.527
n_n3966.in[3] (.names)                                           1.338     5.865
n_n3966.out[0] (.names)                                          0.195     6.060
n_n3991.in[2] (.names)                                           1.338     7.398
n_n3991.out[0] (.names)                                          0.195     7.593
n_n3888.in[1] (.names)                                           1.338     8.931
n_n3888.out[0] (.names)                                          0.195     9.126
n_n4017.in[1] (.names)                                           1.338    10.463
n_n4017.out[0] (.names)                                          0.195    10.658
n_n3925.in[1] (.names)                                           1.338    11.996
n_n3925.out[0] (.names)                                          0.195    12.191
n_n4082.in[1] (.names)                                           1.338    13.529
n_n4082.out[0] (.names)                                          0.195    13.724
n_n3948.in[1] (.names)                                           1.338    15.062
n_n3948.out[0] (.names)                                          0.195    15.257
n_n4144.in[1] (.names)                                           1.338    16.594
n_n4144.out[0] (.names)                                          0.195    16.789
n_n3403.in[1] (.names)                                           1.338    18.127
n_n3403.out[0] (.names)                                          0.195    18.322
n_n4196.in[1] (.names)                                           1.338    19.660
n_n4196.out[0] (.names)                                          0.195    19.855
[841].in[1] (.names)                                             1.338    21.193
[841].out[0] (.names)                                            0.195    21.388
n_n3859.in[0] (.names)                                           1.338    22.726
n_n3859.out[0] (.names)                                          0.195    22.921
n_n4227.D[0] (.latch)                                            1.338    24.258
data arrival time                                                         24.258

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.258
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.987


#Path 3
Startpoint: n_n3797.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_9.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3797.clk[0] (.latch)                                          1.338     1.338
n_n3797.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7405].in[0] (.names)                                            1.338     2.800
[7405].out[0] (.names)                                           0.195     2.995
[7410].in[3] (.names)                                            1.338     4.332
[7410].out[0] (.names)                                           0.195     4.527
[1319].in[0] (.names)                                            1.338     5.865
[1319].out[0] (.names)                                           0.195     6.060
[7423].in[2] (.names)                                            1.338     7.398
[7423].out[0] (.names)                                           0.195     7.593
[1316].in[2] (.names)                                            1.338     8.931
[1316].out[0] (.names)                                           0.195     9.126
[7436].in[0] (.names)                                            1.338    10.463
[7436].out[0] (.names)                                           0.195    10.658
n_n3396.in[2] (.names)                                           1.338    11.996
n_n3396.out[0] (.names)                                          0.195    12.191
[1302].in[0] (.names)                                            1.338    13.529
[1302].out[0] (.names)                                           0.195    13.724
n_n3581.in[0] (.names)                                           1.338    15.062
n_n3581.out[0] (.names)                                          0.195    15.257
n_n3512.in[2] (.names)                                           1.338    16.594
n_n3512.out[0] (.names)                                          0.195    16.789
n_n3883.in[3] (.names)                                           1.338    18.127
n_n3883.out[0] (.names)                                          0.195    18.322
[989].in[2] (.names)                                             1.338    19.660
[989].out[0] (.names)                                            0.195    19.855
nak3_9.in[0] (.names)                                            1.338    21.193
nak3_9.out[0] (.names)                                           0.195    21.388
n_n40.in[1] (.names)                                             1.338    22.726
n_n40.out[0] (.names)                                            0.195    22.921
nsr3_9.D[0] (.latch)                                             1.338    24.258
data arrival time                                                         24.258

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_9.clk[0] (.latch)                                           1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.258
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.987


#Path 4
Startpoint: n_n3797.Q[0] (.latch clocked by pclk)
Endpoint  : nlak3_9.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3797.clk[0] (.latch)                                          1.338     1.338
n_n3797.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[7405].in[0] (.names)                                            1.338     2.800
[7405].out[0] (.names)                                           0.195     2.995
[7410].in[3] (.names)                                            1.338     4.332
[7410].out[0] (.names)                                           0.195     4.527
[1319].in[0] (.names)                                            1.338     5.865
[1319].out[0] (.names)                                           0.195     6.060
[7423].in[2] (.names)                                            1.338     7.398
[7423].out[0] (.names)                                           0.195     7.593
[1316].in[2] (.names)                                            1.338     8.931
[1316].out[0] (.names)                                           0.195     9.126
[7436].in[0] (.names)                                            1.338    10.463
[7436].out[0] (.names)                                           0.195    10.658
n_n3396.in[2] (.names)                                           1.338    11.996
n_n3396.out[0] (.names)                                          0.195    12.191
[1302].in[0] (.names)                                            1.338    13.529
[1302].out[0] (.names)                                           0.195    13.724
n_n3581.in[0] (.names)                                           1.338    15.062
n_n3581.out[0] (.names)                                          0.195    15.257
n_n3512.in[2] (.names)                                           1.338    16.594
n_n3512.out[0] (.names)                                          0.195    16.789
n_n3883.in[3] (.names)                                           1.338    18.127
n_n3883.out[0] (.names)                                          0.195    18.322
[989].in[2] (.names)                                             1.338    19.660
[989].out[0] (.names)                                            0.195    19.855
nak3_9.in[0] (.names)                                            1.338    21.193
nak3_9.out[0] (.names)                                           0.195    21.388
n_n3465.in[1] (.names)                                           1.338    22.726
n_n3465.out[0] (.names)                                          0.195    22.921
nlak3_9.D[0] (.latch)                                            1.338    24.258
data arrival time                                                         24.258

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlak3_9.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.258
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.987


#Path 5
Startpoint: n_n3906.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3906.clk[0] (.latch)                                          1.338     1.338
n_n3906.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2008].in[0] (.names)                                            1.338     2.800
[2008].out[0] (.names)                                           0.195     2.995
[7155].in[0] (.names)                                            1.338     4.332
[7155].out[0] (.names)                                           0.195     4.527
n_n3966.in[3] (.names)                                           1.338     5.865
n_n3966.out[0] (.names)                                          0.195     6.060
n_n3991.in[2] (.names)                                           1.338     7.398
n_n3991.out[0] (.names)                                          0.195     7.593
n_n3888.in[1] (.names)                                           1.338     8.931
n_n3888.out[0] (.names)                                          0.195     9.126
n_n4017.in[1] (.names)                                           1.338    10.463
n_n4017.out[0] (.names)                                          0.195    10.658
n_n3925.in[1] (.names)                                           1.338    11.996
n_n3925.out[0] (.names)                                          0.195    12.191
n_n4082.in[1] (.names)                                           1.338    13.529
n_n4082.out[0] (.names)                                          0.195    13.724
n_n3948.in[1] (.names)                                           1.338    15.062
n_n3948.out[0] (.names)                                          0.195    15.257
n_n4144.in[1] (.names)                                           1.338    16.594
n_n4144.out[0] (.names)                                          0.195    16.789
n_n3403.in[1] (.names)                                           1.338    18.127
n_n3403.out[0] (.names)                                          0.195    18.322
[1216].in[2] (.names)                                            1.338    19.660
[1216].out[0] (.names)                                           0.195    19.855
n_n3449.in[1] (.names)                                           1.338    21.193
n_n3449.out[0] (.names)                                          0.195    21.388
n_n3912.D[0] (.latch)                                            1.338    22.726
data arrival time                                                         22.726

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3912.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -22.726
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.454


#Path 6
Startpoint: n_n3906.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3906.clk[0] (.latch)                                          1.338     1.338
n_n3906.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2008].in[0] (.names)                                            1.338     2.800
[2008].out[0] (.names)                                           0.195     2.995
[7155].in[0] (.names)                                            1.338     4.332
[7155].out[0] (.names)                                           0.195     4.527
n_n3966.in[3] (.names)                                           1.338     5.865
n_n3966.out[0] (.names)                                          0.195     6.060
n_n3991.in[2] (.names)                                           1.338     7.398
n_n3991.out[0] (.names)                                          0.195     7.593
n_n3888.in[1] (.names)                                           1.338     8.931
n_n3888.out[0] (.names)                                          0.195     9.126
n_n4017.in[1] (.names)                                           1.338    10.463
n_n4017.out[0] (.names)                                          0.195    10.658
n_n3925.in[1] (.names)                                           1.338    11.996
n_n3925.out[0] (.names)                                          0.195    12.191
n_n4082.in[1] (.names)                                           1.338    13.529
n_n4082.out[0] (.names)                                          0.195    13.724
n_n3948.in[1] (.names)                                           1.338    15.062
n_n3948.out[0] (.names)                                          0.195    15.257
n_n4144.in[1] (.names)                                           1.338    16.594
n_n4144.out[0] (.names)                                          0.195    16.789
[1249].in[1] (.names)                                            1.338    18.127
[1249].out[0] (.names)                                           0.195    18.322
n_n3222.in[1] (.names)                                           1.338    19.660
n_n3222.out[0] (.names)                                          0.195    19.855
n_n4145.D[0] (.latch)                                            1.338    21.193
data arrival time                                                         21.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.921


#Path 7
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4167.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
[1938].in[1] (.names)                                            1.338    11.996
[1938].out[0] (.names)                                           0.195    12.191
n_n4189.in[3] (.names)                                           1.338    13.529
n_n4189.out[0] (.names)                                          0.195    13.724
[1730].in[0] (.names)                                            1.338    15.062
[1730].out[0] (.names)                                           0.195    15.257
n_n3857.in[3] (.names)                                           1.338    16.594
n_n3857.out[0] (.names)                                          0.195    16.789
n_n4168.in[1] (.names)                                           1.338    18.127
n_n4168.out[0] (.names)                                          0.195    18.322
n_n4166.in[1] (.names)                                           1.338    19.660
n_n4166.out[0] (.names)                                          0.195    19.855
n_n4167.D[0] (.latch)                                            1.338    21.193
data arrival time                                                         21.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4167.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.921


#Path 8
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4114.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
[1938].in[1] (.names)                                            1.338    11.996
[1938].out[0] (.names)                                           0.195    12.191
n_n4189.in[3] (.names)                                           1.338    13.529
n_n4189.out[0] (.names)                                          0.195    13.724
[1730].in[0] (.names)                                            1.338    15.062
[1730].out[0] (.names)                                           0.195    15.257
n_n3857.in[3] (.names)                                           1.338    16.594
n_n3857.out[0] (.names)                                          0.195    16.789
n_n4168.in[1] (.names)                                           1.338    18.127
n_n4168.out[0] (.names)                                          0.195    18.322
n_n4113.in[1] (.names)                                           1.338    19.660
n_n4113.out[0] (.names)                                          0.195    19.855
n_n4114.D[0] (.latch)                                            1.338    21.193
data arrival time                                                         21.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4114.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.921


#Path 9
Startpoint: n_n3906.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3949.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3906.clk[0] (.latch)                                          1.338     1.338
n_n3906.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2008].in[0] (.names)                                            1.338     2.800
[2008].out[0] (.names)                                           0.195     2.995
[7155].in[0] (.names)                                            1.338     4.332
[7155].out[0] (.names)                                           0.195     4.527
n_n3966.in[3] (.names)                                           1.338     5.865
n_n3966.out[0] (.names)                                          0.195     6.060
n_n3991.in[2] (.names)                                           1.338     7.398
n_n3991.out[0] (.names)                                          0.195     7.593
n_n3888.in[1] (.names)                                           1.338     8.931
n_n3888.out[0] (.names)                                          0.195     9.126
n_n4017.in[1] (.names)                                           1.338    10.463
n_n4017.out[0] (.names)                                          0.195    10.658
n_n3925.in[1] (.names)                                           1.338    11.996
n_n3925.out[0] (.names)                                          0.195    12.191
n_n4082.in[1] (.names)                                           1.338    13.529
n_n4082.out[0] (.names)                                          0.195    13.724
n_n3948.in[1] (.names)                                           1.338    15.062
n_n3948.out[0] (.names)                                          0.195    15.257
[1969].in[1] (.names)                                            1.338    16.594
[1969].out[0] (.names)                                           0.195    16.789
n_n3602.in[1] (.names)                                           1.338    18.127
n_n3602.out[0] (.names)                                          0.195    18.322
n_n3949.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3949.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 10
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4158.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[2104].in[0] (.names)                                            1.338    10.463
[2104].out[0] (.names)                                           0.195    10.658
n_n3236.in[3] (.names)                                           1.338    11.996
n_n3236.out[0] (.names)                                          0.195    12.191
[1639].in[0] (.names)                                            1.338    13.529
[1639].out[0] (.names)                                           0.195    13.724
n_n3729.in[3] (.names)                                           1.338    15.062
n_n3729.out[0] (.names)                                          0.195    15.257
n_n3746.in[2] (.names)                                           1.338    16.594
n_n3746.out[0] (.names)                                          0.195    16.789
n_n3437.in[1] (.names)                                           1.338    18.127
n_n3437.out[0] (.names)                                          0.195    18.322
n_n4158.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4158.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 11
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[2104].in[0] (.names)                                            1.338    10.463
[2104].out[0] (.names)                                           0.195    10.658
n_n3236.in[3] (.names)                                           1.338    11.996
n_n3236.out[0] (.names)                                          0.195    12.191
[1639].in[0] (.names)                                            1.338    13.529
[1639].out[0] (.names)                                           0.195    13.724
n_n3729.in[3] (.names)                                           1.338    15.062
n_n3729.out[0] (.names)                                          0.195    15.257
n_n3746.in[2] (.names)                                           1.338    16.594
n_n3746.out[0] (.names)                                          0.195    16.789
n_n3335.in[2] (.names)                                           1.338    18.127
n_n3335.out[0] (.names)                                          0.195    18.322
n_n3336.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3336.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 12
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
[1938].in[1] (.names)                                            1.338    11.996
[1938].out[0] (.names)                                           0.195    12.191
n_n4189.in[3] (.names)                                           1.338    13.529
n_n4189.out[0] (.names)                                          0.195    13.724
[1730].in[0] (.names)                                            1.338    15.062
[1730].out[0] (.names)                                           0.195    15.257
n_n3857.in[3] (.names)                                           1.338    16.594
n_n3857.out[0] (.names)                                          0.195    16.789
n_n3014.in[2] (.names)                                           1.338    18.127
n_n3014.out[0] (.names)                                          0.195    18.322
n_n3821.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3821.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 13
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3274.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
[1938].in[1] (.names)                                            1.338    11.996
[1938].out[0] (.names)                                           0.195    12.191
n_n4189.in[3] (.names)                                           1.338    13.529
n_n4189.out[0] (.names)                                          0.195    13.724
[1730].in[0] (.names)                                            1.338    15.062
[1730].out[0] (.names)                                           0.195    15.257
n_n3857.in[3] (.names)                                           1.338    16.594
n_n3857.out[0] (.names)                                          0.195    16.789
n_n3273.in[2] (.names)                                           1.338    18.127
n_n3273.out[0] (.names)                                          0.195    18.322
n_n3274.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3274.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 14
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3788.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
[1938].in[1] (.names)                                            1.338    11.996
[1938].out[0] (.names)                                           0.195    12.191
n_n4189.in[3] (.names)                                           1.338    13.529
n_n4189.out[0] (.names)                                          0.195    13.724
[1730].in[0] (.names)                                            1.338    15.062
[1730].out[0] (.names)                                           0.195    15.257
[1133].in[3] (.names)                                            1.338    16.594
[1133].out[0] (.names)                                           0.195    16.789
n_n3787.in[0] (.names)                                           1.338    18.127
n_n3787.out[0] (.names)                                          0.195    18.322
n_n3788.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3788.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 15
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3540.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
[1938].in[1] (.names)                                            1.338    11.996
[1938].out[0] (.names)                                           0.195    12.191
n_n4189.in[3] (.names)                                           1.338    13.529
n_n4189.out[0] (.names)                                          0.195    13.724
[1730].in[0] (.names)                                            1.338    15.062
[1730].out[0] (.names)                                           0.195    15.257
[1577].in[3] (.names)                                            1.338    16.594
[1577].out[0] (.names)                                           0.195    16.789
n_n3050.in[0] (.names)                                           1.338    18.127
n_n3050.out[0] (.names)                                          0.195    18.322
n_n3540.D[0] (.latch)                                            1.338    19.660
data arrival time                                                         19.660

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3540.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -19.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.388


#Path 16
Startpoint: n_n3906.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4083.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3906.clk[0] (.latch)                                          1.338     1.338
n_n3906.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2008].in[0] (.names)                                            1.338     2.800
[2008].out[0] (.names)                                           0.195     2.995
[7155].in[0] (.names)                                            1.338     4.332
[7155].out[0] (.names)                                           0.195     4.527
n_n3966.in[3] (.names)                                           1.338     5.865
n_n3966.out[0] (.names)                                          0.195     6.060
n_n3991.in[2] (.names)                                           1.338     7.398
n_n3991.out[0] (.names)                                          0.195     7.593
n_n3888.in[1] (.names)                                           1.338     8.931
n_n3888.out[0] (.names)                                          0.195     9.126
n_n4017.in[1] (.names)                                           1.338    10.463
n_n4017.out[0] (.names)                                          0.195    10.658
n_n3925.in[1] (.names)                                           1.338    11.996
n_n3925.out[0] (.names)                                          0.195    12.191
n_n4082.in[1] (.names)                                           1.338    13.529
n_n4082.out[0] (.names)                                          0.195    13.724
[1670].in[3] (.names)                                            1.338    15.062
[1670].out[0] (.names)                                           0.195    15.257
n_n2963.in[1] (.names)                                           1.338    16.594
n_n2963.out[0] (.names)                                          0.195    16.789
n_n4083.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4083.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 17
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4079.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[2104].in[0] (.names)                                            1.338    10.463
[2104].out[0] (.names)                                           0.195    10.658
n_n3236.in[3] (.names)                                           1.338    11.996
n_n3236.out[0] (.names)                                          0.195    12.191
[1639].in[0] (.names)                                            1.338    13.529
[1639].out[0] (.names)                                           0.195    13.724
n_n3729.in[3] (.names)                                           1.338    15.062
n_n3729.out[0] (.names)                                          0.195    15.257
n_n4032.in[2] (.names)                                           1.338    16.594
n_n4032.out[0] (.names)                                          0.195    16.789
n_n4079.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4079.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 18
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3884.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[2104].in[0] (.names)                                            1.338    10.463
[2104].out[0] (.names)                                           0.195    10.658
n_n3236.in[3] (.names)                                           1.338    11.996
n_n3236.out[0] (.names)                                          0.195    12.191
[1639].in[0] (.names)                                            1.338    13.529
[1639].out[0] (.names)                                           0.195    13.724
n_n3729.in[3] (.names)                                           1.338    15.062
n_n3729.out[0] (.names)                                          0.195    15.257
n_n3321.in[2] (.names)                                           1.338    16.594
n_n3321.out[0] (.names)                                          0.195    16.789
n_n3884.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3884.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 19
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3513.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[2104].in[0] (.names)                                            1.338    10.463
[2104].out[0] (.names)                                           0.195    10.658
n_n3236.in[3] (.names)                                           1.338    11.996
n_n3236.out[0] (.names)                                          0.195    12.191
[1639].in[0] (.names)                                            1.338    13.529
[1639].out[0] (.names)                                           0.195    13.724
[1546].in[3] (.names)                                            1.338    15.062
[1546].out[0] (.names)                                           0.195    15.257
n_n3487.in[3] (.names)                                           1.338    16.594
n_n3487.out[0] (.names)                                          0.195    16.789
n_n3513.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3513.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 20
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3713.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[2104].in[0] (.names)                                            1.338    10.463
[2104].out[0] (.names)                                           0.195    10.658
n_n3236.in[3] (.names)                                           1.338    11.996
n_n3236.out[0] (.names)                                          0.195    12.191
[1639].in[0] (.names)                                            1.338    13.529
[1639].out[0] (.names)                                           0.195    13.724
[1625].in[3] (.names)                                            1.338    15.062
[1625].out[0] (.names)                                           0.195    15.257
n_n3712.in[0] (.names)                                           1.338    16.594
n_n3712.out[0] (.names)                                          0.195    16.789
n_n3713.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3713.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 21
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
[1938].in[1] (.names)                                            1.338    11.996
[1938].out[0] (.names)                                           0.195    12.191
n_n4189.in[3] (.names)                                           1.338    13.529
n_n4189.out[0] (.names)                                          0.195    13.724
[869].in[0] (.names)                                             1.338    15.062
[869].out[0] (.names)                                            0.195    15.257
n_n3244.in[1] (.names)                                           1.338    16.594
n_n3244.out[0] (.names)                                          0.195    16.789
n_n3931.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3931.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 22
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3947.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
[1938].in[1] (.names)                                            1.338    11.996
[1938].out[0] (.names)                                           0.195    12.191
n_n4189.in[3] (.names)                                           1.338    13.529
n_n4189.out[0] (.names)                                          0.195    13.724
[869].in[0] (.names)                                             1.338    15.062
[869].out[0] (.names)                                            0.195    15.257
n_n3946.in[1] (.names)                                           1.338    16.594
n_n3946.out[0] (.names)                                          0.195    16.789
n_n3947.D[0] (.latch)                                            1.338    18.127
data arrival time                                                         18.127

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3947.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.127
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.855


#Path 23
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3369.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[2074].in[1] (.names)                                            1.338    11.996
[2074].out[0] (.names)                                           0.195    12.191
[1815].in[2] (.names)                                            1.338    13.529
[1815].out[0] (.names)                                           0.195    13.724
n_n3165.in[1] (.names)                                           1.338    15.062
n_n3165.out[0] (.names)                                          0.195    15.257
n_n3369.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3369.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 24
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3791.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[2104].in[0] (.names)                                            1.338    10.463
[2104].out[0] (.names)                                           0.195    10.658
n_n3236.in[3] (.names)                                           1.338    11.996
n_n3236.out[0] (.names)                                          0.195    12.191
[857].in[0] (.names)                                             1.338    13.529
[857].out[0] (.names)                                            0.195    13.724
n_n3653.in[1] (.names)                                           1.338    15.062
n_n3653.out[0] (.names)                                          0.195    15.257
n_n3791.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3791.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 25
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3908.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[2104].in[0] (.names)                                            1.338    10.463
[2104].out[0] (.names)                                           0.195    10.658
n_n3236.in[3] (.names)                                           1.338    11.996
n_n3236.out[0] (.names)                                          0.195    12.191
[857].in[0] (.names)                                             1.338    13.529
[857].out[0] (.names)                                            0.195    13.724
n_n3322.in[2] (.names)                                           1.338    15.062
n_n3322.out[0] (.names)                                          0.195    15.257
n_n3908.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3908.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 26
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3516.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
[1938].in[1] (.names)                                            1.338    11.996
[1938].out[0] (.names)                                           0.195    12.191
n_n4189.in[3] (.names)                                           1.338    13.529
n_n4189.out[0] (.names)                                          0.195    13.724
n_n2992.in[1] (.names)                                           1.338    15.062
n_n2992.out[0] (.names)                                          0.195    15.257
n_n3516.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3516.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 27
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3815.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
[1938].in[1] (.names)                                            1.338    11.996
[1938].out[0] (.names)                                           0.195    12.191
n_n4189.in[3] (.names)                                           1.338    13.529
n_n4189.out[0] (.names)                                          0.195    13.724
n_n3814.in[1] (.names)                                           1.338    15.062
n_n3814.out[0] (.names)                                          0.195    15.257
n_n3815.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3815.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 28
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3529.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
[1938].in[1] (.names)                                            1.338    11.996
[1938].out[0] (.names)                                           0.195    12.191
[1656].in[3] (.names)                                            1.338    13.529
[1656].out[0] (.names)                                           0.195    13.724
n_n3240.in[0] (.names)                                           1.338    15.062
n_n3240.out[0] (.names)                                          0.195    15.257
n_n3529.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3529.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 29
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3875.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
[1938].in[1] (.names)                                            1.338    11.996
[1938].out[0] (.names)                                           0.195    12.191
[1693].in[3] (.names)                                            1.338    13.529
[1693].out[0] (.names)                                           0.195    13.724
n_n3113.in[0] (.names)                                           1.338    15.062
n_n3113.out[0] (.names)                                          0.195    15.257
n_n3875.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3875.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 30
Startpoint: n_n3906.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3974.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3906.clk[0] (.latch)                                          1.338     1.338
n_n3906.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2008].in[0] (.names)                                            1.338     2.800
[2008].out[0] (.names)                                           0.195     2.995
[7155].in[0] (.names)                                            1.338     4.332
[7155].out[0] (.names)                                           0.195     4.527
n_n3966.in[3] (.names)                                           1.338     5.865
n_n3966.out[0] (.names)                                          0.195     6.060
n_n3991.in[2] (.names)                                           1.338     7.398
n_n3991.out[0] (.names)                                          0.195     7.593
n_n3888.in[1] (.names)                                           1.338     8.931
n_n3888.out[0] (.names)                                          0.195     9.126
n_n4017.in[1] (.names)                                           1.338    10.463
n_n4017.out[0] (.names)                                          0.195    10.658
n_n3925.in[1] (.names)                                           1.338    11.996
n_n3925.out[0] (.names)                                          0.195    12.191
[1154].in[2] (.names)                                            1.338    13.529
[1154].out[0] (.names)                                           0.195    13.724
n_n3027.in[1] (.names)                                           1.338    15.062
n_n3027.out[0] (.names)                                          0.195    15.257
n_n3974.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3974.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 31
Startpoint: n_n3906.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4018.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3906.clk[0] (.latch)                                          1.338     1.338
n_n3906.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2008].in[0] (.names)                                            1.338     2.800
[2008].out[0] (.names)                                           0.195     2.995
[7155].in[0] (.names)                                            1.338     4.332
[7155].out[0] (.names)                                           0.195     4.527
n_n3966.in[3] (.names)                                           1.338     5.865
n_n3966.out[0] (.names)                                          0.195     6.060
n_n3991.in[2] (.names)                                           1.338     7.398
n_n3991.out[0] (.names)                                          0.195     7.593
n_n3888.in[1] (.names)                                           1.338     8.931
n_n3888.out[0] (.names)                                          0.195     9.126
n_n4017.in[1] (.names)                                           1.338    10.463
n_n4017.out[0] (.names)                                          0.195    10.658
n_n3925.in[1] (.names)                                           1.338    11.996
n_n3925.out[0] (.names)                                          0.195    12.191
[7364].in[2] (.names)                                            1.338    13.529
[7364].out[0] (.names)                                           0.195    13.724
n_n3717.in[2] (.names)                                           1.338    15.062
n_n3717.out[0] (.names)                                          0.195    15.257
n_n4018.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4018.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 32
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4027.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[1407].in[2] (.names)                                            1.338    11.996
[1407].out[0] (.names)                                           0.195    12.191
[1387].in[2] (.names)                                            1.338    13.529
[1387].out[0] (.names)                                           0.195    13.724
n_n2980.in[0] (.names)                                           1.338    15.062
n_n2980.out[0] (.names)                                          0.195    15.257
n_n4027.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4027.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 33
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4126.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[2074].in[1] (.names)                                            1.338    11.996
[2074].out[0] (.names)                                           0.195    12.191
[1115].in[2] (.names)                                            1.338    13.529
[1115].out[0] (.names)                                           0.195    13.724
n_n3277.in[1] (.names)                                           1.338    15.062
n_n3277.out[0] (.names)                                          0.195    15.257
n_n4126.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4126.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 34
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3283.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[2074].in[1] (.names)                                            1.338    11.996
[2074].out[0] (.names)                                           0.195    12.191
[1188].in[2] (.names)                                            1.338    13.529
[1188].out[0] (.names)                                           0.195    13.724
n_n3053.in[1] (.names)                                           1.338    15.062
n_n3053.out[0] (.names)                                          0.195    15.257
n_n3283.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3283.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 35
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3961.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[2074].in[1] (.names)                                            1.338    11.996
[2074].out[0] (.names)                                           0.195    12.191
[1214].in[2] (.names)                                            1.338    13.529
[1214].out[0] (.names)                                           0.195    13.724
n_n2964.in[1] (.names)                                           1.338    15.062
n_n2964.out[0] (.names)                                          0.195    15.257
n_n3961.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3961.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 36
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4036.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[2074].in[1] (.names)                                            1.338    11.996
[2074].out[0] (.names)                                           0.195    12.191
[1431].in[2] (.names)                                            1.338    13.529
[1431].out[0] (.names)                                           0.195    13.724
n_n3093.in[1] (.names)                                           1.338    15.062
n_n3093.out[0] (.names)                                          0.195    15.257
n_n4036.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4036.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 37
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[2074].in[1] (.names)                                            1.338    11.996
[2074].out[0] (.names)                                           0.195    12.191
[1447].in[2] (.names)                                            1.338    13.529
[1447].out[0] (.names)                                           0.195    13.724
n_n3339.in[1] (.names)                                           1.338    15.062
n_n3339.out[0] (.names)                                          0.195    15.257
n_n3340.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3340.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 38
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4246.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[2074].in[1] (.names)                                            1.338    11.996
[2074].out[0] (.names)                                           0.195    12.191
[1454].in[2] (.names)                                            1.338    13.529
[1454].out[0] (.names)                                           0.195    13.724
n_n3276.in[1] (.names)                                           1.338    15.062
n_n3276.out[0] (.names)                                          0.195    15.257
n_n4246.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4246.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 39
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[2074].in[1] (.names)                                            1.338    11.996
[2074].out[0] (.names)                                           0.195    12.191
[1599].in[2] (.names)                                            1.338    13.529
[1599].out[0] (.names)                                           0.195    13.724
n_n3147.in[1] (.names)                                           1.338    15.062
n_n3147.out[0] (.names)                                          0.195    15.257
n_n4093.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 40
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[2074].in[1] (.names)                                            1.338    11.996
[2074].out[0] (.names)                                           0.195    12.191
[1618].in[2] (.names)                                            1.338    13.529
[1618].out[0] (.names)                                           0.195    13.724
n_n3599.in[1] (.names)                                           1.338    15.062
n_n3599.out[0] (.names)                                          0.195    15.257
n_n4212.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4212.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 41
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4004.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[2074].in[1] (.names)                                            1.338    11.996
[2074].out[0] (.names)                                           0.195    12.191
[1647].in[2] (.names)                                            1.338    13.529
[1647].out[0] (.names)                                           0.195    13.724
n_n3091.in[3] (.names)                                           1.338    15.062
n_n3091.out[0] (.names)                                          0.195    15.257
n_n4004.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4004.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 42
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4171.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[2074].in[1] (.names)                                            1.338    11.996
[2074].out[0] (.names)                                           0.195    12.191
[2069].in[2] (.names)                                            1.338    13.529
[2069].out[0] (.names)                                           0.195    13.724
n_n3596.in[1] (.names)                                           1.338    15.062
n_n3596.out[0] (.names)                                          0.195    15.257
n_n4171.D[0] (.latch)                                            1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4171.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 43
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3862.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[2104].in[0] (.names)                                            1.338    10.463
[2104].out[0] (.names)                                           0.195    10.658
[1157].in[3] (.names)                                            1.338    11.996
[1157].out[0] (.names)                                           0.195    12.191
n_n3117.in[3] (.names)                                           1.338    13.529
n_n3117.out[0] (.names)                                          0.195    13.724
n_n3862.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3862.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 44
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[2104].in[0] (.names)                                            1.338    10.463
[2104].out[0] (.names)                                           0.195    10.658
n_n3236.in[3] (.names)                                           1.338    11.996
n_n3236.out[0] (.names)                                          0.195    12.191
n_n3488.in[1] (.names)                                           1.338    13.529
n_n3488.out[0] (.names)                                          0.195    13.724
n_n3489.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3489.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 45
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[2104].in[0] (.names)                                            1.338    10.463
[2104].out[0] (.names)                                           0.195    10.658
n_n3236.in[3] (.names)                                           1.338    11.996
n_n3236.out[0] (.names)                                          0.195    12.191
n_n3211.in[1] (.names)                                           1.338    13.529
n_n3211.out[0] (.names)                                          0.195    13.724
n_n3212.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3212.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 46
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[2104].in[0] (.names)                                            1.338    10.463
[2104].out[0] (.names)                                           0.195    10.658
[1539].in[3] (.names)                                            1.338    11.996
[1539].out[0] (.names)                                           0.195    12.191
n_n3664.in[0] (.names)                                           1.338    13.529
n_n3664.out[0] (.names)                                          0.195    13.724
n_n3774.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3774.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 47
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3420.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
n_n3827.in[1] (.names)                                           1.338    11.996
n_n3827.out[0] (.names)                                          0.195    12.191
n_n2973.in[0] (.names)                                           1.338    13.529
n_n2973.out[0] (.names)                                          0.195    13.724
n_n3420.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3420.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 48
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3826.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
n_n3827.in[1] (.names)                                           1.338    11.996
n_n3827.out[0] (.names)                                          0.195    12.191
n_n3825.in[0] (.names)                                           1.338    13.529
n_n3825.out[0] (.names)                                          0.195    13.724
n_n3826.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3826.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 49
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3992.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[1034].in[2] (.names)                                            1.338    11.996
[1034].out[0] (.names)                                           0.195    12.191
n_n3723.in[1] (.names)                                           1.338    13.529
n_n3723.out[0] (.names)                                          0.195    13.724
n_n3992.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3992.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 50
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3965.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[1407].in[2] (.names)                                            1.338    11.996
[1407].out[0] (.names)                                           0.195    12.191
n_n3106.in[2] (.names)                                           1.338    13.529
n_n3106.out[0] (.names)                                          0.195    13.724
n_n3965.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3965.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 51
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n4000.in[1] (.names)                                           1.338    10.463
n_n4000.out[0] (.names)                                          0.195    10.658
[1007].in[1] (.names)                                            1.338    11.996
[1007].out[0] (.names)                                           0.195    12.191
n_n3332.in[1] (.names)                                           1.338    13.529
n_n3332.out[0] (.names)                                          0.195    13.724
n_n4214.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4214.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 52
Startpoint: n_n3906.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3996.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3906.clk[0] (.latch)                                          1.338     1.338
n_n3906.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2008].in[0] (.names)                                            1.338     2.800
[2008].out[0] (.names)                                           0.195     2.995
[7155].in[0] (.names)                                            1.338     4.332
[7155].out[0] (.names)                                           0.195     4.527
n_n3966.in[3] (.names)                                           1.338     5.865
n_n3966.out[0] (.names)                                          0.195     6.060
n_n3991.in[2] (.names)                                           1.338     7.398
n_n3991.out[0] (.names)                                          0.195     7.593
n_n3888.in[1] (.names)                                           1.338     8.931
n_n3888.out[0] (.names)                                          0.195     9.126
[7302].in[1] (.names)                                            1.338    10.463
[7302].out[0] (.names)                                           0.195    10.658
[1526].in[2] (.names)                                            1.338    11.996
[1526].out[0] (.names)                                           0.195    12.191
n_n3200.in[0] (.names)                                           1.338    13.529
n_n3200.out[0] (.names)                                          0.195    13.724
n_n3996.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3996.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 53
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4060.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
n_n3833.in[2] (.names)                                           1.338    10.463
n_n3833.out[0] (.names)                                          0.195    10.658
[963].in[0] (.names)                                             1.338    11.996
[963].out[0] (.names)                                            0.195    12.191
n_n47.in[0] (.names)                                             1.338    13.529
n_n47.out[0] (.names)                                            0.195    13.724
n_n4060.D[0] (.latch)                                            1.338    15.062
data arrival time                                                         15.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4060.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -15.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.790


#Path 54
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3750.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
n_n3040.in[1] (.names)                                           1.338    11.996
n_n3040.out[0] (.names)                                          0.195    12.191
n_n3750.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3750.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 55
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3761.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[860].in[0] (.names)                                             1.338    10.463
[860].out[0] (.names)                                            0.195    10.658
n_n3640.in[2] (.names)                                           1.338    11.996
n_n3640.out[0] (.names)                                          0.195    12.191
n_n3761.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3761.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 56
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
[860].in[0] (.names)                                             1.338    10.463
[860].out[0] (.names)                                            0.195    10.658
n_n3213.in[1] (.names)                                           1.338    11.996
n_n3213.out[0] (.names)                                          0.195    12.191
n_n3214.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3214.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 57
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3509.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
n_n4202.in[0] (.names)                                           1.338    10.463
n_n4202.out[0] (.names)                                          0.195    10.658
n_n3241.in[1] (.names)                                           1.338    11.996
n_n3241.out[0] (.names)                                          0.195    12.191
n_n3509.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3509.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 58
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3829.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
[938].in[1] (.names)                                             1.338    10.463
[938].out[0] (.names)                                            0.195    10.658
n_n3828.in[0] (.names)                                           1.338    11.996
n_n3828.out[0] (.names)                                          0.195    12.191
n_n3829.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3829.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 59
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3442.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
n_n4200.in[0] (.names)                                           1.338     5.865
n_n4200.out[0] (.names)                                          0.195     6.060
[7002].in[1] (.names)                                            1.338     7.398
[7002].out[0] (.names)                                           0.195     7.593
n_n3281.in[3] (.names)                                           1.338     8.931
n_n3281.out[0] (.names)                                          0.195     9.126
[1124].in[1] (.names)                                            1.338    10.463
[1124].out[0] (.names)                                           0.195    10.658
n_n3215.in[0] (.names)                                           1.338    11.996
n_n3215.out[0] (.names)                                          0.195    12.191
n_n3442.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3442.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 60
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3838.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
[1826].in[1] (.names)                                            1.338    10.463
[1826].out[0] (.names)                                           0.195    10.658
n_n3432.in[0] (.names)                                           1.338    11.996
n_n3432.out[0] (.names)                                          0.195    12.191
n_n3838.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3838.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 61
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3460.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
[7512].in[2] (.names)                                            1.338    10.463
[7512].out[0] (.names)                                           0.195    10.658
n_n42.in[1] (.names)                                             1.338    11.996
n_n42.out[0] (.names)                                            0.195    12.191
n_n3460.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3460.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 62
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3999.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
n_n3549.in[2] (.names)                                           1.338     8.931
n_n3549.out[0] (.names)                                          0.195     9.126
[1804].in[2] (.names)                                            1.338    10.463
[1804].out[0] (.names)                                           0.195    10.658
n_n4254.in[0] (.names)                                           1.338    11.996
n_n4254.out[0] (.names)                                          0.195    12.191
n_n3999.D[0] (.latch)                                            1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3999.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 63
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3799.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3798.in[1] (.names)                                           1.338    10.463
n_n3798.out[0] (.names)                                          0.195    10.658
n_n3799.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3799.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 64
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3776.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3614.in[1] (.names)                                           1.338    10.463
n_n3614.out[0] (.names)                                          0.195    10.658
n_n3776.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3776.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 65
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3221.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3209.in[1] (.names)                                           1.338    10.463
n_n3209.out[0] (.names)                                          0.195    10.658
n_n3221.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3221.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 66
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4117.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3661.in[1] (.names)                                           1.338    10.463
n_n3661.out[0] (.names)                                          0.195    10.658
n_n4117.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4117.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 67
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3922.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3652.in[1] (.names)                                           1.338    10.463
n_n3652.out[0] (.names)                                          0.195    10.658
n_n3922.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3922.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 68
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3736.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3456.in[1] (.names)                                           1.338    10.463
n_n3456.out[0] (.names)                                          0.195    10.658
n_n3736.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3736.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 69
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3103.in[1] (.names)                                           1.338    10.463
n_n3103.out[0] (.names)                                          0.195    10.658
n_n3344.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3344.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 70
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3304.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3210.in[1] (.names)                                           1.338    10.463
n_n3210.out[0] (.names)                                          0.195    10.658
n_n3304.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3304.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 71
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3203.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3202.in[1] (.names)                                           1.338    10.463
n_n3202.out[0] (.names)                                          0.195    10.658
n_n3203.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3203.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 72
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4193.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3720.in[1] (.names)                                           1.338    10.463
n_n3720.out[0] (.names)                                          0.195    10.658
n_n4193.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4193.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 73
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3987.in[1] (.names)                                           1.338    10.463
n_n3987.out[0] (.names)                                          0.195    10.658
n_n3988.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 74
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3293.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3177.in[1] (.names)                                           1.338    10.463
n_n3177.out[0] (.names)                                          0.195    10.658
n_n3293.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3293.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 75
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3311.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3310.in[1] (.names)                                           1.338    10.463
n_n3310.out[0] (.names)                                          0.195    10.658
n_n3311.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3311.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 76
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3431.in[1] (.names)                                           1.338    10.463
n_n3431.out[0] (.names)                                          0.195    10.658
n_n3841.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 77
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3433.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3172.in[1] (.names)                                           1.338    10.463
n_n3172.out[0] (.names)                                          0.195    10.658
n_n3433.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3433.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 78
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3711.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3710.in[1] (.names)                                           1.338    10.463
n_n3710.out[0] (.names)                                          0.195    10.658
n_n3711.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3711.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 79
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4030.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n4029.in[1] (.names)                                           1.338    10.463
n_n4029.out[0] (.names)                                          0.195    10.658
n_n4030.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4030.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 80
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3659.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3658.in[1] (.names)                                           1.338    10.463
n_n3658.out[0] (.names)                                          0.195    10.658
n_n3659.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3659.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 81
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4071.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3615.in[1] (.names)                                           1.338    10.463
n_n3615.out[0] (.names)                                          0.195    10.658
n_n4071.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4071.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 82
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3679.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3049.in[1] (.names)                                           1.338    10.463
n_n3049.out[0] (.names)                                          0.195    10.658
n_n3679.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3679.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 83
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3957.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3956.in[1] (.names)                                           1.338    10.463
n_n3956.out[0] (.names)                                          0.195    10.658
n_n3957.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3957.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 84
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3558.in[1] (.names)                                           1.338    10.463
n_n3558.out[0] (.names)                                          0.195    10.658
n_n3625.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3625.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 85
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3832.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
n_n3086.in[1] (.names)                                           1.338    10.463
n_n3086.out[0] (.names)                                          0.195    10.658
n_n3832.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3832.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 86
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3743.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
n_n3955.in[2] (.names)                                           1.338     8.931
n_n3955.out[0] (.names)                                          0.195     9.126
n_n3666.in[1] (.names)                                           1.338    10.463
n_n3666.out[0] (.names)                                          0.195    10.658
n_n3743.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3743.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 87
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
[970].in[2] (.names)                                             1.338     8.931
[970].out[0] (.names)                                            0.195     9.126
n_n3474.in[0] (.names)                                           1.338    10.463
n_n3474.out[0] (.names)                                          0.195    10.658
n_n3475.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 88
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3981.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_6.in[0] (.names)                                            1.338     2.800
nrq5_6.out[0] (.names)                                           0.195     2.995
[2140].in[1] (.names)                                            1.338     4.332
[2140].out[0] (.names)                                           0.195     4.527
n_n3569.in[0] (.names)                                           1.338     5.865
n_n3569.out[0] (.names)                                          0.195     6.060
[2136].in[2] (.names)                                            1.338     7.398
[2136].out[0] (.names)                                           0.195     7.593
[1045].in[2] (.names)                                            1.338     8.931
[1045].out[0] (.names)                                           0.195     9.126
n_n3980.in[3] (.names)                                           1.338    10.463
n_n3980.out[0] (.names)                                          0.195    10.658
n_n3981.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3981.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 89
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3715.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
[7012].in[0] (.names)                                            1.338     5.865
[7012].out[0] (.names)                                           0.195     6.060
[2189].in[2] (.names)                                            1.338     7.398
[2189].out[0] (.names)                                           0.195     7.593
n_n4008.in[0] (.names)                                           1.338     8.931
n_n4008.out[0] (.names)                                          0.195     9.126
n_n3007.in[1] (.names)                                           1.338    10.463
n_n3007.out[0] (.names)                                          0.195    10.658
n_n3715.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3715.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 90
Startpoint: n_n3626.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3480.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          1.338     1.338
n_n3626.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[2236].in[0] (.names)                                            1.338     2.800
[2236].out[0] (.names)                                           0.195     2.995
n_n3976.in[3] (.names)                                           1.338     4.332
n_n3976.out[0] (.names)                                          0.195     4.527
[7012].in[0] (.names)                                            1.338     5.865
[7012].out[0] (.names)                                           0.195     6.060
[2189].in[2] (.names)                                            1.338     7.398
[2189].out[0] (.names)                                           0.195     7.593
n_n4008.in[0] (.names)                                           1.338     8.931
n_n4008.out[0] (.names)                                          0.195     9.126
n_n3266.in[0] (.names)                                           1.338    10.463
n_n3266.out[0] (.names)                                          0.195    10.658
n_n3480.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3480.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 91
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3175.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3174.in[1] (.names)                                           1.338    10.463
n_n3174.out[0] (.names)                                          0.195    10.658
n_n3175.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3175.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 92
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4116.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3969.in[1] (.names)                                           1.338    10.463
n_n3969.out[0] (.names)                                          0.195    10.658
n_n4116.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4116.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 93
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3700.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3259.in[1] (.names)                                           1.338    10.463
n_n3259.out[0] (.names)                                          0.195    10.658
n_n3700.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3700.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 94
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4133.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n2997.in[1] (.names)                                           1.338    10.463
n_n2997.out[0] (.names)                                          0.195    10.658
n_n4133.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4133.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 95
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n2972.in[1] (.names)                                           1.338    10.463
n_n2972.out[0] (.names)                                          0.195    10.658
n_n3157.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3157.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 96
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3071.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3070.in[1] (.names)                                           1.338    10.463
n_n3070.out[0] (.names)                                          0.195    10.658
n_n3071.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3071.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 97
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3870.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3772.in[1] (.names)                                           1.338    10.463
n_n3772.out[0] (.names)                                          0.195    10.658
n_n3870.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3870.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 98
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3805.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3132.in[1] (.names)                                           1.338    10.463
n_n3132.out[0] (.names)                                          0.195    10.658
n_n3805.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3805.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 99
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4039.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n4038.in[1] (.names)                                           1.338    10.463
n_n4038.out[0] (.names)                                          0.195    10.658
n_n4039.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4039.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 100
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3482.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           1.338     1.338
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     1.462
nrq5_2.in[0] (.names)                                            1.338     2.800
nrq5_2.out[0] (.names)                                           0.195     2.995
[2248].in[3] (.names)                                            1.338     4.332
[2248].out[0] (.names)                                           0.195     4.527
[6964].in[1] (.names)                                            1.338     5.865
[6964].out[0] (.names)                                           0.195     6.060
[6973].in[2] (.names)                                            1.338     7.398
[6973].out[0] (.names)                                           0.195     7.593
[796].in[2] (.names)                                             1.338     8.931
[796].out[0] (.names)                                            0.195     9.126
n_n3481.in[1] (.names)                                           1.338    10.463
n_n3481.out[0] (.names)                                          0.195    10.658
n_n3482.D[0] (.latch)                                            1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3482.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#End of timing report
