Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e780a8545ec489caef00abd900b7be1 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port clkOut [F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.srcs/sources_1/new/main.v:35]
ERROR: [VRFC 10-529] concurrent assignment to a non-net P1 is not permitted [F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.srcs/sources_1/new/main.v:35]
ERROR: [VRFC 10-529] concurrent assignment to a non-net P2 is not permitted [F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.srcs/sources_1/new/main.v:36]
ERROR: [VRFC 10-529] concurrent assignment to a non-net Cout is not permitted [F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.srcs/sources_1/new/main.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
