// Seed: 2492112509
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_2 = 0;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  inout supply1 id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_3
  );
  output wire id_1;
  assign id_2 = -1'b0;
  wire id_6;
  assign id_2 = (id_3);
  assign id_2 = id_5[1 : 1'b0];
endmodule
