INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/EDA2/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/EDA2_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_generate
INFO: [VRFC 10-311] analyzing module EDA2_CORE
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fsm_state' is not allowed [/home/cyx/Desktop/EDA2/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/EDA2_TOP.v:60]
INFO: [VRFC 10-311] analyzing module EDA2_TOP
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [/home/cyx/Desktop/EDA2/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/EDA2_TOP.v:216]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/EDA2/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/EDA2_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDA2_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/EDA2/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/coins_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coins_input
WARNING: [VRFC 10-3380] identifier 'stablizer_counter' is used before its declaration [/home/cyx/Desktop/EDA2/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/coins_input.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/EDA2/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/key_scan_hardware_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_generate
WARNING: [VRFC 10-3609] overwriting previous definition of module 'clock_generate' [/home/cyx/Desktop/EDA2/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/key_scan_hardware_test.v:22]
INFO: [VRFC 10-311] analyzing module key_scan_hardware_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/EDA2/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/EDA2/EDA2_TOP/EDA2_TOP.srcs/sim_1/new/EDA2_TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDA2_TOP_tb
