Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.900, November 09-13, 2003[doi>10.1109/ICCAD.2003.130]
ARM LTD. and TSMC LTD. 2012. ARM and TSMC collaborate to optimize next-generation 64-bit ARM processors for FinFET process technology. http://www.tsmc.com.
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Ajay N. Bhoj , Niraj K. Jha, Design of Logic Gates and Flip-Flops in High-Performance FinFET Technology, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.11, p.1975-1988, November 2013[doi>10.1109/TVLSI.2012.2227850]
Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
R. L. Burden and J. D. Faires. 2004. Interpolation and polynomial approximation. In Numerical Analysis, 8<sup>th</sup> Ed. Brooks Cole, Pacific Grove, CA.
A. Carlson, Z. Guo, S. Balasubramanian, L. T. Pang, T.-J. K. Liu, and B. Nikolic. 2006. FinFET SRAM with enhanced read/write margins. In Proceedings of the International SOI Conference (SOI'06). 105--106.
Saumya Chandra , Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Variation-tolerant dynamic power management at the system-level, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.9, p.1220-1232, September 2009[doi>10.1109/TVLSI.2009.2019803]
Hongliang Chang , Sachin S. Sapatnekar, Full-chip analysis of leakage power under process variations, including spatial correlations, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065716]
James Donald , Margaret Martonosi, Power efficiency for variation-tolerant multicore processors, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165645]
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000108]
D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S. P. Wong. 2001. Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE 89, 3, 259--288.
Siddharth Garg , Diana Marculescu , Sebastian X. Herbert, Process variation aware performance modeling and dynamic power management for multi-core systems, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
M. Gebhart, J. Hestness, E. Fatehi, P. Gratz, and S. W. Keckler. 2009. Running PARSEC 2.1 on M5. Tech. rep. The University of Texas at Austin, Department of Computer Science. http://www.cs.utexas.edu/âˆ¼parsec_m5/TR-09-32.pdf.
GlobalFoundries. 2012. GLOBALFOUNDRIES unveils FinFET transistor architecture optimized for next-generation mobile devices. http://www.globalfoundries.com/newsroom/2012/20120920.aspx.
S. Herbert and D. Marculescu. 2009. Variation-aware dynamic voltage/frequency scaling. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA'09). 301--312.
Eric Humenay , David Tarjan , Kevin Skadron, Impact of process variations on multicore performance symmetry, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Intel Corporation. 2011. Intel's revolutionary 22 nm transistor technology. http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-DetailsPresentation.pdf.
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Chun-Yi Lee , Niraj K. Jha, FinFET-based power simulator for interconnection networks, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.1, p.1-18, March 2010[doi>10.1145/1721650.1721652]
Chun-Yi Lee , Niraj K. Jha, Variable-Pipeline-Stage Router, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.9, p.1669-1682, September 2013[doi>10.1109/TVLSI.2012.2217401]
C.-Y. Lee and N. K. Jha. 2014. FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks. IEEE Trans. VLSI Syst. 22, 5, 1150--1163.
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
P. Mishra, A. Muttreja, and N. K. Jha. 2011. FinFET circuit design. In Nanoelectronic Circuit Design, N. K. Jha and D. Chen, Eds. Springer, 23--54.
Naveen Muralimanohar , Rajeev Balasubramonian , Norman P. Jouppi, Architecting Efficient Interconnects for Large Caches with CACTI 6.0, IEEE Micro, v.28 n.1, p.69-79, January 2008[doi>10.1109/MM.2008.2]
A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the International Conference on Computer Design (ICCD'07). 560--567.
Patrick Ndai , Swarup Bhunia , Amit Agarwal , Kaushik Roy, Within-Die Variation-Aware Scheduling in Superscalar Processors for Improved Throughput, IEEE Transactions on Computers, v.57 n.7, p.940-951, July 2008[doi>10.1109/TC.2008.40]
E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, and C.-T. Chung. 2004. Turning silicon on its edge. IEEE Circ. Dev. Mag. 4, 1, 20--31.
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
Standard Performance Evaluation Corporation. 2006. SPEC2006. http://www.spec.org/cpu2006/.
Synopsys. 2012. Sentaurus TCAD tool suite, version G-2012.06. 2012. http://www.synopsys.com.
A. Tang, Y. Yang, C.-Y. Lee, and N. K. Jha. 2015. McPAT-PVT: Delay and power modeling framework for FinFET processor architectures under PVT variations. IEEE Trans. VLSI Syst. 23, 9, 1616--1627.
Radu Teodorescu , Josep Torrellas, Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors, ACM SIGARCH Computer Architecture News, v.36 n.3, p.363-374, June 2008[doi>10.1145/1394608.1382152]
Y. Yang and N. K. Jha. 2014. FinPrin: FinFET logic circuit analysis and optimization under PVT variations. IEEE Trans. VLSI Syst. 22, 12, 2462--2475.
