TimeQuest Timing Analyzer report for CortexM3
Sat Jul 22 21:19:43 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 100C Model Setup: 'SWCLK'
 14. Slow 1200mV 100C Model Hold: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 100C Model Hold: 'SWCLK'
 16. Slow 1200mV 100C Model Recovery: 'SWCLK'
 17. Slow 1200mV 100C Model Recovery: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 100C Model Removal: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 100C Model Removal: 'SWCLK'
 20. Slow 1200mV 100C Model Metastability Summary
 21. Slow 1200mV -40C Model Fmax Summary
 22. Slow 1200mV -40C Model Setup Summary
 23. Slow 1200mV -40C Model Hold Summary
 24. Slow 1200mV -40C Model Recovery Summary
 25. Slow 1200mV -40C Model Removal Summary
 26. Slow 1200mV -40C Model Minimum Pulse Width Summary
 27. Slow 1200mV -40C Model Setup: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV -40C Model Setup: 'SWCLK'
 29. Slow 1200mV -40C Model Hold: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV -40C Model Hold: 'SWCLK'
 31. Slow 1200mV -40C Model Recovery: 'SWCLK'
 32. Slow 1200mV -40C Model Recovery: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV -40C Model Removal: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV -40C Model Removal: 'SWCLK'
 35. Slow 1200mV -40C Model Metastability Summary
 36. Fast 1200mV -40C Model Setup Summary
 37. Fast 1200mV -40C Model Hold Summary
 38. Fast 1200mV -40C Model Recovery Summary
 39. Fast 1200mV -40C Model Removal Summary
 40. Fast 1200mV -40C Model Minimum Pulse Width Summary
 41. Fast 1200mV -40C Model Setup: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV -40C Model Setup: 'SWCLK'
 43. Fast 1200mV -40C Model Hold: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV -40C Model Hold: 'SWCLK'
 45. Fast 1200mV -40C Model Recovery: 'SWCLK'
 46. Fast 1200mV -40C Model Recovery: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV -40C Model Removal: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV -40C Model Removal: 'SWCLK'
 49. Fast 1200mV -40C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv n40c Model)
 54. Signal Integrity Metrics (Slow 1200mv 100c Model)
 55. Signal Integrity Metrics (Fast 1200mv n40c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; CortexM3                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE55F23I7                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  41.1%      ;
;     Processor 3            ;  36.1%      ;
;     Processor 4            ;  31.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------------+---------------------------------------------------------------------+
; Clock Name                                                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                            ; Targets                                                             ;
+-----------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------------+---------------------------------------------------------------------+
; CLK50m                                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                   ; { CLK50m }                                                          ;
; SWCLK                                                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                   ; { SWCLK }                                                           ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK50m ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|inclk[0] ; { SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] } ;
+-----------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                   ;
+------------+-----------------+-----------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                      ; Note ;
+------------+-----------------+-----------------------------------------------------------------+------+
; 42.47 MHz  ; 42.47 MHz       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 134.41 MHz ; 134.41 MHz      ; SWCLK                                                           ;      ;
+------------+-----------------+-----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                                      ;
+-----------------------------------------------------------------+---------+---------------+
; Clock                                                           ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------+---------+---------------+
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; -12.060 ; -2659.714     ;
; SWCLK                                                           ; -6.440  ; -775.173      ;
+-----------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                                     ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.393 ; 0.000         ;
; SWCLK                                                           ; 0.395 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery Summary                                                  ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; SWCLK                                                           ; -2.818 ; -380.457      ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 14.948 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal Summary                                                  ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 2.354 ; 0.000         ;
; SWCLK                                                           ; 2.389 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; SWCLK                                                           ; -3.000 ; -262.570      ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.702  ; 0.000         ;
; CLK50m                                                          ; 9.853  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+---------+--------------------------------+--------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+--------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -12.060 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.343     ; 8.655      ;
; -12.060 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.343     ; 8.655      ;
; -12.059 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.343     ; 8.654      ;
; -12.024 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.610      ;
; -12.024 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.610      ;
; -12.023 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.609      ;
; -12.017 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.353     ; 8.602      ;
; -11.981 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.557      ;
; -11.908 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.353     ; 8.493      ;
; -11.905 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.353     ; 8.490      ;
; -11.904 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.353     ; 8.489      ;
; -11.872 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.448      ;
; -11.869 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.445      ;
; -11.868 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.444      ;
; -11.842 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.428      ;
; -11.842 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.428      ;
; -11.841 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.427      ;
; -11.838 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.424      ;
; -11.838 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.424      ;
; -11.837 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.423      ;
; -11.800 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.386      ;
; -11.799 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.375      ;
; -11.795 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.371      ;
; -11.770 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.356      ;
; -11.770 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.356      ;
; -11.769 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.355      ;
; -11.764 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.341      ;
; -11.731 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.317      ;
; -11.731 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.317      ;
; -11.730 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.316      ;
; -11.727 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.303      ;
; -11.704 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.343     ; 8.299      ;
; -11.695 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.272      ;
; -11.695 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.272      ;
; -11.694 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.271      ;
; -11.690 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.266      ;
; -11.687 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.263      ;
; -11.686 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.262      ;
; -11.686 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.262      ;
; -11.683 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.259      ;
; -11.682 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.258      ;
; -11.668 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.254      ;
; -11.659 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.351     ; 8.246      ;
; -11.659 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.351     ; 8.246      ;
; -11.658 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.351     ; 8.245      ;
; -11.650 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.351     ; 8.237      ;
; -11.650 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.351     ; 8.237      ;
; -11.649 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.351     ; 8.236      ;
; -11.618 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.194      ;
; -11.616 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.193      ;
; -11.615 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.191      ;
; -11.614 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.190      ;
; -11.607 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.184      ;
; -11.596 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.182      ;
; -11.596 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.182      ;
; -11.595 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.181      ;
; -11.582 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.159      ;
; -11.578 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.155      ;
; -11.553 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.129      ;
; -11.513 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.090      ;
; -11.513 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.090      ;
; -11.512 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.089      ;
; -11.510 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.087      ;
; -11.509 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.086      ;
; -11.509 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.086      ;
; -11.508 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.085      ;
; -11.507 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.084      ;
; -11.504 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.081      ;
; -11.503 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.080      ;
; -11.498 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.075      ;
; -11.495 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.072      ;
; -11.494 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.071      ;
; -11.486 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.072      ;
; -11.482 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.068      ;
; -11.468 ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.054      ;
; -11.468 ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.054      ;
; -11.467 ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.053      ;
; -11.444 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.020      ;
; -11.441 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.018      ;
; -11.441 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.018      ;
; -11.441 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.017      ;
; -11.440 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 8.017      ;
; -11.440 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.016      ;
; -11.425 ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.362     ; 8.001      ;
; -11.414 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.352     ; 8.000      ;
; -11.399 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.360     ; 7.977      ;
; -11.390 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.360     ; 7.968      ;
; -11.350 ; cortexm3ds_logic:ulogic|D0vzz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.351     ; 7.937      ;
; -11.350 ; cortexm3ds_logic:ulogic|D0vzz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.351     ; 7.937      ;
; -11.349 ; cortexm3ds_logic:ulogic|D0vzz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.351     ; 7.936      ;
; -11.341 ; cortexm3ds_logic:ulogic|L5pzz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.351     ; 7.928      ;
; -11.341 ; cortexm3ds_logic:ulogic|L5pzz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.351     ; 7.928      ;
; -11.340 ; cortexm3ds_logic:ulogic|L5pzz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.351     ; 7.927      ;
; -11.336 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.361     ; 7.913      ;
; -11.330 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.360     ; 7.908      ;
; -11.330 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.360     ; 7.908      ;
; -11.329 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.360     ; 7.907      ;
; -11.321 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.360     ; 7.899      ;
; -11.321 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.360     ; 7.899      ;
; -11.320 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.360     ; 7.898      ;
+---------+--------------------------------+--------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'SWCLK'                                                                                                          ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -6.440 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 7.365      ;
; -6.435 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 7.360      ;
; -6.425 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.067     ; 7.356      ;
; -6.418 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.067     ; 7.349      ;
; -6.362 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 7.287      ;
; -6.356 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.283      ;
; -6.351 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.278      ;
; -6.350 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 7.275      ;
; -6.300 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.227      ;
; -6.300 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.227      ;
; -6.296 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.223      ;
; -6.288 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.215      ;
; -6.284 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 7.209      ;
; -6.279 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.067     ; 7.210      ;
; -6.269 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 7.194      ;
; -6.253 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.180      ;
; -6.241 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.168      ;
; -6.218 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 7.143      ;
; -6.212 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.139      ;
; -6.202 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 7.127      ;
; -6.201 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 7.126      ;
; -6.200 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.127      ;
; -6.185 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.112      ;
; -6.166 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.093      ;
; -6.164 ; cortexm3ds_logic:ulogic|T3doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.067     ; 7.095      ;
; -6.150 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.077      ;
; -6.148 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.075      ;
; -6.146 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.073      ;
; -6.144 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.071      ;
; -6.134 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.061      ;
; -6.132 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.059      ;
; -6.129 ; cortexm3ds_logic:ulogic|X9eoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 7.054      ;
; -6.117 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.044      ;
; -6.116 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.043      ;
; -6.107 ; cortexm3ds_logic:ulogic|X1doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.067     ; 7.038      ;
; -6.103 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.030      ;
; -6.091 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.018      ;
; -6.082 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 7.015      ;
; -6.082 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 7.009      ;
; -6.075 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 7.008      ;
; -6.061 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.988      ;
; -6.052 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.979      ;
; -6.050 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Jhazz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.075     ; 6.973      ;
; -6.050 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|F4bzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.075     ; 6.973      ;
; -6.050 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Z2toz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.075     ; 6.973      ;
; -6.045 ; cortexm3ds_logic:ulogic|X9eoz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.972      ;
; -6.041 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.968      ;
; -6.035 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.968      ;
; -6.034 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.961      ;
; -6.028 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 6.953      ;
; -6.028 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.961      ;
; -6.016 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 6.941      ;
; -6.012 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.939      ;
; -5.994 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.921      ;
; -5.989 ; cortexm3ds_logic:ulogic|X9eoz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.916      ;
; -5.982 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 6.907      ;
; -5.982 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.909      ;
; -5.978 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.911      ;
; -5.971 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.904      ;
; -5.960 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.893      ;
; -5.953 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.886      ;
; -5.945 ; cortexm3ds_logic:ulogic|C5poz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.074     ; 6.869      ;
; -5.944 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.871      ;
; -5.941 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.874      ;
; -5.939 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.866      ;
; -5.932 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.859      ;
; -5.932 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.859      ;
; -5.930 ; cortexm3ds_logic:ulogic|Dbdoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.067     ; 6.861      ;
; -5.925 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Yrooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.074     ; 6.849      ;
; -5.918 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Nbeoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.074     ; 6.842      ;
; -5.911 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.838      ;
; -5.903 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.830      ;
; -5.902 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Blczz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.070     ; 6.830      ;
; -5.902 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Fjbzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.070     ; 6.830      ;
; -5.902 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Ctgoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.070     ; 6.830      ;
; -5.901 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.828      ;
; -5.901 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.828      ;
; -5.900 ; cortexm3ds_logic:ulogic|N6izz6 ; cortexm3ds_logic:ulogic|Jhazz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.072     ; 6.826      ;
; -5.900 ; cortexm3ds_logic:ulogic|N6izz6 ; cortexm3ds_logic:ulogic|F4bzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.072     ; 6.826      ;
; -5.900 ; cortexm3ds_logic:ulogic|N6izz6 ; cortexm3ds_logic:ulogic|Z2toz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.072     ; 6.826      ;
; -5.899 ; cortexm3ds_logic:ulogic|Pvcoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.074     ; 6.823      ;
; -5.896 ; cortexm3ds_logic:ulogic|Ybizz6 ; cortexm3ds_logic:ulogic|Jhazz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.075     ; 6.819      ;
; -5.896 ; cortexm3ds_logic:ulogic|Ybizz6 ; cortexm3ds_logic:ulogic|F4bzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.075     ; 6.819      ;
; -5.896 ; cortexm3ds_logic:ulogic|Ybizz6 ; cortexm3ds_logic:ulogic|Z2toz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.075     ; 6.819      ;
; -5.896 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.823      ;
; -5.889 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.816      ;
; -5.886 ; cortexm3ds_logic:ulogic|N6izz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.070     ; 6.814      ;
; -5.885 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Xrcoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.070     ; 6.813      ;
; -5.885 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Toezz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.070     ; 6.813      ;
; -5.885 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|T9ezz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.070     ; 6.813      ;
; -5.885 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Xmdzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.070     ; 6.813      ;
; -5.885 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|X7dzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.070     ; 6.813      ;
; -5.885 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|B6czz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.070     ; 6.813      ;
; -5.885 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.818      ;
; -5.881 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Pg1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.079     ; 6.800      ;
; -5.878 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.811      ;
; -5.876 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.803      ;
; -5.875 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.071     ; 6.802      ;
; -5.873 ; cortexm3ds_logic:ulogic|Earoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.073     ; 6.798      ;
; -5.871 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.804      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.393 ; cortexm3ds_logic:ulogic|Zqzf07                           ; cortexm3ds_logic:ulogic|Zqzf07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; cortexm3ds_logic:ulogic|Owzf07                           ; cortexm3ds_logic:ulogic|Owzf07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; cortexm3ds_logic:ulogic|Aw2nz6                           ; cortexm3ds_logic:ulogic|Aw2nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Vt8oz6                           ; cortexm3ds_logic:ulogic|Vt8oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|A37nz6                           ; cortexm3ds_logic:ulogic|A37nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Tyszz6                           ; cortexm3ds_logic:ulogic|Tyszz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|T5tzz6                           ; cortexm3ds_logic:ulogic|T5tzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Qh7nz6                           ; cortexm3ds_logic:ulogic|Qh7nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Wvea17                           ; cortexm3ds_logic:ulogic|Wvea17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|R0boz6                           ; cortexm3ds_logic:ulogic|R0boz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Deooz6                           ; cortexm3ds_logic:ulogic|Deooz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Oc7nz6                           ; cortexm3ds_logic:ulogic|Oc7nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Fvjzz6                           ; cortexm3ds_logic:ulogic|Fvjzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Gylzz6                           ; cortexm3ds_logic:ulogic|Gylzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Wdmzz6                           ; cortexm3ds_logic:ulogic|Wdmzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Hbmzz6                           ; cortexm3ds_logic:ulogic|Hbmzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Xmsnz6                           ; cortexm3ds_logic:ulogic|Xmsnz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Sgonz6                           ; cortexm3ds_logic:ulogic|Sgonz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Hdpzz6                           ; cortexm3ds_logic:ulogic|Hdpzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Ppfzz6                           ; cortexm3ds_logic:ulogic|Ppfzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Cnfzz6                           ; cortexm3ds_logic:ulogic|Cnfzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Ln1oz6                           ; cortexm3ds_logic:ulogic|Ln1oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Faioz6                           ; cortexm3ds_logic:ulogic|Faioz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Fiia17                           ; cortexm3ds_logic:ulogic|Fiia17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|I9ia17                           ; cortexm3ds_logic:ulogic|I9ia17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|K9tm17                           ; cortexm3ds_logic:ulogic|K9tm17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|We7107                           ; cortexm3ds_logic:ulogic|We7107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Zs6g07                           ; cortexm3ds_logic:ulogic|Zs6g07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Dh7107                           ; cortexm3ds_logic:ulogic|Dh7107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|F70t07                           ; cortexm3ds_logic:ulogic|F70t07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Dninz6                           ; cortexm3ds_logic:ulogic|Dninz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Wy3107                           ; cortexm3ds_logic:ulogic|Wy3107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Mi5nz6                           ; cortexm3ds_logic:ulogic|Mi5nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Dapzz6                           ; cortexm3ds_logic:ulogic|Dapzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Gahzz6                           ; cortexm3ds_logic:ulogic|Gahzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|U3wzz6                           ; cortexm3ds_logic:ulogic|U3wzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|T86b17                           ; cortexm3ds_logic:ulogic|T86b17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Za5oz6                           ; cortexm3ds_logic:ulogic|Za5oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Yy0107                           ; cortexm3ds_logic:ulogic|Yy0107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|V75oz6                           ; cortexm3ds_logic:ulogic|V75oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Ae1107                           ; cortexm3ds_logic:ulogic|Ae1107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Yw5oz6                           ; cortexm3ds_logic:ulogic|Yw5oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Uv0107                           ; cortexm3ds_logic:ulogic|Uv0107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Q56b17                           ; cortexm3ds_logic:ulogic|Q56b17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Ut5oz6                           ; cortexm3ds_logic:ulogic|Ut5oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Wa1107                           ; cortexm3ds_logic:ulogic|Wa1107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|D7hzz6                           ; cortexm3ds_logic:ulogic|D7hzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Q0wzz6                           ; cortexm3ds_logic:ulogic|Q0wzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Z6pzz6                           ; cortexm3ds_logic:ulogic|Z6pzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; cortexm3ds_logic:ulogic|Epzzz6                           ; cortexm3ds_logic:ulogic|Epzzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Dfnzz6                           ; cortexm3ds_logic:ulogic|Dfnzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[2] ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[2] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|pend_tran_reg  ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|pend_tran_reg  ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Byvzz6                           ; cortexm3ds_logic:ulogic|Byvzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|An0107                           ; cortexm3ds_logic:ulogic|An0107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|De0107                           ; cortexm3ds_logic:ulogic|De0107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Cwnzz6                           ; cortexm3ds_logic:ulogic|Cwnzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Yc2107                           ; cortexm3ds_logic:ulogic|Yc2107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Ijonz6                           ; cortexm3ds_logic:ulogic|Ijonz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Mmvzz6                           ; cortexm3ds_logic:ulogic|Mmvzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Eploz6                           ; cortexm3ds_logic:ulogic|Eploz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|R10007                           ; cortexm3ds_logic:ulogic|R10007                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Mkozz6                           ; cortexm3ds_logic:ulogic|Mkozz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Nknzz6                           ; cortexm3ds_logic:ulogic|Nknzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Eh1107                           ; cortexm3ds_logic:ulogic|Eh1107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|C21107                           ; cortexm3ds_logic:ulogic|C21107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cmsdk_ahb_to_sram:AhbItcm|buf_hit                        ; cmsdk_ahb_to_sram:AhbItcm|buf_hit                        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|P5gzz6                           ; cortexm3ds_logic:ulogic|P5gzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Fulnz6                           ; cortexm3ds_logic:ulogic|Fulnz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Ccvnz6                           ; cortexm3ds_logic:ulogic|Ccvnz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Vqknz6                           ; cortexm3ds_logic:ulogic|Vqknz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Hphnz6                           ; cortexm3ds_logic:ulogic|Hphnz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cmsdk_ahb_to_sram:AhbItcm|buf_pend                       ; cmsdk_ahb_to_sram:AhbItcm|buf_pend                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Q5wf07                           ; cortexm3ds_logic:ulogic|Q5wf07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Vjnoz6                           ; cortexm3ds_logic:ulogic|Vjnoz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Duhzz6                           ; cortexm3ds_logic:ulogic|Duhzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Mm1g07                           ; cortexm3ds_logic:ulogic|Mm1g07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Yv4nz6                           ; cortexm3ds_logic:ulogic|Yv4nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Vhnzz6                           ; cortexm3ds_logic:ulogic|Vhnzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Avaoz6                           ; cortexm3ds_logic:ulogic|Avaoz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Vza917                           ; cortexm3ds_logic:ulogic|Vza917                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|X6b917                           ; cortexm3ds_logic:ulogic|X6b917                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|A63nz6                           ; cortexm3ds_logic:ulogic|A63nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|N83nz6                           ; cortexm3ds_logic:ulogic|N83nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|U25107                           ; cortexm3ds_logic:ulogic|U25107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Fnyzz6                           ; cortexm3ds_logic:ulogic|Fnyzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Ptyzz6                           ; cortexm3ds_logic:ulogic|Ptyzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Ipyzz6                           ; cortexm3ds_logic:ulogic|Ipyzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Cgjoz6                           ; cortexm3ds_logic:ulogic|Cgjoz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|T38oz6                           ; cortexm3ds_logic:ulogic|T38oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Pp6oz6                           ; cortexm3ds_logic:ulogic|Pp6oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Ec0oz6                           ; cortexm3ds_logic:ulogic|Ec0oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Yh4oz6                           ; cortexm3ds_logic:ulogic|Yh4oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|V58oz6                           ; cortexm3ds_logic:ulogic|V58oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|M61oz6                           ; cortexm3ds_logic:ulogic|M61oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Wixf07                           ; cortexm3ds_logic:ulogic|Wixf07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Jq0007                           ; cortexm3ds_logic:ulogic|Jq0007                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|B9xzz6                           ; cortexm3ds_logic:ulogic|B9xzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Yl3107                           ; cortexm3ds_logic:ulogic|Yl3107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Vayzz6                           ; cortexm3ds_logic:ulogic|Vayzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.674      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'SWCLK'                                                                                                          ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.395 ; cortexm3ds_logic:ulogic|Df1g07 ; cortexm3ds_logic:ulogic|Df1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Ogroz6 ; cortexm3ds_logic:ulogic|Ogroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Hiroz6 ; cortexm3ds_logic:ulogic|Hiroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; cortexm3ds_logic:ulogic|Aucoz6 ; cortexm3ds_logic:ulogic|Aucoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.093      ; 0.674      ;
; 0.397 ; cortexm3ds_logic:ulogic|Ka1g07 ; cortexm3ds_logic:ulogic|Ka1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; cortexm3ds_logic:ulogic|Zb1g07 ; cortexm3ds_logic:ulogic|Zb1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; cortexm3ds_logic:ulogic|Od1g07 ; cortexm3ds_logic:ulogic|Od1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; cortexm3ds_logic:ulogic|G71g07 ; cortexm3ds_logic:ulogic|G71g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; cortexm3ds_logic:ulogic|V81g07 ; cortexm3ds_logic:ulogic|V81g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.091      ; 0.674      ;
; 0.412 ; cortexm3ds_logic:ulogic|Xrcoz6 ; cortexm3ds_logic:ulogic|Xrcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; cortexm3ds_logic:ulogic|Toezz6 ; cortexm3ds_logic:ulogic|Toezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; cortexm3ds_logic:ulogic|T9ezz6 ; cortexm3ds_logic:ulogic|T9ezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; cortexm3ds_logic:ulogic|Xmdzz6 ; cortexm3ds_logic:ulogic|Xmdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; cortexm3ds_logic:ulogic|X7dzz6 ; cortexm3ds_logic:ulogic|X7dzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; cortexm3ds_logic:ulogic|B6czz6 ; cortexm3ds_logic:ulogic|B6czz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|Nbeoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Uchoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Y6noz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; cortexm3ds_logic:ulogic|Ttsoz6 ; cortexm3ds_logic:ulogic|Ttsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Blczz6 ; cortexm3ds_logic:ulogic|Blczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Fjbzz6 ; cortexm3ds_logic:ulogic|Fjbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Jhazz6 ; cortexm3ds_logic:ulogic|Jhazz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Ctgoz6 ; cortexm3ds_logic:ulogic|Ctgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|F4bzz6 ; cortexm3ds_logic:ulogic|F4bzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Z2toz6 ; cortexm3ds_logic:ulogic|Z2toz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Uw1g07 ; cortexm3ds_logic:ulogic|Uw1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|Zcdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Nidoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Vedoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|T3doz6 ; cortexm3ds_logic:ulogic|T3doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Dbdoz6 ; cortexm3ds_logic:ulogic|Dbdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|H9doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Vycoz6 ; cortexm3ds_logic:ulogic|Vycoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|Bfroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|N8noz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; cortexm3ds_logic:ulogic|Fxcoz6 ; cortexm3ds_logic:ulogic|Fxcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.674      ;
; 0.414 ; cortexm3ds_logic:ulogic|Nrdoz6 ; cortexm3ds_logic:ulogic|Nrdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; cortexm3ds_logic:ulogic|Updoz6 ; cortexm3ds_logic:ulogic|Updoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; cortexm3ds_logic:ulogic|Bodoz6 ; cortexm3ds_logic:ulogic|Bodoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 0.674      ;
; 0.417 ; cortexm3ds_logic:ulogic|Ltooz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.678      ;
; 0.417 ; cortexm3ds_logic:ulogic|X1doz6 ; cortexm3ds_logic:ulogic|X1doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.678      ;
; 0.437 ; cortexm3ds_logic:ulogic|Im2nz6 ; cortexm3ds_logic:ulogic|Ym2nz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.698      ;
; 0.466 ; cortexm3ds_logic:ulogic|Bodoz6 ; cortexm3ds_logic:ulogic|Updoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 0.726      ;
; 0.566 ; cortexm3ds_logic:ulogic|Xklzz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.827      ;
; 0.609 ; cortexm3ds_logic:ulogic|Urhoz6 ; cortexm3ds_logic:ulogic|Sthoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.870      ;
; 0.627 ; cortexm3ds_logic:ulogic|Updoz6 ; cortexm3ds_logic:ulogic|Bodoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 0.887      ;
; 0.647 ; cortexm3ds_logic:ulogic|Yrooz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 0.909      ;
; 0.650 ; cortexm3ds_logic:ulogic|V81g07 ; cortexm3ds_logic:ulogic|Ka1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.091      ; 0.927      ;
; 0.651 ; cortexm3ds_logic:ulogic|Uw1g07 ; cortexm3ds_logic:ulogic|Rlgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.912      ;
; 0.655 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|Earoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.916      ;
; 0.693 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|Hiroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.509      ; 1.388      ;
; 0.694 ; cortexm3ds_logic:ulogic|Vycoz6 ; cortexm3ds_logic:ulogic|Fxcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.955      ;
; 0.700 ; cortexm3ds_logic:ulogic|Vycoz6 ; cortexm3ds_logic:ulogic|J0doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.508      ; 1.394      ;
; 0.708 ; cortexm3ds_logic:ulogic|E3ozz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.969      ;
; 0.709 ; cortexm3ds_logic:ulogic|Qmuzz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 0.970      ;
; 0.724 ; cortexm3ds_logic:ulogic|Gtdoz6 ; cortexm3ds_logic:ulogic|Bodoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 0.984      ;
; 0.744 ; cortexm3ds_logic:ulogic|Updoz6 ; cortexm3ds_logic:ulogic|Nrdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 1.004      ;
; 0.747 ; cortexm3ds_logic:ulogic|Jkdoz6 ; cortexm3ds_logic:ulogic|K4goz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.474      ; 1.407      ;
; 0.752 ; cortexm3ds_logic:ulogic|Qxvf07 ; cortexm3ds_logic:ulogic|D8czz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 1.014      ;
; 0.753 ; cortexm3ds_logic:ulogic|Ak2107 ; cortexm3ds_logic:ulogic|H6bzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 1.015      ;
; 0.754 ; cortexm3ds_logic:ulogic|Hqy917 ; cortexm3ds_logic:ulogic|Wfhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.015      ;
; 0.754 ; cortexm3ds_logic:ulogic|Cu0107 ; cortexm3ds_logic:ulogic|C5toz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.015      ;
; 0.754 ; cortexm3ds_logic:ulogic|D1izz6 ; cortexm3ds_logic:ulogic|U2izz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.015      ;
; 0.755 ; cortexm3ds_logic:ulogic|Tctzz6 ; cortexm3ds_logic:ulogic|Edeoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.016      ;
; 0.756 ; cortexm3ds_logic:ulogic|Tvqoz6 ; cortexm3ds_logic:ulogic|Lxqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.017      ;
; 0.756 ; cortexm3ds_logic:ulogic|Eapoz6 ; cortexm3ds_logic:ulogic|Cjhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.017      ;
; 0.756 ; cortexm3ds_logic:ulogic|Tvpzz6 ; cortexm3ds_logic:ulogic|Kxpzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.017      ;
; 0.757 ; cortexm3ds_logic:ulogic|E91107 ; cortexm3ds_logic:ulogic|Fetoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.018      ;
; 0.757 ; cortexm3ds_logic:ulogic|Zzzzz6 ; cortexm3ds_logic:ulogic|Vbezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.018      ;
; 0.757 ; cortexm3ds_logic:ulogic|M8poz6 ; cortexm3ds_logic:ulogic|Wwgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.018      ;
; 0.766 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|Hssoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.512      ; 1.464      ;
; 0.772 ; cortexm3ds_logic:ulogic|Evgoz6 ; cortexm3ds_logic:ulogic|Iwroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.471      ; 1.429      ;
; 0.786 ; cortexm3ds_logic:ulogic|Sthoz6 ; cortexm3ds_logic:ulogic|Wfhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.047      ;
; 0.813 ; cortexm3ds_logic:ulogic|Bodoz6 ; cortexm3ds_logic:ulogic|Nrdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 1.073      ;
; 0.818 ; cortexm3ds_logic:ulogic|Bodoz6 ; cortexm3ds_logic:ulogic|Gtdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 1.078      ;
; 0.841 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Fmdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.102      ;
; 0.865 ; cortexm3ds_logic:ulogic|Z9dzz6 ; cortexm3ds_logic:ulogic|Rbdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.464      ; 1.515      ;
; 0.874 ; cortexm3ds_logic:ulogic|Nbgoz6 ; cortexm3ds_logic:ulogic|Jdgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.080      ; 1.140      ;
; 0.880 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Jkdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.141      ;
; 0.885 ; cortexm3ds_logic:ulogic|Vbezz6 ; cortexm3ds_logic:ulogic|Ndezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.464      ; 1.535      ;
; 0.891 ; cortexm3ds_logic:ulogic|Wbpoz6 ; cortexm3ds_logic:ulogic|Ndpoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 1.153      ;
; 0.903 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Zb1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.472      ; 1.561      ;
; 0.906 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Od1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.472      ; 1.564      ;
; 0.931 ; cortexm3ds_logic:ulogic|Ghczz6 ; cortexm3ds_logic:ulogic|Yiczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.068      ; 1.185      ;
; 0.935 ; cortexm3ds_logic:ulogic|Gtdoz6 ; cortexm3ds_logic:ulogic|Gtdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 1.195      ;
; 0.936 ; cortexm3ds_logic:ulogic|Earoz6 ; cortexm3ds_logic:ulogic|Xosoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.512      ; 1.634      ;
; 0.938 ; cortexm3ds_logic:ulogic|Gtdoz6 ; cortexm3ds_logic:ulogic|Nrdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 1.198      ;
; 0.940 ; cortexm3ds_logic:ulogic|Cjhoz6 ; cortexm3ds_logic:ulogic|Hdsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.067      ; 1.193      ;
; 0.950 ; cortexm3ds_logic:ulogic|Kfbzz6 ; cortexm3ds_logic:ulogic|Chbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.068      ; 1.204      ;
; 0.961 ; cortexm3ds_logic:ulogic|Zdozz6 ; cortexm3ds_logic:ulogic|Rfozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.471      ; 1.618      ;
; 0.970 ; cortexm3ds_logic:ulogic|Ykezz6 ; cortexm3ds_logic:ulogic|Qmezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.502      ; 1.658      ;
; 0.979 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|Uchoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.240      ;
; 0.988 ; cortexm3ds_logic:ulogic|Vdqoz6 ; cortexm3ds_logic:ulogic|Mfqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 1.250      ;
; 0.990 ; cortexm3ds_logic:ulogic|U6poz6 ; cortexm3ds_logic:ulogic|Flooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.251      ;
; 0.990 ; cortexm3ds_logic:ulogic|Xdlzz6 ; cortexm3ds_logic:ulogic|Ghczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 1.252      ;
; 0.991 ; cortexm3ds_logic:ulogic|Oivf07 ; cortexm3ds_logic:ulogic|Kfbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.076      ; 1.253      ;
; 0.991 ; cortexm3ds_logic:ulogic|Xkzzz6 ; cortexm3ds_logic:ulogic|Ykezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.252      ;
; 0.991 ; cortexm3ds_logic:ulogic|Khlzz6 ; cortexm3ds_logic:ulogic|Xmooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.252      ;
; 0.992 ; cortexm3ds_logic:ulogic|Lc0107 ; cortexm3ds_logic:ulogic|Cjdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 1.253      ;
; 1.013 ; cortexm3ds_logic:ulogic|G71g07 ; cortexm3ds_logic:ulogic|Od1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.091      ; 1.290      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'SWCLK'                                                                                                       ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.818 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bzsoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.116     ; 3.700      ;
; -2.818 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|N6izz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.116     ; 3.700      ;
; -2.811 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Pg1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.117     ; 3.692      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vj3nz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X1doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.117     ; 3.260      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|P5doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.117     ; 3.260      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|L7doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.117     ; 3.260      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|H9doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.117     ; 3.260      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dbdoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.117     ; 3.260      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bfroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.111     ; 3.266      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Pdroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.111     ; 3.266      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|O8roz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.111     ; 3.266      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Earoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.111     ; 3.266      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Eanoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Quqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.110     ; 3.267      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Imhoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|W5soz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.116     ; 3.261      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ybizz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.113     ; 3.264      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Jdgoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.113     ; 3.264      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Holzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.116     ; 3.261      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Lyroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.116     ; 3.261      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Chbzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.116     ; 3.261      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Yiczz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.116     ; 3.261      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qi1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Csroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.117     ; 3.260      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Oygoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Furoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.117     ; 3.260      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Aqroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.117     ; 3.260      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Gwqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Wpqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.117     ; 3.260      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|O6ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.116     ; 3.261      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Efpoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Uw1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.113     ; 3.264      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rlgoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.113     ; 3.264      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hdsoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.116     ; 3.261      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rk1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.110     ; 3.267      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Uchoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vqszz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Veeoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|S3pzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dqooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Yrooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.111     ; 3.266      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Y6noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X9eoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ubroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.110     ; 3.267      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nbeoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Jehoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.112     ; 3.265      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|U0roz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.110     ; 3.267      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|M5roz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.111     ; 3.266      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|K2roz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.111     ; 3.266      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|O3poz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.111     ; 3.266      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Y3roz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.111     ; 3.266      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|A7roz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.111     ; 3.266      ;
; -2.379 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|T3doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.117     ; 3.260      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V1poz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.110     ; 3.266      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vmsoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.118     ; 3.258      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|L4izz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.118     ; 3.258      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ttsoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.109     ; 3.267      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zwsoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.118     ; 3.258      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ujroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.118     ; 3.258      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bzpzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.118     ; 3.258      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Wlroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.118     ; 3.258      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ynroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.118     ; 3.258      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Urhoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Sthoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Oivf07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.109     ; 3.267      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ctgoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Toezz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|T9ezz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xmdzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X7dzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|B6czz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|F4bzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.113     ; 3.263      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xrcoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xftoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Z2toz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.113     ; 3.263      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Gfazz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.113     ; 3.263      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E91107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Go1107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.109     ; 3.267      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Jhazz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.113     ; 3.263      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Fjbzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zzzzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xdlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.109     ; 3.267      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Scwf07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ak2107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.109     ; 3.267      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Z7bzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.113     ; 3.263      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Lc0107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ukdzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xkzzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hqy917 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qxvf07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.109     ; 3.267      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V9czz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Wbpoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.109     ; 3.267      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|N31g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Eapoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vdqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.109     ; 3.267      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dhqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.118     ; 3.258      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Tctzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.109     ; 3.267      ;
; -2.378 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Khlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.108     ; 3.268      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------------------------+--------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 14.948 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Xyyf07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.980      ;
; 14.948 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Stunz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.978      ;
; 14.948 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Osinz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.978      ;
; 14.987 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ox2t07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.939      ;
; 14.993 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hu7m17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.935      ;
; 14.999 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Yymnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 4.943      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|B0qt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.542      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|M1pt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.542      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Dtpt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.542      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pwpt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.542      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|V34g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.547      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T62g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.547      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fc2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.547      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ye2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.547      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hy2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.547      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Rh2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.547      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|M92g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.547      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Zp2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.547      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lk2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.547      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fn2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.547      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ts2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.547      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Nv2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.547      ;
; 15.355 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|C42g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.542      ;
; 15.356 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pkft07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.534      ;
; 15.356 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Faft07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.534      ;
; 15.356 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Nrft07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.534      ;
; 15.356 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Otgt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.534      ;
; 15.356 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vzet07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.534      ;
; 15.356 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Sjha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.560      ;
; 15.356 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Quha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.560      ;
; 15.356 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|J5gt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.534      ;
; 15.356 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|X1gt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.534      ;
; 15.356 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Cqgt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.534      ;
; 15.356 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jwet07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.534      ;
; 15.357 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|M9nm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.537      ;
; 15.357 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T0nm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.537      ;
; 15.357 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Xomm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.537      ;
; 15.357 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vumm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.537      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Bk5g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 4.548      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Tcmoz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.546      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|L5lnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.553      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lvgm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.553      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|S3ooz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.554      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|J22h07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T57107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 4.549      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Udxf07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 4.548      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Omha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.560      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ictm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.566      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|A09nz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.566      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Q6g917 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.547      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Sz3a17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.547      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|M0tt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 4.540      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|O7wt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.550      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Kipa17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 4.548      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Dm4oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vd9oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Md1oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pv2u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|D0zt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.543      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ahha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.564      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Gpha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.564      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Yrha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.560      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qbha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.560      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ieha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.560      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|G7nt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.550      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|W3wt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.550      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T0et07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 4.549      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hfl917 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.550      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Rovnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|L9ut07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.543      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Usvt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.550      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|V8gt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.547      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ifpt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.547      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|V87107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 4.549      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|L23u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Az2u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Aa8oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|E0wt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.550      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|O3nt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 4.550      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|J2lnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.553      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Noj917 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|M2nu07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hcgt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.547      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Uipt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.547      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|X29nz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.566      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Q7mt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Tevnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.554      ;
; 15.366 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|F52h07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.544      ;
; 15.367 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|No7oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.538      ;
; 15.367 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|W2xzz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.538      ;
; 15.367 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ecxzz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.538      ;
; 15.367 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Tdpa17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.536      ;
; 15.367 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Mm6oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.527      ;
; 15.367 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jj6oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.527      ;
; 15.367 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ckyzz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.527      ;
; 15.367 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|U63107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 4.522      ;
; 15.367 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T93107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 4.522      ;
; 15.367 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|V33107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 4.522      ;
; 15.367 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|W03107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 4.522      ;
; 15.367 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Xx2107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 4.522      ;
+--------+--------------------------------+--------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                   ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 2.354 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_we[1]                                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.558      ; 3.098      ;
; 2.354 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_we[2]                                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.558      ; 3.098      ;
; 2.354 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_we[0]                                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.558      ; 3.098      ;
; 2.354 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_we[3]                                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.558      ; 3.098      ;
; 2.368 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbItcm|buf_pend                                                        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.098      ;
; 2.369 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|reg_write                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.556      ; 3.111      ;
; 2.374 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|data_valid                                      ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 3.089      ;
; 2.374 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[1]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 3.087      ;
; 2.374 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[0]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 3.087      ;
; 2.374 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[4]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 3.087      ;
; 2.374 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[3]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 3.087      ;
; 2.374 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[2]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 3.087      ;
; 2.374 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[0]                                  ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 3.089      ;
; 2.375 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbItcm|buf_data_en                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 3.104      ;
; 2.375 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbItcm|buf_hit                                                         ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 3.104      ;
; 2.384 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[1]                                  ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 3.093      ;
; 2.385 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_data_en                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 3.098      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Kgfh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 3.138      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qifh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 3.138      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fefh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 3.138      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wkfh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 3.138      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wo1t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 3.138      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qwjh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.138      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wyjh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.138      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lujh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.138      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Mfkh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.138      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|C1kh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.138      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ac2t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.561      ; 3.138      ;
; 2.402 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_addr[0]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 3.101      ;
; 2.402 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_size[0]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 3.101      ;
; 2.402 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|reg_size[1]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.509      ; 3.097      ;
; 2.402 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_addr[1]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 3.101      ;
; 2.403 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|reg_addr[2]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 3.099      ;
; 2.403 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Atlzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 3.163      ;
; 2.403 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pasoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 3.163      ;
; 2.403 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qktoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 3.163      ;
; 2.403 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|F2ioz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 3.163      ;
; 2.403 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hbozz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 3.163      ;
; 2.403 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Zvozz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 3.163      ;
; 2.403 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|E3soz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 3.163      ;
; 2.403 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Aisoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 3.163      ;
; 2.406 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fg2t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.549      ; 3.141      ;
; 2.406 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Yk9g07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.136      ;
; 2.407 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_size[1]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 3.105      ;
; 2.407 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_write                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 3.105      ;
; 2.407 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Faioz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.139      ;
; 2.407 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|E9x917                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 3.139      ;
; 2.409 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[5]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 3.087      ;
; 2.409 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[2]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 3.087      ;
; 2.409 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[0]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 3.087      ;
; 2.409 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[1]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 3.087      ;
; 2.409 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[3]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 3.087      ;
; 2.409 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[4]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 3.087      ;
; 2.409 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[7]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 3.089      ;
; 2.409 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[9]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 3.089      ;
; 2.409 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Bnjzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 3.170      ;
; 2.409 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|B4nzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 3.170      ;
; 2.409 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jcnzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 3.170      ;
; 2.409 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|P9nzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 3.170      ;
; 2.412 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pkfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.562      ; 3.160      ;
; 2.412 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Xzfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.562      ; 3.160      ;
; 2.412 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ppfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.562      ; 3.160      ;
; 2.412 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Cnfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.562      ; 3.160      ;
; 2.416 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|V66107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.557      ; 3.159      ;
; 2.416 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Is5107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.557      ; 3.159      ;
; 2.417 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|H1gh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 3.143      ;
; 2.417 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|N3gh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 3.143      ;
; 2.417 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Czfh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 3.143      ;
; 2.417 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T5gh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 3.143      ;
; 2.417 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jt1t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 3.143      ;
; 2.418 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|AhbMtxArbM2:u_output_arb|iaddr_in_port[1] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 3.095      ;
; 2.418 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb|iaddr_in_port[1] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 3.095      ;
; 2.418 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|hsel_lock                                 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 3.095      ;
; 2.418 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb|no_port          ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 3.095      ;
; 2.418 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|I5mg07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 3.136      ;
; 2.418 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|H3mg07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 3.136      ;
; 2.418 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wu9h07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 3.136      ;
; 2.418 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Zulg07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 3.136      ;
; 2.418 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|P36107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.555      ; 3.159      ;
; 2.418 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|L86107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.555      ; 3.159      ;
; 2.418 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Yt5107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.555      ; 3.159      ;
; 2.418 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|F56107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 3.149      ;
; 2.420 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hveh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 3.129      ;
; 2.420 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fxeh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 3.129      ;
; 2.420 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hiah07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 3.141      ;
; 2.420 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jkah07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 3.141      ;
; 2.420 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Noah07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 3.141      ;
; 2.420 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lmah07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 3.141      ;
; 2.420 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|P32t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 3.141      ;
; 2.420 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vheh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 3.129      ;
; 2.435 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|E48g07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.137      ;
; 2.438 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Zlqoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 3.163      ;
; 2.440 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|F6snz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 3.141      ;
; 2.440 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Mjpoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.142      ;
; 2.440 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Tgszz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.142      ;
; 2.448 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|P8hoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.150      ;
; 2.448 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Y2kzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.150      ;
; 2.448 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ewizz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.150      ;
; 2.448 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wbnoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.150      ;
; 2.448 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Z5hoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.150      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'SWCLK'                                                                                                       ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Q8izz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.521      ; 3.096      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Yuooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.521      ; 3.096      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Haizz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.521      ; 3.096      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Pqsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.518      ; 3.095      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hssoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.518      ; 3.095      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|J0doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.515      ; 3.092      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xosoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.518      ; 3.095      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Gv1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.515      ; 3.092      ;
; 2.392 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qmezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.511      ; 3.089      ;
; 2.392 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Df1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.514      ; 3.092      ;
; 2.392 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Aucoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.514      ; 3.092      ;
; 2.392 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ogroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.514      ; 3.092      ;
; 2.393 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hiroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.515      ; 3.094      ;
; 2.407 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dohoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.481      ; 3.074      ;
; 2.423 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|K4goz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.474      ; 3.083      ;
; 2.428 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Aquzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.473      ; 3.087      ;
; 2.428 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|U6toz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.473      ; 3.087      ;
; 2.428 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rfozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.473      ; 3.087      ;
; 2.428 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ndezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.473      ; 3.087      ;
; 2.428 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rbdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.473      ; 3.087      ;
; 2.428 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Sksoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.473      ; 3.087      ;
; 2.428 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Iwroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.473      ; 3.087      ;
; 2.430 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|G71g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.478      ; 3.094      ;
; 2.430 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V81g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.478      ; 3.094      ;
; 2.430 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ka1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.478      ; 3.094      ;
; 2.430 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zb1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.478      ; 3.094      ;
; 2.430 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Od1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.478      ; 3.094      ;
; 2.822 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Iy1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 3.083      ;
; 2.822 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xh3nz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 3.083      ;
; 2.823 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E2pzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 3.084      ;
; 2.823 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ohhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 3.084      ;
; 2.823 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ukhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 3.084      ;
; 2.823 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Poooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 3.084      ;
; 2.823 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Jkdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 3.084      ;
; 2.823 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vedoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 3.084      ;
; 2.823 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zcdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 3.084      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Toezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.095      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|T9ezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.095      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xmdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.095      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X7dzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.095      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|B6czz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.095      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xrcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.095      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xftoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.095      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ukdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.095      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V9czz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.095      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|D0vzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 3.084      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|L5pzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 3.084      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hjuzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 3.084      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xz1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 3.084      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nidoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 3.085      ;
; 2.824 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Fmdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 3.085      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vmsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 3.085      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|L4izz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 3.085      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ttsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zwsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 3.085      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ujroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 3.085      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bzpzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 3.085      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Wlroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 3.085      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ynroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 3.085      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Urhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Sthoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|U6poz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.083      ; 3.094      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Oivf07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nbgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.073      ; 3.084      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ctgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Cu0107 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.096      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E91107 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Go1107 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Fjbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zzzzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xdlzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Scwf07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Tvqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.096      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ak2107 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|M8poz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.096      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Lc0107 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xkzzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hqy917 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xdqzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.096      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qxvf07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Omqzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.096      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E3ozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.096      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Wbpoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|N31g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|D1izz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.083      ; 3.094      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Eapoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vdqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dhqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.074      ; 3.085      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Tvpzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.083      ; 3.094      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Tctzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.083      ; 3.094      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|M0pzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.083      ; 3.094      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xklzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.096      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qmuzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.085      ; 3.096      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Khlzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bwrzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.083      ; 3.094      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nyooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|H7szz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.825 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Blczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.084      ; 3.095      ;
; 2.826 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vj3nz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.081      ; 3.093      ;
; 2.826 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X1doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.075      ; 3.087      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                   ;
+------------+-----------------+-----------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                      ; Note ;
+------------+-----------------+-----------------------------------------------------------------+------+
; 47.41 MHz  ; 47.41 MHz       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 148.83 MHz ; 148.83 MHz      ; SWCLK                                                           ;      ;
+------------+-----------------+-----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                                      ;
+-----------------------------------------------------------------+---------+---------------+
; Clock                                                           ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------+---------+---------------+
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; -10.422 ; -1117.792     ;
; SWCLK                                                           ; -5.719  ; -665.901      ;
+-----------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                                     ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.324 ; 0.000         ;
; SWCLK                                                           ; 0.326 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery Summary                                                  ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; SWCLK                                                           ; -2.306 ; -306.683      ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 15.641 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal Summary                                                  ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.976 ; 0.000         ;
; SWCLK                                                           ; 2.000 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; SWCLK                                                           ; -3.000 ; -262.570      ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.677  ; 0.000         ;
; CLK50m                                                          ; 9.878  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+---------+--------------------------------+--------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+--------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -10.422 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.648     ; 7.714      ;
; -10.422 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.648     ; 7.714      ;
; -10.421 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.648     ; 7.713      ;
; -10.390 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.659     ; 7.671      ;
; -10.390 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.659     ; 7.671      ;
; -10.389 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.659     ; 7.670      ;
; -10.388 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.671      ;
; -10.356 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.668     ; 7.628      ;
; -10.270 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.553      ;
; -10.268 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.551      ;
; -10.267 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.550      ;
; -10.246 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.659     ; 7.527      ;
; -10.246 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.659     ; 7.527      ;
; -10.245 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.659     ; 7.526      ;
; -10.238 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.668     ; 7.510      ;
; -10.236 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.668     ; 7.508      ;
; -10.235 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.668     ; 7.507      ;
; -10.232 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.515      ;
; -10.232 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.515      ;
; -10.231 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.514      ;
; -10.212 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.668     ; 7.484      ;
; -10.198 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.472      ;
; -10.142 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.425      ;
; -10.142 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.425      ;
; -10.141 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.424      ;
; -10.137 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.421      ;
; -10.124 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.408      ;
; -10.124 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.408      ;
; -10.123 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.407      ;
; -10.108 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.382      ;
; -10.105 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.667     ; 7.378      ;
; -10.100 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.384      ;
; -10.100 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.384      ;
; -10.099 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.383      ;
; -10.094 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.648     ; 7.386      ;
; -10.094 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.668     ; 7.366      ;
; -10.094 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.378      ;
; -10.094 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.378      ;
; -10.093 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.377      ;
; -10.092 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.668     ; 7.364      ;
; -10.092 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.667     ; 7.365      ;
; -10.092 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.667     ; 7.365      ;
; -10.091 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.668     ; 7.363      ;
; -10.091 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.667     ; 7.364      ;
; -10.080 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.354      ;
; -10.078 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.352      ;
; -10.077 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.351      ;
; -10.066 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.341      ;
; -10.062 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.659     ; 7.343      ;
; -10.060 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.335      ;
; -10.020 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.303      ;
; -10.020 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.303      ;
; -10.019 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.302      ;
; -9.990  ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.264      ;
; -9.988  ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.262      ;
; -9.987  ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.261      ;
; -9.986  ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.260      ;
; -9.961  ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.667     ; 7.234      ;
; -9.948  ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.223      ;
; -9.948  ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.667     ; 7.221      ;
; -9.948  ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.667     ; 7.221      ;
; -9.947  ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.222      ;
; -9.947  ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.667     ; 7.220      ;
; -9.946  ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.221      ;
; -9.945  ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.220      ;
; -9.942  ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.217      ;
; -9.940  ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.215      ;
; -9.939  ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.214      ;
; -9.934  ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.209      ;
; -9.934  ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.209      ;
; -9.933  ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.208      ;
; -9.918  ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.659     ; 7.199      ;
; -9.904  ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.187      ;
; -9.902  ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.185      ;
; -9.902  ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.185      ;
; -9.901  ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.184      ;
; -9.868  ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.142      ;
; -9.868  ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.142      ;
; -9.866  ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.140      ;
; -9.865  ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.666     ; 7.139      ;
; -9.857  ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.132      ;
; -9.849  ; cortexm3ds_logic:ulogic|D0vzz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.133      ;
; -9.849  ; cortexm3ds_logic:ulogic|D0vzz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.133      ;
; -9.848  ; cortexm3ds_logic:ulogic|D0vzz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.132      ;
; -9.844  ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.119      ;
; -9.844  ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.119      ;
; -9.843  ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.118      ;
; -9.815  ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.664     ; 7.091      ;
; -9.815  ; cortexm3ds_logic:ulogic|D0vzz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.665     ; 7.090      ;
; -9.814  ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.657     ; 7.097      ;
; -9.809  ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.664     ; 7.085      ;
; -9.802  ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.664     ; 7.078      ;
; -9.802  ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.664     ; 7.078      ;
; -9.801  ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.664     ; 7.077      ;
; -9.796  ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.664     ; 7.072      ;
; -9.796  ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.664     ; 7.072      ;
; -9.795  ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.664     ; 7.071      ;
; -9.781  ; cortexm3ds_logic:ulogic|L5pzz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.065      ;
; -9.781  ; cortexm3ds_logic:ulogic|L5pzz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.065      ;
; -9.780  ; cortexm3ds_logic:ulogic|L5pzz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.656     ; 7.064      ;
+---------+--------------------------------+--------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'SWCLK'                                                                                                          ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -5.719 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.653      ;
; -5.716 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.650      ;
; -5.657 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 6.600      ;
; -5.657 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 6.600      ;
; -5.634 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.569      ;
; -5.631 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.566      ;
; -5.631 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.566      ;
; -5.628 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.563      ;
; -5.601 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.535      ;
; -5.590 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 6.533      ;
; -5.545 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.479      ;
; -5.516 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.451      ;
; -5.513 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.448      ;
; -5.503 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.437      ;
; -5.495 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.430      ;
; -5.492 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.426      ;
; -5.489 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.424      ;
; -5.488 ; cortexm3ds_logic:ulogic|T3doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 6.431      ;
; -5.488 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.423      ;
; -5.485 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.420      ;
; -5.477 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.411      ;
; -5.477 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.411      ;
; -5.471 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.406      ;
; -5.465 ; cortexm3ds_logic:ulogic|X9eoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.399      ;
; -5.460 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.395      ;
; -5.457 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.392      ;
; -5.429 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.364      ;
; -5.427 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.362      ;
; -5.425 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.359      ;
; -5.418 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.353      ;
; -5.415 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.350      ;
; -5.412 ; cortexm3ds_logic:ulogic|X1doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 6.355      ;
; -5.411 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.346      ;
; -5.405 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.340      ;
; -5.392 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.327      ;
; -5.392 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.327      ;
; -5.389 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.324      ;
; -5.389 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.324      ;
; -5.387 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.322      ;
; -5.380 ; cortexm3ds_logic:ulogic|X9eoz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.315      ;
; -5.377 ; cortexm3ds_logic:ulogic|X9eoz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.312      ;
; -5.370 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.305      ;
; -5.343 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 6.287      ;
; -5.343 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 6.287      ;
; -5.341 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.275      ;
; -5.340 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 6.284      ;
; -5.340 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 6.284      ;
; -5.338 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.274      ;
; -5.331 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.265      ;
; -5.326 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.262      ;
; -5.314 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.249      ;
; -5.285 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.220      ;
; -5.276 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 6.220      ;
; -5.275 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 6.219      ;
; -5.275 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 6.219      ;
; -5.274 ; cortexm3ds_logic:ulogic|Dbdoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 6.217      ;
; -5.273 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 6.217      ;
; -5.272 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.207      ;
; -5.267 ; cortexm3ds_logic:ulogic|C5poz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.201      ;
; -5.256 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.192      ;
; -5.254 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.190      ;
; -5.253 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.189      ;
; -5.246 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.181      ;
; -5.246 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.181      ;
; -5.246 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.181      ;
; -5.243 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.178      ;
; -5.242 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.178      ;
; -5.242 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.178      ;
; -5.239 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.175      ;
; -5.238 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.060     ; 6.178      ;
; -5.234 ; cortexm3ds_logic:ulogic|X9eoz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.169      ;
; -5.222 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Nbeoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.060     ; 6.162      ;
; -5.214 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Yrooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.060     ; 6.154      ;
; -5.208 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 6.152      ;
; -5.198 ; cortexm3ds_logic:ulogic|Earoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.132      ;
; -5.195 ; cortexm3ds_logic:ulogic|Vycoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.067     ; 6.128      ;
; -5.194 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.055     ; 6.139      ;
; -5.194 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.055     ; 6.139      ;
; -5.191 ; cortexm3ds_logic:ulogic|Pvcoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 6.125      ;
; -5.189 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Jhazz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.124      ;
; -5.189 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|F4bzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.124      ;
; -5.189 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Z2toz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.124      ;
; -5.180 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.055     ; 6.125      ;
; -5.180 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.055     ; 6.125      ;
; -5.174 ; cortexm3ds_logic:ulogic|T3doz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 6.118      ;
; -5.171 ; cortexm3ds_logic:ulogic|T3doz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 6.115      ;
; -5.143 ; cortexm3ds_logic:ulogic|N6izz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.060     ; 6.083      ;
; -5.138 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.074      ;
; -5.128 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.064      ;
; -5.128 ; cortexm3ds_logic:ulogic|Ybizz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.060     ; 6.068      ;
; -5.127 ; cortexm3ds_logic:ulogic|N6izz6 ; cortexm3ds_logic:ulogic|Nbeoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.060     ; 6.067      ;
; -5.127 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.055     ; 6.072      ;
; -5.124 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.060      ;
; -5.119 ; cortexm3ds_logic:ulogic|N6izz6 ; cortexm3ds_logic:ulogic|Yrooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.060     ; 6.059      ;
; -5.116 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.052      ;
; -5.113 ; cortexm3ds_logic:ulogic|Earoz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.048      ;
; -5.113 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 6.049      ;
; -5.113 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.055     ; 6.058      ;
; -5.112 ; cortexm3ds_logic:ulogic|Ybizz6 ; cortexm3ds_logic:ulogic|Nbeoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.060     ; 6.052      ;
; -5.110 ; cortexm3ds_logic:ulogic|Earoz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 6.045      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.324 ; cortexm3ds_logic:ulogic|Zqzf07                           ; cortexm3ds_logic:ulogic|Zqzf07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Owzf07                           ; cortexm3ds_logic:ulogic|Owzf07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Vt8oz6                           ; cortexm3ds_logic:ulogic|Vt8oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|A37nz6                           ; cortexm3ds_logic:ulogic|A37nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Tyszz6                           ; cortexm3ds_logic:ulogic|Tyszz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|T5tzz6                           ; cortexm3ds_logic:ulogic|T5tzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Qh7nz6                           ; cortexm3ds_logic:ulogic|Qh7nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Wvea17                           ; cortexm3ds_logic:ulogic|Wvea17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|R0boz6                           ; cortexm3ds_logic:ulogic|R0boz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Deooz6                           ; cortexm3ds_logic:ulogic|Deooz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Oc7nz6                           ; cortexm3ds_logic:ulogic|Oc7nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Fvjzz6                           ; cortexm3ds_logic:ulogic|Fvjzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Gylzz6                           ; cortexm3ds_logic:ulogic|Gylzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Wdmzz6                           ; cortexm3ds_logic:ulogic|Wdmzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Hdpzz6                           ; cortexm3ds_logic:ulogic|Hdpzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Ppfzz6                           ; cortexm3ds_logic:ulogic|Ppfzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Cnfzz6                           ; cortexm3ds_logic:ulogic|Cnfzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Faioz6                           ; cortexm3ds_logic:ulogic|Faioz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|K9tm17                           ; cortexm3ds_logic:ulogic|K9tm17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|We7107                           ; cortexm3ds_logic:ulogic|We7107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Zs6g07                           ; cortexm3ds_logic:ulogic|Zs6g07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Dh7107                           ; cortexm3ds_logic:ulogic|Dh7107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Dninz6                           ; cortexm3ds_logic:ulogic|Dninz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; cortexm3ds_logic:ulogic|Mi5nz6                           ; cortexm3ds_logic:ulogic|Mi5nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Cwnzz6                           ; cortexm3ds_logic:ulogic|Cwnzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Ijonz6                           ; cortexm3ds_logic:ulogic|Ijonz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Mkozz6                           ; cortexm3ds_logic:ulogic|Mkozz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Nknzz6                           ; cortexm3ds_logic:ulogic|Nknzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cmsdk_ahb_to_sram:AhbItcm|buf_hit                        ; cmsdk_ahb_to_sram:AhbItcm|buf_hit                        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|P5gzz6                           ; cortexm3ds_logic:ulogic|P5gzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Fulnz6                           ; cortexm3ds_logic:ulogic|Fulnz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Hbmzz6                           ; cortexm3ds_logic:ulogic|Hbmzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Ccvnz6                           ; cortexm3ds_logic:ulogic|Ccvnz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Vqknz6                           ; cortexm3ds_logic:ulogic|Vqknz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Hphnz6                           ; cortexm3ds_logic:ulogic|Hphnz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Xmsnz6                           ; cortexm3ds_logic:ulogic|Xmsnz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cmsdk_ahb_to_sram:AhbItcm|buf_pend                       ; cmsdk_ahb_to_sram:AhbItcm|buf_pend                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Sgonz6                           ; cortexm3ds_logic:ulogic|Sgonz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Q5wf07                           ; cortexm3ds_logic:ulogic|Q5wf07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Vjnoz6                           ; cortexm3ds_logic:ulogic|Vjnoz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Duhzz6                           ; cortexm3ds_logic:ulogic|Duhzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Mm1g07                           ; cortexm3ds_logic:ulogic|Mm1g07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Yv4nz6                           ; cortexm3ds_logic:ulogic|Yv4nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Avaoz6                           ; cortexm3ds_logic:ulogic|Avaoz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Vza917                           ; cortexm3ds_logic:ulogic|Vza917                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Ln1oz6                           ; cortexm3ds_logic:ulogic|Ln1oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|X6b917                           ; cortexm3ds_logic:ulogic|X6b917                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Aw2nz6                           ; cortexm3ds_logic:ulogic|Aw2nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|A63nz6                           ; cortexm3ds_logic:ulogic|A63nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|N83nz6                           ; cortexm3ds_logic:ulogic|N83nz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Fiia17                           ; cortexm3ds_logic:ulogic|Fiia17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|I9ia17                           ; cortexm3ds_logic:ulogic|I9ia17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|F70t07                           ; cortexm3ds_logic:ulogic|F70t07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Qezs07                           ; cortexm3ds_logic:ulogic|Qezs07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Gd7oz6                           ; cortexm3ds_logic:ulogic|Gd7oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Wy3107                           ; cortexm3ds_logic:ulogic|Wy3107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Hhsnz6                           ; cortexm3ds_logic:ulogic|Hhsnz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|R4ph07                           ; cortexm3ds_logic:ulogic|R4ph07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|T6ph07                           ; cortexm3ds_logic:ulogic|T6ph07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Ongg07                           ; cortexm3ds_logic:ulogic|Ongg07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Dapzz6                           ; cortexm3ds_logic:ulogic|Dapzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|U3wzz6                           ; cortexm3ds_logic:ulogic|U3wzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|T86b17                           ; cortexm3ds_logic:ulogic|T86b17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Mz8oz6                           ; cortexm3ds_logic:ulogic|Mz8oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Za5oz6                           ; cortexm3ds_logic:ulogic|Za5oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Yy0107                           ; cortexm3ds_logic:ulogic|Yy0107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Ysnzz6                           ; cortexm3ds_logic:ulogic|Ysnzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|V75oz6                           ; cortexm3ds_logic:ulogic|V75oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Yw5oz6                           ; cortexm3ds_logic:ulogic|Yw5oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Uv0107                           ; cortexm3ds_logic:ulogic|Uv0107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Jw8oz6                           ; cortexm3ds_logic:ulogic|Jw8oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Upnzz6                           ; cortexm3ds_logic:ulogic|Upnzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Q56b17                           ; cortexm3ds_logic:ulogic|Q56b17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Ut5oz6                           ; cortexm3ds_logic:ulogic|Ut5oz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Q0wzz6                           ; cortexm3ds_logic:ulogic|Q0wzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Z6pzz6                           ; cortexm3ds_logic:ulogic|Z6pzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; cortexm3ds_logic:ulogic|Epzzz6                           ; cortexm3ds_logic:ulogic|Epzzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Dfnzz6                           ; cortexm3ds_logic:ulogic|Dfnzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Ov5107                           ; cortexm3ds_logic:ulogic|Ov5107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|N9nnz6                           ; cortexm3ds_logic:ulogic|N9nnz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[1] ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[1] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[2] ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[2] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|pend_tran_reg  ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|pend_tran_reg  ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Byvzz6                           ; cortexm3ds_logic:ulogic|Byvzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|An0107                           ; cortexm3ds_logic:ulogic|An0107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|De0107                           ; cortexm3ds_logic:ulogic|De0107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Yc2107                           ; cortexm3ds_logic:ulogic|Yc2107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Mmvzz6                           ; cortexm3ds_logic:ulogic|Mmvzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Eploz6                           ; cortexm3ds_logic:ulogic|Eploz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|R10007                           ; cortexm3ds_logic:ulogic|R10007                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|N7zzz6                           ; cortexm3ds_logic:ulogic|N7zzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Eh1107                           ; cortexm3ds_logic:ulogic|Eh1107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|C21107                           ; cortexm3ds_logic:ulogic|C21107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Mbvf07                           ; cortexm3ds_logic:ulogic|Mbvf07                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Qtta17                           ; cortexm3ds_logic:ulogic|Qtta17                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Vhnzz6                           ; cortexm3ds_logic:ulogic|Vhnzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Ujvzz6                           ; cortexm3ds_logic:ulogic|Ujvzz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Mjpoz6                           ; cortexm3ds_logic:ulogic|Mjpoz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Tgszz6                           ; cortexm3ds_logic:ulogic|Tgszz6                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|U25107                           ; cortexm3ds_logic:ulogic|U25107                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.574      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'SWCLK'                                                                                                          ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.326 ; cortexm3ds_logic:ulogic|Df1g07 ; cortexm3ds_logic:ulogic|Df1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Ka1g07 ; cortexm3ds_logic:ulogic|Ka1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Zb1g07 ; cortexm3ds_logic:ulogic|Zb1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Od1g07 ; cortexm3ds_logic:ulogic|Od1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Ogroz6 ; cortexm3ds_logic:ulogic|Ogroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Hiroz6 ; cortexm3ds_logic:ulogic|Hiroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|Aucoz6 ; cortexm3ds_logic:ulogic|Aucoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|G71g07 ; cortexm3ds_logic:ulogic|G71g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cortexm3ds_logic:ulogic|V81g07 ; cortexm3ds_logic:ulogic|V81g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.080      ; 0.574      ;
; 0.340 ; cortexm3ds_logic:ulogic|Vycoz6 ; cortexm3ds_logic:ulogic|Vycoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; cortexm3ds_logic:ulogic|Fxcoz6 ; cortexm3ds_logic:ulogic|Fxcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.066      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Blczz6 ; cortexm3ds_logic:ulogic|Blczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Fjbzz6 ; cortexm3ds_logic:ulogic|Fjbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Jhazz6 ; cortexm3ds_logic:ulogic|Jhazz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Xrcoz6 ; cortexm3ds_logic:ulogic|Xrcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Ctgoz6 ; cortexm3ds_logic:ulogic|Ctgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Toezz6 ; cortexm3ds_logic:ulogic|Toezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|T9ezz6 ; cortexm3ds_logic:ulogic|T9ezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Xmdzz6 ; cortexm3ds_logic:ulogic|Xmdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|X7dzz6 ; cortexm3ds_logic:ulogic|X7dzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|B6czz6 ; cortexm3ds_logic:ulogic|B6czz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|F4bzz6 ; cortexm3ds_logic:ulogic|F4bzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Z2toz6 ; cortexm3ds_logic:ulogic|Z2toz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|Nbeoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Uw1g07 ; cortexm3ds_logic:ulogic|Uw1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Uchoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Nidoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|T3doz6 ; cortexm3ds_logic:ulogic|T3doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Dbdoz6 ; cortexm3ds_logic:ulogic|Dbdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|H9doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|Bfroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Nrdoz6 ; cortexm3ds_logic:ulogic|Nrdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Updoz6 ; cortexm3ds_logic:ulogic|Updoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Bodoz6 ; cortexm3ds_logic:ulogic|Bodoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Y6noz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|Ttsoz6 ; cortexm3ds_logic:ulogic|Ttsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; cortexm3ds_logic:ulogic|N8noz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.574      ;
; 0.342 ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|Zcdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Vedoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.064      ; 0.574      ;
; 0.355 ; cortexm3ds_logic:ulogic|Ltooz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.588      ;
; 0.355 ; cortexm3ds_logic:ulogic|X1doz6 ; cortexm3ds_logic:ulogic|X1doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.588      ;
; 0.393 ; cortexm3ds_logic:ulogic|Im2nz6 ; cortexm3ds_logic:ulogic|Ym2nz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.066      ; 0.627      ;
; 0.409 ; cortexm3ds_logic:ulogic|Bodoz6 ; cortexm3ds_logic:ulogic|Updoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.642      ;
; 0.504 ; cortexm3ds_logic:ulogic|Xklzz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.066      ; 0.738      ;
; 0.542 ; cortexm3ds_logic:ulogic|Urhoz6 ; cortexm3ds_logic:ulogic|Sthoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.775      ;
; 0.552 ; cortexm3ds_logic:ulogic|Updoz6 ; cortexm3ds_logic:ulogic|Bodoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.785      ;
; 0.569 ; cortexm3ds_logic:ulogic|Yrooz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.802      ;
; 0.578 ; cortexm3ds_logic:ulogic|Uw1g07 ; cortexm3ds_logic:ulogic|Rlgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.811      ;
; 0.579 ; cortexm3ds_logic:ulogic|V81g07 ; cortexm3ds_logic:ulogic|Ka1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.080      ; 0.827      ;
; 0.583 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|Earoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.816      ;
; 0.585 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|Hiroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.454      ; 1.207      ;
; 0.616 ; cortexm3ds_logic:ulogic|Vycoz6 ; cortexm3ds_logic:ulogic|Fxcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.066      ; 0.850      ;
; 0.629 ; cortexm3ds_logic:ulogic|Vycoz6 ; cortexm3ds_logic:ulogic|J0doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.450      ; 1.247      ;
; 0.630 ; cortexm3ds_logic:ulogic|Cu0107 ; cortexm3ds_logic:ulogic|C5toz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.066      ; 0.864      ;
; 0.631 ; cortexm3ds_logic:ulogic|Ak2107 ; cortexm3ds_logic:ulogic|H6bzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.864      ;
; 0.631 ; cortexm3ds_logic:ulogic|Qxvf07 ; cortexm3ds_logic:ulogic|D8czz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.864      ;
; 0.631 ; cortexm3ds_logic:ulogic|Tctzz6 ; cortexm3ds_logic:ulogic|Edeoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.864      ;
; 0.632 ; cortexm3ds_logic:ulogic|Tvqoz6 ; cortexm3ds_logic:ulogic|Lxqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.865      ;
; 0.632 ; cortexm3ds_logic:ulogic|E3ozz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.066      ; 0.866      ;
; 0.632 ; cortexm3ds_logic:ulogic|Eapoz6 ; cortexm3ds_logic:ulogic|Cjhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.865      ;
; 0.633 ; cortexm3ds_logic:ulogic|D1izz6 ; cortexm3ds_logic:ulogic|U2izz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.866      ;
; 0.633 ; cortexm3ds_logic:ulogic|Qmuzz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.066      ; 0.867      ;
; 0.633 ; cortexm3ds_logic:ulogic|Gtdoz6 ; cortexm3ds_logic:ulogic|Bodoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.866      ;
; 0.634 ; cortexm3ds_logic:ulogic|M8poz6 ; cortexm3ds_logic:ulogic|Wwgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.867      ;
; 0.634 ; cortexm3ds_logic:ulogic|Tvpzz6 ; cortexm3ds_logic:ulogic|Kxpzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.867      ;
; 0.635 ; cortexm3ds_logic:ulogic|E91107 ; cortexm3ds_logic:ulogic|Fetoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.868      ;
; 0.635 ; cortexm3ds_logic:ulogic|Zzzzz6 ; cortexm3ds_logic:ulogic|Vbezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.868      ;
; 0.647 ; cortexm3ds_logic:ulogic|Evgoz6 ; cortexm3ds_logic:ulogic|Iwroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.411      ; 1.226      ;
; 0.652 ; cortexm3ds_logic:ulogic|Updoz6 ; cortexm3ds_logic:ulogic|Nrdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.885      ;
; 0.653 ; cortexm3ds_logic:ulogic|Hqy917 ; cortexm3ds_logic:ulogic|Wfhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.886      ;
; 0.679 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|Hssoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.454      ; 1.301      ;
; 0.681 ; cortexm3ds_logic:ulogic|Jkdoz6 ; cortexm3ds_logic:ulogic|K4goz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.414      ; 1.263      ;
; 0.691 ; cortexm3ds_logic:ulogic|Sthoz6 ; cortexm3ds_logic:ulogic|Wfhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.924      ;
; 0.726 ; cortexm3ds_logic:ulogic|Bodoz6 ; cortexm3ds_logic:ulogic|Nrdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.959      ;
; 0.741 ; cortexm3ds_logic:ulogic|Bodoz6 ; cortexm3ds_logic:ulogic|Gtdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.974      ;
; 0.744 ; cortexm3ds_logic:ulogic|Z9dzz6 ; cortexm3ds_logic:ulogic|Rbdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.406      ; 1.318      ;
; 0.754 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Zb1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.420      ; 1.342      ;
; 0.755 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Fmdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 0.988      ;
; 0.755 ; cortexm3ds_logic:ulogic|Nbgoz6 ; cortexm3ds_logic:ulogic|Jdgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 0.993      ;
; 0.757 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Od1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.420      ; 1.345      ;
; 0.763 ; cortexm3ds_logic:ulogic|Vbezz6 ; cortexm3ds_logic:ulogic|Ndezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.406      ; 1.337      ;
; 0.770 ; cortexm3ds_logic:ulogic|Wbpoz6 ; cortexm3ds_logic:ulogic|Ndpoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 1.003      ;
; 0.793 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Jkdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.063      ; 1.024      ;
; 0.812 ; cortexm3ds_logic:ulogic|Gtdoz6 ; cortexm3ds_logic:ulogic|Gtdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 1.045      ;
; 0.815 ; cortexm3ds_logic:ulogic|Gtdoz6 ; cortexm3ds_logic:ulogic|Nrdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 1.048      ;
; 0.816 ; cortexm3ds_logic:ulogic|Ghczz6 ; cortexm3ds_logic:ulogic|Yiczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.059      ; 1.043      ;
; 0.822 ; cortexm3ds_logic:ulogic|Earoz6 ; cortexm3ds_logic:ulogic|Xosoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.454      ; 1.444      ;
; 0.827 ; cortexm3ds_logic:ulogic|Zdozz6 ; cortexm3ds_logic:ulogic|Rfozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.411      ; 1.406      ;
; 0.831 ; cortexm3ds_logic:ulogic|Xkzzz6 ; cortexm3ds_logic:ulogic|Ykezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 1.064      ;
; 0.832 ; cortexm3ds_logic:ulogic|Oivf07 ; cortexm3ds_logic:ulogic|Kfbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 1.065      ;
; 0.832 ; cortexm3ds_logic:ulogic|Khlzz6 ; cortexm3ds_logic:ulogic|Xmooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 1.065      ;
; 0.832 ; cortexm3ds_logic:ulogic|Cjhoz6 ; cortexm3ds_logic:ulogic|Hdsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.059      ; 1.059      ;
; 0.833 ; cortexm3ds_logic:ulogic|Xdlzz6 ; cortexm3ds_logic:ulogic|Ghczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 1.066      ;
; 0.835 ; cortexm3ds_logic:ulogic|Kfbzz6 ; cortexm3ds_logic:ulogic|Chbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.059      ; 1.062      ;
; 0.837 ; cortexm3ds_logic:ulogic|Vdqoz6 ; cortexm3ds_logic:ulogic|Mfqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 1.070      ;
; 0.838 ; cortexm3ds_logic:ulogic|U6poz6 ; cortexm3ds_logic:ulogic|Flooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 1.071      ;
; 0.840 ; cortexm3ds_logic:ulogic|Lc0107 ; cortexm3ds_logic:ulogic|Cjdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 1.073      ;
; 0.862 ; cortexm3ds_logic:ulogic|C5toz6 ; cortexm3ds_logic:ulogic|U6toz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.406      ; 1.436      ;
; 0.865 ; cortexm3ds_logic:ulogic|Xdqzz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 1.098      ;
; 0.865 ; cortexm3ds_logic:ulogic|Nyooz6 ; cortexm3ds_logic:ulogic|E0poz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 1.098      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'SWCLK'                                                                                                       ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.306 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bzsoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.099     ; 3.207      ;
; -2.306 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|N6izz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.099     ; 3.207      ;
; -2.303 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Pg1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.103     ; 3.200      ;
; -1.924 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ybizz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.099     ; 2.825      ;
; -1.924 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Jdgoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.099     ; 2.825      ;
; -1.924 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|F4bzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.099     ; 2.825      ;
; -1.924 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Z2toz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.099     ; 2.825      ;
; -1.924 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Gfazz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.099     ; 2.825      ;
; -1.924 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Jhazz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.099     ; 2.825      ;
; -1.924 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Z7bzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.099     ; 2.825      ;
; -1.924 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Uw1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.099     ; 2.825      ;
; -1.924 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rlgoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.099     ; 2.825      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X1doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.103     ; 2.820      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|P5doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.103     ; 2.820      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|L7doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.103     ; 2.820      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|H9doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.103     ; 2.820      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dbdoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.103     ; 2.820      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vmsoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.104     ; 2.819      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|L4izz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.104     ; 2.819      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ttsoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.828      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zwsoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.104     ; 2.819      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ujroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.104     ; 2.819      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bzpzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.104     ; 2.819      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Wlroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.104     ; 2.819      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ynroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.104     ; 2.819      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nbgoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.104     ; 2.819      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Toezz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|T9ezz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xmdzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X7dzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|B6czz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xrcoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xftoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Cu0107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zzzzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Scwf07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Lc0107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ukdzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xkzzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V9czz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E3ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Wbpoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.828      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vdqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.828      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dhqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.104     ; 2.819      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Tctzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.828      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xklzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qmuzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Khlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.829      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nyooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.828      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|H7szz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.828      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|T3doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.103     ; 2.820      ;
; -1.923 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rgdoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.110     ; 2.813      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Urhoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Sthoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|U6poz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.827      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|W5soz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.100     ; 2.822      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Oivf07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ctgoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Holzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.100     ; 2.822      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Lyroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.100     ; 2.822      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E91107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Go1107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Fjbzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Chbzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.100     ; 2.822      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Yiczz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.100     ; 2.822      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xdlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Tvqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.093     ; 2.829      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Csroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.102     ; 2.820      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ak2107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|M8poz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.093     ; 2.829      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Furoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.102     ; 2.820      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hqy917 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xdqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.093     ; 2.829      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Aqroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.102     ; 2.820      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qxvf07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Omqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.093     ; 2.829      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Wpqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.102     ; 2.820      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|O6ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.100     ; 2.822      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|N31g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|D1izz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.827      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Eapoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hdsoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.100     ; 2.822      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Tvpzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.827      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|M0pzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.827      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bwrzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.827      ;
; -1.922 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Blczz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.828      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bfroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.827      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Pdroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.827      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|O8roz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.827      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Earoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.827      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V1poz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.094     ; 2.827      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Eanoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.826      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Imhoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.826      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qi1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.826      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Oygoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.826      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Gwqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.826      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Efpoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.826      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vqszz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.826      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Veeoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.826      ;
; -1.921 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|S3pzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.095     ; 2.826      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------------------------+--------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 15.641 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Stunz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.300      ;
; 15.641 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Osinz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.300      ;
; 15.642 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Xyyf07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.301      ;
; 15.678 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ox2t07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.260      ;
; 15.687 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hu7m17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.254      ;
; 15.688 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Yymnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 4.263      ;
; 16.006 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Sjha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.924      ;
; 16.006 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Quha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.924      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|M9nm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.901      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T0nm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.901      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Xomm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.901      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vumm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.901      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pkft07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.898      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Faft07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.898      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Nrft07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.898      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Otgt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.898      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vzet07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.898      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|J5gt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.898      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|X1gt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.898      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Cqgt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.898      ;
; 16.007 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jwet07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.898      ;
; 16.011 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|B0qt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.904      ;
; 16.011 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|M1pt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.904      ;
; 16.011 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Dtpt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.904      ;
; 16.011 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pwpt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.904      ;
; 16.011 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|C42g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.904      ;
; 16.012 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|V34g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.907      ;
; 16.012 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T62g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.907      ;
; 16.012 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fc2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.907      ;
; 16.012 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ye2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.907      ;
; 16.012 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hy2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.907      ;
; 16.012 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Rh2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.907      ;
; 16.012 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|M92g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.907      ;
; 16.012 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Zp2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.907      ;
; 16.012 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lk2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.907      ;
; 16.012 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fn2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.907      ;
; 16.012 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ts2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.907      ;
; 16.012 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Nv2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.907      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Gm0t07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.902      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Sh3107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.919      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|S1ooz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.919      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Bmom17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.904      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ryom17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.904      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Rf3107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.905      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|L5lnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lvgm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ugsm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.919      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|S3ooz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.919      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Sj3107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.919      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T3sm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.919      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Bx6107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.914      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Cnmnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T57107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.914      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Udxf07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.914      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Omha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.924      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ictm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.930      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|A09nz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.930      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Prvnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Cu3u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Enpa17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Sj3u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|En3u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|L4et07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Whit07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Grrt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ds2u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.905      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jgut07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.905      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Kipa17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.914      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|K4vt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.902      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Avlt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.901      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Cq1u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.905      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ie2u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.905      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|X7vt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.902      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Nylt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.901      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ahha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.928      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Gpha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.928      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Yrha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.924      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qbha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.924      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ieha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.924      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|U2xg07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.908      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|S5xg07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.908      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ztjnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.908      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Onrt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|P50u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|X95t07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Eeit07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Nfk917 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|J8k917 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Z0l917 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Rmk917 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vtk917 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Dql917 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ui5107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.914      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vy4t07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Gc9t07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|C3it07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Rpdt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Mcrt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.918      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Gg3u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
; 16.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ukpa17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.915      ;
+--------+--------------------------------+--------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                   ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 1.976 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_we[1]                                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 2.635      ;
; 1.976 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_we[2]                                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 2.635      ;
; 1.976 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_we[0]                                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 2.635      ;
; 1.976 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_we[3]                                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 2.635      ;
; 1.978 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|reg_write                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.644      ;
; 1.982 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbItcm|buf_pend                                                        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 2.631      ;
; 1.988 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbItcm|buf_data_en                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 2.637      ;
; 1.988 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbItcm|buf_hit                                                         ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 2.637      ;
; 1.991 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[1]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 2.622      ;
; 1.991 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[0]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 2.622      ;
; 1.991 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[4]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 2.622      ;
; 1.991 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[3]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 2.622      ;
; 1.991 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[2]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 2.622      ;
; 1.992 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|data_valid                                      ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 2.624      ;
; 1.992 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[0]                                  ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 2.624      ;
; 1.998 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Kgfh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 2.668      ;
; 1.998 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qifh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 2.668      ;
; 1.998 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fefh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 2.668      ;
; 1.998 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wkfh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 2.668      ;
; 1.998 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wo1t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 2.668      ;
; 1.999 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[1]                                  ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 2.630      ;
; 2.005 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qwjh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.667      ;
; 2.005 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wyjh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.667      ;
; 2.005 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lujh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.667      ;
; 2.005 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Mfkh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.667      ;
; 2.005 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|C1kh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.667      ;
; 2.005 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ac2t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.667      ;
; 2.006 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_data_en                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 2.635      ;
; 2.015 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_addr[0]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.633      ;
; 2.015 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_size[0]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.633      ;
; 2.015 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_addr[1]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.633      ;
; 2.015 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fg2t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 2.671      ;
; 2.016 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|reg_addr[2]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 2.632      ;
; 2.016 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|reg_size[1]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.630      ;
; 2.016 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Faioz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.669      ;
; 2.016 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Yk9g07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 2.667      ;
; 2.016 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|E9x917                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.669      ;
; 2.017 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_size[1]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 2.638      ;
; 2.017 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_write                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 2.638      ;
; 2.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Bnjzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 2.697      ;
; 2.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|B4nzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 2.697      ;
; 2.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jcnzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 2.697      ;
; 2.017 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|P9nzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 2.697      ;
; 2.021 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|F56107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 2.678      ;
; 2.021 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Atlzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.690      ;
; 2.021 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pasoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.690      ;
; 2.021 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qktoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.690      ;
; 2.021 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|F2ioz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.690      ;
; 2.021 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hbozz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.690      ;
; 2.021 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Zvozz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.690      ;
; 2.021 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|E3soz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.690      ;
; 2.021 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Aisoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.690      ;
; 2.024 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hveh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.657      ;
; 2.024 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fxeh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.657      ;
; 2.024 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vheh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.657      ;
; 2.025 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|I5mg07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 2.666      ;
; 2.025 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|H3mg07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 2.666      ;
; 2.025 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wu9h07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 2.666      ;
; 2.025 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Zulg07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 2.666      ;
; 2.026 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[5]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.622      ;
; 2.026 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[2]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.622      ;
; 2.026 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[0]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.622      ;
; 2.026 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[1]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.622      ;
; 2.026 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[3]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.622      ;
; 2.026 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[4]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.622      ;
; 2.027 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[7]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.624      ;
; 2.027 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[9]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.624      ;
; 2.027 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|V66107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 2.691      ;
; 2.027 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Is5107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 2.691      ;
; 2.027 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pkfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.690      ;
; 2.027 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Xzfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.690      ;
; 2.027 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ppfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.690      ;
; 2.027 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Cnfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.690      ;
; 2.028 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|H1gh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 2.674      ;
; 2.028 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hiah07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 2.671      ;
; 2.028 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|N3gh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 2.674      ;
; 2.028 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jkah07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 2.671      ;
; 2.028 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Czfh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 2.674      ;
; 2.028 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Noah07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 2.671      ;
; 2.028 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T5gh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 2.674      ;
; 2.028 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lmah07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 2.671      ;
; 2.028 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jt1t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 2.674      ;
; 2.028 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|P32t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 2.671      ;
; 2.031 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|P36107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 2.691      ;
; 2.031 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|L86107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 2.691      ;
; 2.031 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Yt5107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 2.691      ;
; 2.037 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|AhbMtxArbM2:u_output_arb|iaddr_in_port[1] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.633      ;
; 2.037 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb|iaddr_in_port[1] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.633      ;
; 2.037 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|hsel_lock                                 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.633      ;
; 2.037 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb|no_port          ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.633      ;
; 2.042 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|E48g07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 2.668      ;
; 2.049 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|F6snz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 2.671      ;
; 2.049 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Mjpoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 2.671      ;
; 2.049 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Tgszz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 2.671      ;
; 2.055 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Zlqoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 2.690      ;
; 2.061 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|P8hoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.680      ;
; 2.061 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Y2kzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.680      ;
; 2.061 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ewizz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.680      ;
; 2.061 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wbnoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.680      ;
; 2.061 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Z5hoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.680      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'SWCLK'                                                                                                       ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 2.000 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hiroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.460      ; 2.628      ;
; 2.000 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Q8izz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.463      ; 2.631      ;
; 2.000 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Yuooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.463      ; 2.631      ;
; 2.000 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Haizz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.463      ; 2.631      ;
; 2.003 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Pqsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.460      ; 2.631      ;
; 2.003 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hssoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.460      ; 2.631      ;
; 2.003 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Df1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.455      ; 2.626      ;
; 2.003 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Aucoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.455      ; 2.626      ;
; 2.003 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ogroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.455      ; 2.626      ;
; 2.003 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|J0doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.456      ; 2.627      ;
; 2.003 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xosoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.460      ; 2.631      ;
; 2.003 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Gv1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.456      ; 2.627      ;
; 2.008 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qmezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.450      ; 2.626      ;
; 2.025 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dohoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.420      ; 2.613      ;
; 2.034 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|G71g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.426      ; 2.628      ;
; 2.034 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V81g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.426      ; 2.628      ;
; 2.034 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ka1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.426      ; 2.628      ;
; 2.034 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zb1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.426      ; 2.628      ;
; 2.034 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Od1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.426      ; 2.628      ;
; 2.037 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|K4goz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.413      ; 2.618      ;
; 2.043 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Aquzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.412      ; 2.623      ;
; 2.043 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|U6toz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.412      ; 2.623      ;
; 2.043 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rfozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.412      ; 2.623      ;
; 2.043 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ndezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.412      ; 2.623      ;
; 2.043 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rbdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.412      ; 2.623      ;
; 2.043 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Sksoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.412      ; 2.623      ;
; 2.043 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Iwroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.412      ; 2.623      ;
; 2.387 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nidoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 2.620      ;
; 2.387 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Fmdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 2.620      ;
; 2.387 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Iy1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.066      ; 2.621      ;
; 2.387 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xh3nz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.066      ; 2.621      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vj3nz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bfroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Pdroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|O8roz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Earoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Quqzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.072      ; 2.628      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rk1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.072      ; 2.628      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Uchoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E2pzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.063      ; 2.619      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ohhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.063      ; 2.619      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ukhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.063      ; 2.619      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Poooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.063      ; 2.619      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dqooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Yrooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Y6noz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X9eoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ubroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.072      ; 2.628      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nbeoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|U0roz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.072      ; 2.628      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|M5roz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|K2roz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Fxcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.072      ; 2.628      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|O3poz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vycoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.072      ; 2.628      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Y3roz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|A7roz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.627      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Jkdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.063      ; 2.619      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vedoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.063      ; 2.619      ;
; 2.388 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zcdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.063      ; 2.619      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V1poz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.628      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Eanoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.627      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Imhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.627      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qi1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.627      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Oygoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.627      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Gwqzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.627      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Efpoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.627      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vqszz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.627      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Veeoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.627      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|S3pzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.627      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|D0vzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.062      ; 2.619      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|L5pzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.062      ; 2.619      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hjuzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.062      ; 2.619      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xz1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.062      ; 2.619      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Jehoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.627      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|C5poz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.628      ;
; 2.389 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Pvcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.628      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|U6poz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.629      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|W5soz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 2.624      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Oivf07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.630      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nbgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.060      ; 2.619      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Holzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 2.624      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Cu0107 ; SWCLK        ; SWCLK       ; 0.000        ; 0.072      ; 2.631      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Lyroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 2.624      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Go1107 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.630      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Chbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 2.624      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Yiczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 2.624      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xdlzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.630      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Tvqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.072      ; 2.631      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ak2107 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.630      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|M8poz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.072      ; 2.631      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xdqzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.072      ; 2.631      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qxvf07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.071      ; 2.630      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Omqzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.072      ; 2.631      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E3ozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.072      ; 2.631      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|O6ozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 2.624      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|D1izz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.629      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hdsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.065      ; 2.624      ;
; 2.391 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Tvpzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.070      ; 2.629      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                                     ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; -5.173 ; -531.315      ;
; SWCLK                                                           ; -2.737 ; -269.547      ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                                     ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.168 ; 0.000         ;
; SWCLK                                                           ; 0.169 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery Summary                                                  ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; SWCLK                                                           ; -0.895 ; -106.657      ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 17.587 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal Summary                                                  ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.140 ; 0.000         ;
; SWCLK                                                           ; 1.161 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; SWCLK                                                           ; -3.000 ; -227.322      ;
; CLK50m                                                          ; 9.607  ; 0.000         ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.741  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+--------+--------------------------------+--------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -5.173 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.072     ; 4.029      ;
; -5.173 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.072     ; 4.029      ;
; -5.173 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.072     ; 4.029      ;
; -5.144 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 3.993      ;
; -5.144 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 3.993      ;
; -5.144 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 3.993      ;
; -5.124 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.080     ; 3.972      ;
; -5.096 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.080     ; 3.944      ;
; -5.095 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.087     ; 3.936      ;
; -5.093 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.080     ; 3.941      ;
; -5.089 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.080     ; 3.937      ;
; -5.067 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.087     ; 3.908      ;
; -5.066 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.916      ;
; -5.066 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.916      ;
; -5.066 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.916      ;
; -5.065 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 3.914      ;
; -5.065 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 3.914      ;
; -5.065 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 3.914      ;
; -5.064 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.087     ; 3.905      ;
; -5.060 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.087     ; 3.901      ;
; -5.052 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.902      ;
; -5.052 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.902      ;
; -5.052 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.902      ;
; -5.017 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.859      ;
; -5.016 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.087     ; 3.857      ;
; -5.011 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.072     ; 3.867      ;
; -5.003 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.845      ;
; -5.002 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.852      ;
; -5.001 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.851      ;
; -5.000 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.850      ;
; -4.998 ; cortexm3ds_logic:ulogic|Rgdoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 3.847      ;
; -4.990 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.841      ;
; -4.990 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.841      ;
; -4.990 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.841      ;
; -4.989 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.831      ;
; -4.989 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.840      ;
; -4.989 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.840      ;
; -4.989 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.840      ;
; -4.988 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.087     ; 3.829      ;
; -4.986 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.828      ;
; -4.985 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.087     ; 3.826      ;
; -4.982 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.824      ;
; -4.982 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 3.831      ;
; -4.981 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.087     ; 3.822      ;
; -4.980 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.830      ;
; -4.980 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.830      ;
; -4.980 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.830      ;
; -4.975 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.817      ;
; -4.973 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.816      ;
; -4.972 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.814      ;
; -4.972 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.815      ;
; -4.971 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.814      ;
; -4.969 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.811      ;
; -4.968 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.810      ;
; -4.941 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.784      ;
; -4.940 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.783      ;
; -4.931 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.773      ;
; -4.913 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.756      ;
; -4.912 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.755      ;
; -4.910 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.753      ;
; -4.909 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.752      ;
; -4.906 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.749      ;
; -4.905 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.748      ;
; -4.904 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.754      ;
; -4.903 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 3.752      ;
; -4.903 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|L2bzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.745      ;
; -4.900 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Ljazz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.742      ;
; -4.896 ; cortexm3ds_logic:ulogic|Poooz6 ; cortexm3ds_logic:ulogic|Cqcoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.738      ;
; -4.895 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 3.739      ;
; -4.894 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.737      ;
; -4.894 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 3.738      ;
; -4.893 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.736      ;
; -4.893 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 3.737      ;
; -4.892 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.735      ;
; -4.891 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.734      ;
; -4.890 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.740      ;
; -4.890 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.732      ;
; -4.881 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|E1toz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 3.725      ;
; -4.880 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Zodzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 3.724      ;
; -4.879 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|Dnczz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 3.723      ;
; -4.877 ; cortexm3ds_logic:ulogic|Ukhoz6 ; cortexm3ds_logic:ulogic|H4czz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.720      ;
; -4.877 ; cortexm3ds_logic:ulogic|L5pzz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.728      ;
; -4.877 ; cortexm3ds_logic:ulogic|L5pzz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.728      ;
; -4.877 ; cortexm3ds_logic:ulogic|L5pzz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.728      ;
; -4.870 ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.720      ;
; -4.870 ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.720      ;
; -4.870 ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.720      ;
; -4.867 ; cortexm3ds_logic:ulogic|Ohhoz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.717      ;
; -4.867 ; cortexm3ds_logic:ulogic|Ohhoz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.717      ;
; -4.867 ; cortexm3ds_logic:ulogic|Ohhoz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.717      ;
; -4.858 ; cortexm3ds_logic:ulogic|D0vzz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.709      ;
; -4.858 ; cortexm3ds_logic:ulogic|D0vzz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.709      ;
; -4.858 ; cortexm3ds_logic:ulogic|D0vzz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.709      ;
; -4.846 ; cortexm3ds_logic:ulogic|E2pzz6 ; cortexm3ds_logic:ulogic|Hlbzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.696      ;
; -4.846 ; cortexm3ds_logic:ulogic|E2pzz6 ; cortexm3ds_logic:ulogic|Z7ezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.696      ;
; -4.846 ; cortexm3ds_logic:ulogic|E2pzz6 ; cortexm3ds_logic:ulogic|D6dzz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.078     ; 3.696      ;
; -4.828 ; cortexm3ds_logic:ulogic|Hjuzz6 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.679      ;
; -4.828 ; cortexm3ds_logic:ulogic|L5pzz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.085     ; 3.671      ;
; -4.827 ; cortexm3ds_logic:ulogic|Xz1g07 ; cortexm3ds_logic:ulogic|Irgoz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 3.678      ;
; -4.821 ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|Vqezz6 ; SWCLK        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 3.663      ;
+--------+--------------------------------+--------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'SWCLK'                                                                                                          ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.737 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.030     ; 3.695      ;
; -2.731 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.030     ; 3.689      ;
; -2.663 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.037     ; 3.614      ;
; -2.663 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.037     ; 3.614      ;
; -2.652 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.036     ; 3.604      ;
; -2.648 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.036     ; 3.600      ;
; -2.642 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.030     ; 3.600      ;
; -2.598 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.551      ;
; -2.595 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.037     ; 3.546      ;
; -2.589 ; cortexm3ds_logic:ulogic|T3doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.030     ; 3.547      ;
; -2.588 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.037     ; 3.539      ;
; -2.584 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.537      ;
; -2.584 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.036     ; 3.536      ;
; -2.584 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.537      ;
; -2.584 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.537      ;
; -2.582 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.536      ;
; -2.574 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.527      ;
; -2.573 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.527      ;
; -2.569 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.523      ;
; -2.566 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.519      ;
; -2.566 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.519      ;
; -2.555 ; cortexm3ds_logic:ulogic|X1doz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.030     ; 3.513      ;
; -2.555 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.509      ;
; -2.551 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.505      ;
; -2.540 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.037     ; 3.491      ;
; -2.536 ; cortexm3ds_logic:ulogic|M5roz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.490      ;
; -2.518 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.478      ;
; -2.516 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.469      ;
; -2.515 ; cortexm3ds_logic:ulogic|X9eoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.036     ; 3.467      ;
; -2.512 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.472      ;
; -2.511 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.037     ; 3.462      ;
; -2.508 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.468      ;
; -2.506 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.459      ;
; -2.506 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.459      ;
; -2.505 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.459      ;
; -2.502 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.037     ; 3.453      ;
; -2.502 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.462      ;
; -2.500 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.460      ;
; -2.498 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.451      ;
; -2.495 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.449      ;
; -2.494 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.454      ;
; -2.492 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.027     ; 3.453      ;
; -2.491 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.445      ;
; -2.487 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.441      ;
; -2.486 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.027     ; 3.447      ;
; -2.475 ; cortexm3ds_logic:ulogic|Dbdoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.030     ; 3.433      ;
; -2.469 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.422      ;
; -2.467 ; cortexm3ds_logic:ulogic|Pvcoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.037     ; 3.418      ;
; -2.461 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.414      ;
; -2.460 ; cortexm3ds_logic:ulogic|L7doz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.027     ; 3.421      ;
; -2.455 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.408      ;
; -2.454 ; cortexm3ds_logic:ulogic|P5doz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.027     ; 3.415      ;
; -2.453 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.407      ;
; -2.447 ; cortexm3ds_logic:ulogic|C5poz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.037     ; 3.398      ;
; -2.445 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.398      ;
; -2.443 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.396      ;
; -2.438 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.391      ;
; -2.436 ; cortexm3ds_logic:ulogic|X9eoz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.390      ;
; -2.431 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.037     ; 3.382      ;
; -2.427 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.381      ;
; -2.423 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.376      ;
; -2.423 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.383      ;
; -2.418 ; cortexm3ds_logic:ulogic|X9eoz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.372      ;
; -2.413 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.373      ;
; -2.412 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.366      ;
; -2.412 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.366      ;
; -2.407 ; cortexm3ds_logic:ulogic|O3poz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.361      ;
; -2.405 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.358      ;
; -2.405 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.365      ;
; -2.401 ; cortexm3ds_logic:ulogic|Vycoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.037     ; 3.352      ;
; -2.401 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.033     ; 3.356      ;
; -2.397 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.027     ; 3.358      ;
; -2.397 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.033     ; 3.352      ;
; -2.396 ; cortexm3ds_logic:ulogic|Earoz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.037     ; 3.347      ;
; -2.393 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.036     ; 3.345      ;
; -2.393 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.346      ;
; -2.386 ; cortexm3ds_logic:ulogic|Y3roz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.340      ;
; -2.386 ; cortexm3ds_logic:ulogic|K2roz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.340      ;
; -2.384 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.338      ;
; -2.383 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.336      ;
; -2.377 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.331      ;
; -2.375 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.033     ; 3.330      ;
; -2.371 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.033     ; 3.326      ;
; -2.370 ; cortexm3ds_logic:ulogic|T3doz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.330      ;
; -2.368 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Yrooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.036     ; 3.320      ;
; -2.368 ; cortexm3ds_logic:ulogic|Jdgoz6 ; cortexm3ds_logic:ulogic|Nbeoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.036     ; 3.320      ;
; -2.368 ; cortexm3ds_logic:ulogic|Earoz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.321      ;
; -2.365 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.027     ; 3.326      ;
; -2.360 ; cortexm3ds_logic:ulogic|T3doz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.320      ;
; -2.358 ; cortexm3ds_logic:ulogic|X9eoz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.312      ;
; -2.354 ; cortexm3ds_logic:ulogic|Earoz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.307      ;
; -2.352 ; cortexm3ds_logic:ulogic|T3doz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.312      ;
; -2.352 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.305      ;
; -2.352 ; cortexm3ds_logic:ulogic|Earoz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.306      ;
; -2.344 ; cortexm3ds_logic:ulogic|T3doz6 ; cortexm3ds_logic:ulogic|Foqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.027     ; 3.305      ;
; -2.344 ; cortexm3ds_logic:ulogic|Earoz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.297      ;
; -2.338 ; cortexm3ds_logic:ulogic|A7roz6 ; cortexm3ds_logic:ulogic|Dzqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.034     ; 3.292      ;
; -2.336 ; cortexm3ds_logic:ulogic|X1doz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.028     ; 3.296      ;
; -2.335 ; cortexm3ds_logic:ulogic|N6izz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.032     ; 3.291      ;
; -2.334 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.035     ; 3.287      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.168 ; cortexm3ds_logic:ulogic|A63nz6                                                            ; cortexm3ds_logic:ulogic|A63nz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; cortexm3ds_logic:ulogic|Hhsnz6                                                            ; cortexm3ds_logic:ulogic|Hhsnz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; cortexm3ds_logic:ulogic|Mi5nz6                                                            ; cortexm3ds_logic:ulogic|Mi5nz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Zqzf07                                                            ; cortexm3ds_logic:ulogic|Zqzf07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Ov5107                                                            ; cortexm3ds_logic:ulogic|Ov5107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|N9nnz6                                                            ; cortexm3ds_logic:ulogic|N9nnz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Owzf07                                                            ; cortexm3ds_logic:ulogic|Owzf07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Byvzz6                                                            ; cortexm3ds_logic:ulogic|Byvzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Vt8oz6                                                            ; cortexm3ds_logic:ulogic|Vt8oz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|A37nz6                                                            ; cortexm3ds_logic:ulogic|A37nz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Tyszz6                                                            ; cortexm3ds_logic:ulogic|Tyszz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|T5tzz6                                                            ; cortexm3ds_logic:ulogic|T5tzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Cwnzz6                                                            ; cortexm3ds_logic:ulogic|Cwnzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Ijonz6                                                            ; cortexm3ds_logic:ulogic|Ijonz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Mmvzz6                                                            ; cortexm3ds_logic:ulogic|Mmvzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Eploz6                                                            ; cortexm3ds_logic:ulogic|Eploz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Qh7nz6                                                            ; cortexm3ds_logic:ulogic|Qh7nz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Wvea17                                                            ; cortexm3ds_logic:ulogic|Wvea17                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|R0boz6                                                            ; cortexm3ds_logic:ulogic|R0boz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Mkozz6                                                            ; cortexm3ds_logic:ulogic|Mkozz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Nknzz6                                                            ; cortexm3ds_logic:ulogic|Nknzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Mbvf07                                                            ; cortexm3ds_logic:ulogic|Mbvf07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Deooz6                                                            ; cortexm3ds_logic:ulogic|Deooz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cmsdk_ahb_to_sram:AhbItcm|buf_hit                                                         ; cmsdk_ahb_to_sram:AhbItcm|buf_hit                                                         ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Oc7nz6                                                            ; cortexm3ds_logic:ulogic|Oc7nz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|P5gzz6                                                            ; cortexm3ds_logic:ulogic|P5gzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Fvjzz6                                                            ; cortexm3ds_logic:ulogic|Fvjzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Gylzz6                                                            ; cortexm3ds_logic:ulogic|Gylzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Wdmzz6                                                            ; cortexm3ds_logic:ulogic|Wdmzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Hbmzz6                                                            ; cortexm3ds_logic:ulogic|Hbmzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Ccvnz6                                                            ; cortexm3ds_logic:ulogic|Ccvnz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Vqknz6                                                            ; cortexm3ds_logic:ulogic|Vqknz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Hphnz6                                                            ; cortexm3ds_logic:ulogic|Hphnz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Xmsnz6                                                            ; cortexm3ds_logic:ulogic|Xmsnz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cmsdk_ahb_to_sram:AhbItcm|buf_pend                                                        ; cmsdk_ahb_to_sram:AhbItcm|buf_pend                                                        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Sgonz6                                                            ; cortexm3ds_logic:ulogic|Sgonz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Q5wf07                                                            ; cortexm3ds_logic:ulogic|Q5wf07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Vjnoz6                                                            ; cortexm3ds_logic:ulogic|Vjnoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Duhzz6                                                            ; cortexm3ds_logic:ulogic|Duhzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Hdpzz6                                                            ; cortexm3ds_logic:ulogic|Hdpzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Mm1g07                                                            ; cortexm3ds_logic:ulogic|Mm1g07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Yv4nz6                                                            ; cortexm3ds_logic:ulogic|Yv4nz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Ppfzz6                                                            ; cortexm3ds_logic:ulogic|Ppfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Cnfzz6                                                            ; cortexm3ds_logic:ulogic|Cnfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Mjpoz6                                                            ; cortexm3ds_logic:ulogic|Mjpoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Tgszz6                                                            ; cortexm3ds_logic:ulogic|Tgszz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Avaoz6                                                            ; cortexm3ds_logic:ulogic|Avaoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Vza917                                                            ; cortexm3ds_logic:ulogic|Vza917                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Ln1oz6                                                            ; cortexm3ds_logic:ulogic|Ln1oz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|X6b917                                                            ; cortexm3ds_logic:ulogic|X6b917                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Faioz6                                                            ; cortexm3ds_logic:ulogic|Faioz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Aw2nz6                                                            ; cortexm3ds_logic:ulogic|Aw2nz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|N33nz6                                                            ; cortexm3ds_logic:ulogic|N33nz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|N83nz6                                                            ; cortexm3ds_logic:ulogic|N83nz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|V58oz6                                                            ; cortexm3ds_logic:ulogic|V58oz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|M61oz6                                                            ; cortexm3ds_logic:ulogic|M61oz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|K9tm17                                                            ; cortexm3ds_logic:ulogic|K9tm17                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Yl3107                                                            ; cortexm3ds_logic:ulogic|Yl3107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|We7107                                                            ; cortexm3ds_logic:ulogic|We7107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Zs6g07                                                            ; cortexm3ds_logic:ulogic|Zs6g07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Dh7107                                                            ; cortexm3ds_logic:ulogic|Dh7107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Dninz6                                                            ; cortexm3ds_logic:ulogic|Dninz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Gd7oz6                                                            ; cortexm3ds_logic:ulogic|Gd7oz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Twxf07                                                            ; cortexm3ds_logic:ulogic|Twxf07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Zyxf07                                                            ; cortexm3ds_logic:ulogic|Zyxf07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Wy3107                                                            ; cortexm3ds_logic:ulogic|Wy3107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Zqboz6                                                            ; cortexm3ds_logic:ulogic|Zqboz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|R4ph07                                                            ; cortexm3ds_logic:ulogic|R4ph07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|T6ph07                                                            ; cortexm3ds_logic:ulogic|T6ph07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Ongg07                                                            ; cortexm3ds_logic:ulogic|Ongg07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Iszzz6                                                            ; cortexm3ds_logic:ulogic|Iszzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Dapzz6                                                            ; cortexm3ds_logic:ulogic|Dapzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|U3wzz6                                                            ; cortexm3ds_logic:ulogic|U3wzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|K6boz6                                                            ; cortexm3ds_logic:ulogic|K6boz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Za5oz6                                                            ; cortexm3ds_logic:ulogic|Za5oz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Yy0107                                                            ; cortexm3ds_logic:ulogic|Yy0107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Wj0107                                                            ; cortexm3ds_logic:ulogic|Wj0107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Gv4oz6                                                            ; cortexm3ds_logic:ulogic|Gv4oz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Opnoz6                                                            ; cortexm3ds_logic:ulogic|Opnoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Ds1g07                                                            ; cortexm3ds_logic:ulogic|Ds1g07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Gdzzz6                                                            ; cortexm3ds_logic:ulogic|Gdzzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|R45oz6                                                            ; cortexm3ds_logic:ulogic|R45oz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Sg0107                                                            ; cortexm3ds_logic:ulogic|Sg0107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Yw5oz6                                                            ; cortexm3ds_logic:ulogic|Yw5oz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Uv0107                                                            ; cortexm3ds_logic:ulogic|Uv0107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Fh5oz6                                                            ; cortexm3ds_logic:ulogic|Fh5oz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Kmnoz6                                                            ; cortexm3ds_logic:ulogic|Kmnoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Cazzz6                                                            ; cortexm3ds_logic:ulogic|Cazzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|G3boz6                                                            ; cortexm3ds_logic:ulogic|G3boz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Ap1g07                                                            ; cortexm3ds_logic:ulogic|Ap1g07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Q0wzz6                                                            ; cortexm3ds_logic:ulogic|Q0wzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Z6pzz6                                                            ; cortexm3ds_logic:ulogic|Z6pzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Qq5oz6                                                            ; cortexm3ds_logic:ulogic|Qq5oz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.170 ; cortexm3ds_logic:ulogic|Dfnzz6                                                            ; cortexm3ds_logic:ulogic|Dfnzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[1]                                  ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[1]                                  ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|AhbMtxArbM2:u_output_arb|iaddr_in_port[1] ; AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|AhbMtxArbM2:u_output_arb|iaddr_in_port[1] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[2]                                  ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[2]                                  ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|pend_tran_reg                                   ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|pend_tran_reg                                   ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb|iaddr_in_port[1] ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb|iaddr_in_port[1] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|hsel_lock                                 ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|hsel_lock                                 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.296      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'SWCLK'                                                                                                          ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.169 ; cortexm3ds_logic:ulogic|Df1g07 ; cortexm3ds_logic:ulogic|Df1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Ogroz6 ; cortexm3ds_logic:ulogic|Ogroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Hiroz6 ; cortexm3ds_logic:ulogic|Hiroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; cortexm3ds_logic:ulogic|Aucoz6 ; cortexm3ds_logic:ulogic|Aucoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.045      ; 0.296      ;
; 0.170 ; cortexm3ds_logic:ulogic|Ka1g07 ; cortexm3ds_logic:ulogic|Ka1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; cortexm3ds_logic:ulogic|Zb1g07 ; cortexm3ds_logic:ulogic|Zb1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; cortexm3ds_logic:ulogic|Od1g07 ; cortexm3ds_logic:ulogic|Od1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; cortexm3ds_logic:ulogic|G71g07 ; cortexm3ds_logic:ulogic|G71g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.044      ; 0.296      ;
; 0.170 ; cortexm3ds_logic:ulogic|V81g07 ; cortexm3ds_logic:ulogic|V81g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.044      ; 0.296      ;
; 0.176 ; cortexm3ds_logic:ulogic|Xrcoz6 ; cortexm3ds_logic:ulogic|Xrcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; cortexm3ds_logic:ulogic|Toezz6 ; cortexm3ds_logic:ulogic|Toezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; cortexm3ds_logic:ulogic|T9ezz6 ; cortexm3ds_logic:ulogic|T9ezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; cortexm3ds_logic:ulogic|Xmdzz6 ; cortexm3ds_logic:ulogic|Xmdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; cortexm3ds_logic:ulogic|X7dzz6 ; cortexm3ds_logic:ulogic|X7dzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; cortexm3ds_logic:ulogic|B6czz6 ; cortexm3ds_logic:ulogic|B6czz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; cortexm3ds_logic:ulogic|Uw1g07 ; cortexm3ds_logic:ulogic|Uw1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|Bfroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; cortexm3ds_logic:ulogic|Ttsoz6 ; cortexm3ds_logic:ulogic|Ttsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; cortexm3ds_logic:ulogic|N8noz6 ; cortexm3ds_logic:ulogic|N8noz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Blczz6 ; cortexm3ds_logic:ulogic|Blczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Fjbzz6 ; cortexm3ds_logic:ulogic|Fjbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Jhazz6 ; cortexm3ds_logic:ulogic|Jhazz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Ctgoz6 ; cortexm3ds_logic:ulogic|Ctgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|F4bzz6 ; cortexm3ds_logic:ulogic|F4bzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Z2toz6 ; cortexm3ds_logic:ulogic|Z2toz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Nbeoz6 ; cortexm3ds_logic:ulogic|Nbeoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Uchoz6 ; cortexm3ds_logic:ulogic|Uchoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Zcdoz6 ; cortexm3ds_logic:ulogic|Zcdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Nidoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Vedoz6 ; cortexm3ds_logic:ulogic|Vedoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|T3doz6 ; cortexm3ds_logic:ulogic|T3doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Dbdoz6 ; cortexm3ds_logic:ulogic|Dbdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|H9doz6 ; cortexm3ds_logic:ulogic|H9doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Vycoz6 ; cortexm3ds_logic:ulogic|Vycoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Nrdoz6 ; cortexm3ds_logic:ulogic|Nrdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Updoz6 ; cortexm3ds_logic:ulogic|Updoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Bodoz6 ; cortexm3ds_logic:ulogic|Bodoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Y6noz6 ; cortexm3ds_logic:ulogic|Y6noz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; cortexm3ds_logic:ulogic|Fxcoz6 ; cortexm3ds_logic:ulogic|Fxcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.296      ;
; 0.180 ; cortexm3ds_logic:ulogic|Ltooz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.300      ;
; 0.181 ; cortexm3ds_logic:ulogic|X1doz6 ; cortexm3ds_logic:ulogic|X1doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.300      ;
; 0.182 ; cortexm3ds_logic:ulogic|Im2nz6 ; cortexm3ds_logic:ulogic|Ym2nz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.302      ;
; 0.207 ; cortexm3ds_logic:ulogic|Bodoz6 ; cortexm3ds_logic:ulogic|Updoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.326      ;
; 0.236 ; cortexm3ds_logic:ulogic|Xklzz6 ; cortexm3ds_logic:ulogic|Pmlzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.356      ;
; 0.255 ; cortexm3ds_logic:ulogic|Urhoz6 ; cortexm3ds_logic:ulogic|Sthoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.374      ;
; 0.260 ; cortexm3ds_logic:ulogic|Updoz6 ; cortexm3ds_logic:ulogic|Bodoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.379      ;
; 0.269 ; cortexm3ds_logic:ulogic|Yrooz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.389      ;
; 0.277 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|Earoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.397      ;
; 0.278 ; cortexm3ds_logic:ulogic|Uw1g07 ; cortexm3ds_logic:ulogic|Rlgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.398      ;
; 0.279 ; cortexm3ds_logic:ulogic|V81g07 ; cortexm3ds_logic:ulogic|Ka1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.044      ; 0.405      ;
; 0.282 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|Hiroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.232      ; 0.596      ;
; 0.299 ; cortexm3ds_logic:ulogic|Vycoz6 ; cortexm3ds_logic:ulogic|Fxcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.418      ;
; 0.301 ; cortexm3ds_logic:ulogic|Vycoz6 ; cortexm3ds_logic:ulogic|J0doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.229      ; 0.612      ;
; 0.304 ; cortexm3ds_logic:ulogic|E3ozz6 ; cortexm3ds_logic:ulogic|W4ozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.424      ;
; 0.304 ; cortexm3ds_logic:ulogic|Qmuzz6 ; cortexm3ds_logic:ulogic|Iouzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.424      ;
; 0.314 ; cortexm3ds_logic:ulogic|Gtdoz6 ; cortexm3ds_logic:ulogic|Bodoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.433      ;
; 0.318 ; cortexm3ds_logic:ulogic|Jkdoz6 ; cortexm3ds_logic:ulogic|K4goz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.216      ; 0.616      ;
; 0.320 ; cortexm3ds_logic:ulogic|Qxvf07 ; cortexm3ds_logic:ulogic|D8czz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.440      ;
; 0.321 ; cortexm3ds_logic:ulogic|Cu0107 ; cortexm3ds_logic:ulogic|C5toz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.441      ;
; 0.321 ; cortexm3ds_logic:ulogic|Ak2107 ; cortexm3ds_logic:ulogic|H6bzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.441      ;
; 0.322 ; cortexm3ds_logic:ulogic|D1izz6 ; cortexm3ds_logic:ulogic|U2izz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.442      ;
; 0.322 ; cortexm3ds_logic:ulogic|Tctzz6 ; cortexm3ds_logic:ulogic|Edeoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.441      ;
; 0.323 ; cortexm3ds_logic:ulogic|Tvqoz6 ; cortexm3ds_logic:ulogic|Lxqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; cortexm3ds_logic:ulogic|Eapoz6 ; cortexm3ds_logic:ulogic|Cjhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; cortexm3ds_logic:ulogic|Tvpzz6 ; cortexm3ds_logic:ulogic|Kxpzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.443      ;
; 0.324 ; cortexm3ds_logic:ulogic|Zzzzz6 ; cortexm3ds_logic:ulogic|Vbezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; cortexm3ds_logic:ulogic|M8poz6 ; cortexm3ds_logic:ulogic|Wwgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.443      ;
; 0.325 ; cortexm3ds_logic:ulogic|E91107 ; cortexm3ds_logic:ulogic|Fetoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.444      ;
; 0.326 ; cortexm3ds_logic:ulogic|Updoz6 ; cortexm3ds_logic:ulogic|Nrdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.445      ;
; 0.330 ; cortexm3ds_logic:ulogic|Hqy917 ; cortexm3ds_logic:ulogic|Wfhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.449      ;
; 0.330 ; cortexm3ds_logic:ulogic|Evgoz6 ; cortexm3ds_logic:ulogic|Iwroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.212      ; 0.624      ;
; 0.342 ; cortexm3ds_logic:ulogic|Pdroz6 ; cortexm3ds_logic:ulogic|Hssoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.233      ; 0.657      ;
; 0.344 ; cortexm3ds_logic:ulogic|Sthoz6 ; cortexm3ds_logic:ulogic|Wfhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.463      ;
; 0.346 ; cortexm3ds_logic:ulogic|Bodoz6 ; cortexm3ds_logic:ulogic|Gtdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.465      ;
; 0.348 ; cortexm3ds_logic:ulogic|Bodoz6 ; cortexm3ds_logic:ulogic|Nrdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.467      ;
; 0.353 ; cortexm3ds_logic:ulogic|Fmdoz6 ; cortexm3ds_logic:ulogic|Fmdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.472      ;
; 0.374 ; cortexm3ds_logic:ulogic|Nidoz6 ; cortexm3ds_logic:ulogic|Jkdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.036      ; 0.492      ;
; 0.375 ; cortexm3ds_logic:ulogic|Wbpoz6 ; cortexm3ds_logic:ulogic|Ndpoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.495      ;
; 0.377 ; cortexm3ds_logic:ulogic|Nbgoz6 ; cortexm3ds_logic:ulogic|Jdgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.043      ; 0.502      ;
; 0.393 ; cortexm3ds_logic:ulogic|Z9dzz6 ; cortexm3ds_logic:ulogic|Rbdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.207      ; 0.682      ;
; 0.395 ; cortexm3ds_logic:ulogic|Earoz6 ; cortexm3ds_logic:ulogic|Xosoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.234      ; 0.711      ;
; 0.402 ; cortexm3ds_logic:ulogic|Vbezz6 ; cortexm3ds_logic:ulogic|Ndezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.207      ; 0.691      ;
; 0.405 ; cortexm3ds_logic:ulogic|Zdozz6 ; cortexm3ds_logic:ulogic|Rfozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.212      ; 0.699      ;
; 0.411 ; cortexm3ds_logic:ulogic|Ghczz6 ; cortexm3ds_logic:ulogic|Yiczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 0.525      ;
; 0.413 ; cortexm3ds_logic:ulogic|Gtdoz6 ; cortexm3ds_logic:ulogic|Gtdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.532      ;
; 0.414 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|Uchoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.533      ;
; 0.415 ; cortexm3ds_logic:ulogic|Gtdoz6 ; cortexm3ds_logic:ulogic|Nrdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.534      ;
; 0.419 ; cortexm3ds_logic:ulogic|Vdqoz6 ; cortexm3ds_logic:ulogic|Mfqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.539      ;
; 0.420 ; cortexm3ds_logic:ulogic|U6poz6 ; cortexm3ds_logic:ulogic|Flooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.540      ;
; 0.420 ; cortexm3ds_logic:ulogic|Xdlzz6 ; cortexm3ds_logic:ulogic|Ghczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.540      ;
; 0.420 ; cortexm3ds_logic:ulogic|Oivf07 ; cortexm3ds_logic:ulogic|Kfbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.540      ;
; 0.420 ; cortexm3ds_logic:ulogic|Xkzzz6 ; cortexm3ds_logic:ulogic|Ykezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.539      ;
; 0.420 ; cortexm3ds_logic:ulogic|Khlzz6 ; cortexm3ds_logic:ulogic|Xmooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.539      ;
; 0.420 ; cortexm3ds_logic:ulogic|Cjhoz6 ; cortexm3ds_logic:ulogic|Hdsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.031      ; 0.533      ;
; 0.420 ; cortexm3ds_logic:ulogic|Kfbzz6 ; cortexm3ds_logic:ulogic|Chbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 0.534      ;
; 0.423 ; cortexm3ds_logic:ulogic|Lc0107 ; cortexm3ds_logic:ulogic|Cjdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 0.542      ;
; 0.427 ; cortexm3ds_logic:ulogic|Ykezz6 ; cortexm3ds_logic:ulogic|Qmezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.226      ; 0.735      ;
; 0.428 ; cortexm3ds_logic:ulogic|O8roz6 ; cortexm3ds_logic:ulogic|Pqsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.234      ; 0.744      ;
; 0.432 ; cortexm3ds_logic:ulogic|G71g07 ; cortexm3ds_logic:ulogic|Od1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.044      ; 0.558      ;
; 0.433 ; cortexm3ds_logic:ulogic|Bfroz6 ; cortexm3ds_logic:ulogic|C5poz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 0.553      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'SWCLK'                                                                                                       ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.895 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bzsoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 1.819      ;
; -0.895 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|N6izz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 1.819      ;
; -0.889 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Pg1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 1.813      ;
; -0.678 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ybizz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.061     ; 1.605      ;
; -0.678 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Jdgoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.061     ; 1.605      ;
; -0.678 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Uw1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.061     ; 1.605      ;
; -0.678 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rlgoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.061     ; 1.605      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bfroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.606      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|O8roz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.606      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Earoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.606      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Quqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.607      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|F4bzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.061     ; 1.604      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Z2toz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.061     ; 1.604      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Gfazz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.061     ; 1.604      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Jhazz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.061     ; 1.604      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Z7bzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.061     ; 1.604      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rk1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.607      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ltooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.606      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ubroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.607      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|U0roz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.607      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Fxcoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.607      ;
; -0.677 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vycoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.607      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vj3nz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X1doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 1.599      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|P5doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 1.599      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|L7doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 1.599      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|H9doz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 1.599      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dbdoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.065     ; 1.599      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Pdroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.606      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V1poz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.606      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Eanoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ttsoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 1.607      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Imhoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Urhoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Sthoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|U6poz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.606      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Oivf07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 1.607      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nbgoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 1.598      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ctgoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Toezz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|T9ezz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xmdzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X7dzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|B6czz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xrcoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xftoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Cu0107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E91107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Go1107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 1.607      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Fjbzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zzzzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xdlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 1.607      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Scwf07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qi1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Csroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 1.600      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ak2107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 1.607      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Oygoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Furoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 1.600      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Lc0107 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ukdzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xkzzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hqy917 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Aqroz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 1.600      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qxvf07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 1.607      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V9czz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Gwqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Wpqzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.064     ; 1.600      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E3ozz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Wbpoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 1.607      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Efpoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|N31g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|D1izz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.606      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Eapoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vdqoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 1.607      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Tvpzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.606      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Uchoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vqszz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Veeoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|S3pzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|M0pzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.606      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E2pzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 1.598      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ohhoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 1.598      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ukhoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 1.598      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Poooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.066     ; 1.598      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xklzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qmuzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|D0vzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.067     ; 1.597      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|L5pzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.067     ; 1.597      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hjuzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.067     ; 1.597      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xz1g07 ; SWCLK        ; SWCLK       ; 1.000        ; -0.067     ; 1.597      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Khlzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.056     ; 1.608      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dqooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Yrooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bwrzz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.606      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Y6noz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X9eoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nyooz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.057     ; 1.607      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nbeoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Jehoz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.059     ; 1.605      ;
; -0.676 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|C5poz6 ; SWCLK        ; SWCLK       ; 1.000        ; -0.058     ; 1.606      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------------------------+--------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 17.587 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Stunz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.364      ;
; 17.587 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Osinz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.364      ;
; 17.589 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Xyyf07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.364      ;
; 17.607 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ox2t07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.344      ;
; 17.608 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Yymnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 2.351      ;
; 17.609 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hu7m17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.343      ;
; 17.768 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Sjha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.175      ;
; 17.768 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Quha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.175      ;
; 17.769 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|V34g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.163      ;
; 17.769 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T62g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.163      ;
; 17.769 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fc2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.163      ;
; 17.769 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ye2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.163      ;
; 17.769 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hy2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.163      ;
; 17.769 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Rh2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.163      ;
; 17.769 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|M92g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.163      ;
; 17.769 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Zp2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.163      ;
; 17.769 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lk2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.163      ;
; 17.769 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fn2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.163      ;
; 17.769 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ts2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.163      ;
; 17.769 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Nv2g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.163      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|M9nm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 2.155      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T0nm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 2.155      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Xomm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 2.155      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vumm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 2.155      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pkft07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 2.151      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Faft07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 2.151      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Nrft07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 2.151      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Otgt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 2.151      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|B0qt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.158      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vzet07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 2.151      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|M1pt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.158      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Dtpt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.158      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|J5gt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 2.151      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|X1gt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 2.151      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pwpt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.158      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Cqgt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 2.151      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jwet07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 2.151      ;
; 17.770 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|C42g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 2.158      ;
; 17.774 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ahha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.179      ;
; 17.774 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Gpha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.179      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|No7oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.159      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|W2xzz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.159      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ecxzz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.159      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Sh3107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.174      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|S1ooz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.174      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Oasm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.158      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Nvom17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.164      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Grnm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.158      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|D3om17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.158      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|G0im17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.160      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fpom17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.164      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Kfnm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.158      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Rt4g07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 2.151      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jwwf07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.168      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ltwf07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.168      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|B6vf07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.168      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Rl7107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.168      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Kmhzz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.168      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ngxf07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.168      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|I85107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.157      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Q8yzz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.157      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Db6oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.157      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qxam17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 2.155      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Bdys07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 2.155      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Tcmoz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.168      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ezgg07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.154      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ip2oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.154      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ax4107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.154      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|W9moz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 2.154      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lo0t07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.157      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pxpa17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.157      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ce5oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.158      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ds4oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.158      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|B06oz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.158      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qojnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.163      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vznnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.157      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|L5lnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.171      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lvgm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 2.171      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ugsm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.174      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|S3ooz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.175      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Sj3107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.174      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T3sm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 2.174      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|J22h07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.160      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Bx6107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.170      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T57107 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.170      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Udxf07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 2.169      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Omha17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.175      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ictm17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 2.181      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|A09nz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 2.181      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Q6g917 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.168      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Sz3a17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.168      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Prvnz6 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.170      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Cu3u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.167      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Enpa17 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.170      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Bbph07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.168      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Emph07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.168      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|K6xt07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 2.156      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Uc3u07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 2.156      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Cqst07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.158      ;
; 17.775 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|E3rg07 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 2.170      ;
+--------+--------------------------------+--------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                   ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 1.140 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_we[1]                                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.470      ;
; 1.140 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_we[2]                                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.470      ;
; 1.140 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_we[0]                                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.470      ;
; 1.140 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_we[3]                                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.470      ;
; 1.148 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|reg_write                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 1.483      ;
; 1.149 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbItcm|buf_data_en                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.476      ;
; 1.149 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbItcm|buf_pend                                                        ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.471      ;
; 1.149 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbItcm|buf_hit                                                         ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.476      ;
; 1.151 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_2|data_valid                                      ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.460      ;
; 1.151 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[1]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.459      ;
; 1.151 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[0]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.459      ;
; 1.151 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[4]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.459      ;
; 1.151 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[3]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.459      ;
; 1.151 ; cpuresetn                      ; cmsdk_ahb_to_apb:ApbBridge|addr_reg[2]                                                    ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.459      ;
; 1.151 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[0]                                  ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.460      ;
; 1.153 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_data_en                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.470      ;
; 1.155 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxDecS2:u_ahbmtxdecs2|data_out_port[1]                                  ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.464      ;
; 1.156 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qwjh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.492      ;
; 1.156 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wyjh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.492      ;
; 1.156 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lujh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.492      ;
; 1.156 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Mfkh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.492      ;
; 1.156 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|C1kh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.492      ;
; 1.156 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ac2t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.492      ;
; 1.160 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Kgfh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.492      ;
; 1.160 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qifh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.492      ;
; 1.160 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fefh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.492      ;
; 1.160 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wkfh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.492      ;
; 1.160 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wo1t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.492      ;
; 1.161 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|reg_addr[2]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.472      ;
; 1.162 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_0|reg_size[1]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.470      ;
; 1.163 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_addr[0]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.474      ;
; 1.163 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_size[0]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.474      ;
; 1.163 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_addr[1]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.474      ;
; 1.164 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_size[1]                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.478      ;
; 1.164 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxInStg:u_AhbMtxInStg_1|reg_write                                       ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.478      ;
; 1.164 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fg2t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.495      ;
; 1.165 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[5]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.459      ;
; 1.165 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[2]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.459      ;
; 1.165 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[0]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.459      ;
; 1.165 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[1]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.459      ;
; 1.165 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[3]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.459      ;
; 1.165 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[4]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.459      ;
; 1.165 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[7]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.460      ;
; 1.165 ; cpuresetn                      ; cmsdk_ahb_to_sram:AhbDtcm|buf_addr[9]                                                     ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.460      ;
; 1.165 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Atlzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.506      ;
; 1.165 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pasoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.506      ;
; 1.165 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Qktoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.506      ;
; 1.165 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|F2ioz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.506      ;
; 1.165 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hbozz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.506      ;
; 1.165 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Zvozz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.506      ;
; 1.165 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|E3soz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.506      ;
; 1.165 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Aisoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.506      ;
; 1.168 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|P36107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.508      ;
; 1.168 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|L86107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.508      ;
; 1.168 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|V66107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.508      ;
; 1.168 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Is5107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.508      ;
; 1.168 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Yt5107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.508      ;
; 1.169 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxOutStgM2:u_ahbmtxoutstgm2_2|AhbMtxArbM2:u_output_arb|iaddr_in_port[1] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.467      ;
; 1.169 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb|iaddr_in_port[1] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.467      ;
; 1.169 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|hsel_lock                                 ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.467      ;
; 1.169 ; cpuresetn                      ; AhbMtx:AhbMtx|AhbMtxOutStgM1:u_ahbmtxoutstgm1_1|AhbMtxArbM1:u_output_arb|no_port          ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.467      ;
; 1.169 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|F56107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.501      ;
; 1.170 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Pkfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 1.505      ;
; 1.170 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Xzfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 1.505      ;
; 1.170 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ppfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 1.505      ;
; 1.170 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Cnfzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 1.505      ;
; 1.171 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|H1gh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.498      ;
; 1.171 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hiah07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 1.495      ;
; 1.171 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|N3gh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.498      ;
; 1.171 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jkah07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 1.495      ;
; 1.171 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Czfh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.498      ;
; 1.171 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Noah07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 1.495      ;
; 1.171 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T5gh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.498      ;
; 1.171 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Lmah07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 1.495      ;
; 1.171 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jt1t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.498      ;
; 1.171 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|P32t07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 1.495      ;
; 1.172 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Hveh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.482      ;
; 1.172 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Fxeh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.482      ;
; 1.172 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|I5mg07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.491      ;
; 1.172 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|H3mg07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.491      ;
; 1.172 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Wu9h07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.491      ;
; 1.172 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Zulg07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.491      ;
; 1.172 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Bnjzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.513      ;
; 1.172 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|B4nzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.513      ;
; 1.172 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Jcnzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.513      ;
; 1.172 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|P9nzz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 1.513      ;
; 1.172 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Vheh07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.482      ;
; 1.173 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Yk9g07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.495      ;
; 1.174 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Faioz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 1.497      ;
; 1.174 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|E9x917                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 1.497      ;
; 1.177 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|F6snz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.495      ;
; 1.179 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Zlqoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.506      ;
; 1.182 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Mjpoz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.496      ;
; 1.182 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Tgszz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.496      ;
; 1.183 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|E48g07                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.495      ;
; 1.184 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|N9nnz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 1.508      ;
; 1.184 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Ov5107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 1.508      ;
; 1.184 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|T7nnz6                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 1.508      ;
; 1.184 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|En5107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 1.508      ;
; 1.184 ; cortexm3ds_logic:ulogic|Ik2nz6 ; cortexm3ds_logic:ulogic|Kl5107                                                            ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 1.508      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'SWCLK'                                                                                                       ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 1.161 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Pqsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.235      ; 1.478      ;
; 1.161 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Q8izz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.235      ; 1.478      ;
; 1.161 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qmezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.230      ; 1.473      ;
; 1.161 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hssoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.235      ; 1.478      ;
; 1.161 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Yuooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.235      ; 1.478      ;
; 1.161 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xosoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.235      ; 1.478      ;
; 1.161 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Haizz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.235      ; 1.478      ;
; 1.162 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hiroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.233      ; 1.477      ;
; 1.162 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|J0doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.231      ; 1.475      ;
; 1.162 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Gv1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.231      ; 1.475      ;
; 1.163 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Df1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.230      ; 1.475      ;
; 1.163 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Aucoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.230      ; 1.475      ;
; 1.163 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ogroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.230      ; 1.475      ;
; 1.166 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dohoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.215      ; 1.463      ;
; 1.175 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|K4goz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.210      ; 1.467      ;
; 1.177 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|G71g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.218      ; 1.477      ;
; 1.177 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V81g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.218      ; 1.477      ;
; 1.177 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ka1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.218      ; 1.477      ;
; 1.177 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zb1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.218      ; 1.477      ;
; 1.177 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Od1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.218      ; 1.477      ;
; 1.178 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Aquzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.211      ; 1.471      ;
; 1.178 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|U6toz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.211      ; 1.471      ;
; 1.178 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rfozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.211      ; 1.471      ;
; 1.178 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ndezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.211      ; 1.471      ;
; 1.178 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Rbdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.211      ; 1.471      ;
; 1.178 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Sksoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.211      ; 1.471      ;
; 1.178 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Iwroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.211      ; 1.471      ;
; 1.351 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Iy1g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 1.471      ;
; 1.351 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xh3nz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 1.471      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ttsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Urhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Sthoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|U6poz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.040      ; 1.476      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|W5soz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.035      ; 1.471      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Oivf07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ctgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Toezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|T9ezz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xmdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X7dzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|B6czz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xrcoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xftoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Holzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.035      ; 1.471      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Cu0107 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Lyroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.035      ; 1.471      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E91107 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Go1107 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Fjbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Chbzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.035      ; 1.471      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Yiczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.035      ; 1.471      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xdlzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Tvqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ak2107 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|M8poz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ukdzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hqy917 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xdqzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qxvf07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V9czz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Omqzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|E3ozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|O6ozz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.035      ; 1.471      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Wbpoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|N31g07 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|D1izz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.040      ; 1.476      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Eapoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Hdsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.035      ; 1.471      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vdqoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Tvpzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.040      ; 1.476      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|M0pzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.040      ; 1.476      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Xklzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Qmuzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.042      ; 1.478      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bwrzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.040      ; 1.476      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Nyooz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|H7szz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.354 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Blczz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.477      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|X1doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 1.469      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|P5doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 1.469      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|L7doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 1.469      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|H9doz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 1.469      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Dbdoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 1.469      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bfroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.039      ; 1.476      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Pdroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.039      ; 1.476      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|O8roz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.039      ; 1.476      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Earoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.039      ; 1.476      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|V1poz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.039      ; 1.476      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Eanoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 1.475      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Vmsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 1.469      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|L4izz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 1.469      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zwsoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 1.469      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ujroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 1.469      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Bzpzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 1.469      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Wlroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 1.469      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ynroz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.032      ; 1.469      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Quqzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.040      ; 1.477      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Imhoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.038      ; 1.475      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Ybizz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 1.474      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Jdgoz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.037      ; 1.474      ;
; 1.355 ; cortexm3ds_logic:ulogic|Ym2nz6 ; cortexm3ds_logic:ulogic|Zzzzz6 ; SWCLK        ; SWCLK       ; 0.000        ; 0.041      ; 1.478      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                 ; -12.060   ; 0.168 ; -2.818   ; 1.140   ; -3.000              ;
;  CLK50m                                                          ; N/A       ; N/A   ; N/A      ; N/A     ; 9.607               ;
;  SWCLK                                                           ; -6.440    ; 0.169 ; -2.818   ; 1.161   ; -3.000              ;
;  SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; -12.060   ; 0.168 ; 14.948   ; 1.140   ; 9.677               ;
; Design-wide TNS                                                  ; -3434.887 ; 0.0   ; -380.457 ; 0.0     ; -262.57             ;
;  CLK50m                                                          ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  SWCLK                                                           ; -775.173  ; 0.000 ; -380.457 ; 0.000   ; -262.570            ;
;  SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; -2659.714 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_CS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_WR        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RD        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RST       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BL_CTR    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; buzzerOut     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SWDIO         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SWDIO                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RSTn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK50m                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keyIn[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keyIn[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWCLK                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keyIn[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; keyIn[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RXD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_WR        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_RD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_RST       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_BL_CTR    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ledOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; ledOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; buzzerOut     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; SWDIO         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_WR        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RST       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BL_CTR    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.116 V                              ; 0.051 V                              ; 3.6e-09 s                   ; 3.43e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.116 V                             ; 0.051 V                             ; 3.6e-09 s                  ; 3.43e-09 s                 ; Yes                       ; Yes                       ;
; ledOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; buzzerOut     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; SWDIO         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_WR        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_RD        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_RST       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_BL_CTR    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; LCD_DATA[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ledOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; ledOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; buzzerOut     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; SWDIO         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
; SWCLK                                                           ; SWCLK                                                           ; 10524        ; 0        ; 0        ; 0        ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SWCLK                                                           ; 166          ; 0        ; 0        ; 0        ;
; SWCLK                                                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 60656        ; 0        ; 0        ; 0        ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
; SWCLK                                                           ; SWCLK                                                           ; 10524        ; 0        ; 0        ; 0        ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SWCLK                                                           ; 166          ; 0        ; 0        ; 0        ;
; SWCLK                                                           ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 60656        ; 0        ; 0        ; 0        ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                            ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; SWCLK                                                           ; SWCLK                                                           ; 164      ; 0        ; 0        ; 0        ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 6564     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; SWCLK                                                           ; SWCLK                                                           ; 164      ; 0        ; 0        ; 0        ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; 6564     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 40    ; 40   ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------+-------------+
; Target                                                          ; Clock                                                           ; Type      ; Status      ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------+-------------+
; CLK50m                                                          ; CLK50m                                                          ; Base      ; Constrained ;
; SWCLK                                                           ; SWCLK                                                           ; Base      ; Constrained ;
; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWDIO      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keyIn[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keyIn[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keyIn[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keyIn[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LCD_BL_CTR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_CS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RD       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RST      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_WR       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWDIO        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TXD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; buzzerOut    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWDIO      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keyIn[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keyIn[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keyIn[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; keyIn[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LCD_BL_CTR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_CS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RD       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RST      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_WR       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWDIO        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TXD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; buzzerOut    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Sat Jul 22 21:19:29 2023
Info: Command: quartus_sta CortexM3 -c CortexM3
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CortexM3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK50m CLK50m
    Info (332110): create_generated_clock -source {SynClockQuartus.PLL|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]} {SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SWCLK SWCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.060           -2659.714 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.440            -775.173 SWCLK 
Info (332146): Worst-case hold slack is 0.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.393               0.000 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.395               0.000 SWCLK 
Info (332146): Worst-case recovery slack is -2.818
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.818            -380.457 SWCLK 
    Info (332119):    14.948               0.000 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.354               0.000 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.389               0.000 SWCLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -262.570 SWCLK 
    Info (332119):     9.702               0.000 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.853               0.000 CLK50m 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.422           -1117.792 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.719            -665.901 SWCLK 
Info (332146): Worst-case hold slack is 0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.324               0.000 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.326               0.000 SWCLK 
Info (332146): Worst-case recovery slack is -2.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.306            -306.683 SWCLK 
    Info (332119):    15.641               0.000 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.976
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.976               0.000 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.000               0.000 SWCLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -262.570 SWCLK 
    Info (332119):     9.677               0.000 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.878               0.000 CLK50m 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.173            -531.315 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.737            -269.547 SWCLK 
Info (332146): Worst-case hold slack is 0.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.168               0.000 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.169               0.000 SWCLK 
Info (332146): Worst-case recovery slack is -0.895
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.895            -106.657 SWCLK 
    Info (332119):    17.587               0.000 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.140               0.000 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.161               0.000 SWCLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -227.322 SWCLK 
    Info (332119):     9.607               0.000 CLK50m 
    Info (332119):     9.741               0.000 SynClockQuartus.PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5111 megabytes
    Info: Processing ended: Sat Jul 22 21:19:43 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:24


