vhdl xil_defaultlib "C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/sim_1/new/simulate.vhd"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v"
