

================================================================
== Vivado HLS Report for 'B_IO_L2_in_inter_trans'
================================================================
* Date:           Thu Apr 15 10:12:06 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?|      2051|          -|          -|     ?|    no    |
        | + Loop 1.1  |     2048|     2048|         2|          1|          1|  2048|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      121|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      105|     -|
|Register             |        -|      -|       49|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       49|      226|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln306_fu_182_p2               |     +    |      0|  0|  12|          12|           1|
    |add_ln321_3_fu_242_p2             |     +    |      0|  0|  19|          13|          12|
    |add_ln321_fu_236_p2               |     +    |      0|  0|  19|          13|          13|
    |c3_V_fu_253_p2                    |     +    |      0|  0|   4|           3|           1|
    |c4_V_fu_188_p2                    |     +    |      0|  0|   7|           7|           1|
    |c5_V_fu_216_p2                    |     +    |      0|  0|   6|           6|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln306_fu_176_p2              |   icmp   |      0|  0|  13|          12|          13|
    |icmp_ln308_fu_194_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln879_fu_171_p2              |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln544_59_fu_208_p3         |  select  |      0|  0|   7|           1|           7|
    |select_ln544_fu_200_p3            |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 121|          82|          65|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_phi_mux_p_053_0_phi_fu_145_p4  |   9|          2|    7|         14|
    |fifo_B_in_V_V_blk_n               |   9|          2|    1|          2|
    |fifo_B_out_V_V_blk_n              |   9|          2|    1|          2|
    |indvar_flatten_reg_130            |   9|          2|   12|         24|
    |p_04_0_reg_120                    |   9|          2|    3|          6|
    |p_053_0_reg_141                   |   9|          2|    7|         14|
    |p_067_0_reg_152                   |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 105|         22|   39|         82|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln306_reg_273       |   1|   0|    1|          0|
    |icmp_ln879_reg_269       |   1|   0|    1|          0|
    |indvar_flatten_reg_130   |  12|   0|   12|          0|
    |p_04_0_reg_120           |   3|   0|    3|          0|
    |p_053_0_reg_141          |   7|   0|    7|          0|
    |p_067_0_reg_152          |   6|   0|    6|          0|
    |select_ln544_59_reg_287  |   7|   0|    7|          0|
    |select_ln544_reg_282     |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  49|   0|   49|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_start               |  in |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_done                | out |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_idle                | out |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_ready               | out |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|idx                    |  in |    3|   ap_none  |           idx          |    scalar    |
|local_B_V_address1     | out |   12|  ap_memory |        local_B_V       |     array    |
|local_B_V_ce1          | out |    1|  ap_memory |        local_B_V       |     array    |
|local_B_V_we1          | out |    1|  ap_memory |        local_B_V       |     array    |
|local_B_V_d1           | out |  256|  ap_memory |        local_B_V       |     array    |
|fifo_B_in_V_V_dout     |  in |  256|   ap_fifo  |      fifo_B_in_V_V     |    pointer   |
|fifo_B_in_V_V_empty_n  |  in |    1|   ap_fifo  |      fifo_B_in_V_V     |    pointer   |
|fifo_B_in_V_V_read     | out |    1|   ap_fifo  |      fifo_B_in_V_V     |    pointer   |
|fifo_B_out_V_V_din     | out |  256|   ap_fifo  |     fifo_B_out_V_V     |    pointer   |
|fifo_B_out_V_V_full_n  |  in |    1|   ap_fifo  |     fifo_B_out_V_V     |    pointer   |
|fifo_B_out_V_V_write   | out |    1|   ap_fifo  |     fifo_B_out_V_V     |    pointer   |
+-----------------------+-----+-----+------------+------------------------+--------------+

