INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/vga_hdmi_clk_rst_system_inst_0/ip/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/vga_hdmi_clk_rst_system_inst_0/ip/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0/vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_hdmi_clk_rst_system_inst_0_vga_hdmi_clock_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.gen/sources_1/ip/video_mem_1/sim/video_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.gen/sources_1/ip/pll_mandel_1/pll_mandel_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_mandel_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.gen/sources_1/ip/pll_mandel_1/pll_mandel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_mandel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_gnd_constant_0/sim/scalp_zynqps_gnd_constant_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scalp_zynqps_gnd_constant_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_processing_system7_0_0/sim/scalp_zynqps_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scalp_zynqps_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_xbar_0/sim/scalp_zynqps_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scalp_zynqps_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_auto_pc_0/sim/scalp_zynqps_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scalp_zynqps_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_xlconcat_0_0/sim/scalp_zynqps_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scalp_zynqps_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_sys_clock_0/scalp_zynqps_sys_clock_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scalp_zynqps_sys_clock_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_sys_clock_0/scalp_zynqps_sys_clock_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scalp_zynqps_sys_clock_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/vga_hdmi_clk_rst_system_inst_0/ip/vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0/sim/vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_hdmi_clk_rst_system_inst_0_rst_ps7_1_vga_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/vga_hdmi_clk_rst_system_inst_0/ip/vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0/sim/vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_hdmi_clk_rst_system_inst_0_rst_ps7_2_hdmi_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/vga_hdmi_clk_rst_system_inst_0/sim/vga_hdmi_clk_rst_system_inst_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_hdmi_clk_rst_system_inst_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ipshared/3ff2/src/scalp_axi_link.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scalp_axi_link'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_firmwareid_0/sim/scalp_zynqps_scalp_axi_link_firmwareid_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scalp_zynqps_scalp_axi_link_firmwareid_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_axi_gpio_switches_0/sim/scalp_zynqps_axi_gpio_switches_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scalp_zynqps_axi_gpio_switches_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_axi_intc_0_0/sim/scalp_zynqps_axi_intc_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scalp_zynqps_axi_intc_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_axi_gpio_reset_btn_0/sim/scalp_zynqps_axi_gpio_reset_btn_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scalp_zynqps_axi_gpio_reset_btn_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_system_ila_0_0/bd_0/ip/ip_0/sim/bd_c0d9_ila_lib_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_c0d9_ila_lib_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_system_ila_0_0/bd_0/sim/bd_c0d9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_c0d9'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_system_ila_0_0/sim/scalp_zynqps_system_ila_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scalp_zynqps_system_ila_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_scalp_axi_link_cplx_num_regs_0/sim/scalp_zynqps_scalp_axi_link_cplx_num_regs_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scalp_zynqps_scalp_axi_link_cplx_num_regs_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_rst_ps7_0_125M_0/sim/scalp_zynqps_rst_ps7_0_125M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scalp_zynqps_rst_ps7_0_125M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_axi_iic_ioext_0/sim/scalp_zynqps_axi_iic_ioext_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scalp_zynqps_axi_iic_ioext_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/ip/scalp_zynqps_axi_gpio_joystick_0/sim/scalp_zynqps_axi_gpio_joystick_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scalp_zynqps_axi_gpio_joystick_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.ip_user_files/bd/scalp_zynqps/sim/scalp_zynqps.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm00_couplers_imp_FF8Z4U'
INFO: [VRFC 10-3107] analyzing entity 'm01_couplers_imp_931Y5A'
INFO: [VRFC 10-3107] analyzing entity 'm02_couplers_imp_75GW2M'
INFO: [VRFC 10-3107] analyzing entity 'm03_couplers_imp_455P5Q'
INFO: [VRFC 10-3107] analyzing entity 'm04_couplers_imp_TQZ7BY'
INFO: [VRFC 10-3107] analyzing entity 'm05_couplers_imp_YFU1B2'
INFO: [VRFC 10-3107] analyzing entity 'm06_couplers_imp_J98Y8U'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_BVJLL9'
INFO: [VRFC 10-3107] analyzing entity 'scalp_zynqps_ps7_0_axi_periph_0'
INFO: [VRFC 10-3107] analyzing entity 'scalp_zynqps'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/LPSC/calc_complex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_complex'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/LPSC/compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_axi_pkg.vhd" into library scalp_lib
ERROR: [VRFC 10-2989] 't_axi_read_ctrl_regfile_m2s' is not declared [E:/mandelbrot/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_axi_pkg.vhd:288]
ERROR: [VRFC 10-9458] unit 'scalp_axi_pkg' is ignored due to previous errors [E:/mandelbrot/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_axi_pkg.vhd:32]
INFO: [VRFC 10-8704] VHDL file 'E:/mandelbrot/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_axi_pkg.vhd' is ignored due to errors
