<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3981" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3981{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_3981{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3981{left:684px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3981{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t5_3981{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#t6_3981{left:96px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t7_3981{left:96px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t8_3981{left:96px;bottom:1014px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t9_3981{left:96px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_3981{left:96px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tb_3981{left:214px;bottom:981px;letter-spacing:-0.13px;word-spacing:-1px;}
#tc_3981{left:96px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#td_3981{left:96px;bottom:947px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#te_3981{left:96px;bottom:930px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tf_3981{left:70px;bottom:904px;}
#tg_3981{left:96px;bottom:907px;letter-spacing:-0.18px;}
#th_3981{left:166px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_3981{left:96px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tj_3981{left:96px;bottom:866px;}
#tk_3981{left:122px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tl_3981{left:122px;bottom:849px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tm_3981{left:96px;bottom:825px;}
#tn_3981{left:122px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_3981{left:122px;bottom:808px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tp_3981{left:122px;bottom:782px;}
#tq_3981{left:148px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_3981{left:147px;bottom:767px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#ts_3981{left:209px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_3981{left:318px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_3981{left:712px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3981{left:813px;bottom:767px;letter-spacing:-0.14px;}
#tw_3981{left:147px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_3981{left:148px;bottom:726px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_3981{left:148px;bottom:709px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tz_3981{left:148px;bottom:692px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t10_3981{left:148px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3981{left:148px;bottom:651px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t12_3981{left:149px;bottom:626px;}
#t13_3981{left:179px;bottom:626px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_3981{left:149px;bottom:602px;}
#t15_3981{left:179px;bottom:602px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t16_3981{left:566px;bottom:609px;letter-spacing:-0.03px;}
#t17_3981{left:584px;bottom:602px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t18_3981{left:178px;bottom:585px;letter-spacing:-0.18px;word-spacing:-0.94px;}
#t19_3981{left:178px;bottom:568px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1a_3981{left:122px;bottom:542px;}
#t1b_3981{left:148px;bottom:544px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1c_3981{left:70px;bottom:517px;}
#t1d_3981{left:96px;bottom:521px;letter-spacing:-0.2px;}
#t1e_3981{left:192px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t1f_3981{left:96px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1g_3981{left:96px;bottom:480px;}
#t1h_3981{left:122px;bottom:480px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_3981{left:122px;bottom:463px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1j_3981{left:96px;bottom:438px;}
#t1k_3981{left:122px;bottom:438px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1l_3981{left:70px;bottom:412px;}
#t1m_3981{left:96px;bottom:415px;letter-spacing:-0.2px;}
#t1n_3981{left:173px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_3981{left:96px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1p_3981{left:96px;bottom:374px;}
#t1q_3981{left:122px;bottom:374px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t1r_3981{left:122px;bottom:357px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1s_3981{left:96px;bottom:333px;}
#t1t_3981{left:122px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1u_3981{left:122px;bottom:316px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1v_3981{left:122px;bottom:290px;}
#t1w_3981{left:148px;bottom:292px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1x_3981{left:147px;bottom:275px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t1y_3981{left:357px;bottom:275px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#t1z_3981{left:465px;bottom:275px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t20_3981{left:147px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t21_3981{left:248px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t22_3981{left:148px;bottom:234px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t23_3981{left:148px;bottom:217px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t24_3981{left:148px;bottom:200px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t25_3981{left:148px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t26_3981{left:148px;bottom:159px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t27_3981{left:149px;bottom:134px;}
#t28_3981{left:179px;bottom:134px;letter-spacing:-0.16px;word-spacing:-0.45px;}

.s1_3981{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3981{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3981{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3981{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3981{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3981{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3981{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3981" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3981Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3981" style="-webkit-user-select: none;"><object width="935" height="1210" data="3981/3981.svg" type="image/svg+xml" id="pdf3981" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3981" class="t s1_3981">Vol. 3C </span><span id="t2_3981" class="t s1_3981">26-11 </span>
<span id="t3_3981" class="t s2_3981">VMX NON-ROOT OPERATION </span>
<span id="t4_3981" class="t s3_3981">value of the corresponding bit in CR0. For each position corresponding to a bit set in the CR0 guest/host mask, </span>
<span id="t5_3981" class="t s3_3981">the destination operand is loaded with the value of the corresponding bit in the CR0 read shadow. Thus, if every </span>
<span id="t6_3981" class="t s3_3981">bit is cleared in the CR0 guest/host mask, SMSW reads normally from CR0; if every bit is set in the CR0 </span>
<span id="t7_3981" class="t s3_3981">guest/host mask, SMSW returns the value of the CR0 read shadow. </span>
<span id="t8_3981" class="t s3_3981">Note the following: (1) for any memory destination or for a 16-bit register destination, only the low 16 bits of </span>
<span id="t9_3981" class="t s3_3981">the CR0 guest/host mask and the CR0 read shadow are used (bits 63:16 of a register destination are left </span>
<span id="ta_3981" class="t s3_3981">unchanged); (2) </span><span id="tb_3981" class="t s3_3981">for a 32-bit register destination, only the low 32 bits of the CR0 guest/host mask and the CR0 </span>
<span id="tc_3981" class="t s3_3981">read shadow are used (bits 63:32 of the destination are cleared); and (3) depending on the contents of the </span>
<span id="td_3981" class="t s3_3981">CR0 guest/host mask and the CR0 read shadow, bits may be set in the destination that would never be set </span>
<span id="te_3981" class="t s3_3981">when reading directly from CR0. </span>
<span id="tf_3981" class="t s4_3981">• </span><span id="tg_3981" class="t s5_3981">TPAUSE. </span><span id="th_3981" class="t s3_3981">Behavior of the TPAUSE instruction is determined first by the setting of the “enable user wait and </span>
<span id="ti_3981" class="t s3_3981">pause” VM-execution control: </span>
<span id="tj_3981" class="t s3_3981">— </span><span id="tk_3981" class="t s3_3981">If the “enable user wait and pause” VM-execution control is 0, TPAUSE causes an invalid-opcode exception </span>
<span id="tl_3981" class="t s3_3981">(#UD). This exception takes priority over any exception the instruction may incur. </span>
<span id="tm_3981" class="t s3_3981">— </span><span id="tn_3981" class="t s3_3981">If the “enable user wait and pause” VM-execution control is 1, treatment is based on the setting of the </span>
<span id="to_3981" class="t s3_3981">“RDTSC exiting” VM-execution control: </span>
<span id="tp_3981" class="t s6_3981">• </span><span id="tq_3981" class="t s3_3981">If the “RDTSC exiting” VM-execution control is 0, the instruction delays for an amount of time called </span>
<span id="tr_3981" class="t s3_3981">here the </span><span id="ts_3981" class="t s5_3981">physical delay</span><span id="tt_3981" class="t s3_3981">. The physical delay is first computed by determining the </span><span id="tu_3981" class="t s5_3981">virtual delay </span><span id="tv_3981" class="t s3_3981">(the </span>
<span id="tw_3981" class="t s3_3981">time to delay relative to the guest’s timestamp counter). </span>
<span id="tx_3981" class="t s3_3981">If IA32_UMWAIT_CONTROL[31:2] is zero, the virtual delay is the value in EDX:EAX minus the value </span>
<span id="ty_3981" class="t s3_3981">that RDTSC would return (see above); if IA32_UMWAIT_CONTROL[31:2] is not zero, the virtual delay </span>
<span id="tz_3981" class="t s3_3981">is the minimum of that difference and AND(IA32_UMWAIT_CONTROL,FFFFFFFCH). </span>
<span id="t10_3981" class="t s3_3981">The physical delay depends upon the settings of the “use TSC offsetting” and “use TSC scaling” </span>
<span id="t11_3981" class="t s3_3981">VM-execution controls: </span>
<span id="t12_3981" class="t s3_3981">— </span><span id="t13_3981" class="t s3_3981">If either control is 0, the physical delay is the virtual delay. </span>
<span id="t14_3981" class="t s3_3981">— </span><span id="t15_3981" class="t s3_3981">If both controls are 1, the virtual delay is multiplied by 2 </span>
<span id="t16_3981" class="t s7_3981">48 </span>
<span id="t17_3981" class="t s3_3981">(using a shift) to produce a 128-bit </span>
<span id="t18_3981" class="t s3_3981">integer. That product is then divided by the TSC multiplier to produce a 64-bit integer. The physical </span>
<span id="t19_3981" class="t s3_3981">delay is that quotient. </span>
<span id="t1a_3981" class="t s6_3981">• </span><span id="t1b_3981" class="t s3_3981">If the “RDTSC exiting” VM-execution control is 1, TPAUSE causes a VM exit. </span>
<span id="t1c_3981" class="t s4_3981">• </span><span id="t1d_3981" class="t s5_3981">UMONITOR. </span><span id="t1e_3981" class="t s3_3981">Behavior of the UMONITOR instruction is determined by the setting of the “enable user wait and </span>
<span id="t1f_3981" class="t s3_3981">pause” VM-execution control: </span>
<span id="t1g_3981" class="t s3_3981">— </span><span id="t1h_3981" class="t s3_3981">If the “enable user wait and pause” VM-execution control is 0, UMONITOR causes an invalid-opcode </span>
<span id="t1i_3981" class="t s3_3981">exception (#UD). This exception takes priority over any exception the instruction may incur. </span>
<span id="t1j_3981" class="t s3_3981">— </span><span id="t1k_3981" class="t s3_3981">If the “enable user wait and pause” VM-execution control is 1, UMONITOR operates normally. </span>
<span id="t1l_3981" class="t s4_3981">• </span><span id="t1m_3981" class="t s5_3981">UMWAIT. </span><span id="t1n_3981" class="t s3_3981">Behavior of the UMWAIT instruction is determined first by the setting of the “enable user wait and </span>
<span id="t1o_3981" class="t s3_3981">pause” VM-execution control: </span>
<span id="t1p_3981" class="t s3_3981">— </span><span id="t1q_3981" class="t s3_3981">If the “enable user wait and pause” VM-execution control is 0, UMWAIT causes an invalid-opcode exception </span>
<span id="t1r_3981" class="t s3_3981">(#UD). This exception takes priority over any exception the instruction may incur. </span>
<span id="t1s_3981" class="t s3_3981">— </span><span id="t1t_3981" class="t s3_3981">If the “enable user wait and pause” VM-execution control is 1, treatment is based on the setting of the </span>
<span id="t1u_3981" class="t s3_3981">“RDTSC exiting” VM-execution control: </span>
<span id="t1v_3981" class="t s6_3981">• </span><span id="t1w_3981" class="t s3_3981">If the “RDTSC exiting” VM-execution control is 0, and if the instruction causes a delay, the amount of </span>
<span id="t1x_3981" class="t s3_3981">time delayed is called here the </span><span id="t1y_3981" class="t s5_3981">physical delay</span><span id="t1z_3981" class="t s3_3981">. The physical delay is first computed by determining the </span>
<span id="t20_3981" class="t s5_3981">virtual delay </span><span id="t21_3981" class="t s3_3981">(the time to delay relative to the guest’s timestamp counter). </span>
<span id="t22_3981" class="t s3_3981">If IA32_UMWAIT_CONTROL[31:2] is zero, the virtual delay is the value in EDX:EAX minus the value </span>
<span id="t23_3981" class="t s3_3981">that RDTSC would return (see above); if IA32_UMWAIT_CONTROL[31:2] is not zero, the virtual delay </span>
<span id="t24_3981" class="t s3_3981">is the minimum of that difference and AND(IA32_UMWAIT_CONTROL,FFFFFFFCH). </span>
<span id="t25_3981" class="t s3_3981">The physical delay depends upon the settings of the “use TSC offsetting” and “use TSC scaling” </span>
<span id="t26_3981" class="t s3_3981">VM-execution controls: </span>
<span id="t27_3981" class="t s3_3981">— </span><span id="t28_3981" class="t s3_3981">If either control is 0, the physical delay is the virtual delay. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
