INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ipshared/aa5f/perceptron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perceptron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_perceptron_0_0/sim/layer_0_perceptron_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0_perceptron_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_perceptron_0_1/sim/layer_0_perceptron_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0_perceptron_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_perceptron_0_2/sim/layer_0_perceptron_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0_perceptron_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ipshared/7767/axi4_lite_register_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_register_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_axi4_lite_register_m_0_0/sim/layer_0_axi4_lite_register_m_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0_axi4_lite_register_m_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_xbar_0/sim/layer_0_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_axis_broadcaster_0_0/hdl/tdata_layer_0_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_layer_0_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_axis_broadcaster_0_0/hdl/tuser_layer_0_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_layer_0_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_axis_broadcaster_0_0/hdl/top_layer_0_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_layer_0_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_axis_broadcaster_0_0/sim/layer_0_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ipshared/5836/image_loader_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_image_loader_module_0_0/sim/layer_0_image_loader_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0_image_loader_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ipshared/8163/axi4_lite_layer_connector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_layer_connector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_axi4_lite_layer_conn_0_0/sim/layer_0_axi4_lite_layer_conn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0_axi4_lite_layer_conn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/sim/layer_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0
INFO: [VRFC 10-311] analyzing module layer_0_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_WG1307
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1VI4QPG
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_18MGI40
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_AY4LBN
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_26Y9IW
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1VNE60B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_auto_pc_0/sim/layer_0_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/hdl/layer_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sim_1/new/layer_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0_wrapper_tb
