Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: ControllerMuxDFF.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ControllerMuxDFF.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ControllerMuxDFF"
Output Format                      : NGC
Target Device                      : xc3s250e-5-vq100

---- Source Options
Top Module Name                    : ControllerMuxDFF
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" in Library work.
Entity <controllermuxdff> compiled.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 103. Type of f2 is incompatible with type of or.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 104. Type of f3 is incompatible with type of and.
ERROR:HDLParsers:808 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 105. = can not have such operands in this context.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 106. Type of f5 is incompatible with type of and.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 107. Type of f6 is incompatible with type of and.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 109. Type of Da is incompatible with type of or.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 110. Type of Db is incompatible with type of or.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 111. Type of Dc is incompatible with type of or.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 113. Type of m1Sel is incompatible with type of or.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 114. Type of m1Sel is incompatible with type of and.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 115. Type of m2Sel is incompatible with type of and.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 116. Type of m2Sel is incompatible with type of and.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 117. Type of m2Sel is incompatible with type of or.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 118. Type of m3Sel is incompatible with type of or.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 119. Type of m3Sel is incompatible with type of and.
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 121. Type of startdelay is incompatible with type of or.
ERROR:HDLParsers:3312 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 122. Undefined symbol 'nEnddlay'.
ERROR:HDLParsers:3313 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 149. Undefined symbol 'nEnddelay'.  Should it be: Enddelay?
ERROR:HDLParsers:1209 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 149. nEnddelay: Undefined symbol (last report in this block)
ERROR:HDLParsers:800 - "/home/dementedearplug/Workspace/ControlerMuxDFF/ControllerIndrMux.vhd" Line 153. Type of Leds is incompatible with type of '0'.
--> 


Total memory usage is 506096 kilobytes

Number of errors   :   20 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

