
SENSOR.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000017a6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001732  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000017  00800100  00800100  000017a6  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000017a6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000017d8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001c0  00000000  00000000  00001818  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001d46  00000000  00000000  000019d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e82  00000000  00000000  0000371e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001186  00000000  00000000  000045a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003f4  00000000  00000000  00005728  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000630  00000000  00000000  00005b1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001514  00000000  00000000  0000614c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000130  00000000  00000000  00007660  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 d6 00 	jmp	0x1ac	; 0x1ac <__ctors_end>
       4:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
       8:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
       c:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      10:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      14:	0c 94 c7 05 	jmp	0xb8e	; 0xb8e <__vector_5>
      18:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      1c:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      20:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      24:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      28:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      2c:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      30:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      34:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      38:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      3c:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      40:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      44:	0c 94 d1 04 	jmp	0x9a2	; 0x9a2 <__vector_17>
      48:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      4c:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      50:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      54:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      58:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      5c:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      60:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      64:	0c 94 e8 00 	jmp	0x1d0	; 0x1d0 <__bad_interrupt>
      68:	ef 04       	cpc	r14, r15
      6a:	f8 04       	cpc	r15, r8
      6c:	b4 05       	cpc	r27, r4
      6e:	b4 05       	cpc	r27, r4
      70:	b4 05       	cpc	r27, r4
      72:	b4 05       	cpc	r27, r4
      74:	b4 05       	cpc	r27, r4
      76:	b4 05       	cpc	r27, r4
      78:	b4 05       	cpc	r27, r4
      7a:	b4 05       	cpc	r27, r4
      7c:	b4 05       	cpc	r27, r4
      7e:	b4 05       	cpc	r27, r4
      80:	b4 05       	cpc	r27, r4
      82:	b4 05       	cpc	r27, r4
      84:	b4 05       	cpc	r27, r4
      86:	b4 05       	cpc	r27, r4
      88:	01 05       	cpc	r16, r1
      8a:	0a 05       	cpc	r16, r10
      8c:	b4 05       	cpc	r27, r4
      8e:	b4 05       	cpc	r27, r4
      90:	b4 05       	cpc	r27, r4
      92:	b4 05       	cpc	r27, r4
      94:	b4 05       	cpc	r27, r4
      96:	b4 05       	cpc	r27, r4
      98:	b4 05       	cpc	r27, r4
      9a:	b4 05       	cpc	r27, r4
      9c:	b4 05       	cpc	r27, r4
      9e:	b4 05       	cpc	r27, r4
      a0:	b4 05       	cpc	r27, r4
      a2:	b4 05       	cpc	r27, r4
      a4:	b4 05       	cpc	r27, r4
      a6:	b4 05       	cpc	r27, r4
      a8:	13 05       	cpc	r17, r3
      aa:	1c 05       	cpc	r17, r12
      ac:	b4 05       	cpc	r27, r4
      ae:	b4 05       	cpc	r27, r4
      b0:	b4 05       	cpc	r27, r4
      b2:	b4 05       	cpc	r27, r4
      b4:	b4 05       	cpc	r27, r4
      b6:	b4 05       	cpc	r27, r4
      b8:	b4 05       	cpc	r27, r4
      ba:	b4 05       	cpc	r27, r4
      bc:	b4 05       	cpc	r27, r4
      be:	b4 05       	cpc	r27, r4
      c0:	b4 05       	cpc	r27, r4
      c2:	b4 05       	cpc	r27, r4
      c4:	b4 05       	cpc	r27, r4
      c6:	b4 05       	cpc	r27, r4
      c8:	25 05       	cpc	r18, r5
      ca:	2e 05       	cpc	r18, r14
      cc:	b4 05       	cpc	r27, r4
      ce:	b4 05       	cpc	r27, r4
      d0:	b4 05       	cpc	r27, r4
      d2:	b4 05       	cpc	r27, r4
      d4:	b4 05       	cpc	r27, r4
      d6:	b4 05       	cpc	r27, r4
      d8:	b4 05       	cpc	r27, r4
      da:	b4 05       	cpc	r27, r4
      dc:	b4 05       	cpc	r27, r4
      de:	b4 05       	cpc	r27, r4
      e0:	b4 05       	cpc	r27, r4
      e2:	b4 05       	cpc	r27, r4
      e4:	b4 05       	cpc	r27, r4
      e6:	b4 05       	cpc	r27, r4
      e8:	37 05       	cpc	r19, r7
      ea:	40 05       	cpc	r20, r0
      ec:	b4 05       	cpc	r27, r4
      ee:	b4 05       	cpc	r27, r4
      f0:	b4 05       	cpc	r27, r4
      f2:	b4 05       	cpc	r27, r4
      f4:	b4 05       	cpc	r27, r4
      f6:	b4 05       	cpc	r27, r4
      f8:	b4 05       	cpc	r27, r4
      fa:	b4 05       	cpc	r27, r4
      fc:	b4 05       	cpc	r27, r4
      fe:	b4 05       	cpc	r27, r4
     100:	b4 05       	cpc	r27, r4
     102:	b4 05       	cpc	r27, r4
     104:	b4 05       	cpc	r27, r4
     106:	b4 05       	cpc	r27, r4
     108:	49 05       	cpc	r20, r9
     10a:	52 05       	cpc	r21, r2
     10c:	b4 05       	cpc	r27, r4
     10e:	b4 05       	cpc	r27, r4
     110:	b4 05       	cpc	r27, r4
     112:	b4 05       	cpc	r27, r4
     114:	b4 05       	cpc	r27, r4
     116:	b4 05       	cpc	r27, r4
     118:	b4 05       	cpc	r27, r4
     11a:	b4 05       	cpc	r27, r4
     11c:	b4 05       	cpc	r27, r4
     11e:	b4 05       	cpc	r27, r4
     120:	b4 05       	cpc	r27, r4
     122:	b4 05       	cpc	r27, r4
     124:	b4 05       	cpc	r27, r4
     126:	b4 05       	cpc	r27, r4
     128:	5b 05       	cpc	r21, r11
     12a:	64 05       	cpc	r22, r4
     12c:	b4 05       	cpc	r27, r4
     12e:	b4 05       	cpc	r27, r4
     130:	b4 05       	cpc	r27, r4
     132:	b4 05       	cpc	r27, r4
     134:	b4 05       	cpc	r27, r4
     136:	b4 05       	cpc	r27, r4
     138:	b4 05       	cpc	r27, r4
     13a:	b4 05       	cpc	r27, r4
     13c:	b4 05       	cpc	r27, r4
     13e:	b4 05       	cpc	r27, r4
     140:	b4 05       	cpc	r27, r4
     142:	b4 05       	cpc	r27, r4
     144:	b4 05       	cpc	r27, r4
     146:	b4 05       	cpc	r27, r4
     148:	6d 05       	cpc	r22, r13
     14a:	76 05       	cpc	r23, r6
     14c:	b4 05       	cpc	r27, r4
     14e:	b4 05       	cpc	r27, r4
     150:	b4 05       	cpc	r27, r4
     152:	b4 05       	cpc	r27, r4
     154:	b4 05       	cpc	r27, r4
     156:	b4 05       	cpc	r27, r4
     158:	b4 05       	cpc	r27, r4
     15a:	b4 05       	cpc	r27, r4
     15c:	b4 05       	cpc	r27, r4
     15e:	b4 05       	cpc	r27, r4
     160:	b4 05       	cpc	r27, r4
     162:	b4 05       	cpc	r27, r4
     164:	b4 05       	cpc	r27, r4
     166:	b4 05       	cpc	r27, r4
     168:	7f 05       	cpc	r23, r15
     16a:	88 05       	cpc	r24, r8
     16c:	b4 05       	cpc	r27, r4
     16e:	b4 05       	cpc	r27, r4
     170:	b4 05       	cpc	r27, r4
     172:	b4 05       	cpc	r27, r4
     174:	b4 05       	cpc	r27, r4
     176:	b4 05       	cpc	r27, r4
     178:	b4 05       	cpc	r27, r4
     17a:	b4 05       	cpc	r27, r4
     17c:	b4 05       	cpc	r27, r4
     17e:	b4 05       	cpc	r27, r4
     180:	b4 05       	cpc	r27, r4
     182:	b4 05       	cpc	r27, r4
     184:	b4 05       	cpc	r27, r4
     186:	b4 05       	cpc	r27, r4
     188:	91 05       	cpc	r25, r1
     18a:	9a 05       	cpc	r25, r10
     18c:	b4 05       	cpc	r27, r4
     18e:	b4 05       	cpc	r27, r4
     190:	b4 05       	cpc	r27, r4
     192:	b4 05       	cpc	r27, r4
     194:	b4 05       	cpc	r27, r4
     196:	b4 05       	cpc	r27, r4
     198:	b4 05       	cpc	r27, r4
     19a:	b4 05       	cpc	r27, r4
     19c:	b4 05       	cpc	r27, r4
     19e:	b4 05       	cpc	r27, r4
     1a0:	b4 05       	cpc	r27, r4
     1a2:	b4 05       	cpc	r27, r4
     1a4:	b4 05       	cpc	r27, r4
     1a6:	b4 05       	cpc	r27, r4
     1a8:	a3 05       	cpc	r26, r3
     1aa:	ac 05       	cpc	r26, r12

000001ac <__ctors_end>:
     1ac:	11 24       	eor	r1, r1
     1ae:	1f be       	out	0x3f, r1	; 63
     1b0:	cf ef       	ldi	r28, 0xFF	; 255
     1b2:	d8 e0       	ldi	r29, 0x08	; 8
     1b4:	de bf       	out	0x3e, r29	; 62
     1b6:	cd bf       	out	0x3d, r28	; 61

000001b8 <__do_clear_bss>:
     1b8:	21 e0       	ldi	r18, 0x01	; 1
     1ba:	a0 e0       	ldi	r26, 0x00	; 0
     1bc:	b1 e0       	ldi	r27, 0x01	; 1
     1be:	01 c0       	rjmp	.+2      	; 0x1c2 <.do_clear_bss_start>

000001c0 <.do_clear_bss_loop>:
     1c0:	1d 92       	st	X+, r1

000001c2 <.do_clear_bss_start>:
     1c2:	a7 31       	cpi	r26, 0x17	; 23
     1c4:	b2 07       	cpc	r27, r18
     1c6:	e1 f7       	brne	.-8      	; 0x1c0 <.do_clear_bss_loop>
     1c8:	0e 94 0c 06 	call	0xc18	; 0xc18 <main>
     1cc:	0c 94 97 0b 	jmp	0x172e	; 0x172e <_exit>

000001d0 <__bad_interrupt>:
     1d0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001d4 <ADC_init>:
#include "ADC.h"

void ADC_init()
{
	//- Output right
	ADMUX	&=~	(1<<ADLAR);
     1d4:	ec e7       	ldi	r30, 0x7C	; 124
     1d6:	f0 e0       	ldi	r31, 0x00	; 0
     1d8:	80 81       	ld	r24, Z
     1da:	8f 7d       	andi	r24, 0xDF	; 223
     1dc:	80 83       	st	Z, r24
	
	//- Voltage Reference
	ADMUX	|=	(1<<REFS0);
     1de:	80 81       	ld	r24, Z
     1e0:	80 64       	ori	r24, 0x40	; 64
     1e2:	80 83       	st	Z, r24
	ADMUX	&=~ (1<<REFS1);
     1e4:	80 81       	ld	r24, Z
     1e6:	8f 77       	andi	r24, 0x7F	; 127
     1e8:	80 83       	st	Z, r24
	
	//- Freq divisor
	ADCSRA	|=	(1<<ADPS0);
     1ea:	ea e7       	ldi	r30, 0x7A	; 122
     1ec:	f0 e0       	ldi	r31, 0x00	; 0
     1ee:	80 81       	ld	r24, Z
     1f0:	81 60       	ori	r24, 0x01	; 1
     1f2:	80 83       	st	Z, r24
	ADCSRA	|=	(1<<ADPS1);
     1f4:	80 81       	ld	r24, Z
     1f6:	82 60       	ori	r24, 0x02	; 2
     1f8:	80 83       	st	Z, r24
	ADCSRA	|=	(1<<ADPS2);
     1fa:	80 81       	ld	r24, Z
     1fc:	84 60       	ori	r24, 0x04	; 4
     1fe:	80 83       	st	Z, r24
	
	//- Port selector
	DDRC = (0<<DDC0)|(0<<DDC1)|(0<<DDC2)|(0<<DDC3)|(0<<DDC4)|(0<<DDC5);
     200:	17 b8       	out	0x07, r1	; 7
     202:	08 95       	ret

00000204 <ADC_GetData>:
}

float ADC_GetData(int canal) 
{
	//- Selección del canal de ADC
	ADMUX	&=~	0x0F;
     204:	ec e7       	ldi	r30, 0x7C	; 124
     206:	f0 e0       	ldi	r31, 0x00	; 0
     208:	90 81       	ld	r25, Z
     20a:	90 7f       	andi	r25, 0xF0	; 240
     20c:	90 83       	st	Z, r25
	ADMUX	|=	canal;
     20e:	90 81       	ld	r25, Z
     210:	89 2b       	or	r24, r25
     212:	80 83       	st	Z, r24
	
	//- Encendemos en ADC
	ADCSRA	|=	(1<<ADEN);
     214:	ea e7       	ldi	r30, 0x7A	; 122
     216:	f0 e0       	ldi	r31, 0x00	; 0
     218:	80 81       	ld	r24, Z
     21a:	80 68       	ori	r24, 0x80	; 128
     21c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     21e:	85 e3       	ldi	r24, 0x35	; 53
     220:	8a 95       	dec	r24
     222:	f1 f7       	brne	.-4      	; 0x220 <ADC_GetData+0x1c>
     224:	00 00       	nop
	_delay_us(10);
	
	//- Envio de muestreo
	ADCSRA	|=	(1<<ADSC);
     226:	80 81       	ld	r24, Z
     228:	80 64       	ori	r24, 0x40	; 64
     22a:	80 83       	st	Z, r24
	
	//- Espera a que finalice la toma de datos
	while( !(ADCSRA & (1<<ADIF)) );
     22c:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
     230:	84 ff       	sbrs	r24, 4
     232:	fc cf       	rjmp	.-8      	; 0x22c <ADC_GetData+0x28>
	ADCSRA	|=	(1<<ADIF);
     234:	ea e7       	ldi	r30, 0x7A	; 122
     236:	f0 e0       	ldi	r31, 0x00	; 0
     238:	80 81       	ld	r24, Z
     23a:	80 61       	ori	r24, 0x10	; 16
     23c:	80 83       	st	Z, r24
	
	//- Se apaga el ADC
	ADCSRA	&=~	(1<<ADEN);
     23e:	80 81       	ld	r24, Z
     240:	8f 77       	andi	r24, 0x7F	; 127
     242:	80 83       	st	Z, r24
	
	//- Se devuelve el valor medido
	return ADC;
     244:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
     248:	70 91 79 00 	lds	r23, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
     24c:	80 e0       	ldi	r24, 0x00	; 0
     24e:	90 e0       	ldi	r25, 0x00	; 0
     250:	0e 94 50 08 	call	0x10a0	; 0x10a0 <__floatunsisf>
     254:	08 95       	ret

00000256 <BMP280_init>:
#include "BMP280.h"

void BMP280_init()
{
	TWI_write_sensor(BMP280_ADDRESS,0xE0,0XB6);		//- Reset
     256:	46 eb       	ldi	r20, 0xB6	; 182
     258:	60 ee       	ldi	r22, 0xE0	; 224
     25a:	86 e7       	ldi	r24, 0x76	; 118
     25c:	0e 94 88 07 	call	0xf10	; 0xf10 <TWI_write_sensor>
	
	//- Modo de navegacion interior
	TWI_write_sensor(BMP280_ADDRESS,0xF4,0x57);		//- Normal mode
     260:	47 e5       	ldi	r20, 0x57	; 87
     262:	64 ef       	ldi	r22, 0xF4	; 244
     264:	86 e7       	ldi	r24, 0x76	; 118
     266:	0e 94 88 07 	call	0xf10	; 0xf10 <TWI_write_sensor>
	TWI_write_sensor(BMP280_ADDRESS,0xF5,0x10);		//- Config
     26a:	40 e1       	ldi	r20, 0x10	; 16
     26c:	65 ef       	ldi	r22, 0xF5	; 245
     26e:	86 e7       	ldi	r24, 0x76	; 118
     270:	0e 94 88 07 	call	0xf10	; 0xf10 <TWI_write_sensor>
     274:	08 95       	ret

00000276 <BMP280_params>:
}

uint16_t BMP280_params(uint8_t reg)
{
     276:	cf 93       	push	r28
     278:	df 93       	push	r29
     27a:	c8 2f       	mov	r28, r24
	uint8_t tmp[2];
	
	uint16_t param;
	
	tmp[0] = TWI_read_sensor(BMP280_ADDRESS, reg);
     27c:	68 2f       	mov	r22, r24
     27e:	86 e7       	ldi	r24, 0x76	; 118
     280:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     284:	d8 2f       	mov	r29, r24
	tmp[1] = TWI_read_sensor(BMP280_ADDRESS, reg+1);
     286:	61 e0       	ldi	r22, 0x01	; 1
     288:	6c 0f       	add	r22, r28
     28a:	86 e7       	ldi	r24, 0x76	; 118
     28c:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
	
	param = (uint16_t)tmp[1]<<8 | tmp[0];
     290:	90 e0       	ldi	r25, 0x00	; 0
     292:	98 2f       	mov	r25, r24
     294:	88 27       	eor	r24, r24
	
	return param;
}
     296:	8d 2b       	or	r24, r29
     298:	df 91       	pop	r29
     29a:	cf 91       	pop	r28
     29c:	08 95       	ret

0000029e <BMP280_t_fine>:

int32_t BMP280_t_fine()
{
     29e:	4f 92       	push	r4
     2a0:	5f 92       	push	r5
     2a2:	6f 92       	push	r6
     2a4:	7f 92       	push	r7
     2a6:	8f 92       	push	r8
     2a8:	9f 92       	push	r9
     2aa:	af 92       	push	r10
     2ac:	bf 92       	push	r11
     2ae:	cf 92       	push	r12
     2b0:	df 92       	push	r13
     2b2:	ef 92       	push	r14
     2b4:	ff 92       	push	r15
	int16_t  T2, T3;
	int32_t Temp, T_fine;			//- almacenamos la temperatura
	int64_t var1, var2;
	
	//- Pedimos medición de la temperatura
	tmp[0] = TWI_read_sensor(BMP280_ADDRESS,0xFA);		
     2b6:	6a ef       	ldi	r22, 0xFA	; 250
     2b8:	86 e7       	ldi	r24, 0x76	; 118
     2ba:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     2be:	88 2e       	mov	r8, r24
	tmp[1] = TWI_read_sensor(BMP280_ADDRESS,0xFB);
     2c0:	6b ef       	ldi	r22, 0xFB	; 251
     2c2:	86 e7       	ldi	r24, 0x76	; 118
     2c4:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     2c8:	f8 2e       	mov	r15, r24
	tmp[2] = TWI_read_sensor(BMP280_ADDRESS,0xFC);
     2ca:	6c ef       	ldi	r22, 0xFC	; 252
     2cc:	86 e7       	ldi	r24, 0x76	; 118
     2ce:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>

	Temp = (int32_t)tmp[0]<<16 | (int32_t)tmp[1]<<8 | (int32_t)tmp[2];
     2d2:	91 2c       	mov	r9, r1
     2d4:	a1 2c       	mov	r10, r1
     2d6:	b1 2c       	mov	r11, r1
     2d8:	54 01       	movw	r10, r8
     2da:	99 24       	eor	r9, r9
     2dc:	88 24       	eor	r8, r8
     2de:	4f 2d       	mov	r20, r15
     2e0:	50 e0       	ldi	r21, 0x00	; 0
     2e2:	60 e0       	ldi	r22, 0x00	; 0
     2e4:	70 e0       	ldi	r23, 0x00	; 0
     2e6:	76 2f       	mov	r23, r22
     2e8:	65 2f       	mov	r22, r21
     2ea:	54 2f       	mov	r21, r20
     2ec:	44 27       	eor	r20, r20
     2ee:	75 01       	movw	r14, r10
     2f0:	64 01       	movw	r12, r8
     2f2:	c4 2a       	or	r12, r20
     2f4:	d5 2a       	or	r13, r21
     2f6:	e6 2a       	or	r14, r22
     2f8:	f7 2a       	or	r15, r23
     2fa:	c8 2a       	or	r12, r24
	Temp >>= 4;

	//- Pedimos parámetros de presición
	T1 = (uint16_t)BMP280_params(0x88);
     2fc:	88 e8       	ldi	r24, 0x88	; 136
     2fe:	0e 94 3b 01 	call	0x276	; 0x276 <BMP280_params>
     302:	2c 01       	movw	r4, r24
	T2 = (int16_t)BMP280_params(0x8A);
     304:	8a e8       	ldi	r24, 0x8A	; 138
     306:	0e 94 3b 01 	call	0x276	; 0x276 <BMP280_params>
     30a:	5c 01       	movw	r10, r24
	T3 = (int16_t)BMP280_params(0x8C);
     30c:	8c e8       	ldi	r24, 0x8C	; 140
     30e:	0e 94 3b 01 	call	0x276	; 0x276 <BMP280_params>
     312:	fc 01       	movw	r30, r24
	
	var1 = (((Temp>>3) - ((int32_t)T1<<1)) * (int32_t)T2) >> 11;
     314:	b7 01       	movw	r22, r14
     316:	a6 01       	movw	r20, r12
     318:	68 94       	set
     31a:	16 f8       	bld	r1, 6
     31c:	75 95       	asr	r23
     31e:	67 95       	ror	r22
     320:	57 95       	ror	r21
     322:	47 95       	ror	r20
     324:	16 94       	lsr	r1
     326:	d1 f7       	brne	.-12     	; 0x31c <BMP280_t_fine+0x7e>
     328:	61 2c       	mov	r6, r1
     32a:	71 2c       	mov	r7, r1
     32c:	d3 01       	movw	r26, r6
     32e:	c2 01       	movw	r24, r4
     330:	88 0f       	add	r24, r24
     332:	99 1f       	adc	r25, r25
     334:	aa 1f       	adc	r26, r26
     336:	bb 1f       	adc	r27, r27
     338:	9a 01       	movw	r18, r20
     33a:	ab 01       	movw	r20, r22
     33c:	28 1b       	sub	r18, r24
     33e:	39 0b       	sbc	r19, r25
     340:	4a 0b       	sbc	r20, r26
     342:	5b 0b       	sbc	r21, r27
     344:	d5 01       	movw	r26, r10
     346:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <__mulshisi3>
     34a:	4b 01       	movw	r8, r22
     34c:	5c 01       	movw	r10, r24
     34e:	07 2e       	mov	r0, r23
     350:	7b e0       	ldi	r23, 0x0B	; 11
     352:	b5 94       	asr	r11
     354:	a7 94       	ror	r10
     356:	97 94       	ror	r9
     358:	87 94       	ror	r8
     35a:	7a 95       	dec	r23
     35c:	d1 f7       	brne	.-12     	; 0x352 <BMP280_t_fine+0xb4>
     35e:	70 2d       	mov	r23, r0
	var2 = (((((Temp>>4) - (int32_t)T1) * ((Temp>>4) - ((int32_t)T1)) >> 12)) * (int32_t)T3) >> 14;
     360:	bb 27       	eor	r27, r27
     362:	f7 fc       	sbrc	r15, 7
     364:	ba 95       	dec	r27
     366:	af 2d       	mov	r26, r15
     368:	9e 2d       	mov	r25, r14
     36a:	8d 2d       	mov	r24, r13
     36c:	bc 01       	movw	r22, r24
     36e:	cd 01       	movw	r24, r26
     370:	64 19       	sub	r22, r4
     372:	75 09       	sbc	r23, r5
     374:	86 09       	sbc	r24, r6
     376:	97 09       	sbc	r25, r7
     378:	9b 01       	movw	r18, r22
     37a:	ac 01       	movw	r20, r24
     37c:	0e 94 99 09 	call	0x1332	; 0x1332 <__mulsi3>
     380:	9b 01       	movw	r18, r22
     382:	ac 01       	movw	r20, r24
     384:	01 2e       	mov	r0, r17
     386:	1c e0       	ldi	r17, 0x0C	; 12
     388:	55 95       	asr	r21
     38a:	47 95       	ror	r20
     38c:	37 95       	ror	r19
     38e:	27 95       	ror	r18
     390:	1a 95       	dec	r17
     392:	d1 f7       	brne	.-12     	; 0x388 <BMP280_t_fine+0xea>
     394:	10 2d       	mov	r17, r0
     396:	df 01       	movw	r26, r30
     398:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <__mulshisi3>
     39c:	dc 01       	movw	r26, r24
     39e:	cb 01       	movw	r24, r22
     3a0:	07 2e       	mov	r0, r23
     3a2:	7e e0       	ldi	r23, 0x0E	; 14
     3a4:	b5 95       	asr	r27
     3a6:	a7 95       	ror	r26
     3a8:	97 95       	ror	r25
     3aa:	87 95       	ror	r24
     3ac:	7a 95       	dec	r23
     3ae:	d1 f7       	brne	.-12     	; 0x3a4 <BMP280_t_fine+0x106>
     3b0:	70 2d       	mov	r23, r0
	T_fine = var1 + var2;
     3b2:	bc 01       	movw	r22, r24
     3b4:	cd 01       	movw	r24, r26
     3b6:	68 0d       	add	r22, r8
     3b8:	79 1d       	adc	r23, r9
     3ba:	8a 1d       	adc	r24, r10
     3bc:	9b 1d       	adc	r25, r11
	
	return T_fine;	
}
     3be:	ff 90       	pop	r15
     3c0:	ef 90       	pop	r14
     3c2:	df 90       	pop	r13
     3c4:	cf 90       	pop	r12
     3c6:	bf 90       	pop	r11
     3c8:	af 90       	pop	r10
     3ca:	9f 90       	pop	r9
     3cc:	8f 90       	pop	r8
     3ce:	7f 90       	pop	r7
     3d0:	6f 90       	pop	r6
     3d2:	5f 90       	pop	r5
     3d4:	4f 90       	pop	r4
     3d6:	08 95       	ret

000003d8 <BMP280_temp>:

float BMP280_temp()
{
     3d8:	0f 93       	push	r16
     3da:	1f 93       	push	r17
	int32_t T_fine;
	float T;
	
	T_fine = BMP280_t_fine();
     3dc:	0e 94 4f 01 	call	0x29e	; 0x29e <BMP280_t_fine>
	
	T = ((T_fine * 5 + 128) >> 8)/100;
     3e0:	8b 01       	movw	r16, r22
     3e2:	9c 01       	movw	r18, r24
     3e4:	00 0f       	add	r16, r16
     3e6:	11 1f       	adc	r17, r17
     3e8:	22 1f       	adc	r18, r18
     3ea:	33 1f       	adc	r19, r19
     3ec:	00 0f       	add	r16, r16
     3ee:	11 1f       	adc	r17, r17
     3f0:	22 1f       	adc	r18, r18
     3f2:	33 1f       	adc	r19, r19
     3f4:	dc 01       	movw	r26, r24
     3f6:	cb 01       	movw	r24, r22
     3f8:	80 0f       	add	r24, r16
     3fa:	91 1f       	adc	r25, r17
     3fc:	a2 1f       	adc	r26, r18
     3fe:	b3 1f       	adc	r27, r19
     400:	80 58       	subi	r24, 0x80	; 128
     402:	9f 4f       	sbci	r25, 0xFF	; 255
     404:	af 4f       	sbci	r26, 0xFF	; 255
     406:	bf 4f       	sbci	r27, 0xFF	; 255
     408:	69 2f       	mov	r22, r25
     40a:	7a 2f       	mov	r23, r26
     40c:	8b 2f       	mov	r24, r27
     40e:	99 27       	eor	r25, r25
     410:	87 fd       	sbrc	r24, 7
     412:	9a 95       	dec	r25
     414:	24 e6       	ldi	r18, 0x64	; 100
     416:	30 e0       	ldi	r19, 0x00	; 0
     418:	40 e0       	ldi	r20, 0x00	; 0
     41a:	50 e0       	ldi	r21, 0x00	; 0
     41c:	0e 94 a9 09 	call	0x1352	; 0x1352 <__divmodsi4>
     420:	ca 01       	movw	r24, r20
     422:	b9 01       	movw	r22, r18
     424:	0e 94 52 08 	call	0x10a4	; 0x10a4 <__floatsisf>
	
	return T;
}
     428:	1f 91       	pop	r17
     42a:	0f 91       	pop	r16
     42c:	08 95       	ret

0000042e <BMP280_pres>:

float BMP280_pres()
{
     42e:	2f 92       	push	r2
     430:	3f 92       	push	r3
     432:	4f 92       	push	r4
     434:	5f 92       	push	r5
     436:	6f 92       	push	r6
     438:	7f 92       	push	r7
     43a:	8f 92       	push	r8
     43c:	9f 92       	push	r9
     43e:	af 92       	push	r10
     440:	bf 92       	push	r11
     442:	cf 92       	push	r12
     444:	df 92       	push	r13
     446:	ef 92       	push	r14
     448:	ff 92       	push	r15
     44a:	0f 93       	push	r16
     44c:	1f 93       	push	r17
     44e:	cf 93       	push	r28
     450:	df 93       	push	r29
     452:	cd b7       	in	r28, 0x3d	; 61
     454:	de b7       	in	r29, 0x3e	; 62
     456:	a4 97       	sbiw	r28, 0x24	; 36
     458:	0f b6       	in	r0, 0x3f	; 63
     45a:	f8 94       	cli
     45c:	de bf       	out	0x3e, r29	; 62
     45e:	0f be       	out	0x3f, r0	; 63
     460:	cd bf       	out	0x3d, r28	; 61
	int16_t  P2, P3, P4, P5, P6, P7, P8, P9;
	int32_t Pres, t_fine;
	int64_t var1, var2,p_fine;
	float P;
	
	tmp[0] = TWI_read_sensor(BMP280_ADDRESS,0xF7);
     462:	67 ef       	ldi	r22, 0xF7	; 247
     464:	86 e7       	ldi	r24, 0x76	; 118
     466:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     46a:	08 2f       	mov	r16, r24
	tmp[1] = TWI_read_sensor(BMP280_ADDRESS,0xF8);
     46c:	68 ef       	ldi	r22, 0xF8	; 248
     46e:	86 e7       	ldi	r24, 0x76	; 118
     470:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     474:	89 83       	std	Y+1, r24	; 0x01
	tmp[2] = TWI_read_sensor(BMP280_ADDRESS,0xF9);
     476:	69 ef       	ldi	r22, 0xF9	; 249
     478:	86 e7       	ldi	r24, 0x76	; 118
     47a:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
	
	Pres = (int32_t)tmp[0]<<16 | (int32_t)tmp[1]<<8 | (int32_t)tmp[2];
     47e:	40 2f       	mov	r20, r16
     480:	50 e0       	ldi	r21, 0x00	; 0
     482:	60 e0       	ldi	r22, 0x00	; 0
     484:	70 e0       	ldi	r23, 0x00	; 0
     486:	9a 01       	movw	r18, r20
     488:	11 27       	eor	r17, r17
     48a:	00 27       	eor	r16, r16
     48c:	99 81       	ldd	r25, Y+1	; 0x01
     48e:	49 2f       	mov	r20, r25
     490:	50 e0       	ldi	r21, 0x00	; 0
     492:	60 e0       	ldi	r22, 0x00	; 0
     494:	70 e0       	ldi	r23, 0x00	; 0
     496:	76 2f       	mov	r23, r22
     498:	65 2f       	mov	r22, r21
     49a:	54 2f       	mov	r21, r20
     49c:	44 27       	eor	r20, r20
     49e:	40 2b       	or	r20, r16
     4a0:	51 2b       	or	r21, r17
     4a2:	62 2b       	or	r22, r18
     4a4:	73 2b       	or	r23, r19
     4a6:	48 2b       	or	r20, r24
	Pres >>= 4;
     4a8:	db 01       	movw	r26, r22
     4aa:	ca 01       	movw	r24, r20
     4ac:	68 94       	set
     4ae:	13 f8       	bld	r1, 3
     4b0:	b5 95       	asr	r27
     4b2:	a7 95       	ror	r26
     4b4:	97 95       	ror	r25
     4b6:	87 95       	ror	r24
     4b8:	16 94       	lsr	r1
     4ba:	d1 f7       	brne	.-12     	; 0x4b0 <BMP280_pres+0x82>
     4bc:	8c 8f       	std	Y+28, r24	; 0x1c
     4be:	9d 8f       	std	Y+29, r25	; 0x1d
     4c0:	ae 8f       	std	Y+30, r26	; 0x1e
     4c2:	bf 8f       	std	Y+31, r27	; 0x1f
	
	P1 = (uint16_t)BMP280_params(0x8E);
     4c4:	8e e8       	ldi	r24, 0x8E	; 142
     4c6:	0e 94 3b 01 	call	0x276	; 0x276 <BMP280_params>
     4ca:	1c 01       	movw	r2, r24
	P2 = (uint16_t)BMP280_params(0x90);
     4cc:	80 e9       	ldi	r24, 0x90	; 144
     4ce:	0e 94 3b 01 	call	0x276	; 0x276 <BMP280_params>
     4d2:	8a 8f       	std	Y+26, r24	; 0x1a
     4d4:	9d 8b       	std	Y+21, r25	; 0x15
	P3 = (uint16_t)BMP280_params(0x92);
     4d6:	82 e9       	ldi	r24, 0x92	; 146
     4d8:	0e 94 3b 01 	call	0x276	; 0x276 <BMP280_params>
     4dc:	8b 8f       	std	Y+27, r24	; 0x1b
     4de:	9e 8b       	std	Y+22, r25	; 0x16
	P4 = (uint16_t)BMP280_params(0x94);
     4e0:	84 e9       	ldi	r24, 0x94	; 148
     4e2:	0e 94 3b 01 	call	0x276	; 0x276 <BMP280_params>
     4e6:	89 8b       	std	Y+17, r24	; 0x11
     4e8:	99 87       	std	Y+9, r25	; 0x09
	P5 = (uint16_t)BMP280_params(0x96);
     4ea:	86 e9       	ldi	r24, 0x96	; 150
     4ec:	0e 94 3b 01 	call	0x276	; 0x276 <BMP280_params>
     4f0:	8a 8b       	std	Y+18, r24	; 0x12
     4f2:	9b a3       	std	Y+35, r25	; 0x23
	P6 = (uint16_t)BMP280_params(0x98);
     4f4:	88 e9       	ldi	r24, 0x98	; 152
     4f6:	0e 94 3b 01 	call	0x276	; 0x276 <BMP280_params>
     4fa:	98 2e       	mov	r9, r24
     4fc:	9c 87       	std	Y+12, r25	; 0x0c
	P7 = (uint16_t)BMP280_params(0x9A);
     4fe:	8a e9       	ldi	r24, 0x9A	; 154
     500:	0e 94 3b 01 	call	0x276	; 0x276 <BMP280_params>
     504:	88 a3       	std	Y+32, r24	; 0x20
     506:	9f 8b       	std	Y+23, r25	; 0x17
	P8 = (uint16_t)BMP280_params(0x9C);
     508:	8c e9       	ldi	r24, 0x9C	; 156
     50a:	0e 94 3b 01 	call	0x276	; 0x276 <BMP280_params>
     50e:	89 a3       	std	Y+33, r24	; 0x21
     510:	98 8f       	std	Y+24, r25	; 0x18
	P9 = (uint16_t)BMP280_params(0x9E);
     512:	8e e9       	ldi	r24, 0x9E	; 158
     514:	0e 94 3b 01 	call	0x276	; 0x276 <BMP280_params>
     518:	8a a3       	std	Y+34, r24	; 0x22
     51a:	99 8f       	std	Y+25, r25	; 0x19
	
	t_fine = BMP280_t_fine();
     51c:	0e 94 4f 01 	call	0x29e	; 0x29e <BMP280_t_fine>
	
	var1 = ((int64_t)t_fine) - 128000;
     520:	6b 01       	movw	r12, r22
     522:	7c 01       	movw	r14, r24
     524:	ff 0c       	add	r15, r15
     526:	cc 08       	sbc	r12, r12
     528:	dc 2c       	mov	r13, r12
     52a:	76 01       	movw	r14, r12
     52c:	26 2f       	mov	r18, r22
     52e:	37 2f       	mov	r19, r23
     530:	48 2f       	mov	r20, r24
     532:	59 2f       	mov	r21, r25
     534:	6c 2d       	mov	r22, r12
     536:	7c 2d       	mov	r23, r12
     538:	8c 2d       	mov	r24, r12
     53a:	9c 2d       	mov	r25, r12
     53c:	34 5f       	subi	r19, 0xF4	; 244
     53e:	41 40       	sbci	r20, 0x01	; 1
     540:	51 09       	sbc	r21, r1
     542:	61 09       	sbc	r22, r1
     544:	71 09       	sbc	r23, r1
     546:	81 09       	sbc	r24, r1
     548:	91 09       	sbc	r25, r1
     54a:	29 83       	std	Y+1, r18	; 0x01
     54c:	3a 83       	std	Y+2, r19	; 0x02
     54e:	4b 83       	std	Y+3, r20	; 0x03
     550:	5c 83       	std	Y+4, r21	; 0x04
     552:	46 2e       	mov	r4, r22
     554:	57 2e       	mov	r5, r23
     556:	68 2e       	mov	r6, r24
     558:	79 2e       	mov	r7, r25
	var2 = var1 * var1 * (int64_t)P6;
     55a:	a2 2e       	mov	r10, r18
     55c:	b3 2e       	mov	r11, r19
     55e:	c4 2e       	mov	r12, r20
     560:	d5 2e       	mov	r13, r21
     562:	e6 2e       	mov	r14, r22
     564:	f7 2e       	mov	r15, r23
     566:	08 2f       	mov	r16, r24
     568:	19 2f       	mov	r17, r25
     56a:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__muldi3>
     56e:	2d 83       	std	Y+5, r18	; 0x05
     570:	3e 83       	std	Y+6, r19	; 0x06
     572:	4f 83       	std	Y+7, r20	; 0x07
     574:	58 87       	std	Y+8, r21	; 0x08
     576:	6a 87       	std	Y+10, r22	; 0x0a
     578:	7b 87       	std	Y+11, r23	; 0x0b
     57a:	8b 8b       	std	Y+19, r24	; 0x13
     57c:	9c 8b       	std	Y+20, r25	; 0x14
     57e:	a9 2c       	mov	r10, r9
     580:	1c 85       	ldd	r17, Y+12	; 0x0c
     582:	11 0f       	add	r17, r17
     584:	11 0b       	sbc	r17, r17
     586:	bc 84       	ldd	r11, Y+12	; 0x0c
     588:	c1 2e       	mov	r12, r17
     58a:	d1 2e       	mov	r13, r17
     58c:	e1 2e       	mov	r14, r17
     58e:	f1 2e       	mov	r15, r17
     590:	01 2f       	mov	r16, r17
     592:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__muldi3>
     596:	2c 87       	std	Y+12, r18	; 0x0c
     598:	3d 87       	std	Y+13, r19	; 0x0d
     59a:	4e 87       	std	Y+14, r20	; 0x0e
     59c:	5f 87       	std	Y+15, r21	; 0x0f
     59e:	68 8b       	std	Y+16, r22	; 0x10
     5a0:	87 2e       	mov	r8, r23
     5a2:	98 2e       	mov	r9, r24
     5a4:	9c a3       	std	Y+36, r25	; 0x24
	var2 = var2 + ((var1 * (int64_t)P5) << 17);
     5a6:	aa 88       	ldd	r10, Y+18	; 0x12
     5a8:	1b a1       	ldd	r17, Y+35	; 0x23
     5aa:	11 0f       	add	r17, r17
     5ac:	11 0b       	sbc	r17, r17
     5ae:	bb a0       	ldd	r11, Y+35	; 0x23
     5b0:	c1 2e       	mov	r12, r17
     5b2:	d1 2e       	mov	r13, r17
     5b4:	e1 2e       	mov	r14, r17
     5b6:	f1 2e       	mov	r15, r17
     5b8:	01 2f       	mov	r16, r17
     5ba:	29 81       	ldd	r18, Y+1	; 0x01
     5bc:	3a 81       	ldd	r19, Y+2	; 0x02
     5be:	4b 81       	ldd	r20, Y+3	; 0x03
     5c0:	5c 81       	ldd	r21, Y+4	; 0x04
     5c2:	64 2d       	mov	r22, r4
     5c4:	75 2d       	mov	r23, r5
     5c6:	86 2d       	mov	r24, r6
     5c8:	97 2d       	mov	r25, r7
     5ca:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__muldi3>
     5ce:	01 e1       	ldi	r16, 0x11	; 17
     5d0:	0e 94 11 0b 	call	0x1622	; 0x1622 <__ashldi3>
     5d4:	a2 2e       	mov	r10, r18
     5d6:	b3 2e       	mov	r11, r19
     5d8:	c4 2e       	mov	r12, r20
     5da:	d5 2e       	mov	r13, r21
     5dc:	e6 2e       	mov	r14, r22
     5de:	f7 2e       	mov	r15, r23
     5e0:	08 2f       	mov	r16, r24
     5e2:	19 2f       	mov	r17, r25
     5e4:	2c 85       	ldd	r18, Y+12	; 0x0c
     5e6:	3d 85       	ldd	r19, Y+13	; 0x0d
     5e8:	4e 85       	ldd	r20, Y+14	; 0x0e
     5ea:	5f 85       	ldd	r21, Y+15	; 0x0f
     5ec:	68 89       	ldd	r22, Y+16	; 0x10
     5ee:	78 2d       	mov	r23, r8
     5f0:	89 2d       	mov	r24, r9
     5f2:	9c a1       	ldd	r25, Y+36	; 0x24
     5f4:	0e 94 48 0b 	call	0x1690	; 0x1690 <__adddi3>
     5f8:	82 2e       	mov	r8, r18
     5fa:	93 2e       	mov	r9, r19
     5fc:	4d 87       	std	Y+13, r20	; 0x0d
     5fe:	5c 87       	std	Y+12, r21	; 0x0c
     600:	b6 2f       	mov	r27, r22
     602:	a7 2f       	mov	r26, r23
     604:	f8 2f       	mov	r31, r24
     606:	e9 2f       	mov	r30, r25
	var2 = var2 + (((int64_t)P4) << 35);
     608:	29 89       	ldd	r18, Y+17	; 0x11
     60a:	99 85       	ldd	r25, Y+9	; 0x09
     60c:	99 0f       	add	r25, r25
     60e:	99 0b       	sbc	r25, r25
     610:	39 85       	ldd	r19, Y+9	; 0x09
     612:	49 2f       	mov	r20, r25
     614:	59 2f       	mov	r21, r25
     616:	69 2f       	mov	r22, r25
     618:	79 2f       	mov	r23, r25
     61a:	89 2f       	mov	r24, r25
     61c:	03 e2       	ldi	r16, 0x23	; 35
     61e:	0e 94 11 0b 	call	0x1622	; 0x1622 <__ashldi3>
     622:	a2 2e       	mov	r10, r18
     624:	b3 2e       	mov	r11, r19
     626:	c4 2e       	mov	r12, r20
     628:	d5 2e       	mov	r13, r21
     62a:	e6 2e       	mov	r14, r22
     62c:	f7 2e       	mov	r15, r23
     62e:	08 2f       	mov	r16, r24
     630:	19 2f       	mov	r17, r25
     632:	28 2d       	mov	r18, r8
     634:	39 2d       	mov	r19, r9
     636:	4d 85       	ldd	r20, Y+13	; 0x0d
     638:	5c 85       	ldd	r21, Y+12	; 0x0c
     63a:	6b 2f       	mov	r22, r27
     63c:	7a 2f       	mov	r23, r26
     63e:	8f 2f       	mov	r24, r31
     640:	9e 2f       	mov	r25, r30
     642:	0e 94 48 0b 	call	0x1690	; 0x1690 <__adddi3>
     646:	29 87       	std	Y+9, r18	; 0x09
     648:	3c 87       	std	Y+12, r19	; 0x0c
     64a:	4d 87       	std	Y+13, r20	; 0x0d
     64c:	5e 87       	std	Y+14, r21	; 0x0e
     64e:	6f 87       	std	Y+15, r22	; 0x0f
     650:	78 8b       	std	Y+16, r23	; 0x10
     652:	89 8b       	std	Y+17, r24	; 0x11
     654:	9a 8b       	std	Y+18, r25	; 0x12
	var1 = ((var1 * var1 * (int64_t)P3) >> 8) + ((var1 * (int64_t)P2) << 12);
     656:	ab 8c       	ldd	r10, Y+27	; 0x1b
     658:	1e 89       	ldd	r17, Y+22	; 0x16
     65a:	11 0f       	add	r17, r17
     65c:	11 0b       	sbc	r17, r17
     65e:	be 88       	ldd	r11, Y+22	; 0x16
     660:	c1 2e       	mov	r12, r17
     662:	d1 2e       	mov	r13, r17
     664:	e1 2e       	mov	r14, r17
     666:	f1 2e       	mov	r15, r17
     668:	01 2f       	mov	r16, r17
     66a:	2d 81       	ldd	r18, Y+5	; 0x05
     66c:	3e 81       	ldd	r19, Y+6	; 0x06
     66e:	4f 81       	ldd	r20, Y+7	; 0x07
     670:	58 85       	ldd	r21, Y+8	; 0x08
     672:	6a 85       	ldd	r22, Y+10	; 0x0a
     674:	7b 85       	ldd	r23, Y+11	; 0x0b
     676:	8b 89       	ldd	r24, Y+19	; 0x13
     678:	9c 89       	ldd	r25, Y+20	; 0x14
     67a:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__muldi3>
     67e:	08 e0       	ldi	r16, 0x08	; 8
     680:	0e 94 2a 0b 	call	0x1654	; 0x1654 <__ashrdi3>
     684:	2d 83       	std	Y+5, r18	; 0x05
     686:	3e 83       	std	Y+6, r19	; 0x06
     688:	4f 83       	std	Y+7, r20	; 0x07
     68a:	58 87       	std	Y+8, r21	; 0x08
     68c:	86 2e       	mov	r8, r22
     68e:	97 2e       	mov	r9, r23
     690:	8b 87       	std	Y+11, r24	; 0x0b
     692:	9a 87       	std	Y+10, r25	; 0x0a
     694:	aa 8c       	ldd	r10, Y+26	; 0x1a
     696:	1d 89       	ldd	r17, Y+21	; 0x15
     698:	11 0f       	add	r17, r17
     69a:	11 0b       	sbc	r17, r17
     69c:	bd 88       	ldd	r11, Y+21	; 0x15
     69e:	c1 2e       	mov	r12, r17
     6a0:	d1 2e       	mov	r13, r17
     6a2:	e1 2e       	mov	r14, r17
     6a4:	f1 2e       	mov	r15, r17
     6a6:	01 2f       	mov	r16, r17
     6a8:	29 81       	ldd	r18, Y+1	; 0x01
     6aa:	3a 81       	ldd	r19, Y+2	; 0x02
     6ac:	4b 81       	ldd	r20, Y+3	; 0x03
     6ae:	5c 81       	ldd	r21, Y+4	; 0x04
     6b0:	64 2d       	mov	r22, r4
     6b2:	75 2d       	mov	r23, r5
     6b4:	86 2d       	mov	r24, r6
     6b6:	97 2d       	mov	r25, r7
     6b8:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__muldi3>
     6bc:	0c e0       	ldi	r16, 0x0C	; 12
     6be:	0e 94 11 0b 	call	0x1622	; 0x1622 <__ashldi3>
     6c2:	a2 2e       	mov	r10, r18
     6c4:	b3 2e       	mov	r11, r19
     6c6:	c4 2e       	mov	r12, r20
     6c8:	d5 2e       	mov	r13, r21
     6ca:	e6 2e       	mov	r14, r22
     6cc:	f7 2e       	mov	r15, r23
     6ce:	08 2f       	mov	r16, r24
     6d0:	19 2f       	mov	r17, r25
     6d2:	2d 81       	ldd	r18, Y+5	; 0x05
     6d4:	3e 81       	ldd	r19, Y+6	; 0x06
     6d6:	4f 81       	ldd	r20, Y+7	; 0x07
     6d8:	58 85       	ldd	r21, Y+8	; 0x08
     6da:	68 2d       	mov	r22, r8
     6dc:	79 2d       	mov	r23, r9
     6de:	8b 85       	ldd	r24, Y+11	; 0x0b
     6e0:	9a 85       	ldd	r25, Y+10	; 0x0a
     6e2:	0e 94 48 0b 	call	0x1690	; 0x1690 <__adddi3>
	var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)P1) >> 33;
     6e6:	70 58       	subi	r23, 0x80	; 128
     6e8:	8f 4f       	sbci	r24, 0xFF	; 255
     6ea:	9f 4f       	sbci	r25, 0xFF	; 255
     6ec:	a2 2c       	mov	r10, r2
     6ee:	b3 2c       	mov	r11, r3
     6f0:	c1 2c       	mov	r12, r1
     6f2:	d1 2c       	mov	r13, r1
     6f4:	e1 2c       	mov	r14, r1
     6f6:	f1 2c       	mov	r15, r1
     6f8:	00 e0       	ldi	r16, 0x00	; 0
     6fa:	10 e0       	ldi	r17, 0x00	; 0
     6fc:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__muldi3>
     700:	01 e2       	ldi	r16, 0x21	; 33
     702:	0e 94 2a 0b 	call	0x1654	; 0x1654 <__ashrdi3>
     706:	42 2e       	mov	r4, r18
     708:	53 2e       	mov	r5, r19
     70a:	64 2e       	mov	r6, r20
     70c:	75 2e       	mov	r7, r21
     70e:	86 2e       	mov	r8, r22
     710:	97 2e       	mov	r9, r23
     712:	8a 83       	std	Y+2, r24	; 0x02
     714:	99 83       	std	Y+1, r25	; 0x01
	
	if (var1 == 0) return 0;	//- avoid exception caused by division by zero
     716:	a0 e0       	ldi	r26, 0x00	; 0
     718:	0e 94 5a 0b 	call	0x16b4	; 0x16b4 <__cmpdi2_s8>
     71c:	09 f4       	brne	.+2      	; 0x720 <BMP280_pres+0x2f2>
     71e:	08 c1       	rjmp	.+528    	; 0x930 <__stack+0x31>
	
	p_fine = 1048576 - Pres;
     720:	80 e0       	ldi	r24, 0x00	; 0
     722:	90 e0       	ldi	r25, 0x00	; 0
     724:	a0 e1       	ldi	r26, 0x10	; 16
     726:	b0 e0       	ldi	r27, 0x00	; 0
     728:	2c 8d       	ldd	r18, Y+28	; 0x1c
     72a:	3d 8d       	ldd	r19, Y+29	; 0x1d
     72c:	4e 8d       	ldd	r20, Y+30	; 0x1e
     72e:	5f 8d       	ldd	r21, Y+31	; 0x1f
     730:	82 1b       	sub	r24, r18
     732:	93 0b       	sbc	r25, r19
     734:	a4 0b       	sbc	r26, r20
     736:	b5 0b       	sbc	r27, r21
     738:	6c 01       	movw	r12, r24
     73a:	7d 01       	movw	r14, r26
     73c:	ff 0c       	add	r15, r15
     73e:	cc 08       	sbc	r12, r12
     740:	dc 2c       	mov	r13, r12
     742:	76 01       	movw	r14, r12
	p_fine = (((p_fine << 31) - (int64_t)var2) * 3125) / var1;
     744:	28 2f       	mov	r18, r24
     746:	39 2f       	mov	r19, r25
     748:	4a 2f       	mov	r20, r26
     74a:	5b 2f       	mov	r21, r27
     74c:	6c 2d       	mov	r22, r12
     74e:	7c 2d       	mov	r23, r12
     750:	8c 2d       	mov	r24, r12
     752:	9c 2d       	mov	r25, r12
     754:	0f e1       	ldi	r16, 0x1F	; 31
     756:	0e 94 11 0b 	call	0x1622	; 0x1622 <__ashldi3>
     75a:	a9 84       	ldd	r10, Y+9	; 0x09
     75c:	bc 84       	ldd	r11, Y+12	; 0x0c
     75e:	cd 84       	ldd	r12, Y+13	; 0x0d
     760:	de 84       	ldd	r13, Y+14	; 0x0e
     762:	ef 84       	ldd	r14, Y+15	; 0x0f
     764:	f8 88       	ldd	r15, Y+16	; 0x10
     766:	09 89       	ldd	r16, Y+17	; 0x11
     768:	1a 89       	ldd	r17, Y+18	; 0x12
     76a:	0e 94 51 0b 	call	0x16a2	; 0x16a2 <__subdi3>
     76e:	0f 2e       	mov	r0, r31
     770:	f5 e3       	ldi	r31, 0x35	; 53
     772:	af 2e       	mov	r10, r31
     774:	f0 2d       	mov	r31, r0
     776:	0f 2e       	mov	r0, r31
     778:	fc e0       	ldi	r31, 0x0C	; 12
     77a:	bf 2e       	mov	r11, r31
     77c:	f0 2d       	mov	r31, r0
     77e:	c1 2c       	mov	r12, r1
     780:	d1 2c       	mov	r13, r1
     782:	e1 2c       	mov	r14, r1
     784:	f1 2c       	mov	r15, r1
     786:	00 e0       	ldi	r16, 0x00	; 0
     788:	10 e0       	ldi	r17, 0x00	; 0
     78a:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__muldi3>
     78e:	a4 2c       	mov	r10, r4
     790:	b5 2c       	mov	r11, r5
     792:	c6 2c       	mov	r12, r6
     794:	d7 2c       	mov	r13, r7
     796:	e8 2c       	mov	r14, r8
     798:	f9 2c       	mov	r15, r9
     79a:	0a 81       	ldd	r16, Y+2	; 0x02
     79c:	19 81       	ldd	r17, Y+1	; 0x01
     79e:	0e 94 3c 0a 	call	0x1478	; 0x1478 <__divdi3>
     7a2:	29 83       	std	Y+1, r18	; 0x01
     7a4:	3a 83       	std	Y+2, r19	; 0x02
     7a6:	4b 83       	std	Y+3, r20	; 0x03
     7a8:	5c 83       	std	Y+4, r21	; 0x04
     7aa:	6d 83       	std	Y+5, r22	; 0x05
     7ac:	7e 83       	std	Y+6, r23	; 0x06
     7ae:	28 2e       	mov	r2, r24
     7b0:	39 2e       	mov	r3, r25
	var1 = (((int64_t)P9) * (p_fine >> 13) * (p_fine >> 13)) >> 25;
     7b2:	fa a1       	ldd	r31, Y+34	; 0x22
     7b4:	e9 8d       	ldd	r30, Y+25	; 0x19
     7b6:	ee 0f       	add	r30, r30
     7b8:	ee 0b       	sbc	r30, r30
     7ba:	0d e0       	ldi	r16, 0x0D	; 13
     7bc:	0e 94 2a 0b 	call	0x1654	; 0x1654 <__ashrdi3>
     7c0:	28 87       	std	Y+8, r18	; 0x08
     7c2:	3f 83       	std	Y+7, r19	; 0x07
     7c4:	94 2e       	mov	r9, r20
     7c6:	85 2e       	mov	r8, r21
     7c8:	76 2e       	mov	r7, r22
     7ca:	67 2e       	mov	r6, r23
     7cc:	58 2e       	mov	r5, r24
     7ce:	49 2e       	mov	r4, r25
     7d0:	a2 2e       	mov	r10, r18
     7d2:	b3 2e       	mov	r11, r19
     7d4:	c4 2e       	mov	r12, r20
     7d6:	d5 2e       	mov	r13, r21
     7d8:	e6 2e       	mov	r14, r22
     7da:	f7 2e       	mov	r15, r23
     7dc:	08 2f       	mov	r16, r24
     7de:	19 2f       	mov	r17, r25
     7e0:	2f 2f       	mov	r18, r31
     7e2:	39 8d       	ldd	r19, Y+25	; 0x19
     7e4:	4e 2f       	mov	r20, r30
     7e6:	5e 2f       	mov	r21, r30
     7e8:	6e 2f       	mov	r22, r30
     7ea:	7e 2f       	mov	r23, r30
     7ec:	8e 2f       	mov	r24, r30
     7ee:	9e 2f       	mov	r25, r30
     7f0:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__muldi3>
     7f4:	a2 2e       	mov	r10, r18
     7f6:	b3 2e       	mov	r11, r19
     7f8:	c4 2e       	mov	r12, r20
     7fa:	d5 2e       	mov	r13, r21
     7fc:	e6 2e       	mov	r14, r22
     7fe:	f7 2e       	mov	r15, r23
     800:	08 2f       	mov	r16, r24
     802:	19 2f       	mov	r17, r25
     804:	28 85       	ldd	r18, Y+8	; 0x08
     806:	3f 81       	ldd	r19, Y+7	; 0x07
     808:	49 2d       	mov	r20, r9
     80a:	58 2d       	mov	r21, r8
     80c:	67 2d       	mov	r22, r7
     80e:	76 2d       	mov	r23, r6
     810:	85 2d       	mov	r24, r5
     812:	94 2d       	mov	r25, r4
     814:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__muldi3>
     818:	09 e1       	ldi	r16, 0x19	; 25
     81a:	0e 94 2a 0b 	call	0x1654	; 0x1654 <__ashrdi3>
     81e:	62 2e       	mov	r6, r18
     820:	73 2e       	mov	r7, r19
     822:	84 2e       	mov	r8, r20
     824:	95 2e       	mov	r9, r21
     826:	6c 87       	std	Y+12, r22	; 0x0c
     828:	79 87       	std	Y+9, r23	; 0x09
     82a:	8f 83       	std	Y+7, r24	; 0x07
     82c:	98 87       	std	Y+8, r25	; 0x08
	var2 = (((int64_t)P8) * p_fine) >> 19;
     82e:	a9 a0       	ldd	r10, Y+33	; 0x21
     830:	18 8d       	ldd	r17, Y+24	; 0x18
     832:	11 0f       	add	r17, r17
     834:	11 0b       	sbc	r17, r17
     836:	b8 8c       	ldd	r11, Y+24	; 0x18
     838:	c1 2e       	mov	r12, r17
     83a:	d1 2e       	mov	r13, r17
     83c:	e1 2e       	mov	r14, r17
     83e:	f1 2e       	mov	r15, r17
     840:	01 2f       	mov	r16, r17
     842:	29 81       	ldd	r18, Y+1	; 0x01
     844:	3a 81       	ldd	r19, Y+2	; 0x02
     846:	4b 81       	ldd	r20, Y+3	; 0x03
     848:	5c 81       	ldd	r21, Y+4	; 0x04
     84a:	6d 81       	ldd	r22, Y+5	; 0x05
     84c:	7e 81       	ldd	r23, Y+6	; 0x06
     84e:	82 2d       	mov	r24, r2
     850:	93 2d       	mov	r25, r3
     852:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__muldi3>
     856:	03 e1       	ldi	r16, 0x13	; 19
     858:	0e 94 2a 0b 	call	0x1654	; 0x1654 <__ashrdi3>
     85c:	2a 87       	std	Y+10, r18	; 0x0a
     85e:	3b 87       	std	Y+11, r19	; 0x0b
     860:	44 2e       	mov	r4, r20
     862:	55 2e       	mov	r5, r21
     864:	b6 2f       	mov	r27, r22
     866:	a7 2f       	mov	r26, r23
     868:	f8 2f       	mov	r31, r24
     86a:	e9 2f       	mov	r30, r25
	
	p_fine = ((p_fine + var1 + var2) >> 8) + (((int64_t)P7) << 4);
     86c:	29 81       	ldd	r18, Y+1	; 0x01
     86e:	3a 81       	ldd	r19, Y+2	; 0x02
     870:	4b 81       	ldd	r20, Y+3	; 0x03
     872:	5c 81       	ldd	r21, Y+4	; 0x04
     874:	6d 81       	ldd	r22, Y+5	; 0x05
     876:	7e 81       	ldd	r23, Y+6	; 0x06
     878:	82 2d       	mov	r24, r2
     87a:	93 2d       	mov	r25, r3
     87c:	a6 2c       	mov	r10, r6
     87e:	b7 2c       	mov	r11, r7
     880:	c8 2c       	mov	r12, r8
     882:	d9 2c       	mov	r13, r9
     884:	ec 84       	ldd	r14, Y+12	; 0x0c
     886:	f9 84       	ldd	r15, Y+9	; 0x09
     888:	0f 81       	ldd	r16, Y+7	; 0x07
     88a:	18 85       	ldd	r17, Y+8	; 0x08
     88c:	0e 94 48 0b 	call	0x1690	; 0x1690 <__adddi3>
     890:	a2 2e       	mov	r10, r18
     892:	b3 2e       	mov	r11, r19
     894:	c4 2e       	mov	r12, r20
     896:	d5 2e       	mov	r13, r21
     898:	e6 2e       	mov	r14, r22
     89a:	f7 2e       	mov	r15, r23
     89c:	08 2f       	mov	r16, r24
     89e:	19 2f       	mov	r17, r25
     8a0:	2a 85       	ldd	r18, Y+10	; 0x0a
     8a2:	3b 85       	ldd	r19, Y+11	; 0x0b
     8a4:	44 2d       	mov	r20, r4
     8a6:	55 2d       	mov	r21, r5
     8a8:	6b 2f       	mov	r22, r27
     8aa:	7a 2f       	mov	r23, r26
     8ac:	8f 2f       	mov	r24, r31
     8ae:	9e 2f       	mov	r25, r30
     8b0:	0e 94 48 0b 	call	0x1690	; 0x1690 <__adddi3>
     8b4:	08 e0       	ldi	r16, 0x08	; 8
     8b6:	0e 94 2a 0b 	call	0x1654	; 0x1654 <__ashrdi3>
     8ba:	82 2e       	mov	r8, r18
     8bc:	93 2e       	mov	r9, r19
     8be:	4a 83       	std	Y+2, r20	; 0x02
     8c0:	59 83       	std	Y+1, r21	; 0x01
     8c2:	b6 2f       	mov	r27, r22
     8c4:	a7 2f       	mov	r26, r23
     8c6:	f8 2f       	mov	r31, r24
     8c8:	e9 2f       	mov	r30, r25
     8ca:	28 a1       	ldd	r18, Y+32	; 0x20
     8cc:	9f 89       	ldd	r25, Y+23	; 0x17
     8ce:	99 0f       	add	r25, r25
     8d0:	99 0b       	sbc	r25, r25
     8d2:	3f 89       	ldd	r19, Y+23	; 0x17
     8d4:	49 2f       	mov	r20, r25
     8d6:	59 2f       	mov	r21, r25
     8d8:	69 2f       	mov	r22, r25
     8da:	79 2f       	mov	r23, r25
     8dc:	89 2f       	mov	r24, r25
     8de:	04 e0       	ldi	r16, 0x04	; 4
     8e0:	0e 94 11 0b 	call	0x1622	; 0x1622 <__ashldi3>
     8e4:	a2 2e       	mov	r10, r18
     8e6:	b3 2e       	mov	r11, r19
     8e8:	c4 2e       	mov	r12, r20
     8ea:	d5 2e       	mov	r13, r21
     8ec:	e6 2e       	mov	r14, r22
     8ee:	f7 2e       	mov	r15, r23
     8f0:	08 2f       	mov	r16, r24
     8f2:	19 2f       	mov	r17, r25
     8f4:	28 2d       	mov	r18, r8
     8f6:	39 2d       	mov	r19, r9
     8f8:	4a 81       	ldd	r20, Y+2	; 0x02
     8fa:	59 81       	ldd	r21, Y+1	; 0x01
     8fc:	6b 2f       	mov	r22, r27
     8fe:	7a 2f       	mov	r23, r26
     900:	8f 2f       	mov	r24, r31
     902:	9e 2f       	mov	r25, r30
     904:	0e 94 48 0b 	call	0x1690	; 0x1690 <__adddi3>
	
	P = p_fine/25600;
     908:	a1 2c       	mov	r10, r1
     90a:	0f 2e       	mov	r0, r31
     90c:	f4 e6       	ldi	r31, 0x64	; 100
     90e:	bf 2e       	mov	r11, r31
     910:	f0 2d       	mov	r31, r0
     912:	c1 2c       	mov	r12, r1
     914:	d1 2c       	mov	r13, r1
     916:	e1 2c       	mov	r14, r1
     918:	f1 2c       	mov	r15, r1
     91a:	00 e0       	ldi	r16, 0x00	; 0
     91c:	10 e0       	ldi	r17, 0x00	; 0
     91e:	0e 94 3c 0a 	call	0x1478	; 0x1478 <__divdi3>
     922:	0e 94 4a 08 	call	0x1094	; 0x1094 <__floatdisf>
	
	return P;
     926:	56 2f       	mov	r21, r22
     928:	47 2f       	mov	r20, r23
     92a:	38 2f       	mov	r19, r24
     92c:	29 2f       	mov	r18, r25
     92e:	04 c0       	rjmp	.+8      	; 0x938 <__stack+0x39>
	var2 = var2 + ((var1 * (int64_t)P5) << 17);
	var2 = var2 + (((int64_t)P4) << 35);
	var1 = ((var1 * var1 * (int64_t)P3) >> 8) + ((var1 * (int64_t)P2) << 12);
	var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)P1) >> 33;
	
	if (var1 == 0) return 0;	//- avoid exception caused by division by zero
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	40 e0       	ldi	r20, 0x00	; 0
     934:	30 e0       	ldi	r19, 0x00	; 0
     936:	20 e0       	ldi	r18, 0x00	; 0
	p_fine = ((p_fine + var1 + var2) >> 8) + (((int64_t)P7) << 4);
	
	P = p_fine/25600;
	
	return P;
     938:	65 2f       	mov	r22, r21
     93a:	74 2f       	mov	r23, r20
     93c:	83 2f       	mov	r24, r19
     93e:	92 2f       	mov	r25, r18
     940:	a4 96       	adiw	r28, 0x24	; 36
     942:	0f b6       	in	r0, 0x3f	; 63
     944:	f8 94       	cli
     946:	de bf       	out	0x3e, r29	; 62
     948:	0f be       	out	0x3f, r0	; 63
     94a:	cd bf       	out	0x3d, r28	; 61
     94c:	df 91       	pop	r29
     94e:	cf 91       	pop	r28
     950:	1f 91       	pop	r17
     952:	0f 91       	pop	r16
     954:	ff 90       	pop	r15
     956:	ef 90       	pop	r14
     958:	df 90       	pop	r13
     95a:	cf 90       	pop	r12
     95c:	bf 90       	pop	r11
     95e:	af 90       	pop	r10
     960:	9f 90       	pop	r9
     962:	8f 90       	pop	r8
     964:	7f 90       	pop	r7
     966:	6f 90       	pop	r6
     968:	5f 90       	pop	r5
     96a:	4f 90       	pop	r4
     96c:	3f 90       	pop	r3
     96e:	2f 90       	pop	r2
     970:	08 95       	ret

00000972 <HK3022_Data>:
{
	//float adcV = ADC_GetData(0)*5.0f/1024.0f;	//- Lo pasa a voltios
	//float pres = (adcV*100)/4.5;				//- lo pasa a presión hPa
	//
	//return pres;
	return (uint16_t)ADC_GetData(0);
     972:	80 e0       	ldi	r24, 0x00	; 0
     974:	90 e0       	ldi	r25, 0x00	; 0
     976:	0e 94 02 01 	call	0x204	; 0x204 <ADC_GetData>
     97a:	0e 94 1b 08 	call	0x1036	; 0x1036 <__fixunssfsi>
     97e:	cb 01       	movw	r24, r22
     980:	08 95       	ret

00000982 <LM335_Data>:
{	
	//float t_K	= ADC_GetData(1) * 0.004882812 * 100;	//- Transforma la medición del ADC en grados Kelvin
	//float t_C	= t_K - 273.15;							//- Transforma Kelvin a Celsius
	//
	//return t_C;
	return (int16_t)ADC_GetData(1);
     982:	81 e0       	ldi	r24, 0x01	; 1
     984:	90 e0       	ldi	r25, 0x00	; 0
     986:	0e 94 02 01 	call	0x204	; 0x204 <ADC_GetData>
     98a:	0e 94 14 08 	call	0x1028	; 0x1028 <__fixsfsi>
}
     98e:	cb 01       	movw	r24, r22
     990:	08 95       	ret

00000992 <bit_crop>:
	{
		((uint16_t)data >> 0) & 0xFF,
		((uint16_t)data >> 8) & 0xFF
	};
	
	if (byte == 0x00) return bytes[0];			//- LSB
     992:	66 23       	and	r22, r22
     994:	29 f0       	breq	.+10     	; 0x9a0 <bit_crop+0xe>
	else if (byte == 0x01) return bytes[1];		//- MSB
     996:	61 30       	cpi	r22, 0x01	; 1
     998:	11 f0       	breq	.+4      	; 0x99e <bit_crop+0xc>
	else return 0;
     99a:	80 e0       	ldi	r24, 0x00	; 0
     99c:	08 95       	ret
		((uint16_t)data >> 0) & 0xFF,
		((uint16_t)data >> 8) & 0xFF
	};
	
	if (byte == 0x00) return bytes[0];			//- LSB
	else if (byte == 0x01) return bytes[1];		//- MSB
     99e:	89 2f       	mov	r24, r25
	else return 0;
}
     9a0:	08 95       	ret

000009a2 <__vector_17>:

ISR(SPI_STC_vect)
{
     9a2:	1f 92       	push	r1
     9a4:	0f 92       	push	r0
     9a6:	0f b6       	in	r0, 0x3f	; 63
     9a8:	0f 92       	push	r0
     9aa:	11 24       	eor	r1, r1
     9ac:	2f 93       	push	r18
     9ae:	3f 93       	push	r19
     9b0:	4f 93       	push	r20
     9b2:	5f 93       	push	r21
     9b4:	6f 93       	push	r22
     9b6:	7f 93       	push	r23
     9b8:	8f 93       	push	r24
     9ba:	9f 93       	push	r25
     9bc:	af 93       	push	r26
     9be:	bf 93       	push	r27
     9c0:	ef 93       	push	r30
     9c2:	ff 93       	push	r31
	SPI_Rx = SPDR;
     9c4:	ee b5       	in	r30, 0x2e	; 46
	
	switch(SPI_Rx)
     9c6:	8e 2f       	mov	r24, r30
     9c8:	90 e0       	ldi	r25, 0x00	; 0
     9ca:	fc 01       	movw	r30, r24
     9cc:	71 97       	sbiw	r30, 0x11	; 17
     9ce:	e2 3a       	cpi	r30, 0xA2	; 162
     9d0:	f1 05       	cpc	r31, r1
     9d2:	08 f0       	brcs	.+2      	; 0x9d6 <__vector_17+0x34>
     9d4:	c9 c0       	rjmp	.+402    	; 0xb68 <__vector_17+0x1c6>
     9d6:	ec 5c       	subi	r30, 0xCC	; 204
     9d8:	ff 4f       	sbci	r31, 0xFF	; 255
     9da:	0c 94 c8 09 	jmp	0x1390	; 0x1390 <__tablejump2__>
	{
		case 0x11:
			SPDR = bit_crop(P_int,1);
     9de:	61 e0       	ldi	r22, 0x01	; 1
     9e0:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <P_int>
     9e4:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <P_int+0x1>
     9e8:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     9ec:	8e bd       	out	0x2e, r24	; 46
			break;
     9ee:	bc c0       	rjmp	.+376    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x12:
			SPDR = bit_crop(P_int,0);
     9f0:	60 e0       	ldi	r22, 0x00	; 0
     9f2:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <P_int>
     9f6:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <P_int+0x1>
     9fa:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     9fe:	8e bd       	out	0x2e, r24	; 46
			break;
     a00:	b3 c0       	rjmp	.+358    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x21:
			SPDR = bit_crop(P_ext,1);
     a02:	61 e0       	ldi	r22, 0x01	; 1
     a04:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <P_ext>
     a08:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <P_ext+0x1>
     a0c:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     a10:	8e bd       	out	0x2e, r24	; 46
			break;
     a12:	aa c0       	rjmp	.+340    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x22:
			SPDR = bit_crop(P_ext,0);
     a14:	60 e0       	ldi	r22, 0x00	; 0
     a16:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <P_ext>
     a1a:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <P_ext+0x1>
     a1e:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     a22:	8e bd       	out	0x2e, r24	; 46
			break;
     a24:	a1 c0       	rjmp	.+322    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x31:
			SPDR = bit_crop(T_int,1);
     a26:	61 e0       	ldi	r22, 0x01	; 1
     a28:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <T_int>
     a2c:	90 91 0f 01 	lds	r25, 0x010F	; 0x80010f <T_int+0x1>
     a30:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     a34:	8e bd       	out	0x2e, r24	; 46
			break;
     a36:	98 c0       	rjmp	.+304    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x32:
			SPDR = bit_crop(T_int,0);
     a38:	60 e0       	ldi	r22, 0x00	; 0
     a3a:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <T_int>
     a3e:	90 91 0f 01 	lds	r25, 0x010F	; 0x80010f <T_int+0x1>
     a42:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     a46:	8e bd       	out	0x2e, r24	; 46
			break;
     a48:	8f c0       	rjmp	.+286    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x41:
			SPDR = bit_crop(T_ext,1);
     a4a:	61 e0       	ldi	r22, 0x01	; 1
     a4c:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <T_ext>
     a50:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <T_ext+0x1>
     a54:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     a58:	8e bd       	out	0x2e, r24	; 46
			break;
     a5a:	86 c0       	rjmp	.+268    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x42:
			SPDR = bit_crop(T_ext,0);
     a5c:	60 e0       	ldi	r22, 0x00	; 0
     a5e:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <T_ext>
     a62:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <T_ext+0x1>
     a66:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     a6a:	8e bd       	out	0x2e, r24	; 46
			break;
     a6c:	7d c0       	rjmp	.+250    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x51:
			SPDR = bit_crop(g_x,1);
     a6e:	61 e0       	ldi	r22, 0x01	; 1
     a70:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <g_x>
     a74:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <g_x+0x1>
     a78:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     a7c:	8e bd       	out	0x2e, r24	; 46
			break;
     a7e:	74 c0       	rjmp	.+232    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x52:
			SPDR = bit_crop(g_x,0);
     a80:	60 e0       	ldi	r22, 0x00	; 0
     a82:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <g_x>
     a86:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <g_x+0x1>
     a8a:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     a8e:	8e bd       	out	0x2e, r24	; 46
			break;
     a90:	6b c0       	rjmp	.+214    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x61:
			SPDR = bit_crop(g_y,1);
     a92:	61 e0       	ldi	r22, 0x01	; 1
     a94:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <g_y>
     a98:	90 91 05 01 	lds	r25, 0x0105	; 0x800105 <g_y+0x1>
     a9c:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     aa0:	8e bd       	out	0x2e, r24	; 46
			break;
     aa2:	62 c0       	rjmp	.+196    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x62:
			SPDR = bit_crop(g_y,0);
     aa4:	60 e0       	ldi	r22, 0x00	; 0
     aa6:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <g_y>
     aaa:	90 91 05 01 	lds	r25, 0x0105	; 0x800105 <g_y+0x1>
     aae:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     ab2:	8e bd       	out	0x2e, r24	; 46
			break;
     ab4:	59 c0       	rjmp	.+178    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x71:
			SPDR = bit_crop(g_z,1);
     ab6:	61 e0       	ldi	r22, 0x01	; 1
     ab8:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <g_z>
     abc:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <g_z+0x1>
     ac0:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     ac4:	8e bd       	out	0x2e, r24	; 46
			break;
     ac6:	50 c0       	rjmp	.+160    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x72:
			SPDR = bit_crop(g_z,0);
     ac8:	60 e0       	ldi	r22, 0x00	; 0
     aca:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <g_z>
     ace:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <g_z+0x1>
     ad2:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     ad6:	8e bd       	out	0x2e, r24	; 46
			break;
     ad8:	47 c0       	rjmp	.+142    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x81:
			SPDR = bit_crop(a_x,1);
     ada:	61 e0       	ldi	r22, 0x01	; 1
     adc:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <a_x>
     ae0:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <a_x+0x1>
     ae4:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     ae8:	8e bd       	out	0x2e, r24	; 46
			break;
     aea:	3e c0       	rjmp	.+124    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x82:
			SPDR = bit_crop(a_x,0);
     aec:	60 e0       	ldi	r22, 0x00	; 0
     aee:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <a_x>
     af2:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <a_x+0x1>
     af6:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     afa:	8e bd       	out	0x2e, r24	; 46
			break;
     afc:	35 c0       	rjmp	.+106    	; 0xb68 <__vector_17+0x1c6>
			
		case 0x91:
			SPDR = bit_crop(a_y,1);
     afe:	61 e0       	ldi	r22, 0x01	; 1
     b00:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <a_y>
     b04:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <a_y+0x1>
     b08:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     b0c:	8e bd       	out	0x2e, r24	; 46
			break;
     b0e:	2c c0       	rjmp	.+88     	; 0xb68 <__vector_17+0x1c6>
			
		case 0x92:
			SPDR = bit_crop(a_y,0);
     b10:	60 e0       	ldi	r22, 0x00	; 0
     b12:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <a_y>
     b16:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <a_y+0x1>
     b1a:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     b1e:	8e bd       	out	0x2e, r24	; 46
			break;
     b20:	23 c0       	rjmp	.+70     	; 0xb68 <__vector_17+0x1c6>
			
		case 0xA1:
			SPDR = bit_crop(a_z,1);
     b22:	61 e0       	ldi	r22, 0x01	; 1
     b24:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <a_z>
     b28:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <a_z+0x1>
     b2c:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     b30:	8e bd       	out	0x2e, r24	; 46
			break;
     b32:	1a c0       	rjmp	.+52     	; 0xb68 <__vector_17+0x1c6>
			
		case 0xA2:
			SPDR = bit_crop(a_z,0);
     b34:	60 e0       	ldi	r22, 0x00	; 0
     b36:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <a_z>
     b3a:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <a_z+0x1>
     b3e:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     b42:	8e bd       	out	0x2e, r24	; 46
			break;
     b44:	11 c0       	rjmp	.+34     	; 0xb68 <__vector_17+0x1c6>
			
		case 0xB1:
			SPDR = bit_crop(dist,1);
     b46:	61 e0       	ldi	r22, 0x01	; 1
     b48:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     b4c:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
     b50:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     b54:	8e bd       	out	0x2e, r24	; 46
			break;
     b56:	08 c0       	rjmp	.+16     	; 0xb68 <__vector_17+0x1c6>
			
		case 0xB2:
			SPDR = bit_crop(dist,0);
     b58:	60 e0       	ldi	r22, 0x00	; 0
     b5a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     b5e:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
     b62:	0e 94 c9 04 	call	0x992	; 0x992 <bit_crop>
     b66:	8e bd       	out	0x2e, r24	; 46
		
		default:
			break;
	}	
	
	SPI_Rx = 0x00;
     b68:	10 92 16 01 	sts	0x0116, r1	; 0x800116 <SPI_Rx>
}
     b6c:	ff 91       	pop	r31
     b6e:	ef 91       	pop	r30
     b70:	bf 91       	pop	r27
     b72:	af 91       	pop	r26
     b74:	9f 91       	pop	r25
     b76:	8f 91       	pop	r24
     b78:	7f 91       	pop	r23
     b7a:	6f 91       	pop	r22
     b7c:	5f 91       	pop	r21
     b7e:	4f 91       	pop	r20
     b80:	3f 91       	pop	r19
     b82:	2f 91       	pop	r18
     b84:	0f 90       	pop	r0
     b86:	0f be       	out	0x3f, r0	; 63
     b88:	0f 90       	pop	r0
     b8a:	1f 90       	pop	r1
     b8c:	18 95       	reti

00000b8e <__vector_5>:

ISR(PCINT2_vect)
{
     b8e:	1f 92       	push	r1
     b90:	0f 92       	push	r0
     b92:	0f b6       	in	r0, 0x3f	; 63
     b94:	0f 92       	push	r0
     b96:	11 24       	eor	r1, r1
     b98:	2f 93       	push	r18
     b9a:	3f 93       	push	r19
     b9c:	4f 93       	push	r20
     b9e:	5f 93       	push	r21
     ba0:	6f 93       	push	r22
     ba2:	7f 93       	push	r23
     ba4:	8f 93       	push	r24
     ba6:	9f 93       	push	r25
     ba8:	af 93       	push	r26
     baa:	bf 93       	push	r27
     bac:	ef 93       	push	r30
     bae:	ff 93       	push	r31
	if(PIND & (1<<PIND2))
     bb0:	4a 9b       	sbis	0x09, 2	; 9
     bb2:	05 c0       	rjmp	.+10     	; 0xbbe <__vector_5+0x30>
	{
		TCNT1 = 0;
     bb4:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
     bb8:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
     bbc:	1c c0       	rjmp	.+56     	; 0xbf6 <__vector_5+0x68>
	} else
	{
		uint16_t t = TCNT1;
     bbe:	60 91 84 00 	lds	r22, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
     bc2:	70 91 85 00 	lds	r23, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
		cli();
     bc6:	f8 94       	cli
		dist = t * 0.03432 / 4;
     bc8:	80 e0       	ldi	r24, 0x00	; 0
     bca:	90 e0       	ldi	r25, 0x00	; 0
     bcc:	0e 94 50 08 	call	0x10a0	; 0x10a0 <__floatunsisf>
     bd0:	21 e2       	ldi	r18, 0x21	; 33
     bd2:	33 e9       	ldi	r19, 0x93	; 147
     bd4:	4c e0       	ldi	r20, 0x0C	; 12
     bd6:	5d e3       	ldi	r21, 0x3D	; 61
     bd8:	0e 94 2c 09 	call	0x1258	; 0x1258 <__mulsf3>
     bdc:	20 e0       	ldi	r18, 0x00	; 0
     bde:	30 e0       	ldi	r19, 0x00	; 0
     be0:	40 e8       	ldi	r20, 0x80	; 128
     be2:	5e e3       	ldi	r21, 0x3E	; 62
     be4:	0e 94 2c 09 	call	0x1258	; 0x1258 <__mulsf3>
     be8:	0e 94 1b 08 	call	0x1036	; 0x1036 <__fixunssfsi>
     bec:	70 93 01 01 	sts	0x0101, r23	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
     bf0:	60 93 00 01 	sts	0x0100, r22	; 0x800100 <__DATA_REGION_ORIGIN__>
		sei();
     bf4:	78 94       	sei
	}
}
     bf6:	ff 91       	pop	r31
     bf8:	ef 91       	pop	r30
     bfa:	bf 91       	pop	r27
     bfc:	af 91       	pop	r26
     bfe:	9f 91       	pop	r25
     c00:	8f 91       	pop	r24
     c02:	7f 91       	pop	r23
     c04:	6f 91       	pop	r22
     c06:	5f 91       	pop	r21
     c08:	4f 91       	pop	r20
     c0a:	3f 91       	pop	r19
     c0c:	2f 91       	pop	r18
     c0e:	0f 90       	pop	r0
     c10:	0f be       	out	0x3f, r0	; 63
     c12:	0f 90       	pop	r0
     c14:	1f 90       	pop	r1
     c16:	18 95       	reti

00000c18 <main>:

int main(void)
{
	cli();
     c18:	f8 94       	cli

	SPI_init();
     c1a:	0e 94 f8 06 	call	0xdf0	; 0xdf0 <SPI_init>
	//UART_init();
	ADC_init();
     c1e:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <ADC_init>
	TWI_init();
     c22:	0e 94 20 07 	call	0xe40	; 0xe40 <TWI_init>
	BMP280_init();
     c26:	0e 94 2b 01 	call	0x256	; 0x256 <BMP280_init>
	MPU6050_init();
     c2a:	0e 94 73 06 	call	0xce6	; 0xce6 <MPU6050_init>
	USON_init();
     c2e:	0e 94 da 07 	call	0xfb4	; 0xfb4 <USON_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c32:	8f e3       	ldi	r24, 0x3F	; 63
     c34:	9c e9       	ldi	r25, 0x9C	; 156
     c36:	01 97       	sbiw	r24, 0x01	; 1
     c38:	f1 f7       	brne	.-4      	; 0xc36 <main+0x1e>
     c3a:	00 c0       	rjmp	.+0      	; 0xc3c <main+0x24>
     c3c:	00 00       	nop
	
	_delay_ms(10);
	
	sei();
     c3e:	78 94       	sei
	
    while (1) 
    {
	    T_ext = (int16_t)LM335_Data();				//- Temperatura externa
     c40:	0e 94 c1 04 	call	0x982	; 0x982 <LM335_Data>
     c44:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <T_ext+0x1>
     c48:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <T_ext>
	    P_ext = (int16_t)HK3022_Data();				//- Presion externa
     c4c:	0e 94 b9 04 	call	0x972	; 0x972 <HK3022_Data>
     c50:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <P_ext+0x1>
     c54:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <P_ext>
	    P_int = (int16_t)BMP280_pres();				//- Presion interna
     c58:	0e 94 17 02 	call	0x42e	; 0x42e <BMP280_pres>
     c5c:	0e 94 14 08 	call	0x1028	; 0x1028 <__fixsfsi>
     c60:	70 93 11 01 	sts	0x0111, r23	; 0x800111 <P_int+0x1>
     c64:	60 93 10 01 	sts	0x0110, r22	; 0x800110 <P_int>
	    T_int = (int16_t)BMP280_temp();				//- Temperatura interna
     c68:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <BMP280_temp>
     c6c:	0e 94 14 08 	call	0x1028	; 0x1028 <__fixsfsi>
     c70:	70 93 0f 01 	sts	0x010F, r23	; 0x80010f <T_int+0x1>
     c74:	60 93 0e 01 	sts	0x010E, r22	; 0x80010e <T_int>
	    a_x   = (int16_t)MPU6050_read_acce(1);		//- Acelerometro en X
     c78:	81 e0       	ldi	r24, 0x01	; 1
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	0e 94 92 06 	call	0xd24	; 0xd24 <MPU6050_read_acce>
     c80:	90 93 0d 01 	sts	0x010D, r25	; 0x80010d <a_x+0x1>
     c84:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <a_x>
	    a_y   = (int16_t)MPU6050_read_acce(2);		//- Acelerometro en Y
     c88:	82 e0       	ldi	r24, 0x02	; 2
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	0e 94 92 06 	call	0xd24	; 0xd24 <MPU6050_read_acce>
     c90:	90 93 0b 01 	sts	0x010B, r25	; 0x80010b <a_y+0x1>
     c94:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <a_y>
	    a_z   = (int16_t)MPU6050_read_acce(3);		//- Acelerometro en Z
     c98:	83 e0       	ldi	r24, 0x03	; 3
     c9a:	90 e0       	ldi	r25, 0x00	; 0
     c9c:	0e 94 92 06 	call	0xd24	; 0xd24 <MPU6050_read_acce>
     ca0:	90 93 09 01 	sts	0x0109, r25	; 0x800109 <a_z+0x1>
     ca4:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <a_z>
	    g_x   = (int16_t)MPU6050_read_gyro(1);		//- Giroscopio en X
     ca8:	81 e0       	ldi	r24, 0x01	; 1
     caa:	90 e0       	ldi	r25, 0x00	; 0
     cac:	0e 94 c5 06 	call	0xd8a	; 0xd8a <MPU6050_read_gyro>
     cb0:	90 93 07 01 	sts	0x0107, r25	; 0x800107 <g_x+0x1>
     cb4:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <g_x>
	    g_y   = (int16_t)MPU6050_read_gyro(2);		//- Giroscopio en Y
     cb8:	82 e0       	ldi	r24, 0x02	; 2
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	0e 94 c5 06 	call	0xd8a	; 0xd8a <MPU6050_read_gyro>
     cc0:	90 93 05 01 	sts	0x0105, r25	; 0x800105 <g_y+0x1>
     cc4:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <g_y>
	    g_z   = (int16_t)MPU6050_read_gyro(3);		//- Giroscopio en Z
     cc8:	83 e0       	ldi	r24, 0x03	; 3
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	0e 94 c5 06 	call	0xd8a	; 0xd8a <MPU6050_read_gyro>
     cd0:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <g_z+0x1>
     cd4:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <g_z>
	    USON_Data();	//- La data se guarda en dist
     cd8:	0e 94 00 08 	call	0x1000	; 0x1000 <USON_Data>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     cdc:	95 e3       	ldi	r25, 0x35	; 53
     cde:	9a 95       	dec	r25
     ce0:	f1 f7       	brne	.-4      	; 0xcde <main+0xc6>
     ce2:	00 00       	nop
     ce4:	ad cf       	rjmp	.-166    	; 0xc40 <main+0x28>

00000ce6 <MPU6050_init>:
#include "MPU6050.h"

void MPU6050_init()
{
	TWI_write_sensor(MPU6050_ADDRESS,0x6B,0x00);	//- Lo saca del sleep mode
     ce6:	40 e0       	ldi	r20, 0x00	; 0
     ce8:	6b e6       	ldi	r22, 0x6B	; 107
     cea:	88 e6       	ldi	r24, 0x68	; 104
     cec:	0e 94 88 07 	call	0xf10	; 0xf10 <TWI_write_sensor>
	TWI_write_sensor(MPU6050_ADDRESS,0x1A,0x01);
     cf0:	41 e0       	ldi	r20, 0x01	; 1
     cf2:	6a e1       	ldi	r22, 0x1A	; 26
     cf4:	88 e6       	ldi	r24, 0x68	; 104
     cf6:	0e 94 88 07 	call	0xf10	; 0xf10 <TWI_write_sensor>
	TWI_write_sensor(MPU6050_ADDRESS,0x1B,0x00);
     cfa:	40 e0       	ldi	r20, 0x00	; 0
     cfc:	6b e1       	ldi	r22, 0x1B	; 27
     cfe:	88 e6       	ldi	r24, 0x68	; 104
     d00:	0e 94 88 07 	call	0xf10	; 0xf10 <TWI_write_sensor>
	TWI_write_sensor(MPU6050_ADDRESS,0x1C,0x00);
     d04:	40 e0       	ldi	r20, 0x00	; 0
     d06:	6c e1       	ldi	r22, 0x1C	; 28
     d08:	88 e6       	ldi	r24, 0x68	; 104
     d0a:	0e 94 88 07 	call	0xf10	; 0xf10 <TWI_write_sensor>
	TWI_write_sensor(MPU6050_ADDRESS,0x38,0x00);
     d0e:	40 e0       	ldi	r20, 0x00	; 0
     d10:	68 e3       	ldi	r22, 0x38	; 56
     d12:	88 e6       	ldi	r24, 0x68	; 104
     d14:	0e 94 88 07 	call	0xf10	; 0xf10 <TWI_write_sensor>
	TWI_write_sensor(MPU6050_ADDRESS,0x68,0x07);
     d18:	47 e0       	ldi	r20, 0x07	; 7
     d1a:	68 e6       	ldi	r22, 0x68	; 104
     d1c:	88 e6       	ldi	r24, 0x68	; 104
     d1e:	0e 94 88 07 	call	0xf10	; 0xf10 <TWI_write_sensor>
     d22:	08 95       	ret

00000d24 <MPU6050_read_acce>:
}

int16_t MPU6050_read_acce(int axis)
{
     d24:	cf 93       	push	r28
	uint8_t tmp[2];		//- tmp[0]->msb | tmp[1]->lsb 
	int16_t acc;
	
	if (axis == 1)
     d26:	81 30       	cpi	r24, 0x01	; 1
     d28:	91 05       	cpc	r25, r1
     d2a:	59 f4       	brne	.+22     	; 0xd42 <MPU6050_read_acce+0x1e>
	{
		//- Eje X
		tmp[0] = TWI_read_sensor(MPU6050_ADDRESS,0x3B);
     d2c:	6b e3       	ldi	r22, 0x3B	; 59
     d2e:	88 e6       	ldi	r24, 0x68	; 104
     d30:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     d34:	c8 2f       	mov	r28, r24
		tmp[1] = TWI_read_sensor(MPU6050_ADDRESS,0x3C);
     d36:	6c e3       	ldi	r22, 0x3C	; 60
     d38:	88 e6       	ldi	r24, 0x68	; 104
     d3a:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     d3e:	28 2f       	mov	r18, r24
     d40:	1d c0       	rjmp	.+58     	; 0xd7c <MPU6050_read_acce+0x58>
	} 
	else if (axis == 2)
     d42:	82 30       	cpi	r24, 0x02	; 2
     d44:	91 05       	cpc	r25, r1
     d46:	59 f4       	brne	.+22     	; 0xd5e <MPU6050_read_acce+0x3a>
	{
		//- Eje Y
		tmp[0] = TWI_read_sensor(MPU6050_ADDRESS,0x3D);
     d48:	6d e3       	ldi	r22, 0x3D	; 61
     d4a:	88 e6       	ldi	r24, 0x68	; 104
     d4c:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     d50:	c8 2f       	mov	r28, r24
		tmp[1] = TWI_read_sensor(MPU6050_ADDRESS,0x3E);
     d52:	6e e3       	ldi	r22, 0x3E	; 62
     d54:	88 e6       	ldi	r24, 0x68	; 104
     d56:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     d5a:	28 2f       	mov	r18, r24
     d5c:	0f c0       	rjmp	.+30     	; 0xd7c <MPU6050_read_acce+0x58>
	} 
	else if (axis == 3)
     d5e:	03 97       	sbiw	r24, 0x03	; 3
     d60:	59 f4       	brne	.+22     	; 0xd78 <MPU6050_read_acce+0x54>
	{
		//- Eje Z
		tmp[0] = TWI_read_sensor(MPU6050_ADDRESS,0x3F);
     d62:	6f e3       	ldi	r22, 0x3F	; 63
     d64:	88 e6       	ldi	r24, 0x68	; 104
     d66:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     d6a:	c8 2f       	mov	r28, r24
		tmp[1] = TWI_read_sensor(MPU6050_ADDRESS,0x40);
     d6c:	60 e4       	ldi	r22, 0x40	; 64
     d6e:	88 e6       	ldi	r24, 0x68	; 104
     d70:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     d74:	28 2f       	mov	r18, r24
     d76:	02 c0       	rjmp	.+4      	; 0xd7c <MPU6050_read_acce+0x58>
	} 
	else 
	{
		//- No axis
		tmp[0] = 0xFF;
     d78:	cf ef       	ldi	r28, 0xFF	; 255
		tmp[1] = 0xFF;
     d7a:	2f ef       	ldi	r18, 0xFF	; 255
	}

	acc = (int16_t)(tmp[0]<<8)|(tmp[1]);
     d7c:	8c 2f       	mov	r24, r28
     d7e:	90 e0       	ldi	r25, 0x00	; 0
     d80:	98 2f       	mov	r25, r24
     d82:	88 27       	eor	r24, r24
	
	return acc;
}
     d84:	82 2b       	or	r24, r18
     d86:	cf 91       	pop	r28
     d88:	08 95       	ret

00000d8a <MPU6050_read_gyro>:

int16_t MPU6050_read_gyro(int axis)
{
     d8a:	cf 93       	push	r28
	uint8_t tmp[2];		//- tmp[0]->msb | tmp[1]->lsb
	int16_t gyr;
	
	if (axis == 1)
     d8c:	81 30       	cpi	r24, 0x01	; 1
     d8e:	91 05       	cpc	r25, r1
     d90:	59 f4       	brne	.+22     	; 0xda8 <MPU6050_read_gyro+0x1e>
	{
		//- Eje X
		tmp[0] = TWI_read_sensor(MPU6050_ADDRESS,0x43);
     d92:	63 e4       	ldi	r22, 0x43	; 67
     d94:	88 e6       	ldi	r24, 0x68	; 104
     d96:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     d9a:	c8 2f       	mov	r28, r24
		tmp[1] = TWI_read_sensor(MPU6050_ADDRESS,0x44);
     d9c:	64 e4       	ldi	r22, 0x44	; 68
     d9e:	88 e6       	ldi	r24, 0x68	; 104
     da0:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     da4:	28 2f       	mov	r18, r24
     da6:	1d c0       	rjmp	.+58     	; 0xde2 <MPU6050_read_gyro+0x58>
	} 
	else if (axis == 2)
     da8:	82 30       	cpi	r24, 0x02	; 2
     daa:	91 05       	cpc	r25, r1
     dac:	59 f4       	brne	.+22     	; 0xdc4 <MPU6050_read_gyro+0x3a>
	{
		//- Eje Y
		tmp[0] = TWI_read_sensor(MPU6050_ADDRESS,0x45);
     dae:	65 e4       	ldi	r22, 0x45	; 69
     db0:	88 e6       	ldi	r24, 0x68	; 104
     db2:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     db6:	c8 2f       	mov	r28, r24
		tmp[1] = TWI_read_sensor(MPU6050_ADDRESS,0x46);
     db8:	66 e4       	ldi	r22, 0x46	; 70
     dba:	88 e6       	ldi	r24, 0x68	; 104
     dbc:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     dc0:	28 2f       	mov	r18, r24
     dc2:	0f c0       	rjmp	.+30     	; 0xde2 <MPU6050_read_gyro+0x58>
	} 
	else if (axis == 3)
     dc4:	03 97       	sbiw	r24, 0x03	; 3
     dc6:	59 f4       	brne	.+22     	; 0xdde <MPU6050_read_gyro+0x54>
	{
		//- Eje Z
		tmp[0] = TWI_read_sensor(MPU6050_ADDRESS,0x47);
     dc8:	67 e4       	ldi	r22, 0x47	; 71
     dca:	88 e6       	ldi	r24, 0x68	; 104
     dcc:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     dd0:	c8 2f       	mov	r28, r24
		tmp[1] = TWI_read_sensor(MPU6050_ADDRESS,0x48);
     dd2:	68 e4       	ldi	r22, 0x48	; 72
     dd4:	88 e6       	ldi	r24, 0x68	; 104
     dd6:	0e 94 ae 07 	call	0xf5c	; 0xf5c <TWI_read_sensor>
     dda:	28 2f       	mov	r18, r24
     ddc:	02 c0       	rjmp	.+4      	; 0xde2 <MPU6050_read_gyro+0x58>
	} 
	else
	{
		//- No axis
		tmp[0] = 0xFF;
     dde:	cf ef       	ldi	r28, 0xFF	; 255
		tmp[1] = 0xFF;
     de0:	2f ef       	ldi	r18, 0xFF	; 255
	}
		
	gyr = (int16_t)(tmp[0]<<8)|(tmp[1]);
     de2:	8c 2f       	mov	r24, r28
     de4:	90 e0       	ldi	r25, 0x00	; 0
     de6:	98 2f       	mov	r25, r24
     de8:	88 27       	eor	r24, r24
	
	return gyr;
     dea:	82 2b       	or	r24, r18
     dec:	cf 91       	pop	r28
     dee:	08 95       	ret

00000df0 <SPI_init>:
 */
 #include "SPI.h"

void SPI_init()		//- Inicializa SPI como Master
{
	DDRB &=~  (1<<DDB3)|(1<<DDB5); 	// PB3 es MOSI y PB5 es SCK
     df0:	84 b1       	in	r24, 0x04	; 4
     df2:	87 7f       	andi	r24, 0xF7	; 247
     df4:	84 b9       	out	0x04, r24	; 4
	DDRB |=   (1<<DDB4);                 	// PB4 es MISO
     df6:	84 b1       	in	r24, 0x04	; 4
     df8:	80 61       	ori	r24, 0x10	; 16
     dfa:	84 b9       	out	0x04, r24	; 4
	
	// Esclavos
	DDRB &=~ (1<<DDB2);                  	// PB2 será SS del esclavo
     dfc:	84 b1       	in	r24, 0x04	; 4
     dfe:	8b 7f       	andi	r24, 0xFB	; 251
     e00:	84 b9       	out	0x04, r24	; 4
	PORTB |= (1<<PORTB2);               	// Configurado como pull-up
     e02:	85 b1       	in	r24, 0x05	; 5
     e04:	84 60       	ori	r24, 0x04	; 4
     e06:	85 b9       	out	0x05, r24	; 5
	
	// Orden de los datos
	SPCR &=~ (1<<DORD);                 	// Primero el MSB
     e08:	8c b5       	in	r24, 0x2c	; 44
     e0a:	8f 7d       	andi	r24, 0xDF	; 223
     e0c:	8c bd       	out	0x2c, r24	; 44
	
	// Polaridad y fase
	SPCR &=~ (1<<CPOL);                 	// Clock inactivo en baja
     e0e:	8c b5       	in	r24, 0x2c	; 44
     e10:	87 7f       	andi	r24, 0xF7	; 247
     e12:	8c bd       	out	0x2c, r24	; 44
	SPCR &=~ (1<<CPHA);                 	// Se trabaja en flancos de subida
     e14:	8c b5       	in	r24, 0x2c	; 44
     e16:	8b 7f       	andi	r24, 0xFB	; 251
     e18:	8c bd       	out	0x2c, r24	; 44
	
	// Preescalador (8) => 1 MHz
	SPCR |=  (1<<SPR0);
     e1a:	8c b5       	in	r24, 0x2c	; 44
     e1c:	81 60       	ori	r24, 0x01	; 1
     e1e:	8c bd       	out	0x2c, r24	; 44
	SPCR &=~ (1<<SPR1);
     e20:	8c b5       	in	r24, 0x2c	; 44
     e22:	8d 7f       	andi	r24, 0xFD	; 253
     e24:	8c bd       	out	0x2c, r24	; 44
	SPSR &=~ (1<<SPI2X);
     e26:	8d b5       	in	r24, 0x2d	; 45
     e28:	8e 7f       	andi	r24, 0xFE	; 254
     e2a:	8d bd       	out	0x2d, r24	; 45
	
	// Configurado como esclavo
	SPCR &=~ (1<<MSTR);
     e2c:	8c b5       	in	r24, 0x2c	; 44
     e2e:	8f 7e       	andi	r24, 0xEF	; 239
     e30:	8c bd       	out	0x2c, r24	; 44
	
	// Activar SPI
	SPCR |= (1<<SPE);
     e32:	8c b5       	in	r24, 0x2c	; 44
     e34:	80 64       	ori	r24, 0x40	; 64
     e36:	8c bd       	out	0x2c, r24	; 44
	
	//Activar interrupcion SPI
	SPCR |= (1<<SPIE);
     e38:	8c b5       	in	r24, 0x2c	; 44
     e3a:	80 68       	ori	r24, 0x80	; 128
     e3c:	8c bd       	out	0x2c, r24	; 44
     e3e:	08 95       	ret

00000e40 <TWI_init>:
void TWI_init()
{
	//- F_TWI = F_CPU/(16+(2*TWBR*Preescaler))
	
	//- Preescalador = 1
	TWSR = 0<<TWPS0 | 0<<TWPS1;
     e40:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
	
	//- TWBR
	TWBR = 32;
     e44:	80 e2       	ldi	r24, 0x20	; 32
     e46:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
	
	//- ... F_TWI = 200 kHz
	
	//- Encendido del TWI
	PRR = 0<<PRTWI;
     e4a:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <__TEXT_REGION_LENGTH__+0x7f8064>
     e4e:	08 95       	ret

00000e50 <TWI_startCond>:
}

bool TWI_startCond()
{
	TWCR = 1<<TWINT | 1<<TWSTA | 1<<TWEN;
     e50:	84 ea       	ldi	r24, 0xA4	; 164
     e52:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	
	while(!(TWCR & (1<<TWINT)));
     e56:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     e5a:	88 23       	and	r24, r24
     e5c:	e4 f7       	brge	.-8      	; 0xe56 <TWI_startCond+0x6>
	
	if((TWSR & 0xF8) == TWI_START) return false;
     e5e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     e62:	88 7f       	andi	r24, 0xF8	; 248
     e64:	88 30       	cpi	r24, 0x08	; 8
     e66:	11 f4       	brne	.+4      	; 0xe6c <TWI_startCond+0x1c>
     e68:	80 e0       	ldi	r24, 0x00	; 0
     e6a:	08 95       	ret
	
	return true;
     e6c:	81 e0       	ldi	r24, 0x01	; 1
}
     e6e:	08 95       	ret

00000e70 <TWI_restrtCond>:

bool TWI_restrtCond()
{
	TWCR = 1<<TWINT | 1<<TWSTA | 1<<TWEN;
     e70:	84 ea       	ldi	r24, 0xA4	; 164
     e72:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	
	while(!(TWCR & (1<<TWINT)));
     e76:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     e7a:	88 23       	and	r24, r24
     e7c:	e4 f7       	brge	.-8      	; 0xe76 <TWI_restrtCond+0x6>
	
	if((TWSR & 0xF8) == TWI_RESTART) return false;
     e7e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     e82:	88 7f       	andi	r24, 0xF8	; 248
     e84:	80 31       	cpi	r24, 0x10	; 16
     e86:	11 f4       	brne	.+4      	; 0xe8c <TWI_restrtCond+0x1c>
     e88:	80 e0       	ldi	r24, 0x00	; 0
     e8a:	08 95       	ret
	
	return true;
     e8c:	81 e0       	ldi	r24, 0x01	; 1
}
     e8e:	08 95       	ret

00000e90 <TWI_stopCond>:

void TWI_stopCond()
{
	TWCR = 1<<TWINT | 1<<TWSTO | 1<<TWEN;
     e90:	84 e9       	ldi	r24, 0x94	; 148
     e92:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     e96:	08 95       	ret

00000e98 <TWI_sendAdrr>:
}

bool TWI_sendAdrr(uint8_t adrr, uint8_t action)
{
	uint8_t cmp = 0;
	adrr = adrr<<1;
     e98:	88 0f       	add	r24, r24
	
	if (action == TWI_W)
     e9a:	66 23       	and	r22, r22
     e9c:	19 f0       	breq	.+6      	; 0xea4 <TWI_sendAdrr+0xc>
		adrr &=~ 1;
		cmp = TWI_WT_SLA_ACK;
	}
	else
	{
		adrr |= 1;
     e9e:	81 60       	ori	r24, 0x01	; 1
		cmp = TWI_RD_SLA_ACK;
     ea0:	20 e4       	ldi	r18, 0x40	; 64
     ea2:	01 c0       	rjmp	.+2      	; 0xea6 <TWI_sendAdrr+0xe>
	adrr = adrr<<1;
	
	if (action == TWI_W)
	{
		adrr &=~ 1;
		cmp = TWI_WT_SLA_ACK;
     ea4:	28 e1       	ldi	r18, 0x18	; 24
	{
		adrr |= 1;
		cmp = TWI_RD_SLA_ACK;
	}
	
	TWDR = adrr;
     ea6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = 1<<TWINT | 1<<TWEN;
     eaa:	84 e8       	ldi	r24, 0x84	; 132
     eac:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	
	while(!(TWCR & (1<<TWINT)));
     eb0:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     eb4:	88 23       	and	r24, r24
     eb6:	e4 f7       	brge	.-8      	; 0xeb0 <TWI_sendAdrr+0x18>
	
	if ((TWSR & 0xF8) == cmp) return false;
     eb8:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     ebc:	88 7f       	andi	r24, 0xF8	; 248
     ebe:	90 e0       	ldi	r25, 0x00	; 0
     ec0:	30 e0       	ldi	r19, 0x00	; 0
     ec2:	82 17       	cp	r24, r18
     ec4:	93 07       	cpc	r25, r19
     ec6:	11 f4       	brne	.+4      	; 0xecc <TWI_sendAdrr+0x34>
     ec8:	80 e0       	ldi	r24, 0x00	; 0
     eca:	08 95       	ret
	
	return true;
     ecc:	81 e0       	ldi	r24, 0x01	; 1
}
     ece:	08 95       	ret

00000ed0 <TWI_write>:

bool TWI_write(uint8_t data)
{
	TWDR = data;
     ed0:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = 1<<TWINT | 1<<TWEN;
     ed4:	84 e8       	ldi	r24, 0x84	; 132
     ed6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	
	while(!(TWCR & (1<<TWINT)));
     eda:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     ede:	88 23       	and	r24, r24
     ee0:	e4 f7       	brge	.-8      	; 0xeda <TWI_write+0xa>
	
	if((TWSR & 0xF8) == TWI_MT_DATA_ACK) return false;
     ee2:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     ee6:	88 7f       	andi	r24, 0xF8	; 248
     ee8:	88 32       	cpi	r24, 0x28	; 40
     eea:	11 f4       	brne	.+4      	; 0xef0 <TWI_write+0x20>
     eec:	80 e0       	ldi	r24, 0x00	; 0
     eee:	08 95       	ret

	return true;
     ef0:	81 e0       	ldi	r24, 0x01	; 1
}
     ef2:	08 95       	ret

00000ef4 <TWI_read>:

uint8_t TWI_read(uint8_t ACK_NACK)
{
	TWCR = 1<<TWINT | 1<<TWEN | ACK_NACK<<TWEA;
     ef4:	20 e4       	ldi	r18, 0x40	; 64
     ef6:	82 9f       	mul	r24, r18
     ef8:	c0 01       	movw	r24, r0
     efa:	11 24       	eor	r1, r1
     efc:	84 68       	ori	r24, 0x84	; 132
     efe:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	
	while(!(TWCR & (1<<TWINT)));
     f02:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     f06:	88 23       	and	r24, r24
     f08:	e4 f7       	brge	.-8      	; 0xf02 <TWI_read+0xe>
	
	return TWDR;
     f0a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
}
     f0e:	08 95       	ret

00000f10 <TWI_write_sensor>:

void TWI_write_sensor(uint8_t Address, uint8_t reg, uint8_t val)
{
     f10:	1f 93       	push	r17
     f12:	cf 93       	push	r28
     f14:	df 93       	push	r29
     f16:	18 2f       	mov	r17, r24
     f18:	d6 2f       	mov	r29, r22
     f1a:	c4 2f       	mov	r28, r20
	while(TWI_startCond());
     f1c:	0e 94 28 07 	call	0xe50	; 0xe50 <TWI_startCond>
     f20:	81 11       	cpse	r24, r1
     f22:	fc cf       	rjmp	.-8      	; 0xf1c <TWI_write_sensor+0xc>
	while(TWI_sendAdrr(Address, TWI_W));
     f24:	60 e0       	ldi	r22, 0x00	; 0
     f26:	81 2f       	mov	r24, r17
     f28:	0e 94 4c 07 	call	0xe98	; 0xe98 <TWI_sendAdrr>
     f2c:	81 11       	cpse	r24, r1
     f2e:	fa cf       	rjmp	.-12     	; 0xf24 <TWI_write_sensor+0x14>
	while(TWI_write(reg));
     f30:	8d 2f       	mov	r24, r29
     f32:	0e 94 68 07 	call	0xed0	; 0xed0 <TWI_write>
     f36:	81 11       	cpse	r24, r1
     f38:	fb cf       	rjmp	.-10     	; 0xf30 <TWI_write_sensor+0x20>
	while(TWI_write(val));
     f3a:	8c 2f       	mov	r24, r28
     f3c:	0e 94 68 07 	call	0xed0	; 0xed0 <TWI_write>
     f40:	81 11       	cpse	r24, r1
     f42:	fb cf       	rjmp	.-10     	; 0xf3a <TWI_write_sensor+0x2a>
	TWI_stopCond();
     f44:	0e 94 48 07 	call	0xe90	; 0xe90 <TWI_stopCond>
     f48:	8f e8       	ldi	r24, 0x8F	; 143
     f4a:	91 e0       	ldi	r25, 0x01	; 1
     f4c:	01 97       	sbiw	r24, 0x01	; 1
     f4e:	f1 f7       	brne	.-4      	; 0xf4c <TWI_write_sensor+0x3c>
     f50:	00 c0       	rjmp	.+0      	; 0xf52 <TWI_write_sensor+0x42>
     f52:	00 00       	nop
	
	_delay_us(100);
}
     f54:	df 91       	pop	r29
     f56:	cf 91       	pop	r28
     f58:	1f 91       	pop	r17
     f5a:	08 95       	ret

00000f5c <TWI_read_sensor>:

uint8_t TWI_read_sensor(uint8_t Address, uint8_t reg)
{
     f5c:	cf 93       	push	r28
     f5e:	df 93       	push	r29
     f60:	c8 2f       	mov	r28, r24
     f62:	d6 2f       	mov	r29, r22
	uint8_t data;
	
	while(TWI_startCond());
     f64:	0e 94 28 07 	call	0xe50	; 0xe50 <TWI_startCond>
     f68:	81 11       	cpse	r24, r1
     f6a:	fc cf       	rjmp	.-8      	; 0xf64 <TWI_read_sensor+0x8>
	while(TWI_sendAdrr(Address, TWI_W));
     f6c:	60 e0       	ldi	r22, 0x00	; 0
     f6e:	8c 2f       	mov	r24, r28
     f70:	0e 94 4c 07 	call	0xe98	; 0xe98 <TWI_sendAdrr>
     f74:	81 11       	cpse	r24, r1
     f76:	fa cf       	rjmp	.-12     	; 0xf6c <TWI_read_sensor+0x10>
	while(TWI_write(reg));
     f78:	8d 2f       	mov	r24, r29
     f7a:	0e 94 68 07 	call	0xed0	; 0xed0 <TWI_write>
     f7e:	81 11       	cpse	r24, r1
     f80:	fb cf       	rjmp	.-10     	; 0xf78 <TWI_read_sensor+0x1c>
	while(TWI_restrtCond());
     f82:	0e 94 38 07 	call	0xe70	; 0xe70 <TWI_restrtCond>
     f86:	81 11       	cpse	r24, r1
     f88:	fc cf       	rjmp	.-8      	; 0xf82 <TWI_read_sensor+0x26>
	while(TWI_sendAdrr(Address, TWI_R));
     f8a:	61 e0       	ldi	r22, 0x01	; 1
     f8c:	8c 2f       	mov	r24, r28
     f8e:	0e 94 4c 07 	call	0xe98	; 0xe98 <TWI_sendAdrr>
     f92:	81 11       	cpse	r24, r1
     f94:	fa cf       	rjmp	.-12     	; 0xf8a <TWI_read_sensor+0x2e>
	data = TWI_read(TWI_NACK);
     f96:	0e 94 7a 07 	call	0xef4	; 0xef4 <TWI_read>
     f9a:	c8 2f       	mov	r28, r24
	TWI_stopCond();
     f9c:	0e 94 48 07 	call	0xe90	; 0xe90 <TWI_stopCond>
     fa0:	8f e8       	ldi	r24, 0x8F	; 143
     fa2:	91 e0       	ldi	r25, 0x01	; 1
     fa4:	01 97       	sbiw	r24, 0x01	; 1
     fa6:	f1 f7       	brne	.-4      	; 0xfa4 <TWI_read_sensor+0x48>
     fa8:	00 c0       	rjmp	.+0      	; 0xfaa <TWI_read_sensor+0x4e>
     faa:	00 00       	nop
	
	_delay_us(100);
	
	return data;
}
     fac:	8c 2f       	mov	r24, r28
     fae:	df 91       	pop	r29
     fb0:	cf 91       	pop	r28
     fb2:	08 95       	ret

00000fb4 <USON_init>:
 */ 
#include "USON.h"

void USON_init()
{
	DDRD |=  (1<<DDD3);		//- Trigger
     fb4:	8a b1       	in	r24, 0x0a	; 10
     fb6:	88 60       	ori	r24, 0x08	; 8
     fb8:	8a b9       	out	0x0a, r24	; 10
	DDRD &=~ (1<<DDD2);		//- Echo
     fba:	8a b1       	in	r24, 0x0a	; 10
     fbc:	8b 7f       	andi	r24, 0xFB	; 251
     fbe:	8a b9       	out	0x0a, r24	; 10
	
	PORTD &=~ (1<<PORTD3);
     fc0:	8b b1       	in	r24, 0x0b	; 11
     fc2:	87 7f       	andi	r24, 0xF7	; 247
     fc4:	8b b9       	out	0x0b, r24	; 11
	
	TCCR1B &=~ (1<<CS10);
     fc6:	e1 e8       	ldi	r30, 0x81	; 129
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	8e 7f       	andi	r24, 0xFE	; 254
     fce:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS11);
     fd0:	80 81       	ld	r24, Z
     fd2:	82 60       	ori	r24, 0x02	; 2
     fd4:	80 83       	st	Z, r24
	TCCR1B &=~ (1<<CS12);
     fd6:	80 81       	ld	r24, Z
     fd8:	8b 7f       	andi	r24, 0xFB	; 251
     fda:	80 83       	st	Z, r24
	TCCR1B |= (1<<ICES1);
     fdc:	80 81       	ld	r24, Z
     fde:	80 64       	ori	r24, 0x40	; 64
     fe0:	80 83       	st	Z, r24

	TCNT1 = 0;
     fe2:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
     fe6:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
	
	//- Conf de Int por Echo
	PCICR |= (1<<PCIE2);
     fea:	e8 e6       	ldi	r30, 0x68	; 104
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	80 81       	ld	r24, Z
     ff0:	84 60       	ori	r24, 0x04	; 4
     ff2:	80 83       	st	Z, r24
	PCMSK2 |= (1<<PCINT18);
     ff4:	ed e6       	ldi	r30, 0x6D	; 109
     ff6:	f0 e0       	ldi	r31, 0x00	; 0
     ff8:	80 81       	ld	r24, Z
     ffa:	84 60       	ori	r24, 0x04	; 4
     ffc:	80 83       	st	Z, r24
     ffe:	08 95       	ret

00001000 <USON_Data>:
}

void USON_Data()
{
	PORTD |= (1<<PORTD3);
    1000:	8b b1       	in	r24, 0x0b	; 11
    1002:	88 60       	ori	r24, 0x08	; 8
    1004:	8b b9       	out	0x0b, r24	; 11
    1006:	2a e0       	ldi	r18, 0x0A	; 10
    1008:	2a 95       	dec	r18
    100a:	f1 f7       	brne	.-4      	; 0x1008 <USON_Data+0x8>
    100c:	00 c0       	rjmp	.+0      	; 0x100e <USON_Data+0xe>
	_delay_us(2);
	PORTD &=~ (1<<PORTD3);
    100e:	8b b1       	in	r24, 0x0b	; 11
    1010:	87 7f       	andi	r24, 0xF7	; 247
    1012:	8b b9       	out	0x0b, r24	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1014:	8f ef       	ldi	r24, 0xFF	; 255
    1016:	9d ee       	ldi	r25, 0xED	; 237
    1018:	22 e0       	ldi	r18, 0x02	; 2
    101a:	81 50       	subi	r24, 0x01	; 1
    101c:	90 40       	sbci	r25, 0x00	; 0
    101e:	20 40       	sbci	r18, 0x00	; 0
    1020:	e1 f7       	brne	.-8      	; 0x101a <USON_Data+0x1a>
    1022:	00 c0       	rjmp	.+0      	; 0x1024 <USON_Data+0x24>
    1024:	00 00       	nop
    1026:	08 95       	ret

00001028 <__fixsfsi>:
    1028:	0e 94 1b 08 	call	0x1036	; 0x1036 <__fixunssfsi>
    102c:	68 94       	set
    102e:	b1 11       	cpse	r27, r1
    1030:	0c 94 26 09 	jmp	0x124c	; 0x124c <__fp_szero>
    1034:	08 95       	ret

00001036 <__fixunssfsi>:
    1036:	0e 94 0b 09 	call	0x1216	; 0x1216 <__fp_splitA>
    103a:	88 f0       	brcs	.+34     	; 0x105e <__fixunssfsi+0x28>
    103c:	9f 57       	subi	r25, 0x7F	; 127
    103e:	98 f0       	brcs	.+38     	; 0x1066 <__fixunssfsi+0x30>
    1040:	b9 2f       	mov	r27, r25
    1042:	99 27       	eor	r25, r25
    1044:	b7 51       	subi	r27, 0x17	; 23
    1046:	b0 f0       	brcs	.+44     	; 0x1074 <__fixunssfsi+0x3e>
    1048:	e1 f0       	breq	.+56     	; 0x1082 <__fixunssfsi+0x4c>
    104a:	66 0f       	add	r22, r22
    104c:	77 1f       	adc	r23, r23
    104e:	88 1f       	adc	r24, r24
    1050:	99 1f       	adc	r25, r25
    1052:	1a f0       	brmi	.+6      	; 0x105a <__fixunssfsi+0x24>
    1054:	ba 95       	dec	r27
    1056:	c9 f7       	brne	.-14     	; 0x104a <__fixunssfsi+0x14>
    1058:	14 c0       	rjmp	.+40     	; 0x1082 <__fixunssfsi+0x4c>
    105a:	b1 30       	cpi	r27, 0x01	; 1
    105c:	91 f0       	breq	.+36     	; 0x1082 <__fixunssfsi+0x4c>
    105e:	0e 94 25 09 	call	0x124a	; 0x124a <__fp_zero>
    1062:	b1 e0       	ldi	r27, 0x01	; 1
    1064:	08 95       	ret
    1066:	0c 94 25 09 	jmp	0x124a	; 0x124a <__fp_zero>
    106a:	67 2f       	mov	r22, r23
    106c:	78 2f       	mov	r23, r24
    106e:	88 27       	eor	r24, r24
    1070:	b8 5f       	subi	r27, 0xF8	; 248
    1072:	39 f0       	breq	.+14     	; 0x1082 <__fixunssfsi+0x4c>
    1074:	b9 3f       	cpi	r27, 0xF9	; 249
    1076:	cc f3       	brlt	.-14     	; 0x106a <__fixunssfsi+0x34>
    1078:	86 95       	lsr	r24
    107a:	77 95       	ror	r23
    107c:	67 95       	ror	r22
    107e:	b3 95       	inc	r27
    1080:	d9 f7       	brne	.-10     	; 0x1078 <__fixunssfsi+0x42>
    1082:	3e f4       	brtc	.+14     	; 0x1092 <__fixunssfsi+0x5c>
    1084:	90 95       	com	r25
    1086:	80 95       	com	r24
    1088:	70 95       	com	r23
    108a:	61 95       	neg	r22
    108c:	7f 4f       	sbci	r23, 0xFF	; 255
    108e:	8f 4f       	sbci	r24, 0xFF	; 255
    1090:	9f 4f       	sbci	r25, 0xFF	; 255
    1092:	08 95       	ret

00001094 <__floatdisf>:
    1094:	97 fb       	bst	r25, 7
    1096:	16 f4       	brtc	.+4      	; 0x109c <__floatdisf+0x8>
    1098:	0e 94 d4 08 	call	0x11a8	; 0x11a8 <__fp_negdi>
    109c:	0c 94 8e 08 	jmp	0x111c	; 0x111c <__fp_di2sf>

000010a0 <__floatunsisf>:
    10a0:	e8 94       	clt
    10a2:	09 c0       	rjmp	.+18     	; 0x10b6 <__floatsisf+0x12>

000010a4 <__floatsisf>:
    10a4:	97 fb       	bst	r25, 7
    10a6:	3e f4       	brtc	.+14     	; 0x10b6 <__floatsisf+0x12>
    10a8:	90 95       	com	r25
    10aa:	80 95       	com	r24
    10ac:	70 95       	com	r23
    10ae:	61 95       	neg	r22
    10b0:	7f 4f       	sbci	r23, 0xFF	; 255
    10b2:	8f 4f       	sbci	r24, 0xFF	; 255
    10b4:	9f 4f       	sbci	r25, 0xFF	; 255
    10b6:	99 23       	and	r25, r25
    10b8:	a9 f0       	breq	.+42     	; 0x10e4 <__floatsisf+0x40>
    10ba:	f9 2f       	mov	r31, r25
    10bc:	96 e9       	ldi	r25, 0x96	; 150
    10be:	bb 27       	eor	r27, r27
    10c0:	93 95       	inc	r25
    10c2:	f6 95       	lsr	r31
    10c4:	87 95       	ror	r24
    10c6:	77 95       	ror	r23
    10c8:	67 95       	ror	r22
    10ca:	b7 95       	ror	r27
    10cc:	f1 11       	cpse	r31, r1
    10ce:	f8 cf       	rjmp	.-16     	; 0x10c0 <__floatsisf+0x1c>
    10d0:	fa f4       	brpl	.+62     	; 0x1110 <__floatsisf+0x6c>
    10d2:	bb 0f       	add	r27, r27
    10d4:	11 f4       	brne	.+4      	; 0x10da <__floatsisf+0x36>
    10d6:	60 ff       	sbrs	r22, 0
    10d8:	1b c0       	rjmp	.+54     	; 0x1110 <__floatsisf+0x6c>
    10da:	6f 5f       	subi	r22, 0xFF	; 255
    10dc:	7f 4f       	sbci	r23, 0xFF	; 255
    10de:	8f 4f       	sbci	r24, 0xFF	; 255
    10e0:	9f 4f       	sbci	r25, 0xFF	; 255
    10e2:	16 c0       	rjmp	.+44     	; 0x1110 <__floatsisf+0x6c>
    10e4:	88 23       	and	r24, r24
    10e6:	11 f0       	breq	.+4      	; 0x10ec <__floatsisf+0x48>
    10e8:	96 e9       	ldi	r25, 0x96	; 150
    10ea:	11 c0       	rjmp	.+34     	; 0x110e <__floatsisf+0x6a>
    10ec:	77 23       	and	r23, r23
    10ee:	21 f0       	breq	.+8      	; 0x10f8 <__floatsisf+0x54>
    10f0:	9e e8       	ldi	r25, 0x8E	; 142
    10f2:	87 2f       	mov	r24, r23
    10f4:	76 2f       	mov	r23, r22
    10f6:	05 c0       	rjmp	.+10     	; 0x1102 <__floatsisf+0x5e>
    10f8:	66 23       	and	r22, r22
    10fa:	71 f0       	breq	.+28     	; 0x1118 <__floatsisf+0x74>
    10fc:	96 e8       	ldi	r25, 0x86	; 134
    10fe:	86 2f       	mov	r24, r22
    1100:	70 e0       	ldi	r23, 0x00	; 0
    1102:	60 e0       	ldi	r22, 0x00	; 0
    1104:	2a f0       	brmi	.+10     	; 0x1110 <__floatsisf+0x6c>
    1106:	9a 95       	dec	r25
    1108:	66 0f       	add	r22, r22
    110a:	77 1f       	adc	r23, r23
    110c:	88 1f       	adc	r24, r24
    110e:	da f7       	brpl	.-10     	; 0x1106 <__floatsisf+0x62>
    1110:	88 0f       	add	r24, r24
    1112:	96 95       	lsr	r25
    1114:	87 95       	ror	r24
    1116:	97 f9       	bld	r25, 7
    1118:	08 95       	ret

0000111a <__floatundisf>:
    111a:	e8 94       	clt

0000111c <__fp_di2sf>:
    111c:	f9 2f       	mov	r31, r25
    111e:	96 eb       	ldi	r25, 0xB6	; 182
    1120:	ff 23       	and	r31, r31
    1122:	81 f0       	breq	.+32     	; 0x1144 <__fp_di2sf+0x28>
    1124:	12 16       	cp	r1, r18
    1126:	13 06       	cpc	r1, r19
    1128:	14 06       	cpc	r1, r20
    112a:	44 0b       	sbc	r20, r20
    112c:	93 95       	inc	r25
    112e:	f6 95       	lsr	r31
    1130:	87 95       	ror	r24
    1132:	77 95       	ror	r23
    1134:	67 95       	ror	r22
    1136:	57 95       	ror	r21
    1138:	40 40       	sbci	r20, 0x00	; 0
    113a:	ff 23       	and	r31, r31
    113c:	b9 f7       	brne	.-18     	; 0x112c <__fp_di2sf+0x10>
    113e:	1b c0       	rjmp	.+54     	; 0x1176 <__fp_di2sf+0x5a>
    1140:	99 27       	eor	r25, r25
    1142:	08 95       	ret
    1144:	88 23       	and	r24, r24
    1146:	51 f4       	brne	.+20     	; 0x115c <__fp_di2sf+0x40>
    1148:	98 50       	subi	r25, 0x08	; 8
    114a:	d2 f7       	brpl	.-12     	; 0x1140 <__fp_di2sf+0x24>
    114c:	87 2b       	or	r24, r23
    114e:	76 2f       	mov	r23, r22
    1150:	65 2f       	mov	r22, r21
    1152:	54 2f       	mov	r21, r20
    1154:	43 2f       	mov	r20, r19
    1156:	32 2f       	mov	r19, r18
    1158:	20 e0       	ldi	r18, 0x00	; 0
    115a:	b1 f3       	breq	.-20     	; 0x1148 <__fp_di2sf+0x2c>
    115c:	12 16       	cp	r1, r18
    115e:	13 06       	cpc	r1, r19
    1160:	14 06       	cpc	r1, r20
    1162:	44 0b       	sbc	r20, r20
    1164:	88 23       	and	r24, r24
    1166:	3a f0       	brmi	.+14     	; 0x1176 <__fp_di2sf+0x5a>
    1168:	9a 95       	dec	r25
    116a:	44 0f       	add	r20, r20
    116c:	55 1f       	adc	r21, r21
    116e:	66 1f       	adc	r22, r22
    1170:	77 1f       	adc	r23, r23
    1172:	88 1f       	adc	r24, r24
    1174:	ca f7       	brpl	.-14     	; 0x1168 <__fp_di2sf+0x4c>
    1176:	55 23       	and	r21, r21
    1178:	4a f4       	brpl	.+18     	; 0x118c <__fp_di2sf+0x70>
    117a:	44 0f       	add	r20, r20
    117c:	55 1f       	adc	r21, r21
    117e:	11 f4       	brne	.+4      	; 0x1184 <__fp_di2sf+0x68>
    1180:	60 ff       	sbrs	r22, 0
    1182:	04 c0       	rjmp	.+8      	; 0x118c <__fp_di2sf+0x70>
    1184:	6f 5f       	subi	r22, 0xFF	; 255
    1186:	7f 4f       	sbci	r23, 0xFF	; 255
    1188:	8f 4f       	sbci	r24, 0xFF	; 255
    118a:	9f 4f       	sbci	r25, 0xFF	; 255
    118c:	88 0f       	add	r24, r24
    118e:	96 95       	lsr	r25
    1190:	87 95       	ror	r24
    1192:	97 f9       	bld	r25, 7
    1194:	08 95       	ret

00001196 <__fp_inf>:
    1196:	97 f9       	bld	r25, 7
    1198:	9f 67       	ori	r25, 0x7F	; 127
    119a:	80 e8       	ldi	r24, 0x80	; 128
    119c:	70 e0       	ldi	r23, 0x00	; 0
    119e:	60 e0       	ldi	r22, 0x00	; 0
    11a0:	08 95       	ret

000011a2 <__fp_nan>:
    11a2:	9f ef       	ldi	r25, 0xFF	; 255
    11a4:	80 ec       	ldi	r24, 0xC0	; 192
    11a6:	08 95       	ret

000011a8 <__fp_negdi>:
    11a8:	90 95       	com	r25
    11aa:	80 95       	com	r24
    11ac:	70 95       	com	r23
    11ae:	60 95       	com	r22
    11b0:	50 95       	com	r21
    11b2:	40 95       	com	r20
    11b4:	30 95       	com	r19
    11b6:	21 95       	neg	r18
    11b8:	3f 4f       	sbci	r19, 0xFF	; 255
    11ba:	4f 4f       	sbci	r20, 0xFF	; 255
    11bc:	5f 4f       	sbci	r21, 0xFF	; 255
    11be:	6f 4f       	sbci	r22, 0xFF	; 255
    11c0:	7f 4f       	sbci	r23, 0xFF	; 255
    11c2:	8f 4f       	sbci	r24, 0xFF	; 255
    11c4:	9f 4f       	sbci	r25, 0xFF	; 255
    11c6:	08 95       	ret

000011c8 <__fp_pscA>:
    11c8:	00 24       	eor	r0, r0
    11ca:	0a 94       	dec	r0
    11cc:	16 16       	cp	r1, r22
    11ce:	17 06       	cpc	r1, r23
    11d0:	18 06       	cpc	r1, r24
    11d2:	09 06       	cpc	r0, r25
    11d4:	08 95       	ret

000011d6 <__fp_pscB>:
    11d6:	00 24       	eor	r0, r0
    11d8:	0a 94       	dec	r0
    11da:	12 16       	cp	r1, r18
    11dc:	13 06       	cpc	r1, r19
    11de:	14 06       	cpc	r1, r20
    11e0:	05 06       	cpc	r0, r21
    11e2:	08 95       	ret

000011e4 <__fp_round>:
    11e4:	09 2e       	mov	r0, r25
    11e6:	03 94       	inc	r0
    11e8:	00 0c       	add	r0, r0
    11ea:	11 f4       	brne	.+4      	; 0x11f0 <__fp_round+0xc>
    11ec:	88 23       	and	r24, r24
    11ee:	52 f0       	brmi	.+20     	; 0x1204 <__fp_round+0x20>
    11f0:	bb 0f       	add	r27, r27
    11f2:	40 f4       	brcc	.+16     	; 0x1204 <__fp_round+0x20>
    11f4:	bf 2b       	or	r27, r31
    11f6:	11 f4       	brne	.+4      	; 0x11fc <__fp_round+0x18>
    11f8:	60 ff       	sbrs	r22, 0
    11fa:	04 c0       	rjmp	.+8      	; 0x1204 <__fp_round+0x20>
    11fc:	6f 5f       	subi	r22, 0xFF	; 255
    11fe:	7f 4f       	sbci	r23, 0xFF	; 255
    1200:	8f 4f       	sbci	r24, 0xFF	; 255
    1202:	9f 4f       	sbci	r25, 0xFF	; 255
    1204:	08 95       	ret

00001206 <__fp_split3>:
    1206:	57 fd       	sbrc	r21, 7
    1208:	90 58       	subi	r25, 0x80	; 128
    120a:	44 0f       	add	r20, r20
    120c:	55 1f       	adc	r21, r21
    120e:	59 f0       	breq	.+22     	; 0x1226 <__fp_splitA+0x10>
    1210:	5f 3f       	cpi	r21, 0xFF	; 255
    1212:	71 f0       	breq	.+28     	; 0x1230 <__fp_splitA+0x1a>
    1214:	47 95       	ror	r20

00001216 <__fp_splitA>:
    1216:	88 0f       	add	r24, r24
    1218:	97 fb       	bst	r25, 7
    121a:	99 1f       	adc	r25, r25
    121c:	61 f0       	breq	.+24     	; 0x1236 <__fp_splitA+0x20>
    121e:	9f 3f       	cpi	r25, 0xFF	; 255
    1220:	79 f0       	breq	.+30     	; 0x1240 <__fp_splitA+0x2a>
    1222:	87 95       	ror	r24
    1224:	08 95       	ret
    1226:	12 16       	cp	r1, r18
    1228:	13 06       	cpc	r1, r19
    122a:	14 06       	cpc	r1, r20
    122c:	55 1f       	adc	r21, r21
    122e:	f2 cf       	rjmp	.-28     	; 0x1214 <__fp_split3+0xe>
    1230:	46 95       	lsr	r20
    1232:	f1 df       	rcall	.-30     	; 0x1216 <__fp_splitA>
    1234:	08 c0       	rjmp	.+16     	; 0x1246 <__fp_splitA+0x30>
    1236:	16 16       	cp	r1, r22
    1238:	17 06       	cpc	r1, r23
    123a:	18 06       	cpc	r1, r24
    123c:	99 1f       	adc	r25, r25
    123e:	f1 cf       	rjmp	.-30     	; 0x1222 <__fp_splitA+0xc>
    1240:	86 95       	lsr	r24
    1242:	71 05       	cpc	r23, r1
    1244:	61 05       	cpc	r22, r1
    1246:	08 94       	sec
    1248:	08 95       	ret

0000124a <__fp_zero>:
    124a:	e8 94       	clt

0000124c <__fp_szero>:
    124c:	bb 27       	eor	r27, r27
    124e:	66 27       	eor	r22, r22
    1250:	77 27       	eor	r23, r23
    1252:	cb 01       	movw	r24, r22
    1254:	97 f9       	bld	r25, 7
    1256:	08 95       	ret

00001258 <__mulsf3>:
    1258:	0e 94 3f 09 	call	0x127e	; 0x127e <__mulsf3x>
    125c:	0c 94 f2 08 	jmp	0x11e4	; 0x11e4 <__fp_round>
    1260:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <__fp_pscA>
    1264:	38 f0       	brcs	.+14     	; 0x1274 <__mulsf3+0x1c>
    1266:	0e 94 eb 08 	call	0x11d6	; 0x11d6 <__fp_pscB>
    126a:	20 f0       	brcs	.+8      	; 0x1274 <__mulsf3+0x1c>
    126c:	95 23       	and	r25, r21
    126e:	11 f0       	breq	.+4      	; 0x1274 <__mulsf3+0x1c>
    1270:	0c 94 cb 08 	jmp	0x1196	; 0x1196 <__fp_inf>
    1274:	0c 94 d1 08 	jmp	0x11a2	; 0x11a2 <__fp_nan>
    1278:	11 24       	eor	r1, r1
    127a:	0c 94 26 09 	jmp	0x124c	; 0x124c <__fp_szero>

0000127e <__mulsf3x>:
    127e:	0e 94 03 09 	call	0x1206	; 0x1206 <__fp_split3>
    1282:	70 f3       	brcs	.-36     	; 0x1260 <__mulsf3+0x8>

00001284 <__mulsf3_pse>:
    1284:	95 9f       	mul	r25, r21
    1286:	c1 f3       	breq	.-16     	; 0x1278 <__mulsf3+0x20>
    1288:	95 0f       	add	r25, r21
    128a:	50 e0       	ldi	r21, 0x00	; 0
    128c:	55 1f       	adc	r21, r21
    128e:	62 9f       	mul	r22, r18
    1290:	f0 01       	movw	r30, r0
    1292:	72 9f       	mul	r23, r18
    1294:	bb 27       	eor	r27, r27
    1296:	f0 0d       	add	r31, r0
    1298:	b1 1d       	adc	r27, r1
    129a:	63 9f       	mul	r22, r19
    129c:	aa 27       	eor	r26, r26
    129e:	f0 0d       	add	r31, r0
    12a0:	b1 1d       	adc	r27, r1
    12a2:	aa 1f       	adc	r26, r26
    12a4:	64 9f       	mul	r22, r20
    12a6:	66 27       	eor	r22, r22
    12a8:	b0 0d       	add	r27, r0
    12aa:	a1 1d       	adc	r26, r1
    12ac:	66 1f       	adc	r22, r22
    12ae:	82 9f       	mul	r24, r18
    12b0:	22 27       	eor	r18, r18
    12b2:	b0 0d       	add	r27, r0
    12b4:	a1 1d       	adc	r26, r1
    12b6:	62 1f       	adc	r22, r18
    12b8:	73 9f       	mul	r23, r19
    12ba:	b0 0d       	add	r27, r0
    12bc:	a1 1d       	adc	r26, r1
    12be:	62 1f       	adc	r22, r18
    12c0:	83 9f       	mul	r24, r19
    12c2:	a0 0d       	add	r26, r0
    12c4:	61 1d       	adc	r22, r1
    12c6:	22 1f       	adc	r18, r18
    12c8:	74 9f       	mul	r23, r20
    12ca:	33 27       	eor	r19, r19
    12cc:	a0 0d       	add	r26, r0
    12ce:	61 1d       	adc	r22, r1
    12d0:	23 1f       	adc	r18, r19
    12d2:	84 9f       	mul	r24, r20
    12d4:	60 0d       	add	r22, r0
    12d6:	21 1d       	adc	r18, r1
    12d8:	82 2f       	mov	r24, r18
    12da:	76 2f       	mov	r23, r22
    12dc:	6a 2f       	mov	r22, r26
    12de:	11 24       	eor	r1, r1
    12e0:	9f 57       	subi	r25, 0x7F	; 127
    12e2:	50 40       	sbci	r21, 0x00	; 0
    12e4:	9a f0       	brmi	.+38     	; 0x130c <__mulsf3_pse+0x88>
    12e6:	f1 f0       	breq	.+60     	; 0x1324 <__mulsf3_pse+0xa0>
    12e8:	88 23       	and	r24, r24
    12ea:	4a f0       	brmi	.+18     	; 0x12fe <__mulsf3_pse+0x7a>
    12ec:	ee 0f       	add	r30, r30
    12ee:	ff 1f       	adc	r31, r31
    12f0:	bb 1f       	adc	r27, r27
    12f2:	66 1f       	adc	r22, r22
    12f4:	77 1f       	adc	r23, r23
    12f6:	88 1f       	adc	r24, r24
    12f8:	91 50       	subi	r25, 0x01	; 1
    12fa:	50 40       	sbci	r21, 0x00	; 0
    12fc:	a9 f7       	brne	.-22     	; 0x12e8 <__mulsf3_pse+0x64>
    12fe:	9e 3f       	cpi	r25, 0xFE	; 254
    1300:	51 05       	cpc	r21, r1
    1302:	80 f0       	brcs	.+32     	; 0x1324 <__mulsf3_pse+0xa0>
    1304:	0c 94 cb 08 	jmp	0x1196	; 0x1196 <__fp_inf>
    1308:	0c 94 26 09 	jmp	0x124c	; 0x124c <__fp_szero>
    130c:	5f 3f       	cpi	r21, 0xFF	; 255
    130e:	e4 f3       	brlt	.-8      	; 0x1308 <__mulsf3_pse+0x84>
    1310:	98 3e       	cpi	r25, 0xE8	; 232
    1312:	d4 f3       	brlt	.-12     	; 0x1308 <__mulsf3_pse+0x84>
    1314:	86 95       	lsr	r24
    1316:	77 95       	ror	r23
    1318:	67 95       	ror	r22
    131a:	b7 95       	ror	r27
    131c:	f7 95       	ror	r31
    131e:	e7 95       	ror	r30
    1320:	9f 5f       	subi	r25, 0xFF	; 255
    1322:	c1 f7       	brne	.-16     	; 0x1314 <__mulsf3_pse+0x90>
    1324:	fe 2b       	or	r31, r30
    1326:	88 0f       	add	r24, r24
    1328:	91 1d       	adc	r25, r1
    132a:	96 95       	lsr	r25
    132c:	87 95       	ror	r24
    132e:	97 f9       	bld	r25, 7
    1330:	08 95       	ret

00001332 <__mulsi3>:
    1332:	db 01       	movw	r26, r22
    1334:	8f 93       	push	r24
    1336:	9f 93       	push	r25
    1338:	0e 94 ce 09 	call	0x139c	; 0x139c <__muluhisi3>
    133c:	bf 91       	pop	r27
    133e:	af 91       	pop	r26
    1340:	a2 9f       	mul	r26, r18
    1342:	80 0d       	add	r24, r0
    1344:	91 1d       	adc	r25, r1
    1346:	a3 9f       	mul	r26, r19
    1348:	90 0d       	add	r25, r0
    134a:	b2 9f       	mul	r27, r18
    134c:	90 0d       	add	r25, r0
    134e:	11 24       	eor	r1, r1
    1350:	08 95       	ret

00001352 <__divmodsi4>:
    1352:	05 2e       	mov	r0, r21
    1354:	97 fb       	bst	r25, 7
    1356:	1e f4       	brtc	.+6      	; 0x135e <__divmodsi4+0xc>
    1358:	00 94       	com	r0
    135a:	0e 94 c0 09 	call	0x1380	; 0x1380 <__negsi2>
    135e:	57 fd       	sbrc	r21, 7
    1360:	07 d0       	rcall	.+14     	; 0x1370 <__divmodsi4_neg2>
    1362:	0e 94 66 0b 	call	0x16cc	; 0x16cc <__udivmodsi4>
    1366:	07 fc       	sbrc	r0, 7
    1368:	03 d0       	rcall	.+6      	; 0x1370 <__divmodsi4_neg2>
    136a:	4e f4       	brtc	.+18     	; 0x137e <__divmodsi4_exit>
    136c:	0c 94 c0 09 	jmp	0x1380	; 0x1380 <__negsi2>

00001370 <__divmodsi4_neg2>:
    1370:	50 95       	com	r21
    1372:	40 95       	com	r20
    1374:	30 95       	com	r19
    1376:	21 95       	neg	r18
    1378:	3f 4f       	sbci	r19, 0xFF	; 255
    137a:	4f 4f       	sbci	r20, 0xFF	; 255
    137c:	5f 4f       	sbci	r21, 0xFF	; 255

0000137e <__divmodsi4_exit>:
    137e:	08 95       	ret

00001380 <__negsi2>:
    1380:	90 95       	com	r25
    1382:	80 95       	com	r24
    1384:	70 95       	com	r23
    1386:	61 95       	neg	r22
    1388:	7f 4f       	sbci	r23, 0xFF	; 255
    138a:	8f 4f       	sbci	r24, 0xFF	; 255
    138c:	9f 4f       	sbci	r25, 0xFF	; 255
    138e:	08 95       	ret

00001390 <__tablejump2__>:
    1390:	ee 0f       	add	r30, r30
    1392:	ff 1f       	adc	r31, r31
    1394:	05 90       	lpm	r0, Z+
    1396:	f4 91       	lpm	r31, Z
    1398:	e0 2d       	mov	r30, r0
    139a:	09 94       	ijmp

0000139c <__muluhisi3>:
    139c:	0e 94 88 0b 	call	0x1710	; 0x1710 <__umulhisi3>
    13a0:	a5 9f       	mul	r26, r21
    13a2:	90 0d       	add	r25, r0
    13a4:	b4 9f       	mul	r27, r20
    13a6:	90 0d       	add	r25, r0
    13a8:	a4 9f       	mul	r26, r20
    13aa:	80 0d       	add	r24, r0
    13ac:	91 1d       	adc	r25, r1
    13ae:	11 24       	eor	r1, r1
    13b0:	08 95       	ret

000013b2 <__mulshisi3>:
    13b2:	b7 ff       	sbrs	r27, 7
    13b4:	0c 94 ce 09 	jmp	0x139c	; 0x139c <__muluhisi3>

000013b8 <__mulohisi3>:
    13b8:	0e 94 ce 09 	call	0x139c	; 0x139c <__muluhisi3>
    13bc:	82 1b       	sub	r24, r18
    13be:	93 0b       	sbc	r25, r19
    13c0:	08 95       	ret

000013c2 <__muldi3>:
    13c2:	df 93       	push	r29
    13c4:	cf 93       	push	r28
    13c6:	1f 93       	push	r17
    13c8:	0f 93       	push	r16
    13ca:	9a 9d       	mul	r25, r10
    13cc:	f0 2d       	mov	r31, r0
    13ce:	21 9f       	mul	r18, r17
    13d0:	f0 0d       	add	r31, r0
    13d2:	8b 9d       	mul	r24, r11
    13d4:	f0 0d       	add	r31, r0
    13d6:	8a 9d       	mul	r24, r10
    13d8:	e0 2d       	mov	r30, r0
    13da:	f1 0d       	add	r31, r1
    13dc:	03 9f       	mul	r16, r19
    13de:	f0 0d       	add	r31, r0
    13e0:	02 9f       	mul	r16, r18
    13e2:	e0 0d       	add	r30, r0
    13e4:	f1 1d       	adc	r31, r1
    13e6:	4e 9d       	mul	r20, r14
    13e8:	e0 0d       	add	r30, r0
    13ea:	f1 1d       	adc	r31, r1
    13ec:	5e 9d       	mul	r21, r14
    13ee:	f0 0d       	add	r31, r0
    13f0:	4f 9d       	mul	r20, r15
    13f2:	f0 0d       	add	r31, r0
    13f4:	7f 93       	push	r23
    13f6:	6f 93       	push	r22
    13f8:	bf 92       	push	r11
    13fa:	af 92       	push	r10
    13fc:	5f 93       	push	r21
    13fe:	4f 93       	push	r20
    1400:	d5 01       	movw	r26, r10
    1402:	0e 94 88 0b 	call	0x1710	; 0x1710 <__umulhisi3>
    1406:	8b 01       	movw	r16, r22
    1408:	ac 01       	movw	r20, r24
    140a:	d7 01       	movw	r26, r14
    140c:	0e 94 88 0b 	call	0x1710	; 0x1710 <__umulhisi3>
    1410:	eb 01       	movw	r28, r22
    1412:	e8 0f       	add	r30, r24
    1414:	f9 1f       	adc	r31, r25
    1416:	d6 01       	movw	r26, r12
    1418:	0e 94 31 0a 	call	0x1462	; 0x1462 <__muldi3_6>
    141c:	2f 91       	pop	r18
    141e:	3f 91       	pop	r19
    1420:	d6 01       	movw	r26, r12
    1422:	0e 94 88 0b 	call	0x1710	; 0x1710 <__umulhisi3>
    1426:	c6 0f       	add	r28, r22
    1428:	d7 1f       	adc	r29, r23
    142a:	e8 1f       	adc	r30, r24
    142c:	f9 1f       	adc	r31, r25
    142e:	af 91       	pop	r26
    1430:	bf 91       	pop	r27
    1432:	0e 94 31 0a 	call	0x1462	; 0x1462 <__muldi3_6>
    1436:	2f 91       	pop	r18
    1438:	3f 91       	pop	r19
    143a:	0e 94 88 0b 	call	0x1710	; 0x1710 <__umulhisi3>
    143e:	c6 0f       	add	r28, r22
    1440:	d7 1f       	adc	r29, r23
    1442:	e8 1f       	adc	r30, r24
    1444:	f9 1f       	adc	r31, r25
    1446:	d6 01       	movw	r26, r12
    1448:	0e 94 88 0b 	call	0x1710	; 0x1710 <__umulhisi3>
    144c:	e6 0f       	add	r30, r22
    144e:	f7 1f       	adc	r31, r23
    1450:	98 01       	movw	r18, r16
    1452:	be 01       	movw	r22, r28
    1454:	cf 01       	movw	r24, r30
    1456:	11 24       	eor	r1, r1
    1458:	0f 91       	pop	r16
    145a:	1f 91       	pop	r17
    145c:	cf 91       	pop	r28
    145e:	df 91       	pop	r29
    1460:	08 95       	ret

00001462 <__muldi3_6>:
    1462:	0e 94 88 0b 	call	0x1710	; 0x1710 <__umulhisi3>
    1466:	46 0f       	add	r20, r22
    1468:	57 1f       	adc	r21, r23
    146a:	c8 1f       	adc	r28, r24
    146c:	d9 1f       	adc	r29, r25
    146e:	08 f4       	brcc	.+2      	; 0x1472 <__muldi3_6+0x10>
    1470:	31 96       	adiw	r30, 0x01	; 1
    1472:	08 95       	ret

00001474 <__moddi3>:
    1474:	68 94       	set
    1476:	01 c0       	rjmp	.+2      	; 0x147a <__divdi3_moddi3>

00001478 <__divdi3>:
    1478:	e8 94       	clt

0000147a <__divdi3_moddi3>:
    147a:	f9 2f       	mov	r31, r25
    147c:	f1 2b       	or	r31, r17
    147e:	12 f0       	brmi	.+4      	; 0x1484 <__divdi3_moddi3+0xa>
    1480:	0c 94 6e 0a 	jmp	0x14dc	; 0x14dc <__udivdi3_umoddi3>
    1484:	a0 e0       	ldi	r26, 0x00	; 0
    1486:	b0 e0       	ldi	r27, 0x00	; 0
    1488:	e8 e4       	ldi	r30, 0x48	; 72
    148a:	fa e0       	ldi	r31, 0x0A	; 10
    148c:	0c 94 e0 0a 	jmp	0x15c0	; 0x15c0 <__prologue_saves__+0xc>
    1490:	09 2e       	mov	r0, r25
    1492:	05 94       	asr	r0
    1494:	22 f4       	brpl	.+8      	; 0x149e <__divdi3_moddi3+0x24>
    1496:	0e 94 ca 0a 	call	0x1594	; 0x1594 <__negdi2>
    149a:	11 23       	and	r17, r17
    149c:	92 f4       	brpl	.+36     	; 0x14c2 <__divdi3_moddi3+0x48>
    149e:	f0 e8       	ldi	r31, 0x80	; 128
    14a0:	0f 26       	eor	r0, r31
    14a2:	ff ef       	ldi	r31, 0xFF	; 255
    14a4:	e0 94       	com	r14
    14a6:	f0 94       	com	r15
    14a8:	00 95       	com	r16
    14aa:	10 95       	com	r17
    14ac:	b0 94       	com	r11
    14ae:	c0 94       	com	r12
    14b0:	d0 94       	com	r13
    14b2:	a1 94       	neg	r10
    14b4:	bf 0a       	sbc	r11, r31
    14b6:	cf 0a       	sbc	r12, r31
    14b8:	df 0a       	sbc	r13, r31
    14ba:	ef 0a       	sbc	r14, r31
    14bc:	ff 0a       	sbc	r15, r31
    14be:	0f 0b       	sbc	r16, r31
    14c0:	1f 0b       	sbc	r17, r31
    14c2:	0e 94 79 0a 	call	0x14f2	; 0x14f2 <__udivmod64>
    14c6:	07 fc       	sbrc	r0, 7
    14c8:	0e 94 ca 0a 	call	0x1594	; 0x1594 <__negdi2>
    14cc:	cd b7       	in	r28, 0x3d	; 61
    14ce:	de b7       	in	r29, 0x3e	; 62
    14d0:	ec e0       	ldi	r30, 0x0C	; 12
    14d2:	0c 94 fc 0a 	jmp	0x15f8	; 0x15f8 <__epilogue_restores__+0xc>

000014d6 <__umoddi3>:
    14d6:	68 94       	set
    14d8:	01 c0       	rjmp	.+2      	; 0x14dc <__udivdi3_umoddi3>

000014da <__udivdi3>:
    14da:	e8 94       	clt

000014dc <__udivdi3_umoddi3>:
    14dc:	8f 92       	push	r8
    14de:	9f 92       	push	r9
    14e0:	cf 93       	push	r28
    14e2:	df 93       	push	r29
    14e4:	0e 94 79 0a 	call	0x14f2	; 0x14f2 <__udivmod64>
    14e8:	df 91       	pop	r29
    14ea:	cf 91       	pop	r28
    14ec:	9f 90       	pop	r9
    14ee:	8f 90       	pop	r8
    14f0:	08 95       	ret

000014f2 <__udivmod64>:
    14f2:	88 24       	eor	r8, r8
    14f4:	99 24       	eor	r9, r9
    14f6:	f4 01       	movw	r30, r8
    14f8:	e4 01       	movw	r28, r8
    14fa:	b0 e4       	ldi	r27, 0x40	; 64
    14fc:	9f 93       	push	r25
    14fe:	aa 27       	eor	r26, r26
    1500:	9a 15       	cp	r25, r10
    1502:	8b 04       	cpc	r8, r11
    1504:	9c 04       	cpc	r9, r12
    1506:	ed 05       	cpc	r30, r13
    1508:	fe 05       	cpc	r31, r14
    150a:	cf 05       	cpc	r28, r15
    150c:	d0 07       	cpc	r29, r16
    150e:	a1 07       	cpc	r26, r17
    1510:	98 f4       	brcc	.+38     	; 0x1538 <__udivmod64+0x46>
    1512:	ad 2f       	mov	r26, r29
    1514:	dc 2f       	mov	r29, r28
    1516:	cf 2f       	mov	r28, r31
    1518:	fe 2f       	mov	r31, r30
    151a:	e9 2d       	mov	r30, r9
    151c:	98 2c       	mov	r9, r8
    151e:	89 2e       	mov	r8, r25
    1520:	98 2f       	mov	r25, r24
    1522:	87 2f       	mov	r24, r23
    1524:	76 2f       	mov	r23, r22
    1526:	65 2f       	mov	r22, r21
    1528:	54 2f       	mov	r21, r20
    152a:	43 2f       	mov	r20, r19
    152c:	32 2f       	mov	r19, r18
    152e:	22 27       	eor	r18, r18
    1530:	b8 50       	subi	r27, 0x08	; 8
    1532:	31 f7       	brne	.-52     	; 0x1500 <__udivmod64+0xe>
    1534:	bf 91       	pop	r27
    1536:	27 c0       	rjmp	.+78     	; 0x1586 <__udivmod64+0x94>
    1538:	1b 2e       	mov	r1, r27
    153a:	bf 91       	pop	r27
    153c:	bb 27       	eor	r27, r27
    153e:	22 0f       	add	r18, r18
    1540:	33 1f       	adc	r19, r19
    1542:	44 1f       	adc	r20, r20
    1544:	55 1f       	adc	r21, r21
    1546:	66 1f       	adc	r22, r22
    1548:	77 1f       	adc	r23, r23
    154a:	88 1f       	adc	r24, r24
    154c:	99 1f       	adc	r25, r25
    154e:	88 1c       	adc	r8, r8
    1550:	99 1c       	adc	r9, r9
    1552:	ee 1f       	adc	r30, r30
    1554:	ff 1f       	adc	r31, r31
    1556:	cc 1f       	adc	r28, r28
    1558:	dd 1f       	adc	r29, r29
    155a:	aa 1f       	adc	r26, r26
    155c:	bb 1f       	adc	r27, r27
    155e:	8a 14       	cp	r8, r10
    1560:	9b 04       	cpc	r9, r11
    1562:	ec 05       	cpc	r30, r12
    1564:	fd 05       	cpc	r31, r13
    1566:	ce 05       	cpc	r28, r14
    1568:	df 05       	cpc	r29, r15
    156a:	a0 07       	cpc	r26, r16
    156c:	b1 07       	cpc	r27, r17
    156e:	48 f0       	brcs	.+18     	; 0x1582 <__udivmod64+0x90>
    1570:	8a 18       	sub	r8, r10
    1572:	9b 08       	sbc	r9, r11
    1574:	ec 09       	sbc	r30, r12
    1576:	fd 09       	sbc	r31, r13
    1578:	ce 09       	sbc	r28, r14
    157a:	df 09       	sbc	r29, r15
    157c:	a0 0b       	sbc	r26, r16
    157e:	b1 0b       	sbc	r27, r17
    1580:	21 60       	ori	r18, 0x01	; 1
    1582:	1a 94       	dec	r1
    1584:	e1 f6       	brne	.-72     	; 0x153e <__udivmod64+0x4c>
    1586:	2e f4       	brtc	.+10     	; 0x1592 <__udivmod64+0xa0>
    1588:	94 01       	movw	r18, r8
    158a:	af 01       	movw	r20, r30
    158c:	be 01       	movw	r22, r28
    158e:	cd 01       	movw	r24, r26
    1590:	00 0c       	add	r0, r0
    1592:	08 95       	ret

00001594 <__negdi2>:
    1594:	60 95       	com	r22
    1596:	70 95       	com	r23
    1598:	80 95       	com	r24
    159a:	90 95       	com	r25
    159c:	30 95       	com	r19
    159e:	40 95       	com	r20
    15a0:	50 95       	com	r21
    15a2:	21 95       	neg	r18
    15a4:	3f 4f       	sbci	r19, 0xFF	; 255
    15a6:	4f 4f       	sbci	r20, 0xFF	; 255
    15a8:	5f 4f       	sbci	r21, 0xFF	; 255
    15aa:	6f 4f       	sbci	r22, 0xFF	; 255
    15ac:	7f 4f       	sbci	r23, 0xFF	; 255
    15ae:	8f 4f       	sbci	r24, 0xFF	; 255
    15b0:	9f 4f       	sbci	r25, 0xFF	; 255
    15b2:	08 95       	ret

000015b4 <__prologue_saves__>:
    15b4:	2f 92       	push	r2
    15b6:	3f 92       	push	r3
    15b8:	4f 92       	push	r4
    15ba:	5f 92       	push	r5
    15bc:	6f 92       	push	r6
    15be:	7f 92       	push	r7
    15c0:	8f 92       	push	r8
    15c2:	9f 92       	push	r9
    15c4:	af 92       	push	r10
    15c6:	bf 92       	push	r11
    15c8:	cf 92       	push	r12
    15ca:	df 92       	push	r13
    15cc:	ef 92       	push	r14
    15ce:	ff 92       	push	r15
    15d0:	0f 93       	push	r16
    15d2:	1f 93       	push	r17
    15d4:	cf 93       	push	r28
    15d6:	df 93       	push	r29
    15d8:	cd b7       	in	r28, 0x3d	; 61
    15da:	de b7       	in	r29, 0x3e	; 62
    15dc:	ca 1b       	sub	r28, r26
    15de:	db 0b       	sbc	r29, r27
    15e0:	0f b6       	in	r0, 0x3f	; 63
    15e2:	f8 94       	cli
    15e4:	de bf       	out	0x3e, r29	; 62
    15e6:	0f be       	out	0x3f, r0	; 63
    15e8:	cd bf       	out	0x3d, r28	; 61
    15ea:	09 94       	ijmp

000015ec <__epilogue_restores__>:
    15ec:	2a 88       	ldd	r2, Y+18	; 0x12
    15ee:	39 88       	ldd	r3, Y+17	; 0x11
    15f0:	48 88       	ldd	r4, Y+16	; 0x10
    15f2:	5f 84       	ldd	r5, Y+15	; 0x0f
    15f4:	6e 84       	ldd	r6, Y+14	; 0x0e
    15f6:	7d 84       	ldd	r7, Y+13	; 0x0d
    15f8:	8c 84       	ldd	r8, Y+12	; 0x0c
    15fa:	9b 84       	ldd	r9, Y+11	; 0x0b
    15fc:	aa 84       	ldd	r10, Y+10	; 0x0a
    15fe:	b9 84       	ldd	r11, Y+9	; 0x09
    1600:	c8 84       	ldd	r12, Y+8	; 0x08
    1602:	df 80       	ldd	r13, Y+7	; 0x07
    1604:	ee 80       	ldd	r14, Y+6	; 0x06
    1606:	fd 80       	ldd	r15, Y+5	; 0x05
    1608:	0c 81       	ldd	r16, Y+4	; 0x04
    160a:	1b 81       	ldd	r17, Y+3	; 0x03
    160c:	aa 81       	ldd	r26, Y+2	; 0x02
    160e:	b9 81       	ldd	r27, Y+1	; 0x01
    1610:	ce 0f       	add	r28, r30
    1612:	d1 1d       	adc	r29, r1
    1614:	0f b6       	in	r0, 0x3f	; 63
    1616:	f8 94       	cli
    1618:	de bf       	out	0x3e, r29	; 62
    161a:	0f be       	out	0x3f, r0	; 63
    161c:	cd bf       	out	0x3d, r28	; 61
    161e:	ed 01       	movw	r28, r26
    1620:	08 95       	ret

00001622 <__ashldi3>:
    1622:	0f 93       	push	r16
    1624:	08 30       	cpi	r16, 0x08	; 8
    1626:	90 f0       	brcs	.+36     	; 0x164c <__ashldi3+0x2a>
    1628:	98 2f       	mov	r25, r24
    162a:	87 2f       	mov	r24, r23
    162c:	76 2f       	mov	r23, r22
    162e:	65 2f       	mov	r22, r21
    1630:	54 2f       	mov	r21, r20
    1632:	43 2f       	mov	r20, r19
    1634:	32 2f       	mov	r19, r18
    1636:	22 27       	eor	r18, r18
    1638:	08 50       	subi	r16, 0x08	; 8
    163a:	f4 cf       	rjmp	.-24     	; 0x1624 <__ashldi3+0x2>
    163c:	22 0f       	add	r18, r18
    163e:	33 1f       	adc	r19, r19
    1640:	44 1f       	adc	r20, r20
    1642:	55 1f       	adc	r21, r21
    1644:	66 1f       	adc	r22, r22
    1646:	77 1f       	adc	r23, r23
    1648:	88 1f       	adc	r24, r24
    164a:	99 1f       	adc	r25, r25
    164c:	0a 95       	dec	r16
    164e:	b2 f7       	brpl	.-20     	; 0x163c <__ashldi3+0x1a>
    1650:	0f 91       	pop	r16
    1652:	08 95       	ret

00001654 <__ashrdi3>:
    1654:	97 fb       	bst	r25, 7
    1656:	10 f8       	bld	r1, 0

00001658 <__lshrdi3>:
    1658:	16 94       	lsr	r1
    165a:	00 08       	sbc	r0, r0
    165c:	0f 93       	push	r16
    165e:	08 30       	cpi	r16, 0x08	; 8
    1660:	98 f0       	brcs	.+38     	; 0x1688 <__lshrdi3+0x30>
    1662:	08 50       	subi	r16, 0x08	; 8
    1664:	23 2f       	mov	r18, r19
    1666:	34 2f       	mov	r19, r20
    1668:	45 2f       	mov	r20, r21
    166a:	56 2f       	mov	r21, r22
    166c:	67 2f       	mov	r22, r23
    166e:	78 2f       	mov	r23, r24
    1670:	89 2f       	mov	r24, r25
    1672:	90 2d       	mov	r25, r0
    1674:	f4 cf       	rjmp	.-24     	; 0x165e <__lshrdi3+0x6>
    1676:	05 94       	asr	r0
    1678:	97 95       	ror	r25
    167a:	87 95       	ror	r24
    167c:	77 95       	ror	r23
    167e:	67 95       	ror	r22
    1680:	57 95       	ror	r21
    1682:	47 95       	ror	r20
    1684:	37 95       	ror	r19
    1686:	27 95       	ror	r18
    1688:	0a 95       	dec	r16
    168a:	aa f7       	brpl	.-22     	; 0x1676 <__lshrdi3+0x1e>
    168c:	0f 91       	pop	r16
    168e:	08 95       	ret

00001690 <__adddi3>:
    1690:	2a 0d       	add	r18, r10
    1692:	3b 1d       	adc	r19, r11
    1694:	4c 1d       	adc	r20, r12
    1696:	5d 1d       	adc	r21, r13
    1698:	6e 1d       	adc	r22, r14
    169a:	7f 1d       	adc	r23, r15
    169c:	80 1f       	adc	r24, r16
    169e:	91 1f       	adc	r25, r17
    16a0:	08 95       	ret

000016a2 <__subdi3>:
    16a2:	2a 19       	sub	r18, r10
    16a4:	3b 09       	sbc	r19, r11
    16a6:	4c 09       	sbc	r20, r12
    16a8:	5d 09       	sbc	r21, r13
    16aa:	6e 09       	sbc	r22, r14
    16ac:	7f 09       	sbc	r23, r15
    16ae:	80 0b       	sbc	r24, r16
    16b0:	91 0b       	sbc	r25, r17
    16b2:	08 95       	ret

000016b4 <__cmpdi2_s8>:
    16b4:	00 24       	eor	r0, r0
    16b6:	a7 fd       	sbrc	r26, 7
    16b8:	00 94       	com	r0
    16ba:	2a 17       	cp	r18, r26
    16bc:	30 05       	cpc	r19, r0
    16be:	40 05       	cpc	r20, r0
    16c0:	50 05       	cpc	r21, r0
    16c2:	60 05       	cpc	r22, r0
    16c4:	70 05       	cpc	r23, r0
    16c6:	80 05       	cpc	r24, r0
    16c8:	90 05       	cpc	r25, r0
    16ca:	08 95       	ret

000016cc <__udivmodsi4>:
    16cc:	a1 e2       	ldi	r26, 0x21	; 33
    16ce:	1a 2e       	mov	r1, r26
    16d0:	aa 1b       	sub	r26, r26
    16d2:	bb 1b       	sub	r27, r27
    16d4:	fd 01       	movw	r30, r26
    16d6:	0d c0       	rjmp	.+26     	; 0x16f2 <__udivmodsi4_ep>

000016d8 <__udivmodsi4_loop>:
    16d8:	aa 1f       	adc	r26, r26
    16da:	bb 1f       	adc	r27, r27
    16dc:	ee 1f       	adc	r30, r30
    16de:	ff 1f       	adc	r31, r31
    16e0:	a2 17       	cp	r26, r18
    16e2:	b3 07       	cpc	r27, r19
    16e4:	e4 07       	cpc	r30, r20
    16e6:	f5 07       	cpc	r31, r21
    16e8:	20 f0       	brcs	.+8      	; 0x16f2 <__udivmodsi4_ep>
    16ea:	a2 1b       	sub	r26, r18
    16ec:	b3 0b       	sbc	r27, r19
    16ee:	e4 0b       	sbc	r30, r20
    16f0:	f5 0b       	sbc	r31, r21

000016f2 <__udivmodsi4_ep>:
    16f2:	66 1f       	adc	r22, r22
    16f4:	77 1f       	adc	r23, r23
    16f6:	88 1f       	adc	r24, r24
    16f8:	99 1f       	adc	r25, r25
    16fa:	1a 94       	dec	r1
    16fc:	69 f7       	brne	.-38     	; 0x16d8 <__udivmodsi4_loop>
    16fe:	60 95       	com	r22
    1700:	70 95       	com	r23
    1702:	80 95       	com	r24
    1704:	90 95       	com	r25
    1706:	9b 01       	movw	r18, r22
    1708:	ac 01       	movw	r20, r24
    170a:	bd 01       	movw	r22, r26
    170c:	cf 01       	movw	r24, r30
    170e:	08 95       	ret

00001710 <__umulhisi3>:
    1710:	a2 9f       	mul	r26, r18
    1712:	b0 01       	movw	r22, r0
    1714:	b3 9f       	mul	r27, r19
    1716:	c0 01       	movw	r24, r0
    1718:	a3 9f       	mul	r26, r19
    171a:	70 0d       	add	r23, r0
    171c:	81 1d       	adc	r24, r1
    171e:	11 24       	eor	r1, r1
    1720:	91 1d       	adc	r25, r1
    1722:	b2 9f       	mul	r27, r18
    1724:	70 0d       	add	r23, r0
    1726:	81 1d       	adc	r24, r1
    1728:	11 24       	eor	r1, r1
    172a:	91 1d       	adc	r25, r1
    172c:	08 95       	ret

0000172e <_exit>:
    172e:	f8 94       	cli

00001730 <__stop_program>:
    1730:	ff cf       	rjmp	.-2      	; 0x1730 <__stop_program>
