module fsm_module(clk, reset, in, out);
parameter zero=2, one1=3, two1s=0, deadlock_state=4;
output reg out; 
input clk, reset, in;
reg [1:0] current_state, next_state;

always @(posedge clk or posedge reset) begin
	if (reset) begin
		current_state <= zero;
	end else begin
		current_state <= next_state;
	end
end

always @(current_state or in) begin
	case (current_state)
		2'b00: begin
			out = 0;
			if (in) begin
				next_state=one1;
			end else begin
				next_state=deadlock_state;
			end
		end
		2'b01: begin
			out = 0;
			if (in) begin
				next_state=two1s;
			end else begin
				next_state=zero;
			end
		end
		2'b10: begin
			out = 1;
			if (in) begin
				next_state=two1s;
			end else begin
				next_state=zero;
			end
		end
		2'b11: begin
			out = 0;
			next_state=deadlock_state;
		end
		default: begin
			out = 0;
			next_state=zero;
		end
	endcase
end

endmodule