\hypertarget{a00810}{}\section{Direct Memory Access}
\label{a00810}\index{Direct Memory Access@{Direct Memory Access}}
D\+MA support for A\+AX D\+SP plug-\/ins, with emulation for A\+AX Native. 

\hypertarget{a00810_algdmapagecontents}{}\subsection{On this page}\label{a00810_algdmapagecontents}
\begin{DoxyItemize}
\item \mbox{\hyperlink{a00810_alg_dma_overview}{D\+MA facility overview}} \item \mbox{\hyperlink{a00810_alg_dma_modes}{D\+MA transfer modes}} \item \mbox{\hyperlink{a00810_alg_dma_registration}{Registering for D\+MA transfers}} \item \mbox{\hyperlink{a00810_alg_dma_restrictions}{D\+MA restrictions}} \item \mbox{\hyperlink{a00810_alg_dma_additionalinformation}{Additional information}}\end{DoxyItemize}
\hypertarget{a00810_alg_dma_overview}{}\subsection{D\+M\+A facility overview}\label{a00810_alg_dma_overview}
A\+AX provides an \mbox{\hyperlink{a01809}{abstract interface}} for accessing the host environment\textquotesingle{}s D\+MA or other memory-\/transfer facilities. All platform-\/specific details are handled by the A\+AX host environment, allowing plug-\/ins that use this interface to be re-\/targeted to to Native or D\+SP environments without changing their memory transfer implementation.\hypertarget{a00810_alg_dma_modes}{}\subsection{D\+M\+A transfer modes}\label{a00810_alg_dma_modes}
A\+AX hosts may support the following D\+MA modes, as listed in \mbox{\hyperlink{a01809_af8d0f19f2896dd6dbd126b919b24e39b}{A\+A\+X\+\_\+\+I\+Dma\+::\+E\+Mode}} \+:

\begin{DoxyItemize}
\item In \mbox{\hyperlink{a01809_af8d0f19f2896dd6dbd126b919b24e39bac8f3cbed92bc7d135e306cc154ac2ae6}{Scatter}} mode, data is transferred from a linear buffer to a series of offset segments in a circular buffer. This mode is most often used to transfer data from linear internal memory to a large external memory buffer.\end{DoxyItemize}
\begin{DoxyItemize}
\item In \mbox{\hyperlink{a01809_af8d0f19f2896dd6dbd126b919b24e39badec2b76540ba9a168b7a049acb50654d}{Gather}} mode, data is collected from a series of offset segments in a circular buffer and concatenated in a linear buffer. This mode is most often used to transfer data from an external memory buffer to an internal memory buffer.\end{DoxyItemize}
\begin{DoxyItemize}
\item In \mbox{\hyperlink{a01809_af8d0f19f2896dd6dbd126b919b24e39ba253c129077dc004dd83cca8931e69eb9}{Burst}} mode, data is written linearly from one location to another. Burst mode transfers may be used for linear transfers of data to or from external memory. During the transfer, the source data is broken into a series of individual bursts. This mode is included for completeness, though the Scatter/\+Gather modes are expected to be more appropriate for the vast majority of real-\/world D\+MA use cases.\end{DoxyItemize}
\hypertarget{a00810_alg_dma_registration}{}\subsection{Registering for D\+M\+A transfers}\label{a00810_alg_dma_registration}
Algorithm Components register for D\+MA transfers by adding one or more D\+MA fields to their context via \mbox{\hyperlink{a01781_aff9e1c726bbdf500f2d61b164589744e}{A\+A\+X\+\_\+\+I\+Component\+Descriptor\+::\+Add\+Dma\+Instance()}}. At runtime, each field will be populated with a valid \mbox{\hyperlink{a01809}{D\+MA interface}} for the specified D\+MA mode.\hypertarget{a00810_alg_dma_restrictions}{}\subsection{D\+M\+A restrictions}\label{a00810_alg_dma_restrictions}
The following restrictions apply to D\+MA transfers on all A\+AX platforms\+:

\begin{DoxyItemize}
\item The maximum burst size for any D\+MA transfer is 64B. The minimum burst size is 1B. \item Only one D\+MA transfer request may be posted per \mbox{\hyperlink{a01809}{A\+A\+X\+\_\+\+I\+Dma}} object per processing callback. \item Scatter and Gather requests each require that the circular memory buffer be padded by at least the size of one burst\end{DoxyItemize}
\hypertarget{a00810_alg_dma_additionalinformation}{}\subsection{Additional information}\label{a00810_alg_dma_additionalinformation}
{\bfseries{TI Guide}} \begin{DoxyItemize}
\item \mbox{\hyperlink{a00832_subsubsection__dma_support_}{D\+MA support}} \item \mbox{\hyperlink{a00832_subsubsection__dma_and_background_thread_performance_reporting_}{D\+MA and background thread performance reporting}} \end{DoxyItemize}
Collaboration diagram for Direct Memory Access\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{a00810}
\end{center}
\end{figure}
