$comment
	File created using the following command:
		vcd file dataRAM.msim.vcd -direction
$end
$date
	Fri Apr 22 13:14:03 2016
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module dataRAM_vlg_vec_tst $end
$var reg 11 ! address [10:0] $end
$var reg 1 " clock $end
$var reg 32 # data [31:0] $end
$var reg 1 $ writeEnable $end
$var wire 1 % dataRAMOutput [31] $end
$var wire 1 & dataRAMOutput [30] $end
$var wire 1 ' dataRAMOutput [29] $end
$var wire 1 ( dataRAMOutput [28] $end
$var wire 1 ) dataRAMOutput [27] $end
$var wire 1 * dataRAMOutput [26] $end
$var wire 1 + dataRAMOutput [25] $end
$var wire 1 , dataRAMOutput [24] $end
$var wire 1 - dataRAMOutput [23] $end
$var wire 1 . dataRAMOutput [22] $end
$var wire 1 / dataRAMOutput [21] $end
$var wire 1 0 dataRAMOutput [20] $end
$var wire 1 1 dataRAMOutput [19] $end
$var wire 1 2 dataRAMOutput [18] $end
$var wire 1 3 dataRAMOutput [17] $end
$var wire 1 4 dataRAMOutput [16] $end
$var wire 1 5 dataRAMOutput [15] $end
$var wire 1 6 dataRAMOutput [14] $end
$var wire 1 7 dataRAMOutput [13] $end
$var wire 1 8 dataRAMOutput [12] $end
$var wire 1 9 dataRAMOutput [11] $end
$var wire 1 : dataRAMOutput [10] $end
$var wire 1 ; dataRAMOutput [9] $end
$var wire 1 < dataRAMOutput [8] $end
$var wire 1 = dataRAMOutput [7] $end
$var wire 1 > dataRAMOutput [6] $end
$var wire 1 ? dataRAMOutput [5] $end
$var wire 1 @ dataRAMOutput [4] $end
$var wire 1 A dataRAMOutput [3] $end
$var wire 1 B dataRAMOutput [2] $end
$var wire 1 C dataRAMOutput [1] $end
$var wire 1 D dataRAMOutput [0] $end

$scope module i1 $end
$var wire 1 E gnd $end
$var wire 1 F vcc $end
$var wire 1 G unknown $end
$var tri1 1 H devclrn $end
$var tri1 1 I devpor $end
$var tri1 1 J devoe $end
$var wire 1 K address[10]~input_o $end
$var wire 1 L dataRAMOutput[0]~output_o $end
$var wire 1 M dataRAMOutput[1]~output_o $end
$var wire 1 N dataRAMOutput[2]~output_o $end
$var wire 1 O dataRAMOutput[3]~output_o $end
$var wire 1 P dataRAMOutput[4]~output_o $end
$var wire 1 Q dataRAMOutput[5]~output_o $end
$var wire 1 R dataRAMOutput[6]~output_o $end
$var wire 1 S dataRAMOutput[7]~output_o $end
$var wire 1 T dataRAMOutput[8]~output_o $end
$var wire 1 U dataRAMOutput[9]~output_o $end
$var wire 1 V dataRAMOutput[10]~output_o $end
$var wire 1 W dataRAMOutput[11]~output_o $end
$var wire 1 X dataRAMOutput[12]~output_o $end
$var wire 1 Y dataRAMOutput[13]~output_o $end
$var wire 1 Z dataRAMOutput[14]~output_o $end
$var wire 1 [ dataRAMOutput[15]~output_o $end
$var wire 1 \ dataRAMOutput[16]~output_o $end
$var wire 1 ] dataRAMOutput[17]~output_o $end
$var wire 1 ^ dataRAMOutput[18]~output_o $end
$var wire 1 _ dataRAMOutput[19]~output_o $end
$var wire 1 ` dataRAMOutput[20]~output_o $end
$var wire 1 a dataRAMOutput[21]~output_o $end
$var wire 1 b dataRAMOutput[22]~output_o $end
$var wire 1 c dataRAMOutput[23]~output_o $end
$var wire 1 d dataRAMOutput[24]~output_o $end
$var wire 1 e dataRAMOutput[25]~output_o $end
$var wire 1 f dataRAMOutput[26]~output_o $end
$var wire 1 g dataRAMOutput[27]~output_o $end
$var wire 1 h dataRAMOutput[28]~output_o $end
$var wire 1 i dataRAMOutput[29]~output_o $end
$var wire 1 j dataRAMOutput[30]~output_o $end
$var wire 1 k dataRAMOutput[31]~output_o $end
$var wire 1 l writeEnable~input_o $end
$var wire 1 m clock~input_o $end
$var wire 1 n clock~inputclkctrl_outclk $end
$var wire 1 o data[0]~input_o $end
$var wire 1 p address[0]~input_o $end
$var wire 1 q address[1]~input_o $end
$var wire 1 r address[2]~input_o $end
$var wire 1 s address[3]~input_o $end
$var wire 1 t address[4]~input_o $end
$var wire 1 u address[5]~input_o $end
$var wire 1 v address[6]~input_o $end
$var wire 1 w address[7]~input_o $end
$var wire 1 x address[8]~input_o $end
$var wire 1 y address[9]~input_o $end
$var wire 1 z data[1]~input_o $end
$var wire 1 { data[2]~input_o $end
$var wire 1 | data[3]~input_o $end
$var wire 1 } data[4]~input_o $end
$var wire 1 ~ data[5]~input_o $end
$var wire 1 !! data[6]~input_o $end
$var wire 1 "! data[7]~input_o $end
$var wire 1 #! data[8]~input_o $end
$var wire 1 $! RAM_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 %! RAM_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 &! RAM_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 '! RAM_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 (! RAM_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 )! RAM_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 *! RAM_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 +! RAM_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 ,! RAM_rtl_0|auto_generated|ram_block1a8 $end
$var wire 1 -! data[9]~input_o $end
$var wire 1 .! data[10]~input_o $end
$var wire 1 /! data[11]~input_o $end
$var wire 1 0! data[12]~input_o $end
$var wire 1 1! data[13]~input_o $end
$var wire 1 2! data[14]~input_o $end
$var wire 1 3! data[15]~input_o $end
$var wire 1 4! data[16]~input_o $end
$var wire 1 5! data[17]~input_o $end
$var wire 1 6! RAM_rtl_0|auto_generated|ram_block1a9~portadataout $end
$var wire 1 7! RAM_rtl_0|auto_generated|ram_block1a10 $end
$var wire 1 8! RAM_rtl_0|auto_generated|ram_block1a11 $end
$var wire 1 9! RAM_rtl_0|auto_generated|ram_block1a12 $end
$var wire 1 :! RAM_rtl_0|auto_generated|ram_block1a13 $end
$var wire 1 ;! RAM_rtl_0|auto_generated|ram_block1a14 $end
$var wire 1 <! RAM_rtl_0|auto_generated|ram_block1a15 $end
$var wire 1 =! RAM_rtl_0|auto_generated|ram_block1a16 $end
$var wire 1 >! RAM_rtl_0|auto_generated|ram_block1a17 $end
$var wire 1 ?! data[18]~input_o $end
$var wire 1 @! data[19]~input_o $end
$var wire 1 A! data[20]~input_o $end
$var wire 1 B! data[21]~input_o $end
$var wire 1 C! data[22]~input_o $end
$var wire 1 D! data[23]~input_o $end
$var wire 1 E! data[24]~input_o $end
$var wire 1 F! data[25]~input_o $end
$var wire 1 G! data[26]~input_o $end
$var wire 1 H! RAM_rtl_0|auto_generated|ram_block1a18~portadataout $end
$var wire 1 I! RAM_rtl_0|auto_generated|ram_block1a19 $end
$var wire 1 J! RAM_rtl_0|auto_generated|ram_block1a20 $end
$var wire 1 K! RAM_rtl_0|auto_generated|ram_block1a21 $end
$var wire 1 L! RAM_rtl_0|auto_generated|ram_block1a22 $end
$var wire 1 M! RAM_rtl_0|auto_generated|ram_block1a23 $end
$var wire 1 N! RAM_rtl_0|auto_generated|ram_block1a24 $end
$var wire 1 O! RAM_rtl_0|auto_generated|ram_block1a25 $end
$var wire 1 P! RAM_rtl_0|auto_generated|ram_block1a26 $end
$var wire 1 Q! data[27]~input_o $end
$var wire 1 R! data[28]~input_o $end
$var wire 1 S! data[29]~input_o $end
$var wire 1 T! data[30]~input_o $end
$var wire 1 U! data[31]~input_o $end
$var wire 1 V! RAM_rtl_0|auto_generated|ram_block1a27~portadataout $end
$var wire 1 W! RAM_rtl_0|auto_generated|ram_block1a28 $end
$var wire 1 X! RAM_rtl_0|auto_generated|ram_block1a29 $end
$var wire 1 Y! RAM_rtl_0|auto_generated|ram_block1a30 $end
$var wire 1 Z! RAM_rtl_0|auto_generated|ram_block1a31 $end
$var wire 1 [! RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 \! RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 ]! RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 ^! RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 _! RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 `! RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 a! RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 b! RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 c! RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 d! RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [8] $end
$var wire 1 e! RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [7] $end
$var wire 1 f! RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [6] $end
$var wire 1 g! RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [5] $end
$var wire 1 h! RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [4] $end
$var wire 1 i! RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [3] $end
$var wire 1 j! RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [2] $end
$var wire 1 k! RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [1] $end
$var wire 1 l! RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 m! RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [8] $end
$var wire 1 n! RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [7] $end
$var wire 1 o! RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [6] $end
$var wire 1 p! RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [5] $end
$var wire 1 q! RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [4] $end
$var wire 1 r! RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [3] $end
$var wire 1 s! RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [2] $end
$var wire 1 t! RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1] $end
$var wire 1 u! RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 v! RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [8] $end
$var wire 1 w! RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [7] $end
$var wire 1 x! RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [6] $end
$var wire 1 y! RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [5] $end
$var wire 1 z! RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [4] $end
$var wire 1 {! RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [3] $end
$var wire 1 |! RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [2] $end
$var wire 1 }! RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [1] $end
$var wire 1 ~! RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111 !
0"
b101101 #
0$
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0E
1F
xG
1H
1I
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
1o
1p
1q
1r
1s
1t
0u
0v
0w
0x
0y
0z
1{
1|
0}
1~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
$end
#5000
1"
1m
1n
#10000
0"
0m
0n
#15000
1"
1m
1n
#20000
0"
0m
0n
#25000
1"
1m
1n
#30000
0"
0m
0n
#35000
1"
1m
1n
#40000
0"
0m
0n
#45000
1"
1m
1n
#50000
0"
0m
0n
#55000
1"
1m
1n
#60000
0"
0m
0n
#65000
1"
1m
1n
#70000
0"
0m
0n
#75000
1"
1m
1n
#80000
0"
0m
0n
#85000
1"
1m
1n
#90000
0"
0m
0n
#95000
1"
1m
1n
#100000
0"
0m
0n
#105000
1"
1m
1n
#110000
0"
0m
0n
#115000
1"
1m
1n
#120000
0"
0m
0n
#125000
1"
1m
1n
#130000
0"
0m
0n
#135000
1"
1m
1n
#140000
0"
0m
0n
#145000
1"
1m
1n
#150000
0"
0m
0n
#155000
1"
1m
1n
#160000
0"
0m
0n
#165000
1"
1m
1n
#170000
0"
0m
0n
#175000
1"
1m
1n
#180000
0"
0m
0n
#185000
1"
1m
1n
#190000
0"
0m
0n
#195000
1"
1m
1n
#200000
b101111 #
b101110 #
0"
0o
1z
0m
0n
#205000
1"
1m
1n
#210000
0"
0m
0n
#215000
1"
1m
1n
#220000
0"
0m
0n
#225000
1"
1m
1n
#230000
0"
0m
0n
#235000
1"
1m
1n
#240000
0"
0m
0n
#245000
1"
1m
1n
#250000
1$
0"
1l
0m
0n
#255000
1"
1m
1n
#255001
1b!
1a!
1`!
1^!
1%!
1&!
1'!
1)!
1Q
1O
1N
1M
1C
1B
1A
1?
#260000
0"
0m
0n
#265000
1"
1m
1n
#270000
0"
0m
0n
#275000
1"
1m
1n
#280000
0"
0m
0n
#285000
1"
1m
1n
#290000
0"
0m
0n
#295000
1"
1m
1n
#300000
0"
0m
0n
#305000
1"
1m
1n
#310000
0"
0m
0n
#315000
1"
1m
1n
#320000
0"
0m
0n
#325000
1"
1m
1n
#330000
0"
0m
0n
#335000
1"
1m
1n
#340000
0"
0m
0n
#345000
1"
1m
1n
#350000
0"
0m
0n
#355000
1"
1m
1n
#360000
0"
0m
0n
#365000
1"
1m
1n
#370000
0"
0m
0n
#375000
1"
1m
1n
#380000
0"
0m
0n
#385000
1"
1m
1n
#390000
0"
0m
0n
#395000
1"
1m
1n
#400000
b101111 #
0"
1o
0m
0n
#405000
1"
1m
1n
#405001
1c!
1$!
1L
1D
#410000
0"
0m
0n
#415000
1"
1m
1n
#420000
0"
0m
0n
#425000
1"
1m
1n
#430000
0"
0m
0n
#435000
1"
1m
1n
#440000
0"
0m
0n
#445000
1"
1m
1n
#450000
0"
0m
0n
#455000
1"
1m
1n
#460000
0"
0m
0n
#465000
1"
1m
1n
#470000
0"
0m
0n
#475000
1"
1m
1n
#480000
0"
0m
0n
#485000
1"
1m
1n
#490000
0"
0m
0n
#495000
1"
1m
1n
#500000
0$
0"
0l
0m
0n
#505000
1"
1m
1n
#510000
0"
0m
0n
#515000
1"
1m
1n
#520000
0"
0m
0n
#525000
1"
1m
1n
#530000
0"
0m
0n
#535000
1"
1m
1n
#540000
0"
0m
0n
#545000
1"
1m
1n
#550000
0"
0m
0n
#555000
1"
1m
1n
#560000
0"
0m
0n
#565000
1"
1m
1n
#570000
0"
0m
0n
#575000
1"
1m
1n
#580000
0"
0m
0n
#585000
1"
1m
1n
#590000
0"
0m
0n
#595000
1"
1m
1n
#600000
b111111 #
b110111 #
b110011 #
b110001 #
b110000 #
0"
0o
0z
0{
0|
1}
0m
0n
#605000
1"
1m
1n
#610000
0"
0m
0n
#615000
1"
1m
1n
#620000
0"
0m
0n
#625000
1"
1m
1n
#630000
0"
0m
0n
#635000
1"
1m
1n
#640000
0"
0m
0n
#645000
1"
1m
1n
#650000
0"
0m
0n
#655000
1"
1m
1n
#660000
0"
0m
0n
#665000
1"
1m
1n
#670000
0"
0m
0n
#675000
1"
1m
1n
#680000
0"
0m
0n
#685000
1"
1m
1n
#690000
0"
0m
0n
#695000
1"
1m
1n
#700000
0"
0m
0n
#705000
1"
1m
1n
#710000
0"
0m
0n
#715000
1"
1m
1n
#720000
0"
0m
0n
#725000
1"
1m
1n
#730000
0"
0m
0n
#735000
1"
1m
1n
#740000
0"
0m
0n
#745000
1"
1m
1n
#750000
1$
0"
1l
0m
0n
#755000
1"
1m
1n
#755001
0c!
0b!
0a!
0`!
1_!
0$!
0%!
0&!
0'!
1(!
1P
0O
0N
0M
0L
0D
0C
0B
0A
1@
#760000
0"
0m
0n
#765000
1"
1m
1n
#770000
0"
0m
0n
#775000
1"
1m
1n
#780000
0"
0m
0n
#785000
1"
1m
1n
#790000
0"
0m
0n
#795000
1"
1m
1n
#800000
b110001 #
0"
1o
0m
0n
#805000
1"
1m
1n
#805001
1c!
1$!
1L
1D
#810000
0"
0m
0n
#815000
1"
1m
1n
#820000
0"
0m
0n
#825000
1"
1m
1n
#830000
0"
0m
0n
#835000
1"
1m
1n
#840000
0"
0m
0n
#845000
1"
1m
1n
#850000
0"
0m
0n
#855000
1"
1m
1n
#860000
0"
0m
0n
#865000
1"
1m
1n
#870000
0"
0m
0n
#875000
1"
1m
1n
#880000
0"
0m
0n
#885000
1"
1m
1n
#890000
0"
0m
0n
#895000
1"
1m
1n
#900000
0"
0m
0n
#905000
1"
1m
1n
#910000
0"
0m
0n
#915000
1"
1m
1n
#920000
0"
0m
0n
#925000
1"
1m
1n
#930000
0"
0m
0n
#935000
1"
1m
1n
#940000
0"
0m
0n
#945000
1"
1m
1n
#950000
0"
0m
0n
#955000
1"
1m
1n
#960000
0"
0m
0n
#965000
1"
1m
1n
#970000
0"
0m
0n
#975000
1"
1m
1n
#980000
0"
0m
0n
#985000
1"
1m
1n
#990000
0"
0m
0n
#995000
1"
1m
1n
#1000000
