static int F_1 ( void )\r\n{\r\nF_2 ( V_1 , V_2 ,\r\nF_3 ( V_3 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_4 ( void )\r\n{\r\nF_5 ( V_1 , V_2 ,\r\nF_3 ( V_3 ) ) ;\r\n}\r\nstatic void T_1 F_6 ( void )\r\n{\r\nV_2 = F_7 ( V_3 ,\r\nF_3 ( V_3 ) ) ;\r\nif ( ! V_2 ) {\r\nF_8 ( L_1 ,\r\nV_4 ) ;\r\nreturn;\r\n}\r\nF_9 ( & V_5 ) ;\r\n}\r\nstatic void T_1 F_6 ( void ) {}\r\nstatic void T_1 F_10 ( struct V_6 * V_7 )\r\n{\r\nstruct V_8 * V_9 ;\r\nunsigned int V_10 ;\r\nif ( V_7 ) {\r\nV_1 = F_11 ( V_7 , 0 ) ;\r\nif ( ! V_1 )\r\nF_12 ( L_2 , V_4 ) ;\r\n} else {\r\nF_12 ( L_3 , V_4 ) ;\r\n}\r\nV_9 = F_13 ( V_7 , V_1 , V_11 ) ;\r\nF_14 ( V_9 , V_12 ,\r\nF_3 ( V_12 ) ,\r\nV_13 ) ;\r\nF_15 ( V_9 , V_14 ,\r\nF_3 ( V_14 ) ) ;\r\nif ( F_16 ( L_4 ) == 24 * V_15 ) {\r\nV_16 [ V_17 ] . V_18 = V_19 ;\r\nV_16 [ V_20 ] . V_18 = V_21 ;\r\n}\r\nif ( F_16 ( L_5 ) == 24 * V_15 )\r\nV_16 [ V_22 ] . V_18 = V_23 ;\r\nF_17 ( V_9 , V_16 ,\r\nF_3 ( V_16 ) ,\r\nV_1 ) ;\r\nF_18 ( V_9 , V_24 ,\r\nF_3 ( V_24 ) ) ;\r\nF_19 ( V_9 , V_25 ,\r\nF_3 ( V_25 ) ) ;\r\nF_15 ( V_9 , V_26 ,\r\nF_3 ( V_26 ) ) ;\r\nF_20 ( V_9 , V_27 ,\r\nF_3 ( V_27 ) ) ;\r\nF_21 ( V_9 , V_28 ,\r\nF_3 ( V_28 ) ) ;\r\nF_22 ( V_9 , V_29 , L_6 ,\r\nV_30 [ 0 ] , V_30 [ 1 ] , 0x200 ,\r\nV_31 , F_3 ( V_31 ) ,\r\nV_32 ) ;\r\nV_10 = ( V_33 | V_34 |\r\nV_35 | V_36 |\r\nV_37 | V_38 |\r\nV_39 | V_40 ) ;\r\nF_23 ( V_10 , V_1 + V_41 ) ;\r\nV_10 = ( V_42 | V_43 |\r\nV_44 | V_45 |\r\nV_46 | V_47 ) ;\r\nF_23 ( V_10 , V_1 + V_48 ) ;\r\nF_6 () ;\r\nF_24 ( V_7 , V_9 ) ;\r\nF_25 ( L_7 ,\r\nF_16 ( L_8 ) ) ;\r\n}
