// SPDX-License-Identifier: GPL-2.0
/*
 * Common Clock Framework support for exynosautov920 SoC.
 *
 * Copyright (c) 2022 Samsung Electronics Co., Ltd.
 *        http://www.samsung.com/
 */

#ifndef __V920_EVT2_CMUCAL_VCLK_H__
#define __V920_EVT2_CMUCAL_VCLK_H__

#include "../../../cmucal.h"

enum v920_evt2_vclk_id {

/* DVFS VCLK*/
	VCLK_V920_EVT2_VDD_INT = DFS_VCLK_TYPE,
	VCLK_V920_EVT2_VDD_MIF,
	VCLK_V920_EVT2_VDD_G3D,
	VCLK_V920_EVT2_VDD_CPUCL0,
	VCLK_V920_EVT2_VDD_CPUCL1,
	VCLK_V920_EVT2_VDD_SFI,
	VCLK_V920_EVT2_VDD_AUD,
	VCLK_V920_EVT2_VDD_INT_CMU,
	VCLK_V920_EVT2_VDD_CPUCL2,
	v920_evt2_end_of_dfs_vclk,
	v920_evt2_num_of_dfs_vclk = v920_evt2_end_of_dfs_vclk - DFS_VCLK_TYPE,


/* SPECIAL VCLK*/
	VCLK_V920_EVT2_MUX_CLK_APM_TIMER = (MASK_OF_ID & v920_evt2_end_of_dfs_vclk) | VCLK_TYPE,
	VCLK_V920_EVT2_MUX_CLK_AUD_UAIF3,
	VCLK_V920_EVT2_MUX_CMU_CMUREF,
	VCLK_V920_EVT2_MUX_CPUCL0_CMUREF,
	VCLK_V920_EVT2_MUX_CPUCL1_CMUREF,
	VCLK_V920_EVT2_MUX_CPUCL2_CMUREF,
	VCLK_V920_EVT2_MUX_CLK_MISC_GIC,
	VCLK_V920_EVT2_CLKCMU_MISC_NOC,
	VCLK_V920_EVT2_MUX_NOCL0_CMUREF,
	VCLK_V920_EVT2_MUX_NOCL1_CMUREF,
	VCLK_V920_EVT2_MUX_NOCL2_CMUREF,
	VCLK_V920_EVT2_CLKCMU_DPUB_DSIM,
	VCLK_V920_EVT2_CLKCMU_GNPU_XMAA,
	VCLK_V920_EVT2_DIV_CLK_APM_SPMI,
	VCLK_V920_EVT2_CLKCMU_APM_NOC,
	VCLK_V920_EVT2_DIV_CLK_AUD_MCLK,
	VCLK_V920_EVT2_CLK_AUD_AVB_ETH,
	VCLK_V920_EVT2_CLK_CMU_PLLCLKOUT,
	VCLK_V920_EVT2_CLK_ADD_CH_CLK,
	VCLK_V920_EVT2_DIV_CLK_CMU_NOCP,
	VCLK_V920_EVT2_CLKCMU_CIS_MCLK3,
	VCLK_V920_EVT2_CLKCMU_CIS_MCLK0,
	VCLK_V920_EVT2_CLKCMU_CIS_MCLK1,
	VCLK_V920_EVT2_CLKCMU_CIS_MCLK2,
	VCLK_V920_EVT2_DIV_CLK_CPUCL0_SHORTSTOP,
	VCLK_V920_EVT2_CLKCMU_CPUCL0_CLUSTER,
	VCLK_V920_EVT2_CLKCMU_CPUCL0_SWITCH,
	VCLK_V920_EVT2_DIV_CLK_CPUCL1_SHORTSTOP,
	VCLK_V920_EVT2_CLKCMU_CPUCL1_CLUSTER,
	VCLK_V920_EVT2_CLKCMU_CPUCL1_SWITCH,
	VCLK_V920_EVT2_DIV_CLK_CPUCL2_SHORTSTOP,
	VCLK_V920_EVT2_CLKCMU_CPUCL2_CLUSTER,
	VCLK_V920_EVT2_CLKCMU_CPUCL2_SWITCH,
	VCLK_V920_EVT2_DIV_CLK_DPUF1_NOCP,
	VCLK_V920_EVT2_CLKCMU_DPUF1_NOC,
	VCLK_V920_EVT2_DIV_CLK_DPUF2_NOCP,
	VCLK_V920_EVT2_CLKCMU_DPUF2_NOC,
	VCLK_V920_EVT2_DIV_CLK_NOCL0_SCI_DIV2,
	VCLK_V920_EVT2_CLKCMU_NOCL0_NOC,
	VCLK_V920_EVT2_DIV_CLK_PERIC0_USI00_USI,
	VCLK_V920_EVT2_CLKCMU_PERIC0_IP,
	VCLK_V920_EVT2_DIV_CLK_PERIC0_USI01_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC0_USI02_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC0_USI03_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC0_USI04_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC0_USI05_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC0_USI06_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC0_USI07_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC0_USI08_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC1_USI09_USI,
	VCLK_V920_EVT2_CLKCMU_PERIC1_IP,
	VCLK_V920_EVT2_DIV_CLK_PERIC1_USI10_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC1_USI11_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC1_USI12_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC1_USI13_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC1_USI14_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC1_USI15_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC1_USI16_USI,
	VCLK_V920_EVT2_DIV_CLK_PERIC1_USI17_USI,
	VCLK_V920_EVT2_MUX_CLK_SFI_PLLCLKOUT,
	VCLK_V920_EVT2_MUX_CLK_SFI_USI20,
	VCLK_V920_EVT2_MUX_CLK_SFI_USI19,
	VCLK_V920_EVT2_DIV_CLK_SFI_CPU_CNTCLK,
	VCLK_V920_EVT2_MUX_CLK_SFI_USI21,
	VCLK_V920_EVT2_MUX_CLK_SFI_CAN0,
	VCLK_V920_EVT2_MUX_CLK_SFI_CAN1,
	VCLK_V920_EVT2_MUX_CLK_CPUCL0_CORE,
	VCLK_V920_EVT2_MUX_CLK_CPUCL1_CORE,
	VCLK_V920_EVT2_MUX_CLK_CPUCL2_CORE,
	v920_evt2_end_of_vclk,
	v920_evt2_num_of_vclk = v920_evt2_end_of_vclk - ((MASK_OF_ID & v920_evt2_end_of_dfs_vclk) | VCLK_TYPE),


/* COMMON VCLK*/
	VCLK_V920_EVT2_BLK_AUD = (MASK_OF_ID & v920_evt2_end_of_vclk) | COMMON_VCLK_TYPE,
	VCLK_V920_EVT2_BLK_CMU,
	VCLK_V920_EVT2_BLK_HSI2,
	VCLK_V920_EVT2_BLK_APM,
	VCLK_V920_EVT2_BLK_CPUCL0,
	VCLK_V920_EVT2_BLK_CPUCL1,
	VCLK_V920_EVT2_BLK_CPUCL2,
	VCLK_V920_EVT2_BLK_G3D,
	VCLK_V920_EVT2_BLK_HSI1,
	VCLK_V920_EVT2_BLK_PERIC0,
	VCLK_V920_EVT2_BLK_PERIC1,
	VCLK_V920_EVT2_BLK_S2D,
	VCLK_V920_EVT2_BLK_SFI,
	VCLK_V920_EVT2_BLK_ACC,
	VCLK_V920_EVT2_BLK_DNC,
	VCLK_V920_EVT2_BLK_DPUB,
	VCLK_V920_EVT2_BLK_DPUF,
	VCLK_V920_EVT2_BLK_DSP,
	VCLK_V920_EVT2_BLK_GNPU,
	VCLK_V920_EVT2_BLK_HSI0,
	VCLK_V920_EVT2_BLK_ISP,
	VCLK_V920_EVT2_BLK_M2M,
	VCLK_V920_EVT2_BLK_MFC,
	VCLK_V920_EVT2_BLK_MFD,
	VCLK_V920_EVT2_BLK_MISC,
	VCLK_V920_EVT2_BLK_NOCL0,
	VCLK_V920_EVT2_BLK_NOCL1,
	VCLK_V920_EVT2_BLK_NOCL2,
	VCLK_V920_EVT2_BLK_SDMA,
	VCLK_V920_EVT2_BLK_SNW,
	VCLK_V920_EVT2_BLK_SSP,
	VCLK_V920_EVT2_BLK_TAA,
	v920_evt2_end_of_common_vclk,
	v920_evt2_num_of_common_vclk = v920_evt2_end_of_common_vclk - ((MASK_OF_ID & v920_evt2_end_of_vclk) | COMMON_VCLK_TYPE),


/* GATE VCLK*/
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_ACC = (MASK_OF_ID & v920_evt2_end_of_common_vclk) | GATE_VCLK_TYPE,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D_ACC,
	VCLK_V920_EVT2_IP_SYSREG_ACC,
	VCLK_V920_EVT2_IP_LH_AST_SI_L_ACC_SNW,
	VCLK_V920_EVT2_IP_D_TZPC_ACC,
	VCLK_V920_EVT2_IP_LH_AST_SI_L_ACC_TAA,
	VCLK_V920_EVT2_IP_PPMU_D_ACC,
	VCLK_V920_EVT2_IP_QE_D_ORBMCH,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_ACC,
	VCLK_V920_EVT2_IP_APB_ASYNC_ISPPRE0,
	VCLK_V920_EVT2_IP_VGEN_D_ISPPRE,
	VCLK_V920_EVT2_IP_ACC_CMU_ACC,
	VCLK_V920_EVT2_IP_VGEN_LITE_D_ORBMCH,
	VCLK_V920_EVT2_IP_CSIS_LINK_MUX3X6,
	VCLK_V920_EVT2_IP_QE_D_ISPPRE,
	VCLK_V920_EVT2_IP_ISPPRE,
	VCLK_V920_EVT2_IP_XIU_D0_ACC,
	VCLK_V920_EVT2_IP_XIU_D1_ACC,
	VCLK_V920_EVT2_IP_SYSMMU_S0_ACC,
	VCLK_V920_EVT2_IP_US_128_256_D0_ACC,
	VCLK_V920_EVT2_IP_ORBMCH,
	VCLK_V920_EVT2_IP_BICS_APB_P_ACC,
	VCLK_V920_EVT2_IP_SFMPU_P_ACC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IP_ORBMCH,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IP_ORBMCH,
	VCLK_V920_EVT2_IP_XIU_D2_ACC,
	VCLK_V920_EVT2_IP_BICM_AXI_D0_ACC,
	VCLK_V920_EVT2_IP_APB_ASYNC_ORBMCH,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D_ALIVE,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_ALIVE,
	VCLK_V920_EVT2_IP_WDT_APM,
	VCLK_V920_EVT2_IP_SYSREG_APM,
	VCLK_V920_EVT2_IP_MAILBOX_APM_AP,
	VCLK_V920_EVT2_IP_APBIF_PMU_ALIVE,
	VCLK_V920_EVT2_IP_INTMEM_ALIVE,
	VCLK_V920_EVT2_IP_PMU_INTR_GEN,
	VCLK_V920_EVT2_IP_XIU_DP_ALIVE,
	VCLK_V920_EVT2_IP_APM_CMU_APM,
	VCLK_V920_EVT2_IP_GREBE_APM,
	VCLK_V920_EVT2_IP_APBIF_GPIO_ALIVE,
	VCLK_V920_EVT2_IP_APBIF_TOP_RTC,
	VCLK_V920_EVT2_IP_D_TZPC_APM,
	VCLK_V920_EVT2_IP_MAILBOX_AP_DBGCORE,
	VCLK_V920_EVT2_IP_APBIF_RTC,
	VCLK_V920_EVT2_IP_ROM_CRC32_HOST,
	VCLK_V920_EVT2_IP_MAILBOX_APM_SFI0,
	VCLK_V920_EVT2_IP_MAILBOX_APM_SFI1,
	VCLK_V920_EVT2_IP_SPMI_MASTER_PMIC,
	VCLK_V920_EVT2_IP_ROM_CRC32_HCU,
	VCLK_V920_EVT2_IP_HW_SCANDUMP_CLKSTOP_CTRL,
	VCLK_V920_EVT2_IP_APM_DTA,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_ALIVE,
	VCLK_V920_EVT2_IP_VGEN_LITE_APM,
	VCLK_V920_EVT2_IP_SYSMMU_S0_ALIVE,
	VCLK_V920_EVT2_IP_SFMPU_ALIVE,
	VCLK_V920_EVT2_IP_SPC_APM,
	VCLK_V920_EVT2_IP_APBIF_INTCOMB_VGPIO2PMU,
	VCLK_V920_EVT2_IP_APBIF_INTCOMB_VGPIO2APM,
	VCLK_V920_EVT2_IP_APBIF_INTCOMB_VGPIO2AP,
	VCLK_V920_EVT2_IP_XIU_D_ALIVE,
	VCLK_V920_EVT2_IP_SFMPU_INTMEM,
	VCLK_V920_EVT2_IP_BIC_APB_ALIVE,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IP_ALIVE,
	VCLK_V920_EVT2_IP_LH_AXI_MI_ID_DBGCORE_ALIVE,
	VCLK_V920_EVT2_IP_PMU,
	VCLK_V920_EVT2_IP_ASYNCAHB_MI_APM,
	VCLK_V920_EVT2_IP_AUD_CMU_AUD,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D_AUD,
	VCLK_V920_EVT2_IP_PPMU_D_AUD,
	VCLK_V920_EVT2_IP_SYSREG_AUD,
	VCLK_V920_EVT2_IP_ABOX,
	VCLK_V920_EVT2_IP_GPIO_AUD,
	VCLK_V920_EVT2_IP_AXI_US_32TO128,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_AUD,
	VCLK_V920_EVT2_IP_WDT_AUD0,
	VCLK_V920_EVT2_IP_DFTMUX_AUD,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_AUD,
	VCLK_V920_EVT2_IP_AD_APB_SMMU_AUD_S1_NS,
	VCLK_V920_EVT2_IP_WDT_AUD1,
	VCLK_V920_EVT2_IP_WDT_AUD2,
	VCLK_V920_EVT2_IP_D_TZPC_AUD,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IP_AUD,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IP_AUD,
	VCLK_V920_EVT2_IP_XIU_D_AUD,
	VCLK_V920_EVT2_IP_SYSMMU_S0_AUD,
	VCLK_V920_EVT2_IP_VGEN_AUD0,
	VCLK_V920_EVT2_IP_VGEN_AUD1,
	VCLK_V920_EVT2_IP_VGEN_LITE_AUD,
	VCLK_V920_EVT2_IP_CLKMON_PLL_AUD,
	VCLK_V920_EVT2_IP_CLKMON_PLL_AVB,
	VCLK_V920_EVT2_IP_BICS_APB_P0_AUD,
	VCLK_V920_EVT2_IP_BICS_APB_P1_AUD,
	VCLK_V920_EVT2_IP_SFMPU_AUD,
	VCLK_V920_EVT2_IP_VGEN_AUD2,
	VCLK_V920_EVT2_IP_ADD_CH_CLK,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_CMU,
	VCLK_V920_EVT2_IP_D_TZPC_CMU,
	VCLK_V920_EVT2_IP_SFR_APBIF_CMU,
	VCLK_V920_EVT2_IP_CLKMON0_PLL_SHARED,
	VCLK_V920_EVT2_IP_CLKMON1_PLL_SHARED,
	VCLK_V920_EVT2_IP_SYSREG_CPUCL0,
	VCLK_V920_EVT2_IP_CSSYS,
	VCLK_V920_EVT2_IP_LH_ATB_MI_T_BDU,
	VCLK_V920_EVT2_IP_LH_ATB_MI_IT0_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_MI_LT0_CPUCL1_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_MI_IT1_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_MI_LT1_CPUCL1_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_MI_IT2_CPUCL0,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_CPUCL0,
	VCLK_V920_EVT2_IP_LH_CHI_SI_D_CLUSTER0,
	VCLK_V920_EVT2_IP_LH_ATB_SI_IT0_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_SI_IT1_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_SI_IT2_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_SI_IT3_CPUCL0,
	VCLK_V920_EVT2_IP_CPUCL0_CMU_CPUCL0,
	VCLK_V920_EVT2_IP_CLUSTER0,
	VCLK_V920_EVT2_IP_D_TZPC_CPUCL0,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IG_CSSYS,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IG_CSSYS,
	VCLK_V920_EVT2_IP_XIU_P_CPUCL0,
	VCLK_V920_EVT2_IP_XIU_DP_CSSYS,
	VCLK_V920_EVT2_IP_LH_AXI_SI_G_CSSYS,
	VCLK_V920_EVT2_IP_APB_ASYNC_P_CSSYS_0,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IG_ETR,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IG_ETR,
	VCLK_V920_EVT2_IP_BPS_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_MI_LT2_CPUCL1_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_MI_LT3_CPUCL1_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_MI_LT0_SFI,
	VCLK_V920_EVT2_IP_LH_ATB_MI_LT1_SFI,
	VCLK_V920_EVT2_IP_LH_ATB_MI_LT2_SFI,
	VCLK_V920_EVT2_IP_LH_ATB_MI_LT3_SFI,
	VCLK_V920_EVT2_IP_ADM_APB_G_CLUSTER0,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IG_STM,
	VCLK_V920_EVT2_IP_PPMU_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_MI_LT1_CPUCL2_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_MI_LT0_CPUCL2_CPUCL0,
	VCLK_V920_EVT2_IP_CPUCL0_CON,
	VCLK_V920_EVT2_IP_LH_AST_MI_L_IRI_GIC_CLUSTER0,
	VCLK_V920_EVT2_IP_LH_AST_SI_L_ICC_CLUSTER0_GIC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IG_STM,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_CLUSTER0_NOCL0,
	VCLK_V920_EVT2_IP_LH_ATB_MI_IT3_CPUCL0,
	VCLK_V920_EVT2_IP_CLKMON_PLL_CPUCL0,
	VCLK_V920_EVT2_IP_SECJTAG,
	VCLK_V920_EVT2_IP_QOS_OVERR_D_CPUCL0,
	VCLK_V920_EVT2_IP_SFMPU_P_CPUCL0,
	VCLK_V920_EVT2_IP_BICM_AXI_P_CPUCL0,
	VCLK_V920_EVT2_IP_BICS_APB_P_CPUCL0,
	VCLK_V920_EVT2_IP_XIU_P1_CPUCL0,
	VCLK_V920_EVT2_IP_CLUSTER1,
	VCLK_V920_EVT2_IP_CPUCL1_CMU_CPUCL1,
	VCLK_V920_EVT2_IP_SYSREG_CPUCL1,
	VCLK_V920_EVT2_IP_LH_ATB_SI_LT3_CPUCL1_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_SI_LT2_CPUCL1_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_SI_LT1_CPUCL1_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_SI_LT0_CPUCL1_CPUCL0,
	VCLK_V920_EVT2_IP_LH_CHI_SI_D_CLUSTER1,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_CPUCL1,
	VCLK_V920_EVT2_IP_D_TZPC_CPUCL1,
	VCLK_V920_EVT2_IP_ADM_APB_G_CLUSTER1,
	VCLK_V920_EVT2_IP_PPMU_CPUCL1,
	VCLK_V920_EVT2_IP_CPUCL1_CON,
	VCLK_V920_EVT2_IP_LH_AST_MI_L_IRI_GIC_CLUSTER1,
	VCLK_V920_EVT2_IP_LH_AST_SI_L_ICC_CLUSTER1_GIC,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_CLUSTER1_NOCL0,
	VCLK_V920_EVT2_IP_CLKMON_PLL_CPUCL1,
	VCLK_V920_EVT2_IP_QOS_OVERR_D_CPUCL1,
	VCLK_V920_EVT2_IP_BICM_AXI_P_CPUCL1,
	VCLK_V920_EVT2_IP_SFMPU_P_CPUCL1,
	VCLK_V920_EVT2_IP_BICS_APB_P_CPUCL1,
	VCLK_V920_EVT2_IP_XIU_P_CPUCL1,
	VCLK_V920_EVT2_IP_CLUSTER2,
	VCLK_V920_EVT2_IP_CPUCL2_CMU_CPUCL2,
	VCLK_V920_EVT2_IP_ADM_APB_G_CLUSTER2,
	VCLK_V920_EVT2_IP_PPMU_CPUCL2,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_CPUCL2,
	VCLK_V920_EVT2_IP_CPUCL2_CON,
	VCLK_V920_EVT2_IP_LH_AST_MI_L_IRI_GIC_CLUSTER2,
	VCLK_V920_EVT2_IP_LH_AST_SI_L_ICC_CLUSTER2_GIC,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_CLUSTER2_NOCL0,
	VCLK_V920_EVT2_IP_LH_CHI_SI_D_CLUSTER2,
	VCLK_V920_EVT2_IP_LH_ATB_SI_LT0_CPUCL2_CPUCL0,
	VCLK_V920_EVT2_IP_LH_ATB_SI_LT1_CPUCL2_CPUCL0,
	VCLK_V920_EVT2_IP_SYSREG_CPUCL2,
	VCLK_V920_EVT2_IP_D_TZPC_CPUCL2,
	VCLK_V920_EVT2_IP_CLKMON_PLL_CPUCL2,
	VCLK_V920_EVT2_IP_QOS_OVERR_D_CPUCL2,
	VCLK_V920_EVT2_IP_BICS_APB_P_CPUCL2,
	VCLK_V920_EVT2_IP_SFMPU_P_CPUCL2,
	VCLK_V920_EVT2_IP_BICM_AXI_P_CPUCL2,
	VCLK_V920_EVT2_IP_XIU_P_CPUCL2,
	VCLK_V920_EVT2_IP_DBGCORE_CMU_DBGCORE,
	VCLK_V920_EVT2_IP_GREBEINTEGRATION_DBGCORE,
	VCLK_V920_EVT2_IP_LH_AXI_SI_ID_DBGCORE_ALIVE,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IP_ALIVE,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0,
	VCLK_V920_EVT2_IP_SYSREG_DBGCORE,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0,
	VCLK_V920_EVT2_IP_WDT_DBGCORE,
	VCLK_V920_EVT2_IP_AHB_BUSMATRIX_DBGCORE,
	VCLK_V920_EVT2_IP_XHB_DBGCORE,
	VCLK_V920_EVT2_IP_APBIF_CSSYS_ALIVE,
	VCLK_V920_EVT2_IP_SYSREG_DBGCORE_CORE,
	VCLK_V920_EVT2_IP_D_TZPC_DBGCORE,
	VCLK_V920_EVT2_IP_APBIF_S2D_DBGCORE,
	VCLK_V920_EVT2_IP_DNC_CMU_DNC,
	VCLK_V920_EVT2_IP_D_TZPC_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD_CTRL_GNPU0_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD3_MMU_SDMA_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD_CTRL_DNC_GNPU0,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD_CTRL_DNC_GNPU1,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD_SRAM_DNC_SDMA,
	VCLK_V920_EVT2_IP_LH_AXI_MI_ID_IPDNC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD2_MMU_SDMA_DNC,
	VCLK_V920_EVT2_IP_SYSREG_DNC,
	VCLK_V920_EVT2_IP_TREX_D_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD_DRAM_DSP_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD1_MMU_SDMA_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD_DRAM_GNPU0_DNC,
	VCLK_V920_EVT2_IP_PPMU_D0_DNC,
	VCLK_V920_EVT2_IP_PPMU_D1_DNC,
	VCLK_V920_EVT2_IP_PPMU_D2_DNC,
	VCLK_V920_EVT2_IP_PPMU_D3_DNC,
	VCLK_V920_EVT2_IP_PPMU_D4_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_ID_IPDNC,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD_CTRL_DNC_SDMA,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD_CTRL_DNC_DSP,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD_CTRL_GNPU1_DNC,
	VCLK_V920_EVT2_IP_IP_DNC,
	VCLK_V920_EVT2_IP_AS_APB_VGEN_LITE_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD_DRAM_GNPU1_DNC,
	VCLK_V920_EVT2_IP_VGEN_LITE_DNC,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_LP_DNC_DSP,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_LP_DNC_SDMA,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_LP_DNC_GNPU1,
	VCLK_V920_EVT2_IP_ADM_DAP_DNC,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_DNC,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU1_DNC,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU2_DNC,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU3_DNC,
	VCLK_V920_EVT2_IP_SYSMMU_S1_PMMU0_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD0_MMU_SDMA_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD_CTRL_DSP_DNC,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_LP_DNC_GNPU0,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_D0_DNC,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_D1_DNC,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_D2_DNC,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_D3_DNC,
	VCLK_V920_EVT2_IP_SYSMMU_S0_DNC,
	VCLK_V920_EVT2_IP_SYSMMU_S1_DNC,
	VCLK_V920_EVT2_IP_XIU_D_DNC,
	VCLK_V920_EVT2_IP_LH_AST_SI_LG_DNC_NOCL0,
	VCLK_V920_EVT2_IP_SFMPU_P0_DNC,
	VCLK_V920_EVT2_IP_SFMPU_P1_DNC,
	VCLK_V920_EVT2_IP_BIC_APB_S0_DNC,
	VCLK_V920_EVT2_IP_BIC_APB_S1_DNC,
	VCLK_V920_EVT2_IP_BAAW_P_DNC,
	VCLK_V920_EVT2_IP_SYSREG_DPTX,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_DPTX,
	VCLK_V920_EVT2_IP_D_TZPC_DPTX,
	VCLK_V920_EVT2_IP_DPTX_CMU_DPTX,
	VCLK_V920_EVT2_IP_DP_LINK0,
	VCLK_V920_EVT2_IP_DP_LINK1,
	VCLK_V920_EVT2_IP_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0,
	VCLK_V920_EVT2_IP_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1,
	VCLK_V920_EVT2_IP_SFMPU_DPTX,
	VCLK_V920_EVT2_IP_BIC_DPTX,
	VCLK_V920_EVT2_IP_DPUB_CMU_DPUB,
	VCLK_V920_EVT2_IP_SYSREG_DPUB,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_DPUB,
	VCLK_V920_EVT2_IP_D_TZPC_DPUB,
	VCLK_V920_EVT2_IP_AD_APB_DECON_MAIN_DPUB0,
	VCLK_V920_EVT2_IP_DPUB,
	VCLK_V920_EVT2_IP_SFMPU_DPUB,
	VCLK_V920_EVT2_IP_BICS_APB_P0_DPUB,
	VCLK_V920_EVT2_IP_DPUF_CMU_DPUF,
	VCLK_V920_EVT2_IP_SYSREG_DPUF,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU3_DPUF,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU2_DPUF,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU1_DPUF,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_DPUF,
	VCLK_V920_EVT2_IP_PPMU_D0_DPUF1,
	VCLK_V920_EVT2_IP_PPMU_D1_DPUF0,
	VCLK_V920_EVT2_IP_PPMU_D1_DPUF1,
	VCLK_V920_EVT2_IP_PPMU_D0_DPUF0,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_DPUF,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D0_DPUF,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D1_DPUF,
	VCLK_V920_EVT2_IP_D_TZPC_DPUF,
	VCLK_V920_EVT2_IP_DPUF,
	VCLK_V920_EVT2_IP_XIU_D0_DPUF,
	VCLK_V920_EVT2_IP_XIU_D1_DPUF,
	VCLK_V920_EVT2_IP_AD_APB_DPUF0_DMA,
	VCLK_V920_EVT2_IP_SYSMMU_S0_DPUF,
	VCLK_V920_EVT2_IP_SFMPU_DPUF,
	VCLK_V920_EVT2_IP_BIC_DPUF,
	VCLK_V920_EVT2_IP_VGEN0_0DPUF,
	VCLK_V920_EVT2_IP_VGEN0_1DPUF,
	VCLK_V920_EVT2_IP_VGEN1_0DPUF,
	VCLK_V920_EVT2_IP_VGEN1_1DPUF,
	VCLK_V920_EVT2_IP_DPUF1_CMU_DPUF1,
	VCLK_V920_EVT2_IP_DPUF2_CMU_DPUF2,
	VCLK_V920_EVT2_IP_DSP_CMU_DSP,
	VCLK_V920_EVT2_IP_SYSREG_DSP,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD_CTRL_DNC_DSP,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD_SRAM_SDMA_DSP,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_LP_DNC_DSP,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_DSP_SDMA,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD_CTRL_DSP_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD_DRAM_DSP_DNC,
	VCLK_V920_EVT2_IP_D_TZPC_DSP,
	VCLK_V920_EVT2_IP_IP_DSP,
	VCLK_V920_EVT2_IP_SFMPU_P_DSP,
	VCLK_V920_EVT2_IP_BIC_APB_S_DSP,
	VCLK_V920_EVT2_IP_G3D_CMU_G3D,
	VCLK_V920_EVT2_IP_SYSREG_G3D,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IP_G3D,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_G3D,
	VCLK_V920_EVT2_IP_D_TZPC_G3D,
	VCLK_V920_EVT2_IP_BG3D_PWRCTL,
	VCLK_V920_EVT2_IP_ADM_DAP_G_G3D,
	VCLK_V920_EVT2_IP_GPU,
	VCLK_V920_EVT2_IP_ASB_G3D,
	VCLK_V920_EVT2_IP_GNPU_CMU_GNPU,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_LP_DNC_GNPU,
	VCLK_V920_EVT2_IP_D_TZPC_GNPU,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD_CTRL_DNC_GNPU,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD_DRAM_GNPU_DNC,
	VCLK_V920_EVT2_IP_SYSREG_GNPU,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD_CTRL_GNPU_DNC,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU,
	VCLK_V920_EVT2_IP_IP_NPUCORE,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA,
	VCLK_V920_EVT2_IP_SFMPU_P_GNPU,
	VCLK_V920_EVT2_IP_BIC_APB_S_GNPU,
	VCLK_V920_EVT2_IP_HSI0_CMU_HSI0,
	VCLK_V920_EVT2_IP_LH_ACEL_SI_D0_HSI0,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_HSI0,
	VCLK_V920_EVT2_IP_GPIO_HSI0,
	VCLK_V920_EVT2_IP_SYSREG_HSI0,
	VCLK_V920_EVT2_IP_XIU_D0_HSI0,
	VCLK_V920_EVT2_IP_PPMU_D0_HSI0,
	VCLK_V920_EVT2_IP_XIU_P0_HSI0,
	VCLK_V920_EVT2_IP_PCIE_GEN5_2L,
	VCLK_V920_EVT2_IP_PCIE_IA_GEN5A_2L,
	VCLK_V920_EVT2_IP_PCIE_IA_GEN5B_2L,
	VCLK_V920_EVT2_IP_D_TZPC_HSI0_0,
	VCLK_V920_EVT2_IP_XIU_D1_HSI0,
	VCLK_V920_EVT2_IP_PPMU_D1_HSI0,
	VCLK_V920_EVT2_IP_PCIE_IA_GEN5A_4L,
	VCLK_V920_EVT2_IP_PCIE_IA_GEN5B_4L,
	VCLK_V920_EVT2_IP_LH_ACEL_SI_D1_HSI0,
	VCLK_V920_EVT2_IP_PCIE_GEN5_4L,
	VCLK_V920_EVT2_IP_D_TZPC_HSI0_1,
	VCLK_V920_EVT2_IP_VGEN_PCIE_GEN5A_2L,
	VCLK_V920_EVT2_IP_VGEN_PCIE_GEN5A_4L,
	VCLK_V920_EVT2_IP_VGEN_PCIE_GEN5B_2L,
	VCLK_V920_EVT2_IP_VGEN_PCIE_GEN5B_4L,
	VCLK_V920_EVT2_IP_QE_PCIE_GEN5A_2L,
	VCLK_V920_EVT2_IP_QE_PCIE_GEN5A_4L,
	VCLK_V920_EVT2_IP_QE_PCIE_GEN5B_2L,
	VCLK_V920_EVT2_IP_QE_PCIE_GEN5B_4L,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_HSI0,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU1_HSI0,
	VCLK_V920_EVT2_IP_XIU_D2_HSI0,
	VCLK_V920_EVT2_IP_SYSMMU_S0_HSI0,
	VCLK_V920_EVT2_IP_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL,
	VCLK_V920_EVT2_IP_HSI1_CMU_HSI1,
	VCLK_V920_EVT2_IP_MMC_CARD,
	VCLK_V920_EVT2_IP_SYSREG_HSI1,
	VCLK_V920_EVT2_IP_GPIO_HSI1,
	VCLK_V920_EVT2_IP_LH_ACEL_SI_D_HSI1,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_HSI1,
	VCLK_V920_EVT2_IP_XIU_D0_HSI1,
	VCLK_V920_EVT2_IP_XIU_P_HSI1,
	VCLK_V920_EVT2_IP_PPMU_HSI1,
	VCLK_V920_EVT2_IP_VGEN_LITE_HSI1,
	VCLK_V920_EVT2_IP_D_TZPC_HSI1,
	VCLK_V920_EVT2_IP_USB20DRD_0,
	VCLK_V920_EVT2_IP_USB20DRD_1,
	VCLK_V920_EVT2_IP_USB30DRD_0,
	VCLK_V920_EVT2_IP_USB20DRD_2,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_HSI1,
	VCLK_V920_EVT2_IP_XIU_D1_HSI1,
	VCLK_V920_EVT2_IP_SYSMMU_S0_HSI1,
	VCLK_V920_EVT2_IP_ETHERNET0,
	VCLK_V920_EVT2_IP_ETHERNET1,
	VCLK_V920_EVT2_IP_LH_ACEL_SI_D0_HSI2,
	VCLK_V920_EVT2_IP_QE_UFS_EMBD0,
	VCLK_V920_EVT2_IP_QE_UFS_EMBD1,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_HSI2,
	VCLK_V920_EVT2_IP_UFS_EMBD0,
	VCLK_V920_EVT2_IP_UFS_EMBD1,
	VCLK_V920_EVT2_IP_XIU_D0_HSI2,
	VCLK_V920_EVT2_IP_PPMU_UFS_EMBD0,
	VCLK_V920_EVT2_IP_PPMU_UFS_EMBD1,
	VCLK_V920_EVT2_IP_SYSMMU_S0_HSI2,
	VCLK_V920_EVT2_IP_XIU_D2_HSI2,
	VCLK_V920_EVT2_IP_VGEN_UFS_EMBD0,
	VCLK_V920_EVT2_IP_VGEN_UFS_EMBD1,
	VCLK_V920_EVT2_IP_XIU_D3_HSI2,
	VCLK_V920_EVT2_IP_LH_ACEL_SI_D1_HSI2,
	VCLK_V920_EVT2_IP_VGEN_ETHERNET0,
	VCLK_V920_EVT2_IP_VGEN_ETHERNET1,
	VCLK_V920_EVT2_IP_PPMU_ETHERNET0,
	VCLK_V920_EVT2_IP_PPMU_ETHERNET1,
	VCLK_V920_EVT2_IP_QE_ETHERNET0,
	VCLK_V920_EVT2_IP_QE_ETHERNET1,
	VCLK_V920_EVT2_IP_SYSMMU_S1_HSI2,
	VCLK_V920_EVT2_IP_SYSMMU_S1_PMMU0_HSI2,
	VCLK_V920_EVT2_IP_XIU_D1_HSI2,
	VCLK_V920_EVT2_IP_ASYNCAPB_SYSMMU_S0_HSI2_NS,
	VCLK_V920_EVT2_IP_D_TZPC_HSI2,
	VCLK_V920_EVT2_IP_GPIO_HSI2,
	VCLK_V920_EVT2_IP_HSI2_CMU_HSI2,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_HSI2,
	VCLK_V920_EVT2_IP_SYSREG_HSI2,
	VCLK_V920_EVT2_IP_CLKMON_PLL_ETH,
	VCLK_V920_EVT2_IP_GPIO_HSI2UFS,
	VCLK_V920_EVT2_IP_XIU_D4_HSI2,
	VCLK_V920_EVT2_IP_XIU_D5_HSI2,
	VCLK_V920_EVT2_IP_XIU_P_HSI2,
	VCLK_V920_EVT2_IP_BICM_AXI_D0_HSI2,
	VCLK_V920_EVT2_IP_BICM_AXI_D1_HSI2,
	VCLK_V920_EVT2_IP_BICS_APB_P0_HSI2,
	VCLK_V920_EVT2_IP_BICS_APB_P1_HSI2,
	VCLK_V920_EVT2_IP_SFMPU_HSI2,
	VCLK_V920_EVT2_IP_SPC_HSI2,
	VCLK_V920_EVT2_IP_VGEN_D_ISP,
	VCLK_V920_EVT2_IP_D_TZPC_ISP,
	VCLK_V920_EVT2_IP_SYSREG_ISP,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_ISP,
	VCLK_V920_EVT2_IP_PPMU_D_ISP,
	VCLK_V920_EVT2_IP_QE_D0_ISP,
	VCLK_V920_EVT2_IP_ISP,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D_ISP,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_ISP,
	VCLK_V920_EVT2_IP_AS_APB_ISP0,
	VCLK_V920_EVT2_IP_LH_AST_MI_L0_TAA_ISP,
	VCLK_V920_EVT2_IP_LH_AST_SI_L0_ISP_SNW,
	VCLK_V920_EVT2_IP_SYSMMU_S0_ISP,
	VCLK_V920_EVT2_IP_ISP_CMU_ISP,
	VCLK_V920_EVT2_IP_BICS_APB_P_ISP,
	VCLK_V920_EVT2_IP_SFMPU_P_ISP,
	VCLK_V920_EVT2_IP_XIU_D1_ISP,
	VCLK_V920_EVT2_IP_SLH_AST_MI_L1_TAA_ISP,
	VCLK_V920_EVT2_IP_SLH_AST_SI_L1_ISP_SNW,
	VCLK_V920_EVT2_IP_BICM_AXI_D0_ISP,
	VCLK_V920_EVT2_IP_XIU_D0_ISP,
	VCLK_V920_EVT2_IP_M2M_CMU_M2M,
	VCLK_V920_EVT2_IP_D_TZPC_M2M,
	VCLK_V920_EVT2_IP_SYSREG_M2M,
	VCLK_V920_EVT2_IP_PPMU_D0_M2M,
	VCLK_V920_EVT2_IP_PPMU_D1_M2M,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_M2M,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU1_M2M,
	VCLK_V920_EVT2_IP_SYSMMU_S0_M2M,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_M2M,
	VCLK_V920_EVT2_IP_AS_APB_M2M0,
	VCLK_V920_EVT2_IP_XIU_D0_M2M,
	VCLK_V920_EVT2_IP_XIU_D1_M2M,
	VCLK_V920_EVT2_IP_QE_D_JPEG,
	VCLK_V920_EVT2_IP_QE_D_M2M,
	VCLK_V920_EVT2_IP_VGEN_LITE_D_M2M,
	VCLK_V920_EVT2_IP_M2M_D0,
	VCLK_V920_EVT2_IP_M2M_D1,
	VCLK_V920_EVT2_IP_JPEG,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IP_JPEG,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IP_JPEG,
	VCLK_V920_EVT2_IP_LH_ACEL_SI_D0_M2M,
	VCLK_V920_EVT2_IP_LH_ACEL_SI_D1_M2M,
	VCLK_V920_EVT2_IP_AS_APB_M2M_JPEG,
	VCLK_V920_EVT2_IP_MFC_CMU_MFC,
	VCLK_V920_EVT2_IP_SYSREG_MFC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D1_MFC,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_MFC,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_MFC,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU1_MFC,
	VCLK_V920_EVT2_IP_PPMU_D0_MFC,
	VCLK_V920_EVT2_IP_PPMU_D1_MFC,
	VCLK_V920_EVT2_IP_PPMU_D2_WFD,
	VCLK_V920_EVT2_IP_XIU_D1_MFC,
	VCLK_V920_EVT2_IP_AS_APB_WFD_NS,
	VCLK_V920_EVT2_IP_MFC,
	VCLK_V920_EVT2_IP_WFD,
	VCLK_V920_EVT2_IP_D_TZPC_MFC,
	VCLK_V920_EVT2_IP_LH_ATB_MI_IT_MFC,
	VCLK_V920_EVT2_IP_AS_APB_MFC,
	VCLK_V920_EVT2_IP_VGEN_LITE_MFC,
	VCLK_V920_EVT2_IP_LH_AST_MI_OTF1_MFD_MFC,
	VCLK_V920_EVT2_IP_LH_AST_MI_OTF3_MFD_MFC,
	VCLK_V920_EVT2_IP_LH_AST_SI_OTF0_MFC_MFD,
	VCLK_V920_EVT2_IP_LH_AST_SI_OTF1_MFC_MFD,
	VCLK_V920_EVT2_IP_LH_AST_SI_OTF2_MFC_MFD,
	VCLK_V920_EVT2_IP_LH_AST_SI_OTF3_MFC_MFD,
	VCLK_V920_EVT2_IP_LH_AXI_MI_ID_MFC,
	VCLK_V920_EVT2_IP_LH_AST_MI_OTF2_MFD_MFC,
	VCLK_V920_EVT2_IP_LH_AST_MI_OTF0_MFD_MFC,
	VCLK_V920_EVT2_IP_SYSMMU_S0_MFC,
	VCLK_V920_EVT2_IP_XIU_D0_MFC,
	VCLK_V920_EVT2_IP_LH_ATB_SI_IT_MFC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D0_MFC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_ID_MFC,
	VCLK_V920_EVT2_IP_MFD_CMU_MFD,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_MFD,
	VCLK_V920_EVT2_IP_AS_APB_MFD,
	VCLK_V920_EVT2_IP_D_TZPC_MFD,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D0_MFD,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D1_MFD,
	VCLK_V920_EVT2_IP_MFD,
	VCLK_V920_EVT2_IP_PPMU_D0_MFD,
	VCLK_V920_EVT2_IP_PPMU_D1_MFD,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_MFD,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU1_MFD,
	VCLK_V920_EVT2_IP_VGEN_LITE_MFD,
	VCLK_V920_EVT2_IP_SYSREG_MFD,
	VCLK_V920_EVT2_IP_LH_AST_SI_OTF0_MFD_MFC,
	VCLK_V920_EVT2_IP_LH_AST_SI_OTF2_MFD_MFC,
	VCLK_V920_EVT2_IP_LH_AST_SI_OTF1_MFD_MFC,
	VCLK_V920_EVT2_IP_LH_AST_SI_OTF3_MFD_MFC,
	VCLK_V920_EVT2_IP_LH_AST_MI_OTF0_MFC_MFD,
	VCLK_V920_EVT2_IP_LH_AST_MI_OTF1_MFC_MFD,
	VCLK_V920_EVT2_IP_LH_AST_MI_OTF2_MFC_MFD,
	VCLK_V920_EVT2_IP_LH_AST_MI_OTF3_MFC_MFD,
	VCLK_V920_EVT2_IP_ADM_APB_MFCMFD,
	VCLK_V920_EVT2_IP_SYSMMU_S0_MFD,
	VCLK_V920_EVT2_IP_XIU_D_MFD,
	VCLK_V920_EVT2_IP_MIF_CMU_MIF,
	VCLK_V920_EVT2_IP_DDRPHY0,
	VCLK_V920_EVT2_IP_SYSREG_MIF,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_MIF,
	VCLK_V920_EVT2_IP_PPC_DEBUG0,
	VCLK_V920_EVT2_IP_SMC0,
	VCLK_V920_EVT2_IP_QCH_ADAPTER_PPC_DEBUG0,
	VCLK_V920_EVT2_IP_D_TZPC_MIF,
	VCLK_V920_EVT2_IP_SMC1,
	VCLK_V920_EVT2_IP_DDRPHY1,
	VCLK_V920_EVT2_IP_PPC_DEBUG1,
	VCLK_V920_EVT2_IP_QCH_ADAPTER_PPC_DEBUG1,
	VCLK_V920_EVT2_IP_SFMPU_P_MIF,
	VCLK_V920_EVT2_IP_SPC_MIF,
	VCLK_V920_EVT2_IP_SPMPU_P_MIF,
	VCLK_V920_EVT2_IP_QCH_ADAPTER_SMC0,
	VCLK_V920_EVT2_IP_QCH_ADAPTER_SMC1,
	VCLK_V920_EVT2_IP_QCH_ADAPTER_DDRPHY0,
	VCLK_V920_EVT2_IP_QCH_ADAPTER_DDRPHY1,
	VCLK_V920_EVT2_IP_CLKMON_PLL_MIF,
	VCLK_V920_EVT2_IP_BIC_APB_S_MIF,
	VCLK_V920_EVT2_IP_MISC_CMU_MISC,
	VCLK_V920_EVT2_IP_LH_ACEL_SI_D_MISC,
	VCLK_V920_EVT2_IP_PDMA0,
	VCLK_V920_EVT2_IP_PDMA1,
	VCLK_V920_EVT2_IP_PDMA2,
	VCLK_V920_EVT2_IP_PDMA3,
	VCLK_V920_EVT2_IP_PDMA4,
	VCLK_V920_EVT2_IP_PPMU_D0_MISC,
	VCLK_V920_EVT2_IP_QE_D_PDMA0,
	VCLK_V920_EVT2_IP_QE_D_PDMA1,
	VCLK_V920_EVT2_IP_QE_D_PDMA2,
	VCLK_V920_EVT2_IP_QE_D_PDMA3,
	VCLK_V920_EVT2_IP_QE_D_PDMA4,
	VCLK_V920_EVT2_IP_QE_D_SPDMA0,
	VCLK_V920_EVT2_IP_QE_D_SPDMA1,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_MISC,
	VCLK_V920_EVT2_IP_SPDMA0,
	VCLK_V920_EVT2_IP_SPDMA1,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_MISC,
	VCLK_V920_EVT2_IP_SYSREG_MISC,
	VCLK_V920_EVT2_IP_VGEN_D_PDMA0,
	VCLK_V920_EVT2_IP_VGEN_D_PDMA1,
	VCLK_V920_EVT2_IP_VGEN_D_PDMA2,
	VCLK_V920_EVT2_IP_VGEN_D_PDMA3,
	VCLK_V920_EVT2_IP_VGEN_D_PDMA4,
	VCLK_V920_EVT2_IP_VGEN_D_SPDMA0,
	VCLK_V920_EVT2_IP_VGEN_D_SPDMA1,
	VCLK_V920_EVT2_IP_XIU_D0_MISC,
	VCLK_V920_EVT2_IP_D_TZPC_MISC,
	VCLK_V920_EVT2_IP_AD_APB_SYSMMU_S0_MISC,
	VCLK_V920_EVT2_IP_SYSMMU_S0_MISC,
	VCLK_V920_EVT2_IP_SYSREG_MISC_1,
	VCLK_V920_EVT2_IP_SYSREG_MISC_2,
	VCLK_V920_EVT2_IP_XIU_D1_MISC,
	VCLK_V920_EVT2_IP_MCT0_MISC,
	VCLK_V920_EVT2_IP_OTP_CON_BIRA,
	VCLK_V920_EVT2_IP_OTP_CON_BISR,
	VCLK_V920_EVT2_IP_OTP_CON_TOP,
	VCLK_V920_EVT2_IP_WDT_CLUSTER0,
	VCLK_V920_EVT2_IP_WDT_CLUSTER1,
	VCLK_V920_EVT2_IP_LH_AST_MI_L_ICC_CLUSTER0_GIC,
	VCLK_V920_EVT2_IP_LH_AST_MI_L_ICC_CLUSTER1_GIC,
	VCLK_V920_EVT2_IP_LH_AST_MI_L_ICC_CLUSTER2_GIC,
	VCLK_V920_EVT2_IP_LH_AST_SI_L_IRI_GIC_CLUSTER0,
	VCLK_V920_EVT2_IP_LH_AST_SI_L_IRI_GIC_CLUSTER1,
	VCLK_V920_EVT2_IP_LH_AST_SI_L_IRI_GIC_CLUSTER2,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_MISC_GIC,
	VCLK_V920_EVT2_IP_QE_D_GIC,
	VCLK_V920_EVT2_IP_VGEN_D_GIC,
	VCLK_V920_EVT2_IP_TMU_SUB0,
	VCLK_V920_EVT2_IP_TMU_TOP,
	VCLK_V920_EVT2_IP_VOLMON_INT,
	VCLK_V920_EVT2_IP_LH_AXI_SI_ID_MISC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_ID_MISC,
	VCLK_V920_EVT2_IP_TMU_SUB1,
	VCLK_V920_EVT2_IP_ADC_MISC,
	VCLK_V920_EVT2_IP_PPMU_D1_MISC,
	VCLK_V920_EVT2_IP_SYSMMU_S1_PMMU0_MISC,
	VCLK_V920_EVT2_IP_SYSMMU_S1_MISC,
	VCLK_V920_EVT2_IP_XIU_D2_MISC,
	VCLK_V920_EVT2_IP_SFMPU_P_MISC,
	VCLK_V920_EVT2_IP_BICM_AXI_D_MISC,
	VCLK_V920_EVT2_IP_BICS_APB_P_MISC,
	VCLK_V920_EVT2_IP_GIC,
	VCLK_V920_EVT2_IP_MCT1_MISC,
	VCLK_V920_EVT2_IP_AXI_US_64TO128_D_GIC,
	VCLK_V920_EVT2_IP_NOCL0_CMU_NOCL0,
	VCLK_V920_EVT2_IP_SYSREG_NOCL0,
	VCLK_V920_EVT2_IP_MPACE2AXI_DP0_NOCL0,
	VCLK_V920_EVT2_IP_MPACE2AXI_DP1_NOCL0,
	VCLK_V920_EVT2_IP_PPC_G_SCI,
	VCLK_V920_EVT2_IP_TREX_P_NOCL0,
	VCLK_V920_EVT2_IP_LH_ATB_SI_T_BDU,
	VCLK_V920_EVT2_IP_BDU,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_G3D,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_CPUCL0,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_CPUCL1,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D0_G3D,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D1_G3D,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D2_G3D,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D3_G3D,
	VCLK_V920_EVT2_IP_TREX_D_NOCL0,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_ALIVE,
	VCLK_V920_EVT2_IP_D_TZPC_NOCL0,
	VCLK_V920_EVT2_IP_WOW_D_CPUCL2,
	VCLK_V920_EVT2_IP_WOW_D2_G3D,
	VCLK_V920_EVT2_IP_WOW_D3_G3D,
	VCLK_V920_EVT2_IP_WOW_D0_TREX,
	VCLK_V920_EVT2_IP_WOW_D1_TREX,
	VCLK_V920_EVT2_IP_LH_AST_MI_G_NOCL1,
	VCLK_V920_EVT2_IP_MPACE_ASB_D0_NOCL0,
	VCLK_V920_EVT2_IP_MPACE_ASB_D1_NOCL0,
	VCLK_V920_EVT2_IP_MPACE_ASB_D2_NOCL0,
	VCLK_V920_EVT2_IP_MPACE_ASB_D3_NOCL0,
	VCLK_V920_EVT2_IP_LH_CHI_MI_D_CLUSTER0,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_MIF0,
	VCLK_V920_EVT2_IP_MPACE_ASB_D4_NOCL0,
	VCLK_V920_EVT2_IP_MPACE_ASB_D5_NOCL0,
	VCLK_V920_EVT2_IP_MPACE_ASB_D6_NOCL0,
	VCLK_V920_EVT2_IP_MPACE_ASB_D7_NOCL0,
	VCLK_V920_EVT2_IP_WOW_D0_G3D,
	VCLK_V920_EVT2_IP_WOW_D1_G3D,
	VCLK_V920_EVT2_IP_WOW_D2_TREX,
	VCLK_V920_EVT2_IP_WOW_D3_TREX,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_CPUCL2,
	VCLK_V920_EVT2_IP_LH_AST_MI_G_NOCL2,
	VCLK_V920_EVT2_IP_WOW_D_CPUCL0,
	VCLK_V920_EVT2_IP_WOW_D_CPUCL1,
	VCLK_V920_EVT2_IP_LH_CHI_MI_D_CLUSTER1,
	VCLK_V920_EVT2_IP_LH_CHI_MI_D_CLUSTER2,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_MIF1,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_MIF2,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_MIF3,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_PERIC0,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_PERIC1,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_MISC_GIC,
	VCLK_V920_EVT2_IP_PPMU_D0_SCI,
	VCLK_V920_EVT2_IP_PPMU_D1_SCI,
	VCLK_V920_EVT2_IP_PPMU_D2_SCI,
	VCLK_V920_EVT2_IP_PPMU_D3_SCI,
	VCLK_V920_EVT2_IP_PPMU_D4_SCI,
	VCLK_V920_EVT2_IP_PPMU_D5_SCI,
	VCLK_V920_EVT2_IP_PPMU_D6_SCI,
	VCLK_V920_EVT2_IP_PPMU_D7_SCI,
	VCLK_V920_EVT2_IP_WOW_D0_SCI,
	VCLK_V920_EVT2_IP_WOW_D1_SCI,
	VCLK_V920_EVT2_IP_WOW_D2_SCI,
	VCLK_V920_EVT2_IP_WOW_D3_SCI,
	VCLK_V920_EVT2_IP_WOW_D4_SCI,
	VCLK_V920_EVT2_IP_WOW_D5_SCI,
	VCLK_V920_EVT2_IP_WOW_D6_SCI,
	VCLK_V920_EVT2_IP_WOW_D7_SCI,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_CLUSTER0_NOCL0,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_CLUSTER1_NOCL0,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_CLUSTER2_NOCL0,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_MISC,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_D0_NOCL1_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_D1_NOCL1_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_D2_NOCL1_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_D3_NOCL1_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_P_NOCL0_NOCL1,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_P_NOCL0_NOCL2,
	VCLK_V920_EVT2_IP_PPMU_D0_TREX,
	VCLK_V920_EVT2_IP_PPMU_D1_TREX,
	VCLK_V920_EVT2_IP_PPMU_D2_TREX,
	VCLK_V920_EVT2_IP_PPMU_D3_TREX,
	VCLK_V920_EVT2_IP_PPMU_DP0_SCI,
	VCLK_V920_EVT2_IP_PPMU_DP1_SCI,
	VCLK_V920_EVT2_IP_PPMU_P_CPUCL0,
	VCLK_V920_EVT2_IP_PPMU_P_CPUCL1,
	VCLK_V920_EVT2_IP_PPMU_P_CPUCL2,
	VCLK_V920_EVT2_IP_WOW_D_TREX_QURGENT,
	VCLK_V920_EVT2_IP_PPMU_DP2_SCI,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_CMU,
	VCLK_V920_EVT2_IP_LH_AST_MI_LG_DNC_NOCL0,
	VCLK_V920_EVT2_IP_PPMU_DP_TREX,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_D0_NOCL2_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_D1_NOCL2_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_D2_NOCL2_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_D3_NOCL2_NOCL0,
	VCLK_V920_EVT2_IP_ADM_APB_G_BDU,
	VCLK_V920_EVT2_IP_BIC_APB_P_NOCL0,
	VCLK_V920_EVT2_IP_SFMPU_P_NOCL0,
	VCLK_V920_EVT2_IP_SCI,
	VCLK_V920_EVT2_IP_NOCL1_CMU_NOCL1,
	VCLK_V920_EVT2_IP_SYSREG_NOCL1,
	VCLK_V920_EVT2_IP_TREX_D_NOCL1,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D0_HSI0,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D1_HSI0,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D_ALIVE,
	VCLK_V920_EVT2_IP_TREX_P_NOCL1,
	VCLK_V920_EVT2_IP_D_TZPC_NOCL1,
	VCLK_V920_EVT2_IP_LH_AST_SI_G_NOCL1,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D_AUD,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_HSI2,
	VCLK_V920_EVT2_IP_LH_AXI_MI_G_CSSYS,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D_SSP,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_AUD,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_DNC,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_SSP,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_HSI0,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D_G3D_PTW,
	VCLK_V920_EVT2_IP_CACHEAID_NOCL1,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_SFI,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D0_HSI2,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D1_HSI2,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_D0_DNC,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_D1_DNC,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_D2_DNC,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_D3_DNC,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_P_NOCL0_NOCL1,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_D0_NOCL1_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_D2_NOCL1_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_D1_NOCL1_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_D3_NOCL1_NOCL0,
	VCLK_V920_EVT2_IP_PPMU_D_ALIVE,
	VCLK_V920_EVT2_IP_PPMU_G_CSSYS,
	VCLK_V920_EVT2_IP_PPMU_D_G3DMMU,
	VCLK_V920_EVT2_IP_PPMU_D0_NOCL1,
	VCLK_V920_EVT2_IP_PPMU_D1_NOCL1,
	VCLK_V920_EVT2_IP_PPMU_D2_NOCL1,
	VCLK_V920_EVT2_IP_PPMU_D3_NOCL1,
	VCLK_V920_EVT2_IP_SFMPU_P_NOCL1,
	VCLK_V920_EVT2_IP_BIC_APB_P_NOCL1,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D0_MFC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D1_MFC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D0_MFD,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D1_MFD,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D_MISC,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_MFC,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_MFD,
	VCLK_V920_EVT2_IP_PPMU_P_HSI0,
	VCLK_V920_EVT2_IP_TREX_D_NOCL2,
	VCLK_V920_EVT2_IP_SYSREG_NOCL2,
	VCLK_V920_EVT2_IP_D_TZPC_NOCL2,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D_HSI1,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D0_DPUF2,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D0_DPUF0,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D0_DPUF1,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D1_DPUF2,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D1_DPUF0,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D1_DPUF1,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D_ACC,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D0_SNW,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D_ISP,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D_TAA,
	VCLK_V920_EVT2_IP_LH_AST_SI_G_NOCL2,
	VCLK_V920_EVT2_IP_TREX_P_NOCL2,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_ACC,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_DPUF1,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_DPTX,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_DPUB,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_DPUF0,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_DPUF2,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_HSI1,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_ISP,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_TAA,
	VCLK_V920_EVT2_IP_NOCL2_CMU_NOCL2,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_SNW,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D1_SNW,
	VCLK_V920_EVT2_IP_LH_AXI_MI_D2_SNW,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D0_M2M,
	VCLK_V920_EVT2_IP_LH_ACEL_MI_D1_M2M,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_P_M2M,
	VCLK_V920_EVT2_IP_PPMU_D0_NOCL2,
	VCLK_V920_EVT2_IP_PPMU_D1_NOCL2,
	VCLK_V920_EVT2_IP_PPMU_D2_NOCL2,
	VCLK_V920_EVT2_IP_PPMU_D3_NOCL2,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_D0_NOCL2_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_D1_NOCL2_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_D2_NOCL2_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_SI_D3_NOCL2_NOCL0,
	VCLK_V920_EVT2_IP_LH_TAXI_MI_P_NOCL0_NOCL2,
	VCLK_V920_EVT2_IP_CACHEAID_NOCL2,
	VCLK_V920_EVT2_IP_SFMPU_P_NOCL2,
	VCLK_V920_EVT2_IP_BIC_APB_P_NOCL2,
	VCLK_V920_EVT2_IP_GPIO_PERIC0,
	VCLK_V920_EVT2_IP_SYSREG_PERIC0,
	VCLK_V920_EVT2_IP_PERIC0_CMU_PERIC0,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_PERIC0,
	VCLK_V920_EVT2_IP_D_TZPC_PERIC0,
	VCLK_V920_EVT2_IP_USI00_USI,
	VCLK_V920_EVT2_IP_USI00_I2C,
	VCLK_V920_EVT2_IP_USI01_USI,
	VCLK_V920_EVT2_IP_USI01_I2C,
	VCLK_V920_EVT2_IP_USI02_USI,
	VCLK_V920_EVT2_IP_USI02_I2C,
	VCLK_V920_EVT2_IP_USI03_USI,
	VCLK_V920_EVT2_IP_USI03_I2C,
	VCLK_V920_EVT2_IP_USI04_USI,
	VCLK_V920_EVT2_IP_USI04_I2C,
	VCLK_V920_EVT2_IP_USI05_USI,
	VCLK_V920_EVT2_IP_USI05_I2C,
	VCLK_V920_EVT2_IP_USI06_USI,
	VCLK_V920_EVT2_IP_USI06_I2C,
	VCLK_V920_EVT2_IP_USI07_USI,
	VCLK_V920_EVT2_IP_USI07_I2C,
	VCLK_V920_EVT2_IP_USI08_USI,
	VCLK_V920_EVT2_IP_USI08_I2C,
	VCLK_V920_EVT2_IP_I3C0,
	VCLK_V920_EVT2_IP_I3C1,
	VCLK_V920_EVT2_IP_I3C2,
	VCLK_V920_EVT2_IP_I3C3,
	VCLK_V920_EVT2_IP_PWM,
	VCLK_V920_EVT2_IP_SFMPU_P_PERIC0,
	VCLK_V920_EVT2_IP_GPIO_PERIC1,
	VCLK_V920_EVT2_IP_SYSREG_PERIC1,
	VCLK_V920_EVT2_IP_PERIC1_CMU_PERIC1,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_PERIC1,
	VCLK_V920_EVT2_IP_D_TZPC_PERIC1,
	VCLK_V920_EVT2_IP_USI09_USI,
	VCLK_V920_EVT2_IP_USI09_I2C,
	VCLK_V920_EVT2_IP_USI10_USI,
	VCLK_V920_EVT2_IP_USI10_I2C,
	VCLK_V920_EVT2_IP_USI11_USI,
	VCLK_V920_EVT2_IP_USI11_I2C,
	VCLK_V920_EVT2_IP_USI12_USI,
	VCLK_V920_EVT2_IP_USI12_I2C,
	VCLK_V920_EVT2_IP_USI13_USI,
	VCLK_V920_EVT2_IP_USI13_I2C,
	VCLK_V920_EVT2_IP_USI14_USI,
	VCLK_V920_EVT2_IP_USI15_USI,
	VCLK_V920_EVT2_IP_USI14_I2C,
	VCLK_V920_EVT2_IP_USI15_I2C,
	VCLK_V920_EVT2_IP_USI16_USI,
	VCLK_V920_EVT2_IP_USI16_I2C,
	VCLK_V920_EVT2_IP_USI17_USI,
	VCLK_V920_EVT2_IP_USI17_I2C,
	VCLK_V920_EVT2_IP_I3C4,
	VCLK_V920_EVT2_IP_I3C5,
	VCLK_V920_EVT2_IP_I3C6,
	VCLK_V920_EVT2_IP_I3C7,
	VCLK_V920_EVT2_IP_SFMPU_P_PERIC1,
	VCLK_V920_EVT2_IP_S2D_CMU_S2D,
	VCLK_V920_EVT2_IP_BIS_S2D,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF,
	VCLK_V920_EVT2_IP_SDMA_CMU_SDMA,
	VCLK_V920_EVT2_IP_SYSREG_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD0_MMU_SDMA_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD1_MMU_SDMA_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD2_MMU_SDMA_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD3_MMU_SDMA_DNC,
	VCLK_V920_EVT2_IP_LH_AXI_SI_LD_SRAM_SDMA_DSP,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1,
	VCLK_V920_EVT2_IP_D_TZPC_SDMA,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD_CTRL_DNC_SDMA,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_LP_DNC_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0,
	VCLK_V920_EVT2_IP_IP_SDMA_WRAP,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0,
	VCLK_V920_EVT2_IP_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1,
	VCLK_V920_EVT2_IP_LH_AXI_MI_LD_SRAM_DNC_SDMA,
	VCLK_V920_EVT2_IP_LH_AST_MI_LD_SRAM_DSP_SDMA,
	VCLK_V920_EVT2_IP_SFMPU_P_SDMA,
	VCLK_V920_EVT2_IP_BIC_APB_S_SDMA,
	VCLK_V920_EVT2_IP_USI19_USI,
	VCLK_V920_EVT2_IP_CLKMON0,
	VCLK_V920_EVT2_IP_USI18_USI,
	VCLK_V920_EVT2_IP_USI20_USI,
	VCLK_V920_EVT2_IP_SC_SFI,
	VCLK_V920_EVT2_IP_D_TZPC_SFI,
	VCLK_V920_EVT2_IP_GPIO_SFI,
	VCLK_V920_EVT2_IP_MAILBOX_AP4,
	VCLK_V920_EVT2_IP_MCT0_SFI,
	VCLK_V920_EVT2_IP_ROM_CRC32_SFI,
	VCLK_V920_EVT2_IP_SYSREG_SFI,
	VCLK_V920_EVT2_IP_VOLMON,
	VCLK_V920_EVT2_IP_WDT0_SFI,
	VCLK_V920_EVT2_IP_USI21_USI,
	VCLK_V920_EVT2_IP_D_SFPC_SFI,
	VCLK_V920_EVT2_IP_INTMEM_SFI,
	VCLK_V920_EVT2_IP_ASYNCAPB_INTMEM,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D_SFI,
	VCLK_V920_EVT2_IP_XIU_DP_SFI,
	VCLK_V920_EVT2_IP_XSPI,
	VCLK_V920_EVT2_IP_LH_ATB_SI_LT0_SFI,
	VCLK_V920_EVT2_IP_LH_ATB_SI_LT1_SFI,
	VCLK_V920_EVT2_IP_LH_ATB_SI_LT2_SFI,
	VCLK_V920_EVT2_IP_LH_ATB_SI_LT3_SFI,
	VCLK_V920_EVT2_IP_WDT1_SFI,
	VCLK_V920_EVT2_IP_CLUSTER_SFI,
	VCLK_V920_EVT2_IP_CLKMON1,
	VCLK_V920_EVT2_IP_CLKMON2,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IP1_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IP1_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IDP0_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IDP1_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IP0_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IDP0_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IDP1_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IP0_SFI,
	VCLK_V920_EVT2_IP_MAILBOX_AP0,
	VCLK_V920_EVT2_IP_MAILBOX_AP1,
	VCLK_V920_EVT2_IP_MAILBOX_AP7,
	VCLK_V920_EVT2_IP_MAILBOX_AP2,
	VCLK_V920_EVT2_IP_MAILBOX_AP3,
	VCLK_V920_EVT2_IP_MAILBOX_AP6,
	VCLK_V920_EVT2_IP_MAILBOX_DNC,
	VCLK_V920_EVT2_IP_MAILBOX_AP5,
	VCLK_V920_EVT2_IP_SFMPU_P0_SFI,
	VCLK_V920_EVT2_IP_SFMPU_P1_SFI,
	VCLK_V920_EVT2_IP_SFMPU_P2_SFI,
	VCLK_V920_EVT2_IP_SFMPU_P3_SFI,
	VCLK_V920_EVT2_IP_VGEN_LITE_D_SFI,
	VCLK_V920_EVT2_IP_SYSMMU_S0_SFI,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_SFI,
	VCLK_V920_EVT2_IP_XIU_D0_SFI,
	VCLK_V920_EVT2_IP_SFMPU_P4_SFI,
	VCLK_V920_EVT2_IP_CAN_FD0,
	VCLK_V920_EVT2_IP_CAN_FD1,
	VCLK_V920_EVT2_IP_MCT1_SFI,
	VCLK_V920_EVT2_IP_BAAW_P_SFI,
	VCLK_V920_EVT2_IP_ASYNCAPB_CLUSTER_SFI_DEBUG,
	VCLK_V920_EVT2_IP_PPMU_D_SFI,
	VCLK_V920_EVT2_IP_DMA_SFI,
	VCLK_V920_EVT2_IP_MAILBOX_ABOX,
	VCLK_V920_EVT2_IP_MAILBOX_SFI,
	VCLK_V920_EVT2_IP_DAPAPBAP_MUX_SFI,
	VCLK_V920_EVT2_IP_ADM_DAP_G_SFI,
	VCLK_V920_EVT2_IP_TMU_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IP2_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IP2_SFI,
	VCLK_V920_EVT2_IP_ASYNCAPB_FMU,
	VCLK_V920_EVT2_IP_FMU,
	VCLK_V920_EVT2_IP_BAAW_D_SFI,
	VCLK_V920_EVT2_IP_SFMPU_P5_SFI,
	VCLK_V920_EVT2_IP_XIU_D3_SFI,
	VCLK_V920_EVT2_IP_BICM_AXI_D0_SFI,
	VCLK_V920_EVT2_IP_BICM_AXI_D1_SFI,
	VCLK_V920_EVT2_IP_BICS_AXI_D0_SFI,
	VCLK_V920_EVT2_IP_BICS_AXI_D1_SFI,
	VCLK_V920_EVT2_IP_BICS_AXI_D2_SFI,
	VCLK_V920_EVT2_IP_BICS_AXI_D3_SFI,
	VCLK_V920_EVT2_IP_BICS_AXI_D4_SFI,
	VCLK_V920_EVT2_IP_BICS_APB_P_SFI,
	VCLK_V920_EVT2_IP_SFI_CMU_SFI,
	VCLK_V920_EVT2_IP_XIU_D1_SFI,
	VCLK_V920_EVT2_IP_XIU_D2_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_SI_IP3_SFI,
	VCLK_V920_EVT2_IP_LH_AXI_MI_IP3_SFI,
	VCLK_V920_EVT2_IP_SBISTTBOX_SFI,
	VCLK_V920_EVT2_IP_XHB_P_SFI,
	VCLK_V920_EVT2_IP_SLH_AXI_SI_IP4_SFI,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_IP4_SFI,
	VCLK_V920_EVT2_IP_SNW_CMU_SNW,
	VCLK_V920_EVT2_IP_D_TZPC_SNW,
	VCLK_V920_EVT2_IP_SYSREG_SNW,
	VCLK_V920_EVT2_IP_VGEN_D0_SNW,
	VCLK_V920_EVT2_IP_VGEN_D1_SNW,
	VCLK_V920_EVT2_IP_VGEN_D2_SNW,
	VCLK_V920_EVT2_IP_PPMU_D0_SNW,
	VCLK_V920_EVT2_IP_PPMU_D1_SNW,
	VCLK_V920_EVT2_IP_SNF1,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D0_SNW,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D1_SNW,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_SNW,
	VCLK_V920_EVT2_IP_LH_AST_MI_L0_ISP_SNW,
	VCLK_V920_EVT2_IP_LH_AST_MI_L_ACC_SNW,
	VCLK_V920_EVT2_IP_AS_APB_SNW_SNF0_0,
	VCLK_V920_EVT2_IP_QE_D0_SNW,
	VCLK_V920_EVT2_IP_QE_D1_SNW,
	VCLK_V920_EVT2_IP_QE_D2_SNW,
	VCLK_V920_EVT2_IP_QE_D3_SNW,
	VCLK_V920_EVT2_IP_PPMU_D2_SNW,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D2_SNW,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_SNW,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU1_SNW,
	VCLK_V920_EVT2_IP_SYSMMU_S0_SNW,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU2_SNW,
	VCLK_V920_EVT2_IP_SNF0,
	VCLK_V920_EVT2_IP_WRP,
	VCLK_V920_EVT2_IP_XIU_D1_SNW,
	VCLK_V920_EVT2_IP_VGEN_D3_SNW,
	VCLK_V920_EVT2_IP_BICS_APB_P_SNW,
	VCLK_V920_EVT2_IP_SFMPU_P_SNW,
	VCLK_V920_EVT2_IP_SLH_AST_MI_L1_ISP_SNW,
	VCLK_V920_EVT2_IP_XIU_D3_SNW,
	VCLK_V920_EVT2_IP_XIU_D4_SNW,
	VCLK_V920_EVT2_IP_XIU_D5_SNW,
	VCLK_V920_EVT2_IP_XIU_D6_SNW,
	VCLK_V920_EVT2_IP_BICM_AXI_D0_SNW,
	VCLK_V920_EVT2_IP_BICM_AXI_D1_SNW,
	VCLK_V920_EVT2_IP_BICM_AXI_D2_SNW,
	VCLK_V920_EVT2_IP_BICM_AXI_D3_SNW,
	VCLK_V920_EVT2_IP_XIU_D0_SNW,
	VCLK_V920_EVT2_IP_US_128_256_D0_SNW,
	VCLK_V920_EVT2_IP_US_128_256_D1_SNW,
	VCLK_V920_EVT2_IP_US_128_256_D2_SNW,
	VCLK_V920_EVT2_IP_US_128_256_D3_SNW,
	VCLK_V920_EVT2_IP_SSP_CMU_SSP,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_SSP,
	VCLK_V920_EVT2_IP_D_TZPC_SSP,
	VCLK_V920_EVT2_IP_SYSREG_SSP,
	VCLK_V920_EVT2_IP_SECURITYCONTROLLER,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_SSP,
	VCLK_V920_EVT2_IP_BAAW_D_SSP,
	VCLK_V920_EVT2_IP_XIU_D0_SSP,
	VCLK_V920_EVT2_IP_LH_ACEL_SI_D_SSP,
	VCLK_V920_EVT2_IP_PPMU_D_SSP,
	VCLK_V920_EVT2_IP_QE_D0_SSP,
	VCLK_V920_EVT2_IP_QE_D1_SSP,
	VCLK_V920_EVT2_IP_ASYNCAPB_SYSMMU,
	VCLK_V920_EVT2_IP_SYSMMU_S0_SSP,
	VCLK_V920_EVT2_IP_XIU_D1_SSP,
	VCLK_V920_EVT2_IP_LH_AXI_MI_ID_STRONG,
	VCLK_V920_EVT2_IP_RTIC,
	VCLK_V920_EVT2_IP_QE_D2_SSP,
	VCLK_V920_EVT2_IP_VGEN_LITE_D_SSP,
	VCLK_V920_EVT2_IP_BICS_APB_P_SSP,
	VCLK_V920_EVT2_IP_SFMPU_P_SSP,
	VCLK_V920_EVT2_IP_OTP_ADK_DESERIAL_SSP,
	VCLK_V920_EVT2_IP_OTP_PUF_DESERIAL_SSP,
	VCLK_V920_EVT2_IP_OTP_REK_DESERIAL_SSP,
	VCLK_V920_EVT2_IP_STRONG_CMU_STRONG,
	VCLK_V920_EVT2_IP_LH_AXI_SI_D_TAA,
	VCLK_V920_EVT2_IP_SLH_AXI_MI_P_TAA,
	VCLK_V920_EVT2_IP_SYSREG_TAA,
	VCLK_V920_EVT2_IP_TAA_CMU_TAA,
	VCLK_V920_EVT2_IP_LH_AST_MI_L_ACC_TAA,
	VCLK_V920_EVT2_IP_LH_AST_SI_L0_TAA_ISP,
	VCLK_V920_EVT2_IP_D_TZPC_TAA,
	VCLK_V920_EVT2_IP_AS_APB_TAA0,
	VCLK_V920_EVT2_IP_PPMU_D_TAA,
	VCLK_V920_EVT2_IP_SYSMMU_S0_PMMU0_TAA,
	VCLK_V920_EVT2_IP_TAA,
	VCLK_V920_EVT2_IP_QE_D0_TAA,
	VCLK_V920_EVT2_IP_VGEN_D_TAA,
	VCLK_V920_EVT2_IP_SYSMMU_S0_TAA,
	VCLK_V920_EVT2_IP_BICS_APB_P_TAA,
	VCLK_V920_EVT2_IP_SFMPU_P_TAA,
	VCLK_V920_EVT2_IP_SLH_AST_SI_L1_TAA_ISP,
	VCLK_V920_EVT2_IP_XIU_D0_TAA,
	v920_evt2_end_of_gate_vclk,
	v920_evt2_num_of_gate_vclk = v920_evt2_end_of_gate_vclk - ((MASK_OF_ID & v920_evt2_end_of_common_vclk) | GATE_VCLK_TYPE),

};
#endif
