$date
	Mon Oct 15 20:21:01 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry_out $end
$var reg 1 # carry_in $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module DUT $end
$var wire 1 # carry_in $end
$var wire 1 " carry_out $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 ! sum $end
$var wire 1 & intermediate_sum $end
$var wire 1 ' intermediate_carry $end
$var wire 1 ( final_carry $end
$scope module inst_1 $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var reg 1 ' carry $end
$var reg 1 & sum $end
$upscope $end
$scope module inst_2 $end
$var wire 1 & x $end
$var wire 1 # y $end
$var reg 1 ( carry $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1#
#20
1&
0#
1%
#30
1"
1(
0!
1#
#40
0"
0(
1!
0#
0%
1$
#50
1"
1(
0!
1#
#60
0(
1'
0&
0#
1%
#70
1!
1#
#80
