Analysis & Synthesis report for HA
Fri Mar 08 14:04:32 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Analysis & Synthesis Messages
 10. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Mar 08 14:04:32 2024      ;
; Quartus II 64-Bit Version   ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name               ; HA                                         ;
; Top-level Entity Name       ; encoder8                                   ;
; Family                      ; MAX II                                     ;
; Total logic elements        ; 2                                          ;
; Total pins                  ; 11                                         ;
; Total virtual pins          ; 0                                          ;
; UFM blocks                  ; 0 / 1 ( 0 % )                              ;
+-----------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; encoder8           ; HA                 ;
; Family name                                                                ; MAX II             ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                          ;
+----------------------------------+-----------------+------------------------+-----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path            ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------+---------+
; encoder8.v                       ; yes             ; User Verilog HDL File  ; E:/bb/verilog codes/dataflow/encoder8.v ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 2     ;
;     -- Combinational with no register       ; 2     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 11    ;
; Maximum fan-out node                        ; i[7]  ;
; Maximum fan-out                             ; 3     ;
; Total fan-out                               ; 11    ;
; Average fan-out                             ; 0.85  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; |encoder8                  ; 2 (2)       ; 0            ; 0          ; 11   ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |encoder8           ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Mar 08 14:04:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dataflow -c HA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 2 entities, in source file hadder.v
    Info (12023): Found entity 1: HA
    Info (12023): Found entity 2: hadder_tb
Info (12021): Found 2 design units, including 2 entities, in source file fa.v
    Info (12023): Found entity 1: fa
    Info (12023): Found entity 2: fa_tb
Warning (12090): Entity "mux" obtained from "mux.v" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 2 entities, in source file mux.v
    Info (12023): Found entity 1: mux
    Info (12023): Found entity 2: mux_tb
Info (12021): Found 2 design units, including 2 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder
    Info (12023): Found entity 2: decoder_tb
Info (12021): Found 2 design units, including 2 entities, in source file demux.v
    Info (12023): Found entity 1: demux
    Info (12023): Found entity 2: demux_tb
Info (12021): Found 2 design units, including 2 entities, in source file dl.v
    Info (12023): Found entity 1: dl
    Info (12023): Found entity 2: dl_tb
Info (12021): Found 2 design units, including 2 entities, in source file comp2.v
    Info (12023): Found entity 1: comp2
    Info (12023): Found entity 2: comp2_tb
Info (12021): Found 2 design units, including 2 entities, in source file oddp.v
    Info (12023): Found entity 1: oddp
    Info (12023): Found entity 2: oddp_tb
Info (12021): Found 2 design units, including 2 entities, in source file greytobin.v
    Info (12023): Found entity 1: greytobin
    Info (12023): Found entity 2: greytobin_tb
Info (12021): Found 2 design units, including 2 entities, in source file bintogrey.v
    Info (12023): Found entity 1: bintogrey
    Info (12023): Found entity 2: bintogrey_tb
Info (12021): Found 2 design units, including 2 entities, in source file compr2.v
    Info (12023): Found entity 1: compr2
    Info (12023): Found entity 2: compr2_tb
Info (12021): Found 2 design units, including 2 entities, in source file muxr.v
    Info (12023): Found entity 1: muxr
    Info (12023): Found entity 2: muxr_tb
Info (12021): Found 2 design units, including 2 entities, in source file muxr4.v
    Info (12023): Found entity 1: muxr4
    Info (12023): Found entity 2: muxr4_tb
Info (12021): Found 2 design units, including 2 entities, in source file srl.v
    Info (12023): Found entity 1: srl
    Info (12023): Found entity 2: srl_tb
Info (12021): Found 2 design units, including 2 entities, in source file jk.v
    Info (12023): Found entity 1: JK
    Info (12023): Found entity 2: JK_tb
Info (12021): Found 2 design units, including 2 entities, in source file seven.v
    Info (12023): Found entity 1: seven
    Info (12023): Found entity 2: seven_TB
Info (12021): Found 2 design units, including 2 entities, in source file encoder8.v
    Info (12023): Found entity 1: encoder8
    Info (12023): Found entity 2: encoder8_tb
Warning (10236): Verilog HDL Implicit Net warning at dl.v(4): created implicit net for "r"
Warning (10236): Verilog HDL Implicit Net warning at encoder8.v(20): created implicit net for "a"
Info (12127): Elaborating entity "encoder8" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at encoder8.v(6): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at encoder8.v(7): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at encoder8.v(8): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at encoder8.v(9): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at encoder8.v(10): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at encoder8.v(11): truncated value with size 3 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at encoder8.v(12): truncated value with size 3 to match size of target (1)
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i[0]"
Info (21057): Implemented 13 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 2 logic cells
Info (144001): Generated suppressed messages file E:/bb/verilog codes/dataflow/output_files/HA.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4600 megabytes
    Info: Processing ended: Fri Mar 08 14:04:32 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/bb/verilog codes/dataflow/output_files/HA.map.smsg.


