#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May 14 00:21:33 2025
# Process ID: 26128
# Current directory: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40388 C:\Users\ASUS TUF\Documents\Vivado\Nano_Alts\Basic\Lab10.xpr
# Log file: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/vivado.log
# Journal file: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 830.383 ; gain = 142.414
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design sourcWARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 14 00:41:37 2025...
Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Comp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/AU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/Computer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Computer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/Decoder_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/Display_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Display_Driver
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/Load_Selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Load_Selector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/MUX2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/MUX8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/PC_Inc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_Inc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/Register_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/new/Register_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/sim_1/new/Test_Comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Comp
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1583b26344940f9b507640dfaa62bca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Comp_behav xil_defaultlib.Test_Comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [\Slow_Clk(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.Register_PC [register_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_Inc [pc_inc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Load_Selector [load_selector_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_8 [decoder_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX8 [mux8_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.AU [au_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.Display_Driver [display_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.Computer [computer_default]
Compiling architecture behavioral of entity xil_defaultlib.test_comp
Built simulation snapshot Test_Comp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Comp_behav -key {Behavioral:sim_1:Functional:Test_Comp} -tclbatch {Test_Comp.tcl} -view {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Test_Comp_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Test_Comp_behav.wcfg}
WARNING: Simulation object /Test_Comp/RegSel7 was not found in the design.
WARNING: Simulation object /Test_Comp/uut/R0 was not found in the design.
source Test_Comp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Comp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 906.527 ; gain = 7.863
save_wave_config {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Test_Comp_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Comp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Comp_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1583b26344940f9b507640dfaa62bca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Comp_behav xil_defaultlib.Test_Comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Comp_behav -key {Behavioral:sim_1:Functional:Test_Comp} -tclbatch {Test_Comp.tcl} -view {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Test_Comp_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Test_Comp_behav.wcfg}
source Test_Comp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Comp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 913.051 ; gain = 4.312
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed May 14 00:38:02 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.805 ; gain = 398.918
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1805.582 ; gain = 2.953
add_files -fileset constrs_1 -norecurse {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Basic_Constraints.xdc}}
import_files -fileset constrs_1 {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Basic_Constraints.xdc}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Comp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Comp_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1583b26344940f9b507640dfaa62bca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Comp_behav xil_defaultlib.Test_Comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Comp_behav -key {Behavioral:sim_1:Functional:Test_Comp} -tclbatch {Test_Comp.tcl} -view {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Test_Comp_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Test_Comp_behav.wcfg}
source Test_Comp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Comp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.641 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed May 14 00:48:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed May 14 00:49:00 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'data[4]'. [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data[4]'. [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1865.324 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 14 00:51:26 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Comp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Comp_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1583b26344940f9b507640dfaa62bca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Comp_behav xil_defaultlib.Test_Comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Comp_behav -key {Behavioral:sim_1:Functional:Test_Comp} -tclbatch {Test_Comp.tcl} -view {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Test_Comp_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Test_Comp_behav.wcfg}
source Test_Comp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Comp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1870.070 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed May 14 01:01:48 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed May 14 01:03:00 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 14 01:04:27 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Basic/Lab10.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2006.449 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2006.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2062.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 14 01:07:47 2025...
