
Lab3_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c40  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08004dd0  08004dd0  00014dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ed4  08004ed4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004ed4  08004ed4  00014ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004edc  08004edc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004edc  08004edc  00014edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ee0  08004ee0  00014ee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004ee4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  20000070  08004f54  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000174  08004f54  00020174  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010de1  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002220  00000000  00000000  00030e81  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f08  00000000  00000000  000330a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000de0  00000000  00000000  00033fb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028184  00000000  00000000  00034d90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ce7a  00000000  00000000  0005cf14  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f4c74  00000000  00000000  00069d8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015ea02  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004500  00000000  00000000  0015ea80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004db8 	.word	0x08004db8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004db8 	.word	0x08004db8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08a      	sub	sp, #40	; 0x28
 8000574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 0314 	add.w	r3, r7, #20
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000586:	4b2b      	ldr	r3, [pc, #172]	; (8000634 <MX_GPIO_Init+0xc4>)
 8000588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800058a:	4a2a      	ldr	r2, [pc, #168]	; (8000634 <MX_GPIO_Init+0xc4>)
 800058c:	f043 0304 	orr.w	r3, r3, #4
 8000590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000592:	4b28      	ldr	r3, [pc, #160]	; (8000634 <MX_GPIO_Init+0xc4>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	613b      	str	r3, [r7, #16]
 800059c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800059e:	4b25      	ldr	r3, [pc, #148]	; (8000634 <MX_GPIO_Init+0xc4>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a2:	4a24      	ldr	r2, [pc, #144]	; (8000634 <MX_GPIO_Init+0xc4>)
 80005a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005aa:	4b22      	ldr	r3, [pc, #136]	; (8000634 <MX_GPIO_Init+0xc4>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005b2:	60fb      	str	r3, [r7, #12]
 80005b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b6:	4b1f      	ldr	r3, [pc, #124]	; (8000634 <MX_GPIO_Init+0xc4>)
 80005b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ba:	4a1e      	ldr	r2, [pc, #120]	; (8000634 <MX_GPIO_Init+0xc4>)
 80005bc:	f043 0301 	orr.w	r3, r3, #1
 80005c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005c2:	4b1c      	ldr	r3, [pc, #112]	; (8000634 <MX_GPIO_Init+0xc4>)
 80005c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005c6:	f003 0301 	and.w	r3, r3, #1
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ce:	4b19      	ldr	r3, [pc, #100]	; (8000634 <MX_GPIO_Init+0xc4>)
 80005d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005d2:	4a18      	ldr	r2, [pc, #96]	; (8000634 <MX_GPIO_Init+0xc4>)
 80005d4:	f043 0302 	orr.w	r3, r3, #2
 80005d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005da:	4b16      	ldr	r3, [pc, #88]	; (8000634 <MX_GPIO_Init+0xc4>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005de:	f003 0302 	and.w	r3, r3, #2
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005e6:	2200      	movs	r2, #0
 80005e8:	2120      	movs	r1, #32
 80005ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ee:	f000 fecf 	bl	8001390 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005f8:	4b0f      	ldr	r3, [pc, #60]	; (8000638 <MX_GPIO_Init+0xc8>)
 80005fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fc:	2300      	movs	r3, #0
 80005fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000600:	f107 0314 	add.w	r3, r7, #20
 8000604:	4619      	mov	r1, r3
 8000606:	480d      	ldr	r0, [pc, #52]	; (800063c <MX_GPIO_Init+0xcc>)
 8000608:	f000 fd1a 	bl	8001040 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800060c:	2320      	movs	r3, #32
 800060e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000610:	2301      	movs	r3, #1
 8000612:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000614:	2300      	movs	r3, #0
 8000616:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000618:	2300      	movs	r3, #0
 800061a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800061c:	f107 0314 	add.w	r3, r7, #20
 8000620:	4619      	mov	r1, r3
 8000622:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000626:	f000 fd0b 	bl	8001040 <HAL_GPIO_Init>

}
 800062a:	bf00      	nop
 800062c:	3728      	adds	r7, #40	; 0x28
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	40021000 	.word	0x40021000
 8000638:	10210000 	.word	0x10210000
 800063c:	48000800 	.word	0x48000800

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000644:	f000 fb4c 	bl	8000ce0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000648:	f000 f836 	bl	80006b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064c:	f7ff ff90 	bl	8000570 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000650:	f000 faaa 	bl	8000ba8 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 8000654:	f000 fa08 	bl	8000a68 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  flag = 0;
 8000658:	4b12      	ldr	r3, [pc, #72]	; (80006a4 <main+0x64>)
 800065a:	2200      	movs	r2, #0
 800065c:	601a      	str	r2, [r3, #0]
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 800065e:	2100      	movs	r1, #0
 8000660:	4811      	ldr	r0, [pc, #68]	; (80006a8 <main+0x68>)
 8000662:	f002 fa1d 	bl	8002aa0 <HAL_TIM_IC_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(flag == 1){
 8000666:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <main+0x64>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	2b01      	cmp	r3, #1
 800066c:	d116      	bne.n	800069c <main+0x5c>

		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800066e:	2120      	movs	r1, #32
 8000670:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000674:	f000 fea4 	bl	80013c0 <HAL_GPIO_TogglePin>
		  printf("Wykryto zobocze po %d sekundach\r\n", period/10000);
 8000678:	4b0c      	ldr	r3, [pc, #48]	; (80006ac <main+0x6c>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a0c      	ldr	r2, [pc, #48]	; (80006b0 <main+0x70>)
 800067e:	fb82 1203 	smull	r1, r2, r2, r3
 8000682:	1312      	asrs	r2, r2, #12
 8000684:	17db      	asrs	r3, r3, #31
 8000686:	1ad3      	subs	r3, r2, r3
 8000688:	4619      	mov	r1, r3
 800068a:	480a      	ldr	r0, [pc, #40]	; (80006b4 <main+0x74>)
 800068c:	f003 fcb0 	bl	8003ff0 <iprintf>

		  flag = 0;
 8000690:	4b04      	ldr	r3, [pc, #16]	; (80006a4 <main+0x64>)
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
		  period = 0;
 8000696:	4b05      	ldr	r3, [pc, #20]	; (80006ac <main+0x6c>)
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]

	  }

	  HAL_Delay(10);
 800069c:	200a      	movs	r0, #10
 800069e:	f000 fb9b 	bl	8000dd8 <HAL_Delay>
	  if(flag == 1){
 80006a2:	e7e0      	b.n	8000666 <main+0x26>
 80006a4:	20000098 	.word	0x20000098
 80006a8:	200000a0 	.word	0x200000a0
 80006ac:	2000009c 	.word	0x2000009c
 80006b0:	68db8bad 	.word	0x68db8bad
 80006b4:	08004dd0 	.word	0x08004dd0

080006b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b0b8      	sub	sp, #224	; 0xe0
 80006bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006be:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80006c2:	2244      	movs	r2, #68	; 0x44
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f003 fc8a 	bl	8003fe0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006cc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006dc:	463b      	mov	r3, r7
 80006de:	2288      	movs	r2, #136	; 0x88
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f003 fc7c 	bl	8003fe0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e8:	2302      	movs	r3, #2
 80006ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f6:	2310      	movs	r3, #16
 80006f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006fc:	2302      	movs	r3, #2
 80006fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000702:	2302      	movs	r3, #2
 8000704:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000708:	2301      	movs	r3, #1
 800070a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800070e:	230a      	movs	r3, #10
 8000710:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000714:	2307      	movs	r3, #7
 8000716:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800071a:	2302      	movs	r3, #2
 800071c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000720:	2302      	movs	r3, #2
 8000722:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000726:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800072a:	4618      	mov	r0, r3
 800072c:	f000 fec6 	bl	80014bc <HAL_RCC_OscConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000736:	f000 f875 	bl	8000824 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073a:	230f      	movs	r3, #15
 800073c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000740:	2303      	movs	r3, #3
 8000742:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000746:	2300      	movs	r3, #0
 8000748:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000758:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800075c:	2104      	movs	r1, #4
 800075e:	4618      	mov	r0, r3
 8000760:	f001 fa92 	bl	8001c88 <HAL_RCC_ClockConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800076a:	f000 f85b 	bl	8000824 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800076e:	2302      	movs	r3, #2
 8000770:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000772:	2300      	movs	r3, #0
 8000774:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000776:	463b      	mov	r3, r7
 8000778:	4618      	mov	r0, r3
 800077a:	f001 fc89 	bl	8002090 <HAL_RCCEx_PeriphCLKConfig>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000784:	f000 f84e 	bl	8000824 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000788:	f44f 7000 	mov.w	r0, #512	; 0x200
 800078c:	f000 fe40 	bl	8001410 <HAL_PWREx_ControlVoltageScaling>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000796:	f000 f845 	bl	8000824 <Error_Handler>
  }
}
 800079a:	bf00      	nop
 800079c:	37e0      	adds	r7, #224	; 0xe0
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
	...

080007a4 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len){
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b084      	sub	sp, #16
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	60f8      	str	r0, [r7, #12]
 80007ac:	60b9      	str	r1, [r7, #8]
 80007ae:	607a      	str	r2, [r7, #4]

	  if(HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, 100) != HAL_OK){
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	2364      	movs	r3, #100	; 0x64
 80007b6:	68b9      	ldr	r1, [r7, #8]
 80007b8:	4806      	ldr	r0, [pc, #24]	; (80007d4 <_write+0x30>)
 80007ba:	f002 ff67 	bl	800368c <HAL_UART_Transmit>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <_write+0x24>
		  Error_Handler();
 80007c4:	f000 f82e 	bl	8000824 <Error_Handler>
	  }

	return len;
 80007c8:	687b      	ldr	r3, [r7, #4]
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3710      	adds	r7, #16
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	200000ec 	.word	0x200000ec

080007d8 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]

	if(htim == &htim5){
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	4a0d      	ldr	r2, [pc, #52]	; (8000818 <HAL_TIM_IC_CaptureCallback+0x40>)
 80007e4:	4293      	cmp	r3, r2
 80007e6:	d110      	bne.n	800080a <HAL_TIM_IC_CaptureCallback+0x32>
		if(htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	7f1b      	ldrb	r3, [r3, #28]
 80007ec:	2b01      	cmp	r3, #1
 80007ee:	d10c      	bne.n	800080a <HAL_TIM_IC_CaptureCallback+0x32>
			period = __HAL_TIM_GET_COMPARE(&htim5, TIM_CHANNEL_1);
 80007f0:	4b09      	ldr	r3, [pc, #36]	; (8000818 <HAL_TIM_IC_CaptureCallback+0x40>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007f6:	461a      	mov	r2, r3
 80007f8:	4b08      	ldr	r3, [pc, #32]	; (800081c <HAL_TIM_IC_CaptureCallback+0x44>)
 80007fa:	601a      	str	r2, [r3, #0]


			__HAL_TIM_SET_COUNTER(&htim5,0);
 80007fc:	4b06      	ldr	r3, [pc, #24]	; (8000818 <HAL_TIM_IC_CaptureCallback+0x40>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2200      	movs	r2, #0
 8000802:	625a      	str	r2, [r3, #36]	; 0x24


			flag = 1;
 8000804:	4b06      	ldr	r3, [pc, #24]	; (8000820 <HAL_TIM_IC_CaptureCallback+0x48>)
 8000806:	2201      	movs	r2, #1
 8000808:	601a      	str	r2, [r3, #0]
		}
	}



}
 800080a:	bf00      	nop
 800080c:	370c      	adds	r7, #12
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	200000a0 	.word	0x200000a0
 800081c:	2000009c 	.word	0x2000009c
 8000820:	20000098 	.word	0x20000098

08000824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
	...

08000834 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800083a:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <HAL_MspInit+0x44>)
 800083c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800083e:	4a0e      	ldr	r2, [pc, #56]	; (8000878 <HAL_MspInit+0x44>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6613      	str	r3, [r2, #96]	; 0x60
 8000846:	4b0c      	ldr	r3, [pc, #48]	; (8000878 <HAL_MspInit+0x44>)
 8000848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000852:	4b09      	ldr	r3, [pc, #36]	; (8000878 <HAL_MspInit+0x44>)
 8000854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000856:	4a08      	ldr	r2, [pc, #32]	; (8000878 <HAL_MspInit+0x44>)
 8000858:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800085c:	6593      	str	r3, [r2, #88]	; 0x58
 800085e:	4b06      	ldr	r3, [pc, #24]	; (8000878 <HAL_MspInit+0x44>)
 8000860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800086a:	bf00      	nop
 800086c:	370c      	adds	r7, #12
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	40021000 	.word	0x40021000

0800087c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800088a:	b480      	push	{r7}
 800088c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800088e:	e7fe      	b.n	800088e <HardFault_Handler+0x4>

08000890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000894:	e7fe      	b.n	8000894 <MemManage_Handler+0x4>

08000896 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000896:	b480      	push	{r7}
 8000898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800089a:	e7fe      	b.n	800089a <BusFault_Handler+0x4>

0800089c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008a0:	e7fe      	b.n	80008a0 <UsageFault_Handler+0x4>

080008a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008a2:	b480      	push	{r7}
 80008a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008a6:	bf00      	nop
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr

080008b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008b4:	bf00      	nop
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr

080008cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008d0:	f000 fa62 	bl	8000d98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80008dc:	4802      	ldr	r0, [pc, #8]	; (80008e8 <TIM5_IRQHandler+0x10>)
 80008de:	f002 fa21 	bl	8002d24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	200000a0 	.word	0x200000a0

080008ec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b086      	sub	sp, #24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008f8:	2300      	movs	r3, #0
 80008fa:	617b      	str	r3, [r7, #20]
 80008fc:	e00a      	b.n	8000914 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80008fe:	f3af 8000 	nop.w
 8000902:	4601      	mov	r1, r0
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	1c5a      	adds	r2, r3, #1
 8000908:	60ba      	str	r2, [r7, #8]
 800090a:	b2ca      	uxtb	r2, r1
 800090c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	3301      	adds	r3, #1
 8000912:	617b      	str	r3, [r7, #20]
 8000914:	697a      	ldr	r2, [r7, #20]
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	429a      	cmp	r2, r3
 800091a:	dbf0      	blt.n	80008fe <_read+0x12>
	}

return len;
 800091c:	687b      	ldr	r3, [r7, #4]
}
 800091e:	4618      	mov	r0, r3
 8000920:	3718      	adds	r7, #24
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}

08000926 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000926:	b480      	push	{r7}
 8000928:	b083      	sub	sp, #12
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
	return -1;
 800092e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000932:	4618      	mov	r0, r3
 8000934:	370c      	adds	r7, #12
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr

0800093e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800093e:	b480      	push	{r7}
 8000940:	b083      	sub	sp, #12
 8000942:	af00      	add	r7, sp, #0
 8000944:	6078      	str	r0, [r7, #4]
 8000946:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800094e:	605a      	str	r2, [r3, #4]
	return 0;
 8000950:	2300      	movs	r3, #0
}
 8000952:	4618      	mov	r0, r3
 8000954:	370c      	adds	r7, #12
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr

0800095e <_isatty>:

int _isatty(int file)
{
 800095e:	b480      	push	{r7}
 8000960:	b083      	sub	sp, #12
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
	return 1;
 8000966:	2301      	movs	r3, #1
}
 8000968:	4618      	mov	r0, r3
 800096a:	370c      	adds	r7, #12
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr

08000974 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	60f8      	str	r0, [r7, #12]
 800097c:	60b9      	str	r1, [r7, #8]
 800097e:	607a      	str	r2, [r7, #4]
	return 0;
 8000980:	2300      	movs	r3, #0
}
 8000982:	4618      	mov	r0, r3
 8000984:	3714      	adds	r7, #20
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
	...

08000990 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000998:	4a14      	ldr	r2, [pc, #80]	; (80009ec <_sbrk+0x5c>)
 800099a:	4b15      	ldr	r3, [pc, #84]	; (80009f0 <_sbrk+0x60>)
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009a4:	4b13      	ldr	r3, [pc, #76]	; (80009f4 <_sbrk+0x64>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d102      	bne.n	80009b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009ac:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <_sbrk+0x64>)
 80009ae:	4a12      	ldr	r2, [pc, #72]	; (80009f8 <_sbrk+0x68>)
 80009b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009b2:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <_sbrk+0x64>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d207      	bcs.n	80009d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009c0:	f003 fae4 	bl	8003f8c <__errno>
 80009c4:	4602      	mov	r2, r0
 80009c6:	230c      	movs	r3, #12
 80009c8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80009ca:	f04f 33ff 	mov.w	r3, #4294967295
 80009ce:	e009      	b.n	80009e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009d0:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <_sbrk+0x64>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009d6:	4b07      	ldr	r3, [pc, #28]	; (80009f4 <_sbrk+0x64>)
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4413      	add	r3, r2
 80009de:	4a05      	ldr	r2, [pc, #20]	; (80009f4 <_sbrk+0x64>)
 80009e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009e2:	68fb      	ldr	r3, [r7, #12]
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3718      	adds	r7, #24
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	20018000 	.word	0x20018000
 80009f0:	00000400 	.word	0x00000400
 80009f4:	2000008c 	.word	0x2000008c
 80009f8:	20000178 	.word	0x20000178

080009fc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a00:	4b17      	ldr	r3, [pc, #92]	; (8000a60 <SystemInit+0x64>)
 8000a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a06:	4a16      	ldr	r2, [pc, #88]	; (8000a60 <SystemInit+0x64>)
 8000a08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000a10:	4b14      	ldr	r3, [pc, #80]	; (8000a64 <SystemInit+0x68>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a13      	ldr	r2, [pc, #76]	; (8000a64 <SystemInit+0x68>)
 8000a16:	f043 0301 	orr.w	r3, r3, #1
 8000a1a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000a1c:	4b11      	ldr	r3, [pc, #68]	; (8000a64 <SystemInit+0x68>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000a22:	4b10      	ldr	r3, [pc, #64]	; (8000a64 <SystemInit+0x68>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4a0f      	ldr	r2, [pc, #60]	; (8000a64 <SystemInit+0x68>)
 8000a28:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000a2c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000a30:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000a32:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <SystemInit+0x68>)
 8000a34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a38:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a3a:	4b0a      	ldr	r3, [pc, #40]	; (8000a64 <SystemInit+0x68>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a09      	ldr	r2, [pc, #36]	; (8000a64 <SystemInit+0x68>)
 8000a40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a44:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000a46:	4b07      	ldr	r3, [pc, #28]	; (8000a64 <SystemInit+0x68>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a4c:	4b04      	ldr	r3, [pc, #16]	; (8000a60 <SystemInit+0x64>)
 8000a4e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a52:	609a      	str	r2, [r3, #8]
#endif
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	e000ed00 	.word	0xe000ed00
 8000a64:	40021000 	.word	0x40021000

08000a68 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b088      	sub	sp, #32
 8000a6c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a6e:	f107 0314 	add.w	r3, r7, #20
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
 8000a76:	605a      	str	r2, [r3, #4]
 8000a78:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	605a      	str	r2, [r3, #4]
 8000a82:	609a      	str	r2, [r3, #8]
 8000a84:	60da      	str	r2, [r3, #12]

  htim5.Instance = TIM5;
 8000a86:	4b20      	ldr	r3, [pc, #128]	; (8000b08 <MX_TIM5_Init+0xa0>)
 8000a88:	4a20      	ldr	r2, [pc, #128]	; (8000b0c <MX_TIM5_Init+0xa4>)
 8000a8a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = TIM5_PRESCALER;
 8000a8c:	4b1e      	ldr	r3, [pc, #120]	; (8000b08 <MX_TIM5_Init+0xa0>)
 8000a8e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000a92:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a94:	4b1c      	ldr	r3, [pc, #112]	; (8000b08 <MX_TIM5_Init+0xa0>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = TIM5_PERIOD;
 8000a9a:	4b1b      	ldr	r3, [pc, #108]	; (8000b08 <MX_TIM5_Init+0xa0>)
 8000a9c:	4a1c      	ldr	r2, [pc, #112]	; (8000b10 <MX_TIM5_Init+0xa8>)
 8000a9e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa0:	4b19      	ldr	r3, [pc, #100]	; (8000b08 <MX_TIM5_Init+0xa0>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000aa6:	4b18      	ldr	r3, [pc, #96]	; (8000b08 <MX_TIM5_Init+0xa0>)
 8000aa8:	2280      	movs	r2, #128	; 0x80
 8000aaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8000aac:	4816      	ldr	r0, [pc, #88]	; (8000b08 <MX_TIM5_Init+0xa0>)
 8000aae:	f001 ff9f 	bl	80029f0 <HAL_TIM_IC_Init>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000ab8:	f7ff feb4 	bl	8000824 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000abc:	2300      	movs	r3, #0
 8000abe:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	4619      	mov	r1, r3
 8000aca:	480f      	ldr	r0, [pc, #60]	; (8000b08 <MX_TIM5_Init+0xa0>)
 8000acc:	f002 fcea 	bl	80034a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8000ad6:	f7ff fea5 	bl	8000824 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000ada:	2302      	movs	r3, #2
 8000adc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000aea:	1d3b      	adds	r3, r7, #4
 8000aec:	2200      	movs	r2, #0
 8000aee:	4619      	mov	r1, r3
 8000af0:	4805      	ldr	r0, [pc, #20]	; (8000b08 <MX_TIM5_Init+0xa0>)
 8000af2:	f002 fa36 	bl	8002f62 <HAL_TIM_IC_ConfigChannel>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8000afc:	f7ff fe92 	bl	8000824 <Error_Handler>
  }

}
 8000b00:	bf00      	nop
 8000b02:	3720      	adds	r7, #32
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	200000a0 	.word	0x200000a0
 8000b0c:	40000c00 	.word	0x40000c00
 8000b10:	0098967f 	.word	0x0098967f

08000b14 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08a      	sub	sp, #40	; 0x28
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1c:	f107 0314 	add.w	r3, r7, #20
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM5)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a1b      	ldr	r2, [pc, #108]	; (8000ba0 <HAL_TIM_IC_MspInit+0x8c>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d130      	bne.n	8000b98 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8000b36:	4b1b      	ldr	r3, [pc, #108]	; (8000ba4 <HAL_TIM_IC_MspInit+0x90>)
 8000b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b3a:	4a1a      	ldr	r2, [pc, #104]	; (8000ba4 <HAL_TIM_IC_MspInit+0x90>)
 8000b3c:	f043 0308 	orr.w	r3, r3, #8
 8000b40:	6593      	str	r3, [r2, #88]	; 0x58
 8000b42:	4b18      	ldr	r3, [pc, #96]	; (8000ba4 <HAL_TIM_IC_MspInit+0x90>)
 8000b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b46:	f003 0308 	and.w	r3, r3, #8
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4e:	4b15      	ldr	r3, [pc, #84]	; (8000ba4 <HAL_TIM_IC_MspInit+0x90>)
 8000b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b52:	4a14      	ldr	r2, [pc, #80]	; (8000ba4 <HAL_TIM_IC_MspInit+0x90>)
 8000b54:	f043 0301 	orr.w	r3, r3, #1
 8000b58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b5a:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <HAL_TIM_IC_MspInit+0x90>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b5e:	f003 0301 	and.w	r3, r3, #1
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b66:	2301      	movs	r3, #1
 8000b68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b72:	2300      	movs	r3, #0
 8000b74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000b76:	2302      	movs	r3, #2
 8000b78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b7a:	f107 0314 	add.w	r3, r7, #20
 8000b7e:	4619      	mov	r1, r3
 8000b80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b84:	f000 fa5c 	bl	8001040 <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2032      	movs	r0, #50	; 0x32
 8000b8e:	f000 fa20 	bl	8000fd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8000b92:	2032      	movs	r0, #50	; 0x32
 8000b94:	f000 fa39 	bl	800100a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8000b98:	bf00      	nop
 8000b9a:	3728      	adds	r7, #40	; 0x28
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40000c00 	.word	0x40000c00
 8000ba4:	40021000 	.word	0x40021000

08000ba8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000bac:	4b14      	ldr	r3, [pc, #80]	; (8000c00 <MX_USART2_UART_Init+0x58>)
 8000bae:	4a15      	ldr	r2, [pc, #84]	; (8000c04 <MX_USART2_UART_Init+0x5c>)
 8000bb0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bb2:	4b13      	ldr	r3, [pc, #76]	; (8000c00 <MX_USART2_UART_Init+0x58>)
 8000bb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bb8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bba:	4b11      	ldr	r3, [pc, #68]	; (8000c00 <MX_USART2_UART_Init+0x58>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <MX_USART2_UART_Init+0x58>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bc6:	4b0e      	ldr	r3, [pc, #56]	; (8000c00 <MX_USART2_UART_Init+0x58>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bcc:	4b0c      	ldr	r3, [pc, #48]	; (8000c00 <MX_USART2_UART_Init+0x58>)
 8000bce:	220c      	movs	r2, #12
 8000bd0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bd2:	4b0b      	ldr	r3, [pc, #44]	; (8000c00 <MX_USART2_UART_Init+0x58>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bd8:	4b09      	ldr	r3, [pc, #36]	; (8000c00 <MX_USART2_UART_Init+0x58>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bde:	4b08      	ldr	r3, [pc, #32]	; (8000c00 <MX_USART2_UART_Init+0x58>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000be4:	4b06      	ldr	r3, [pc, #24]	; (8000c00 <MX_USART2_UART_Init+0x58>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bea:	4805      	ldr	r0, [pc, #20]	; (8000c00 <MX_USART2_UART_Init+0x58>)
 8000bec:	f002 fd00 	bl	80035f0 <HAL_UART_Init>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000bf6:	f7ff fe15 	bl	8000824 <Error_Handler>
  }

}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	200000ec 	.word	0x200000ec
 8000c04:	40004400 	.word	0x40004400

08000c08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b08a      	sub	sp, #40	; 0x28
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]
 8000c18:	605a      	str	r2, [r3, #4]
 8000c1a:	609a      	str	r2, [r3, #8]
 8000c1c:	60da      	str	r2, [r3, #12]
 8000c1e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a17      	ldr	r2, [pc, #92]	; (8000c84 <HAL_UART_MspInit+0x7c>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d128      	bne.n	8000c7c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c2a:	4b17      	ldr	r3, [pc, #92]	; (8000c88 <HAL_UART_MspInit+0x80>)
 8000c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c2e:	4a16      	ldr	r2, [pc, #88]	; (8000c88 <HAL_UART_MspInit+0x80>)
 8000c30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c34:	6593      	str	r3, [r2, #88]	; 0x58
 8000c36:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <HAL_UART_MspInit+0x80>)
 8000c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c3e:	613b      	str	r3, [r7, #16]
 8000c40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c42:	4b11      	ldr	r3, [pc, #68]	; (8000c88 <HAL_UART_MspInit+0x80>)
 8000c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c46:	4a10      	ldr	r2, [pc, #64]	; (8000c88 <HAL_UART_MspInit+0x80>)
 8000c48:	f043 0301 	orr.w	r3, r3, #1
 8000c4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c4e:	4b0e      	ldr	r3, [pc, #56]	; (8000c88 <HAL_UART_MspInit+0x80>)
 8000c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c5a:	230c      	movs	r3, #12
 8000c5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	2300      	movs	r3, #0
 8000c64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c66:	2303      	movs	r3, #3
 8000c68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c6a:	2307      	movs	r3, #7
 8000c6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6e:	f107 0314 	add.w	r3, r7, #20
 8000c72:	4619      	mov	r1, r3
 8000c74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c78:	f000 f9e2 	bl	8001040 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000c7c:	bf00      	nop
 8000c7e:	3728      	adds	r7, #40	; 0x28
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	40004400 	.word	0x40004400
 8000c88:	40021000 	.word	0x40021000

08000c8c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cc4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c90:	f7ff feb4 	bl	80009fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000c94:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000c96:	e003      	b.n	8000ca0 <LoopCopyDataInit>

08000c98 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000c98:	4b0b      	ldr	r3, [pc, #44]	; (8000cc8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000c9a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000c9c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000c9e:	3104      	adds	r1, #4

08000ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000ca0:	480a      	ldr	r0, [pc, #40]	; (8000ccc <LoopForever+0xa>)
	ldr	r3, =_edata
 8000ca2:	4b0b      	ldr	r3, [pc, #44]	; (8000cd0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000ca4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000ca6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000ca8:	d3f6      	bcc.n	8000c98 <CopyDataInit>
	ldr	r2, =_sbss
 8000caa:	4a0a      	ldr	r2, [pc, #40]	; (8000cd4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000cac:	e002      	b.n	8000cb4 <LoopFillZerobss>

08000cae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000cae:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000cb0:	f842 3b04 	str.w	r3, [r2], #4

08000cb4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000cb4:	4b08      	ldr	r3, [pc, #32]	; (8000cd8 <LoopForever+0x16>)
	cmp	r2, r3
 8000cb6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000cb8:	d3f9      	bcc.n	8000cae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cba:	f003 f96d 	bl	8003f98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cbe:	f7ff fcbf 	bl	8000640 <main>

08000cc2 <LoopForever>:

LoopForever:
    b LoopForever
 8000cc2:	e7fe      	b.n	8000cc2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000cc4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000cc8:	08004ee4 	.word	0x08004ee4
	ldr	r0, =_sdata
 8000ccc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000cd0:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000cd4:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000cd8:	20000174 	.word	0x20000174

08000cdc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cdc:	e7fe      	b.n	8000cdc <ADC1_2_IRQHandler>
	...

08000ce0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <HAL_Init+0x3c>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a0b      	ldr	r2, [pc, #44]	; (8000d1c <HAL_Init+0x3c>)
 8000cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cf4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf6:	2003      	movs	r0, #3
 8000cf8:	f000 f960 	bl	8000fbc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	f000 f80f 	bl	8000d20 <HAL_InitTick>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d002      	beq.n	8000d0e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	71fb      	strb	r3, [r7, #7]
 8000d0c:	e001      	b.n	8000d12 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d0e:	f7ff fd91 	bl	8000834 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d12:	79fb      	ldrb	r3, [r7, #7]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40022000 	.word	0x40022000

08000d20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d2c:	4b17      	ldr	r3, [pc, #92]	; (8000d8c <HAL_InitTick+0x6c>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d023      	beq.n	8000d7c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d34:	4b16      	ldr	r3, [pc, #88]	; (8000d90 <HAL_InitTick+0x70>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	4b14      	ldr	r3, [pc, #80]	; (8000d8c <HAL_InitTick+0x6c>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 f96b 	bl	8001026 <HAL_SYSTICK_Config>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d10f      	bne.n	8000d76 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2b0f      	cmp	r3, #15
 8000d5a:	d809      	bhi.n	8000d70 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	6879      	ldr	r1, [r7, #4]
 8000d60:	f04f 30ff 	mov.w	r0, #4294967295
 8000d64:	f000 f935 	bl	8000fd2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d68:	4a0a      	ldr	r2, [pc, #40]	; (8000d94 <HAL_InitTick+0x74>)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6013      	str	r3, [r2, #0]
 8000d6e:	e007      	b.n	8000d80 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d70:	2301      	movs	r3, #1
 8000d72:	73fb      	strb	r3, [r7, #15]
 8000d74:	e004      	b.n	8000d80 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	73fb      	strb	r3, [r7, #15]
 8000d7a:	e001      	b.n	8000d80 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20000008 	.word	0x20000008
 8000d90:	20000000 	.word	0x20000000
 8000d94:	20000004 	.word	0x20000004

08000d98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <HAL_IncTick+0x20>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	461a      	mov	r2, r3
 8000da2:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <HAL_IncTick+0x24>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4413      	add	r3, r2
 8000da8:	4a04      	ldr	r2, [pc, #16]	; (8000dbc <HAL_IncTick+0x24>)
 8000daa:	6013      	str	r3, [r2, #0]
}
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	20000008 	.word	0x20000008
 8000dbc:	2000016c 	.word	0x2000016c

08000dc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000dc4:	4b03      	ldr	r3, [pc, #12]	; (8000dd4 <HAL_GetTick+0x14>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	2000016c 	.word	0x2000016c

08000dd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000de0:	f7ff ffee 	bl	8000dc0 <HAL_GetTick>
 8000de4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000df0:	d005      	beq.n	8000dfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000df2:	4b09      	ldr	r3, [pc, #36]	; (8000e18 <HAL_Delay+0x40>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	461a      	mov	r2, r3
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dfe:	bf00      	nop
 8000e00:	f7ff ffde 	bl	8000dc0 <HAL_GetTick>
 8000e04:	4602      	mov	r2, r0
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	68fa      	ldr	r2, [r7, #12]
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d8f7      	bhi.n	8000e00 <HAL_Delay+0x28>
  {
  }
}
 8000e10:	bf00      	nop
 8000e12:	3710      	adds	r7, #16
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20000008 	.word	0x20000008

08000e1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b085      	sub	sp, #20
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	f003 0307 	and.w	r3, r3, #7
 8000e2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e2c:	4b0c      	ldr	r3, [pc, #48]	; (8000e60 <__NVIC_SetPriorityGrouping+0x44>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e32:	68ba      	ldr	r2, [r7, #8]
 8000e34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e38:	4013      	ands	r3, r2
 8000e3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e4e:	4a04      	ldr	r2, [pc, #16]	; (8000e60 <__NVIC_SetPriorityGrouping+0x44>)
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	60d3      	str	r3, [r2, #12]
}
 8000e54:	bf00      	nop
 8000e56:	3714      	adds	r7, #20
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	e000ed00 	.word	0xe000ed00

08000e64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e68:	4b04      	ldr	r3, [pc, #16]	; (8000e7c <__NVIC_GetPriorityGrouping+0x18>)
 8000e6a:	68db      	ldr	r3, [r3, #12]
 8000e6c:	0a1b      	lsrs	r3, r3, #8
 8000e6e:	f003 0307 	and.w	r3, r3, #7
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr
 8000e7c:	e000ed00 	.word	0xe000ed00

08000e80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	db0b      	blt.n	8000eaa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	f003 021f 	and.w	r2, r3, #31
 8000e98:	4907      	ldr	r1, [pc, #28]	; (8000eb8 <__NVIC_EnableIRQ+0x38>)
 8000e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9e:	095b      	lsrs	r3, r3, #5
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000eaa:	bf00      	nop
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	e000e100 	.word	0xe000e100

08000ebc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	6039      	str	r1, [r7, #0]
 8000ec6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	db0a      	blt.n	8000ee6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	b2da      	uxtb	r2, r3
 8000ed4:	490c      	ldr	r1, [pc, #48]	; (8000f08 <__NVIC_SetPriority+0x4c>)
 8000ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eda:	0112      	lsls	r2, r2, #4
 8000edc:	b2d2      	uxtb	r2, r2
 8000ede:	440b      	add	r3, r1
 8000ee0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ee4:	e00a      	b.n	8000efc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	b2da      	uxtb	r2, r3
 8000eea:	4908      	ldr	r1, [pc, #32]	; (8000f0c <__NVIC_SetPriority+0x50>)
 8000eec:	79fb      	ldrb	r3, [r7, #7]
 8000eee:	f003 030f 	and.w	r3, r3, #15
 8000ef2:	3b04      	subs	r3, #4
 8000ef4:	0112      	lsls	r2, r2, #4
 8000ef6:	b2d2      	uxtb	r2, r2
 8000ef8:	440b      	add	r3, r1
 8000efa:	761a      	strb	r2, [r3, #24]
}
 8000efc:	bf00      	nop
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	e000e100 	.word	0xe000e100
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b089      	sub	sp, #36	; 0x24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	f1c3 0307 	rsb	r3, r3, #7
 8000f2a:	2b04      	cmp	r3, #4
 8000f2c:	bf28      	it	cs
 8000f2e:	2304      	movcs	r3, #4
 8000f30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	3304      	adds	r3, #4
 8000f36:	2b06      	cmp	r3, #6
 8000f38:	d902      	bls.n	8000f40 <NVIC_EncodePriority+0x30>
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	3b03      	subs	r3, #3
 8000f3e:	e000      	b.n	8000f42 <NVIC_EncodePriority+0x32>
 8000f40:	2300      	movs	r3, #0
 8000f42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f44:	f04f 32ff 	mov.w	r2, #4294967295
 8000f48:	69bb      	ldr	r3, [r7, #24]
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	43da      	mvns	r2, r3
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	401a      	ands	r2, r3
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f58:	f04f 31ff 	mov.w	r1, #4294967295
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f62:	43d9      	mvns	r1, r3
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f68:	4313      	orrs	r3, r2
         );
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3724      	adds	r7, #36	; 0x24
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
	...

08000f78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3b01      	subs	r3, #1
 8000f84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f88:	d301      	bcc.n	8000f8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e00f      	b.n	8000fae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f8e:	4a0a      	ldr	r2, [pc, #40]	; (8000fb8 <SysTick_Config+0x40>)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	3b01      	subs	r3, #1
 8000f94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f96:	210f      	movs	r1, #15
 8000f98:	f04f 30ff 	mov.w	r0, #4294967295
 8000f9c:	f7ff ff8e 	bl	8000ebc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fa0:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <SysTick_Config+0x40>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fa6:	4b04      	ldr	r3, [pc, #16]	; (8000fb8 <SysTick_Config+0x40>)
 8000fa8:	2207      	movs	r2, #7
 8000faa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	e000e010 	.word	0xe000e010

08000fbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f7ff ff29 	bl	8000e1c <__NVIC_SetPriorityGrouping>
}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b086      	sub	sp, #24
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	4603      	mov	r3, r0
 8000fda:	60b9      	str	r1, [r7, #8]
 8000fdc:	607a      	str	r2, [r7, #4]
 8000fde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fe4:	f7ff ff3e 	bl	8000e64 <__NVIC_GetPriorityGrouping>
 8000fe8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	68b9      	ldr	r1, [r7, #8]
 8000fee:	6978      	ldr	r0, [r7, #20]
 8000ff0:	f7ff ff8e 	bl	8000f10 <NVIC_EncodePriority>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ffa:	4611      	mov	r1, r2
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ff5d 	bl	8000ebc <__NVIC_SetPriority>
}
 8001002:	bf00      	nop
 8001004:	3718      	adds	r7, #24
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b082      	sub	sp, #8
 800100e:	af00      	add	r7, sp, #0
 8001010:	4603      	mov	r3, r0
 8001012:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff ff31 	bl	8000e80 <__NVIC_EnableIRQ>
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b082      	sub	sp, #8
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff ffa2 	bl	8000f78 <SysTick_Config>
 8001034:	4603      	mov	r3, r0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001040:	b480      	push	{r7}
 8001042:	b087      	sub	sp, #28
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800104e:	e17f      	b.n	8001350 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	2101      	movs	r1, #1
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	fa01 f303 	lsl.w	r3, r1, r3
 800105c:	4013      	ands	r3, r2
 800105e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2b00      	cmp	r3, #0
 8001064:	f000 8171 	beq.w	800134a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	2b01      	cmp	r3, #1
 800106e:	d00b      	beq.n	8001088 <HAL_GPIO_Init+0x48>
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	2b02      	cmp	r3, #2
 8001076:	d007      	beq.n	8001088 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800107c:	2b11      	cmp	r3, #17
 800107e:	d003      	beq.n	8001088 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	2b12      	cmp	r3, #18
 8001086:	d130      	bne.n	80010ea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	2203      	movs	r2, #3
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	43db      	mvns	r3, r3
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	4013      	ands	r3, r2
 800109e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	68da      	ldr	r2, [r3, #12]
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	693a      	ldr	r2, [r7, #16]
 80010b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010be:	2201      	movs	r2, #1
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	43db      	mvns	r3, r3
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	4013      	ands	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	091b      	lsrs	r3, r3, #4
 80010d4:	f003 0201 	and.w	r2, r3, #1
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	fa02 f303 	lsl.w	r3, r2, r3
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f003 0303 	and.w	r3, r3, #3
 80010f2:	2b03      	cmp	r3, #3
 80010f4:	d118      	bne.n	8001128 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80010fc:	2201      	movs	r2, #1
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	43db      	mvns	r3, r3
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	4013      	ands	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	08db      	lsrs	r3, r3, #3
 8001112:	f003 0201 	and.w	r2, r3, #1
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	4313      	orrs	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	2203      	movs	r2, #3
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	43db      	mvns	r3, r3
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	4013      	ands	r3, r2
 800113e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	689a      	ldr	r2, [r3, #8]
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	693a      	ldr	r2, [r7, #16]
 800114e:	4313      	orrs	r3, r2
 8001150:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	693a      	ldr	r2, [r7, #16]
 8001156:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	2b02      	cmp	r3, #2
 800115e:	d003      	beq.n	8001168 <HAL_GPIO_Init+0x128>
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	2b12      	cmp	r3, #18
 8001166:	d123      	bne.n	80011b0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	08da      	lsrs	r2, r3, #3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	3208      	adds	r2, #8
 8001170:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001174:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	f003 0307 	and.w	r3, r3, #7
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	220f      	movs	r2, #15
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	43db      	mvns	r3, r3
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	4013      	ands	r3, r2
 800118a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	691a      	ldr	r2, [r3, #16]
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	f003 0307 	and.w	r3, r3, #7
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	fa02 f303 	lsl.w	r3, r2, r3
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	4313      	orrs	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	08da      	lsrs	r2, r3, #3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	3208      	adds	r2, #8
 80011aa:	6939      	ldr	r1, [r7, #16]
 80011ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	2203      	movs	r2, #3
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	43db      	mvns	r3, r3
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	4013      	ands	r3, r2
 80011c6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f003 0203 	and.w	r2, r3, #3
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	fa02 f303 	lsl.w	r3, r2, r3
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	4313      	orrs	r3, r2
 80011dc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	693a      	ldr	r2, [r7, #16]
 80011e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f000 80ac 	beq.w	800134a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f2:	4b5e      	ldr	r3, [pc, #376]	; (800136c <HAL_GPIO_Init+0x32c>)
 80011f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011f6:	4a5d      	ldr	r2, [pc, #372]	; (800136c <HAL_GPIO_Init+0x32c>)
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	6613      	str	r3, [r2, #96]	; 0x60
 80011fe:	4b5b      	ldr	r3, [pc, #364]	; (800136c <HAL_GPIO_Init+0x32c>)
 8001200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	60bb      	str	r3, [r7, #8]
 8001208:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800120a:	4a59      	ldr	r2, [pc, #356]	; (8001370 <HAL_GPIO_Init+0x330>)
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	089b      	lsrs	r3, r3, #2
 8001210:	3302      	adds	r3, #2
 8001212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001216:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	f003 0303 	and.w	r3, r3, #3
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	220f      	movs	r2, #15
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
 8001226:	43db      	mvns	r3, r3
 8001228:	693a      	ldr	r2, [r7, #16]
 800122a:	4013      	ands	r3, r2
 800122c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001234:	d025      	beq.n	8001282 <HAL_GPIO_Init+0x242>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a4e      	ldr	r2, [pc, #312]	; (8001374 <HAL_GPIO_Init+0x334>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d01f      	beq.n	800127e <HAL_GPIO_Init+0x23e>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a4d      	ldr	r2, [pc, #308]	; (8001378 <HAL_GPIO_Init+0x338>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d019      	beq.n	800127a <HAL_GPIO_Init+0x23a>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a4c      	ldr	r2, [pc, #304]	; (800137c <HAL_GPIO_Init+0x33c>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d013      	beq.n	8001276 <HAL_GPIO_Init+0x236>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a4b      	ldr	r2, [pc, #300]	; (8001380 <HAL_GPIO_Init+0x340>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d00d      	beq.n	8001272 <HAL_GPIO_Init+0x232>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a4a      	ldr	r2, [pc, #296]	; (8001384 <HAL_GPIO_Init+0x344>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d007      	beq.n	800126e <HAL_GPIO_Init+0x22e>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a49      	ldr	r2, [pc, #292]	; (8001388 <HAL_GPIO_Init+0x348>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d101      	bne.n	800126a <HAL_GPIO_Init+0x22a>
 8001266:	2306      	movs	r3, #6
 8001268:	e00c      	b.n	8001284 <HAL_GPIO_Init+0x244>
 800126a:	2307      	movs	r3, #7
 800126c:	e00a      	b.n	8001284 <HAL_GPIO_Init+0x244>
 800126e:	2305      	movs	r3, #5
 8001270:	e008      	b.n	8001284 <HAL_GPIO_Init+0x244>
 8001272:	2304      	movs	r3, #4
 8001274:	e006      	b.n	8001284 <HAL_GPIO_Init+0x244>
 8001276:	2303      	movs	r3, #3
 8001278:	e004      	b.n	8001284 <HAL_GPIO_Init+0x244>
 800127a:	2302      	movs	r3, #2
 800127c:	e002      	b.n	8001284 <HAL_GPIO_Init+0x244>
 800127e:	2301      	movs	r3, #1
 8001280:	e000      	b.n	8001284 <HAL_GPIO_Init+0x244>
 8001282:	2300      	movs	r3, #0
 8001284:	697a      	ldr	r2, [r7, #20]
 8001286:	f002 0203 	and.w	r2, r2, #3
 800128a:	0092      	lsls	r2, r2, #2
 800128c:	4093      	lsls	r3, r2
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	4313      	orrs	r3, r2
 8001292:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001294:	4936      	ldr	r1, [pc, #216]	; (8001370 <HAL_GPIO_Init+0x330>)
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	089b      	lsrs	r3, r3, #2
 800129a:	3302      	adds	r3, #2
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80012a2:	4b3a      	ldr	r3, [pc, #232]	; (800138c <HAL_GPIO_Init+0x34c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	43db      	mvns	r3, r3
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	4013      	ands	r3, r2
 80012b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d003      	beq.n	80012c6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80012be:	693a      	ldr	r2, [r7, #16]
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80012c6:	4a31      	ldr	r2, [pc, #196]	; (800138c <HAL_GPIO_Init+0x34c>)
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80012cc:	4b2f      	ldr	r3, [pc, #188]	; (800138c <HAL_GPIO_Init+0x34c>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	43db      	mvns	r3, r3
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	4013      	ands	r3, r2
 80012da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d003      	beq.n	80012f0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012f0:	4a26      	ldr	r2, [pc, #152]	; (800138c <HAL_GPIO_Init+0x34c>)
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012f6:	4b25      	ldr	r3, [pc, #148]	; (800138c <HAL_GPIO_Init+0x34c>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	43db      	mvns	r3, r3
 8001300:	693a      	ldr	r2, [r7, #16]
 8001302:	4013      	ands	r3, r2
 8001304:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d003      	beq.n	800131a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	4313      	orrs	r3, r2
 8001318:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800131a:	4a1c      	ldr	r2, [pc, #112]	; (800138c <HAL_GPIO_Init+0x34c>)
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001320:	4b1a      	ldr	r3, [pc, #104]	; (800138c <HAL_GPIO_Init+0x34c>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	43db      	mvns	r3, r3
 800132a:	693a      	ldr	r2, [r7, #16]
 800132c:	4013      	ands	r3, r2
 800132e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001338:	2b00      	cmp	r3, #0
 800133a:	d003      	beq.n	8001344 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800133c:	693a      	ldr	r2, [r7, #16]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	4313      	orrs	r3, r2
 8001342:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001344:	4a11      	ldr	r2, [pc, #68]	; (800138c <HAL_GPIO_Init+0x34c>)
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	3301      	adds	r3, #1
 800134e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	fa22 f303 	lsr.w	r3, r2, r3
 800135a:	2b00      	cmp	r3, #0
 800135c:	f47f ae78 	bne.w	8001050 <HAL_GPIO_Init+0x10>
  }
}
 8001360:	bf00      	nop
 8001362:	371c      	adds	r7, #28
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr
 800136c:	40021000 	.word	0x40021000
 8001370:	40010000 	.word	0x40010000
 8001374:	48000400 	.word	0x48000400
 8001378:	48000800 	.word	0x48000800
 800137c:	48000c00 	.word	0x48000c00
 8001380:	48001000 	.word	0x48001000
 8001384:	48001400 	.word	0x48001400
 8001388:	48001800 	.word	0x48001800
 800138c:	40010400 	.word	0x40010400

08001390 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	460b      	mov	r3, r1
 800139a:	807b      	strh	r3, [r7, #2]
 800139c:	4613      	mov	r3, r2
 800139e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013a0:	787b      	ldrb	r3, [r7, #1]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013a6:	887a      	ldrh	r2, [r7, #2]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013ac:	e002      	b.n	80013b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013ae:	887a      	ldrh	r2, [r7, #2]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	460b      	mov	r3, r1
 80013ca:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	695b      	ldr	r3, [r3, #20]
 80013d0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013d2:	887a      	ldrh	r2, [r7, #2]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	4013      	ands	r3, r2
 80013d8:	041a      	lsls	r2, r3, #16
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	43d9      	mvns	r1, r3
 80013de:	887b      	ldrh	r3, [r7, #2]
 80013e0:	400b      	ands	r3, r1
 80013e2:	431a      	orrs	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	619a      	str	r2, [r3, #24]
}
 80013e8:	bf00      	nop
 80013ea:	3714      	adds	r7, #20
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80013f8:	4b04      	ldr	r3, [pc, #16]	; (800140c <HAL_PWREx_GetVoltageRange+0x18>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001400:	4618      	mov	r0, r3
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	40007000 	.word	0x40007000

08001410 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800141e:	d130      	bne.n	8001482 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001420:	4b23      	ldr	r3, [pc, #140]	; (80014b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001428:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800142c:	d038      	beq.n	80014a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800142e:	4b20      	ldr	r3, [pc, #128]	; (80014b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001436:	4a1e      	ldr	r2, [pc, #120]	; (80014b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001438:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800143c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800143e:	4b1d      	ldr	r3, [pc, #116]	; (80014b4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2232      	movs	r2, #50	; 0x32
 8001444:	fb02 f303 	mul.w	r3, r2, r3
 8001448:	4a1b      	ldr	r2, [pc, #108]	; (80014b8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800144a:	fba2 2303 	umull	r2, r3, r2, r3
 800144e:	0c9b      	lsrs	r3, r3, #18
 8001450:	3301      	adds	r3, #1
 8001452:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001454:	e002      	b.n	800145c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	3b01      	subs	r3, #1
 800145a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800145c:	4b14      	ldr	r3, [pc, #80]	; (80014b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800145e:	695b      	ldr	r3, [r3, #20]
 8001460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001464:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001468:	d102      	bne.n	8001470 <HAL_PWREx_ControlVoltageScaling+0x60>
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1f2      	bne.n	8001456 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001470:	4b0f      	ldr	r3, [pc, #60]	; (80014b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001472:	695b      	ldr	r3, [r3, #20]
 8001474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001478:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800147c:	d110      	bne.n	80014a0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800147e:	2303      	movs	r3, #3
 8001480:	e00f      	b.n	80014a2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001482:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800148a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800148e:	d007      	beq.n	80014a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001490:	4b07      	ldr	r3, [pc, #28]	; (80014b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001498:	4a05      	ldr	r2, [pc, #20]	; (80014b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800149a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800149e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3714      	adds	r7, #20
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	40007000 	.word	0x40007000
 80014b4:	20000000 	.word	0x20000000
 80014b8:	431bde83 	.word	0x431bde83

080014bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b088      	sub	sp, #32
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d101      	bne.n	80014ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e3d4      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014ce:	4ba1      	ldr	r3, [pc, #644]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	f003 030c 	and.w	r3, r3, #12
 80014d6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014d8:	4b9e      	ldr	r3, [pc, #632]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	f003 0303 	and.w	r3, r3, #3
 80014e0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0310 	and.w	r3, r3, #16
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	f000 80e4 	beq.w	80016b8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d007      	beq.n	8001506 <HAL_RCC_OscConfig+0x4a>
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	2b0c      	cmp	r3, #12
 80014fa:	f040 808b 	bne.w	8001614 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	2b01      	cmp	r3, #1
 8001502:	f040 8087 	bne.w	8001614 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001506:	4b93      	ldr	r3, [pc, #588]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d005      	beq.n	800151e <HAL_RCC_OscConfig+0x62>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	699b      	ldr	r3, [r3, #24]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e3ac      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6a1a      	ldr	r2, [r3, #32]
 8001522:	4b8c      	ldr	r3, [pc, #560]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f003 0308 	and.w	r3, r3, #8
 800152a:	2b00      	cmp	r3, #0
 800152c:	d004      	beq.n	8001538 <HAL_RCC_OscConfig+0x7c>
 800152e:	4b89      	ldr	r3, [pc, #548]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001536:	e005      	b.n	8001544 <HAL_RCC_OscConfig+0x88>
 8001538:	4b86      	ldr	r3, [pc, #536]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800153a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800153e:	091b      	lsrs	r3, r3, #4
 8001540:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001544:	4293      	cmp	r3, r2
 8001546:	d223      	bcs.n	8001590 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a1b      	ldr	r3, [r3, #32]
 800154c:	4618      	mov	r0, r3
 800154e:	f000 fd3f 	bl	8001fd0 <RCC_SetFlashLatencyFromMSIRange>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	e38d      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800155c:	4b7d      	ldr	r3, [pc, #500]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a7c      	ldr	r2, [pc, #496]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001562:	f043 0308 	orr.w	r3, r3, #8
 8001566:	6013      	str	r3, [r2, #0]
 8001568:	4b7a      	ldr	r3, [pc, #488]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a1b      	ldr	r3, [r3, #32]
 8001574:	4977      	ldr	r1, [pc, #476]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001576:	4313      	orrs	r3, r2
 8001578:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800157a:	4b76      	ldr	r3, [pc, #472]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	021b      	lsls	r3, r3, #8
 8001588:	4972      	ldr	r1, [pc, #456]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800158a:	4313      	orrs	r3, r2
 800158c:	604b      	str	r3, [r1, #4]
 800158e:	e025      	b.n	80015dc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001590:	4b70      	ldr	r3, [pc, #448]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a6f      	ldr	r2, [pc, #444]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001596:	f043 0308 	orr.w	r3, r3, #8
 800159a:	6013      	str	r3, [r2, #0]
 800159c:	4b6d      	ldr	r3, [pc, #436]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6a1b      	ldr	r3, [r3, #32]
 80015a8:	496a      	ldr	r1, [pc, #424]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 80015aa:	4313      	orrs	r3, r2
 80015ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015ae:	4b69      	ldr	r3, [pc, #420]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	021b      	lsls	r3, r3, #8
 80015bc:	4965      	ldr	r1, [pc, #404]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 80015be:	4313      	orrs	r3, r2
 80015c0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015c2:	69bb      	ldr	r3, [r7, #24]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d109      	bne.n	80015dc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6a1b      	ldr	r3, [r3, #32]
 80015cc:	4618      	mov	r0, r3
 80015ce:	f000 fcff 	bl	8001fd0 <RCC_SetFlashLatencyFromMSIRange>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e34d      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015dc:	f000 fc36 	bl	8001e4c <HAL_RCC_GetSysClockFreq>
 80015e0:	4601      	mov	r1, r0
 80015e2:	4b5c      	ldr	r3, [pc, #368]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	091b      	lsrs	r3, r3, #4
 80015e8:	f003 030f 	and.w	r3, r3, #15
 80015ec:	4a5a      	ldr	r2, [pc, #360]	; (8001758 <HAL_RCC_OscConfig+0x29c>)
 80015ee:	5cd3      	ldrb	r3, [r2, r3]
 80015f0:	f003 031f 	and.w	r3, r3, #31
 80015f4:	fa21 f303 	lsr.w	r3, r1, r3
 80015f8:	4a58      	ldr	r2, [pc, #352]	; (800175c <HAL_RCC_OscConfig+0x2a0>)
 80015fa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80015fc:	4b58      	ldr	r3, [pc, #352]	; (8001760 <HAL_RCC_OscConfig+0x2a4>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fb8d 	bl	8000d20 <HAL_InitTick>
 8001606:	4603      	mov	r3, r0
 8001608:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800160a:	7bfb      	ldrb	r3, [r7, #15]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d052      	beq.n	80016b6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001610:	7bfb      	ldrb	r3, [r7, #15]
 8001612:	e331      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d032      	beq.n	8001682 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800161c:	4b4d      	ldr	r3, [pc, #308]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a4c      	ldr	r2, [pc, #304]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001622:	f043 0301 	orr.w	r3, r3, #1
 8001626:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001628:	f7ff fbca 	bl	8000dc0 <HAL_GetTick>
 800162c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800162e:	e008      	b.n	8001642 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001630:	f7ff fbc6 	bl	8000dc0 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e31a      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001642:	4b44      	ldr	r3, [pc, #272]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 0302 	and.w	r3, r3, #2
 800164a:	2b00      	cmp	r3, #0
 800164c:	d0f0      	beq.n	8001630 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800164e:	4b41      	ldr	r3, [pc, #260]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a40      	ldr	r2, [pc, #256]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001654:	f043 0308 	orr.w	r3, r3, #8
 8001658:	6013      	str	r3, [r2, #0]
 800165a:	4b3e      	ldr	r3, [pc, #248]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a1b      	ldr	r3, [r3, #32]
 8001666:	493b      	ldr	r1, [pc, #236]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001668:	4313      	orrs	r3, r2
 800166a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800166c:	4b39      	ldr	r3, [pc, #228]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	69db      	ldr	r3, [r3, #28]
 8001678:	021b      	lsls	r3, r3, #8
 800167a:	4936      	ldr	r1, [pc, #216]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800167c:	4313      	orrs	r3, r2
 800167e:	604b      	str	r3, [r1, #4]
 8001680:	e01a      	b.n	80016b8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001682:	4b34      	ldr	r3, [pc, #208]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a33      	ldr	r2, [pc, #204]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001688:	f023 0301 	bic.w	r3, r3, #1
 800168c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800168e:	f7ff fb97 	bl	8000dc0 <HAL_GetTick>
 8001692:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001694:	e008      	b.n	80016a8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001696:	f7ff fb93 	bl	8000dc0 <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d901      	bls.n	80016a8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e2e7      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016a8:	4b2a      	ldr	r3, [pc, #168]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0302 	and.w	r3, r3, #2
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d1f0      	bne.n	8001696 <HAL_RCC_OscConfig+0x1da>
 80016b4:	e000      	b.n	80016b8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016b6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0301 	and.w	r3, r3, #1
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d074      	beq.n	80017ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	2b08      	cmp	r3, #8
 80016c8:	d005      	beq.n	80016d6 <HAL_RCC_OscConfig+0x21a>
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	2b0c      	cmp	r3, #12
 80016ce:	d10e      	bne.n	80016ee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	2b03      	cmp	r3, #3
 80016d4:	d10b      	bne.n	80016ee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d6:	4b1f      	ldr	r3, [pc, #124]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d064      	beq.n	80017ac <HAL_RCC_OscConfig+0x2f0>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d160      	bne.n	80017ac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e2c4      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016f6:	d106      	bne.n	8001706 <HAL_RCC_OscConfig+0x24a>
 80016f8:	4b16      	ldr	r3, [pc, #88]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a15      	ldr	r2, [pc, #84]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 80016fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001702:	6013      	str	r3, [r2, #0]
 8001704:	e01d      	b.n	8001742 <HAL_RCC_OscConfig+0x286>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800170e:	d10c      	bne.n	800172a <HAL_RCC_OscConfig+0x26e>
 8001710:	4b10      	ldr	r3, [pc, #64]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a0f      	ldr	r2, [pc, #60]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001716:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800171a:	6013      	str	r3, [r2, #0]
 800171c:	4b0d      	ldr	r3, [pc, #52]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a0c      	ldr	r2, [pc, #48]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001722:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	e00b      	b.n	8001742 <HAL_RCC_OscConfig+0x286>
 800172a:	4b0a      	ldr	r3, [pc, #40]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a09      	ldr	r2, [pc, #36]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001730:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001734:	6013      	str	r3, [r2, #0]
 8001736:	4b07      	ldr	r3, [pc, #28]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a06      	ldr	r2, [pc, #24]	; (8001754 <HAL_RCC_OscConfig+0x298>)
 800173c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001740:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d01c      	beq.n	8001784 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800174a:	f7ff fb39 	bl	8000dc0 <HAL_GetTick>
 800174e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001750:	e011      	b.n	8001776 <HAL_RCC_OscConfig+0x2ba>
 8001752:	bf00      	nop
 8001754:	40021000 	.word	0x40021000
 8001758:	08004df4 	.word	0x08004df4
 800175c:	20000000 	.word	0x20000000
 8001760:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001764:	f7ff fb2c 	bl	8000dc0 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b64      	cmp	r3, #100	; 0x64
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e280      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001776:	4baf      	ldr	r3, [pc, #700]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0f0      	beq.n	8001764 <HAL_RCC_OscConfig+0x2a8>
 8001782:	e014      	b.n	80017ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001784:	f7ff fb1c 	bl	8000dc0 <HAL_GetTick>
 8001788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800178c:	f7ff fb18 	bl	8000dc0 <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b64      	cmp	r3, #100	; 0x64
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e26c      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800179e:	4ba5      	ldr	r3, [pc, #660]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1f0      	bne.n	800178c <HAL_RCC_OscConfig+0x2d0>
 80017aa:	e000      	b.n	80017ae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d060      	beq.n	800187c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	2b04      	cmp	r3, #4
 80017be:	d005      	beq.n	80017cc <HAL_RCC_OscConfig+0x310>
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	2b0c      	cmp	r3, #12
 80017c4:	d119      	bne.n	80017fa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d116      	bne.n	80017fa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017cc:	4b99      	ldr	r3, [pc, #612]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d005      	beq.n	80017e4 <HAL_RCC_OscConfig+0x328>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d101      	bne.n	80017e4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e249      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017e4:	4b93      	ldr	r3, [pc, #588]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	691b      	ldr	r3, [r3, #16]
 80017f0:	061b      	lsls	r3, r3, #24
 80017f2:	4990      	ldr	r1, [pc, #576]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80017f4:	4313      	orrs	r3, r2
 80017f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017f8:	e040      	b.n	800187c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d023      	beq.n	800184a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001802:	4b8c      	ldr	r3, [pc, #560]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a8b      	ldr	r2, [pc, #556]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001808:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800180c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800180e:	f7ff fad7 	bl	8000dc0 <HAL_GetTick>
 8001812:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001814:	e008      	b.n	8001828 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001816:	f7ff fad3 	bl	8000dc0 <HAL_GetTick>
 800181a:	4602      	mov	r2, r0
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d901      	bls.n	8001828 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e227      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001828:	4b82      	ldr	r3, [pc, #520]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001830:	2b00      	cmp	r3, #0
 8001832:	d0f0      	beq.n	8001816 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001834:	4b7f      	ldr	r3, [pc, #508]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	691b      	ldr	r3, [r3, #16]
 8001840:	061b      	lsls	r3, r3, #24
 8001842:	497c      	ldr	r1, [pc, #496]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001844:	4313      	orrs	r3, r2
 8001846:	604b      	str	r3, [r1, #4]
 8001848:	e018      	b.n	800187c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800184a:	4b7a      	ldr	r3, [pc, #488]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a79      	ldr	r2, [pc, #484]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001850:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001854:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001856:	f7ff fab3 	bl	8000dc0 <HAL_GetTick>
 800185a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800185c:	e008      	b.n	8001870 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800185e:	f7ff faaf 	bl	8000dc0 <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b02      	cmp	r3, #2
 800186a:	d901      	bls.n	8001870 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e203      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001870:	4b70      	ldr	r3, [pc, #448]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001878:	2b00      	cmp	r3, #0
 800187a:	d1f0      	bne.n	800185e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 0308 	and.w	r3, r3, #8
 8001884:	2b00      	cmp	r3, #0
 8001886:	d03c      	beq.n	8001902 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	695b      	ldr	r3, [r3, #20]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d01c      	beq.n	80018ca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001890:	4b68      	ldr	r3, [pc, #416]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001892:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001896:	4a67      	ldr	r2, [pc, #412]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018a0:	f7ff fa8e 	bl	8000dc0 <HAL_GetTick>
 80018a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018a6:	e008      	b.n	80018ba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018a8:	f7ff fa8a 	bl	8000dc0 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e1de      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018ba:	4b5e      	ldr	r3, [pc, #376]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80018bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018c0:	f003 0302 	and.w	r3, r3, #2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d0ef      	beq.n	80018a8 <HAL_RCC_OscConfig+0x3ec>
 80018c8:	e01b      	b.n	8001902 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018ca:	4b5a      	ldr	r3, [pc, #360]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80018cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018d0:	4a58      	ldr	r2, [pc, #352]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80018d2:	f023 0301 	bic.w	r3, r3, #1
 80018d6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018da:	f7ff fa71 	bl	8000dc0 <HAL_GetTick>
 80018de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018e0:	e008      	b.n	80018f4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018e2:	f7ff fa6d 	bl	8000dc0 <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e1c1      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018f4:	4b4f      	ldr	r3, [pc, #316]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80018f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d1ef      	bne.n	80018e2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0304 	and.w	r3, r3, #4
 800190a:	2b00      	cmp	r3, #0
 800190c:	f000 80a6 	beq.w	8001a5c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001910:	2300      	movs	r3, #0
 8001912:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001914:	4b47      	ldr	r3, [pc, #284]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001916:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001918:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d10d      	bne.n	800193c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001920:	4b44      	ldr	r3, [pc, #272]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001924:	4a43      	ldr	r2, [pc, #268]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001926:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800192a:	6593      	str	r3, [r2, #88]	; 0x58
 800192c:	4b41      	ldr	r3, [pc, #260]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 800192e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001930:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001934:	60bb      	str	r3, [r7, #8]
 8001936:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001938:	2301      	movs	r3, #1
 800193a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800193c:	4b3e      	ldr	r3, [pc, #248]	; (8001a38 <HAL_RCC_OscConfig+0x57c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001944:	2b00      	cmp	r3, #0
 8001946:	d118      	bne.n	800197a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001948:	4b3b      	ldr	r3, [pc, #236]	; (8001a38 <HAL_RCC_OscConfig+0x57c>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a3a      	ldr	r2, [pc, #232]	; (8001a38 <HAL_RCC_OscConfig+0x57c>)
 800194e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001952:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001954:	f7ff fa34 	bl	8000dc0 <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800195c:	f7ff fa30 	bl	8000dc0 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b02      	cmp	r3, #2
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e184      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800196e:	4b32      	ldr	r3, [pc, #200]	; (8001a38 <HAL_RCC_OscConfig+0x57c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0f0      	beq.n	800195c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d108      	bne.n	8001994 <HAL_RCC_OscConfig+0x4d8>
 8001982:	4b2c      	ldr	r3, [pc, #176]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001984:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001988:	4a2a      	ldr	r2, [pc, #168]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 800198a:	f043 0301 	orr.w	r3, r3, #1
 800198e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001992:	e024      	b.n	80019de <HAL_RCC_OscConfig+0x522>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	2b05      	cmp	r3, #5
 800199a:	d110      	bne.n	80019be <HAL_RCC_OscConfig+0x502>
 800199c:	4b25      	ldr	r3, [pc, #148]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 800199e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019a2:	4a24      	ldr	r2, [pc, #144]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80019a4:	f043 0304 	orr.w	r3, r3, #4
 80019a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80019ac:	4b21      	ldr	r3, [pc, #132]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80019ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019b2:	4a20      	ldr	r2, [pc, #128]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80019b4:	f043 0301 	orr.w	r3, r3, #1
 80019b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80019bc:	e00f      	b.n	80019de <HAL_RCC_OscConfig+0x522>
 80019be:	4b1d      	ldr	r3, [pc, #116]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80019c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019c4:	4a1b      	ldr	r2, [pc, #108]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80019c6:	f023 0301 	bic.w	r3, r3, #1
 80019ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80019ce:	4b19      	ldr	r3, [pc, #100]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80019d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019d4:	4a17      	ldr	r2, [pc, #92]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 80019d6:	f023 0304 	bic.w	r3, r3, #4
 80019da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d016      	beq.n	8001a14 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019e6:	f7ff f9eb 	bl	8000dc0 <HAL_GetTick>
 80019ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019ec:	e00a      	b.n	8001a04 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ee:	f7ff f9e7 	bl	8000dc0 <HAL_GetTick>
 80019f2:	4602      	mov	r2, r0
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e139      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a04:	4b0b      	ldr	r3, [pc, #44]	; (8001a34 <HAL_RCC_OscConfig+0x578>)
 8001a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d0ed      	beq.n	80019ee <HAL_RCC_OscConfig+0x532>
 8001a12:	e01a      	b.n	8001a4a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a14:	f7ff f9d4 	bl	8000dc0 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a1a:	e00f      	b.n	8001a3c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a1c:	f7ff f9d0 	bl	8000dc0 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d906      	bls.n	8001a3c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e122      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
 8001a32:	bf00      	nop
 8001a34:	40021000 	.word	0x40021000
 8001a38:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a3c:	4b90      	ldr	r3, [pc, #576]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d1e8      	bne.n	8001a1c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a4a:	7ffb      	ldrb	r3, [r7, #31]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d105      	bne.n	8001a5c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a50:	4b8b      	ldr	r3, [pc, #556]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001a52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a54:	4a8a      	ldr	r2, [pc, #552]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001a56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a5a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f000 8108 	beq.w	8001c76 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	f040 80d0 	bne.w	8001c10 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001a70:	4b83      	ldr	r3, [pc, #524]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	f003 0203 	and.w	r2, r3, #3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d130      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d127      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aa0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d11f      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001ab0:	2a07      	cmp	r2, #7
 8001ab2:	bf14      	ite	ne
 8001ab4:	2201      	movne	r2, #1
 8001ab6:	2200      	moveq	r2, #0
 8001ab8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d113      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ac8:	085b      	lsrs	r3, r3, #1
 8001aca:	3b01      	subs	r3, #1
 8001acc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d109      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001adc:	085b      	lsrs	r3, r3, #1
 8001ade:	3b01      	subs	r3, #1
 8001ae0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d06e      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ae6:	69bb      	ldr	r3, [r7, #24]
 8001ae8:	2b0c      	cmp	r3, #12
 8001aea:	d069      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001aec:	4b64      	ldr	r3, [pc, #400]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d105      	bne.n	8001b04 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001af8:	4b61      	ldr	r3, [pc, #388]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e0b7      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001b08:	4b5d      	ldr	r3, [pc, #372]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a5c      	ldr	r2, [pc, #368]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001b0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b12:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b14:	f7ff f954 	bl	8000dc0 <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b1a:	e008      	b.n	8001b2e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b1c:	f7ff f950 	bl	8000dc0 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e0a4      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b2e:	4b54      	ldr	r3, [pc, #336]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d1f0      	bne.n	8001b1c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b3a:	4b51      	ldr	r3, [pc, #324]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001b3c:	68da      	ldr	r2, [r3, #12]
 8001b3e:	4b51      	ldr	r3, [pc, #324]	; (8001c84 <HAL_RCC_OscConfig+0x7c8>)
 8001b40:	4013      	ands	r3, r2
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001b4a:	3a01      	subs	r2, #1
 8001b4c:	0112      	lsls	r2, r2, #4
 8001b4e:	4311      	orrs	r1, r2
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001b54:	0212      	lsls	r2, r2, #8
 8001b56:	4311      	orrs	r1, r2
 8001b58:	687a      	ldr	r2, [r7, #4]
 8001b5a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001b5c:	0852      	lsrs	r2, r2, #1
 8001b5e:	3a01      	subs	r2, #1
 8001b60:	0552      	lsls	r2, r2, #21
 8001b62:	4311      	orrs	r1, r2
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001b68:	0852      	lsrs	r2, r2, #1
 8001b6a:	3a01      	subs	r2, #1
 8001b6c:	0652      	lsls	r2, r2, #25
 8001b6e:	4311      	orrs	r1, r2
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001b74:	0912      	lsrs	r2, r2, #4
 8001b76:	0452      	lsls	r2, r2, #17
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	4941      	ldr	r1, [pc, #260]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001b80:	4b3f      	ldr	r3, [pc, #252]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a3e      	ldr	r2, [pc, #248]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001b86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b8a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001b8c:	4b3c      	ldr	r3, [pc, #240]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	4a3b      	ldr	r2, [pc, #236]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001b92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b96:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b98:	f7ff f912 	bl	8000dc0 <HAL_GetTick>
 8001b9c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba0:	f7ff f90e 	bl	8000dc0 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e062      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bb2:	4b33      	ldr	r3, [pc, #204]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d0f0      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001bbe:	e05a      	b.n	8001c76 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e059      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bc4:	4b2e      	ldr	r3, [pc, #184]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d152      	bne.n	8001c76 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001bd0:	4b2b      	ldr	r3, [pc, #172]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a2a      	ldr	r2, [pc, #168]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001bd6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bda:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001bdc:	4b28      	ldr	r3, [pc, #160]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	4a27      	ldr	r2, [pc, #156]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001be2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001be6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001be8:	f7ff f8ea 	bl	8000dc0 <HAL_GetTick>
 8001bec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bf0:	f7ff f8e6 	bl	8000dc0 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e03a      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c02:	4b1f      	ldr	r3, [pc, #124]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d0f0      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x734>
 8001c0e:	e032      	b.n	8001c76 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	2b0c      	cmp	r3, #12
 8001c14:	d02d      	beq.n	8001c72 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c16:	4b1a      	ldr	r3, [pc, #104]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a19      	ldr	r2, [pc, #100]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001c1c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c20:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001c22:	4b17      	ldr	r3, [pc, #92]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d105      	bne.n	8001c3a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001c2e:	4b14      	ldr	r3, [pc, #80]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	4a13      	ldr	r2, [pc, #76]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001c34:	f023 0303 	bic.w	r3, r3, #3
 8001c38:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001c3a:	4b11      	ldr	r3, [pc, #68]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	4a10      	ldr	r2, [pc, #64]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001c40:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001c44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c48:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c4a:	f7ff f8b9 	bl	8000dc0 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c52:	f7ff f8b5 	bl	8000dc0 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e009      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c64:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <HAL_RCC_OscConfig+0x7c4>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1f0      	bne.n	8001c52 <HAL_RCC_OscConfig+0x796>
 8001c70:	e001      	b.n	8001c76 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e000      	b.n	8001c78 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001c76:	2300      	movs	r3, #0
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3720      	adds	r7, #32
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40021000 	.word	0x40021000
 8001c84:	f99d808c 	.word	0xf99d808c

08001c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d101      	bne.n	8001c9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e0c8      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c9c:	4b66      	ldr	r3, [pc, #408]	; (8001e38 <HAL_RCC_ClockConfig+0x1b0>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0307 	and.w	r3, r3, #7
 8001ca4:	683a      	ldr	r2, [r7, #0]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d910      	bls.n	8001ccc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001caa:	4b63      	ldr	r3, [pc, #396]	; (8001e38 <HAL_RCC_ClockConfig+0x1b0>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f023 0207 	bic.w	r2, r3, #7
 8001cb2:	4961      	ldr	r1, [pc, #388]	; (8001e38 <HAL_RCC_ClockConfig+0x1b0>)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cba:	4b5f      	ldr	r3, [pc, #380]	; (8001e38 <HAL_RCC_ClockConfig+0x1b0>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	683a      	ldr	r2, [r7, #0]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d001      	beq.n	8001ccc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e0b0      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d04c      	beq.n	8001d72 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	2b03      	cmp	r3, #3
 8001cde:	d107      	bne.n	8001cf0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ce0:	4b56      	ldr	r3, [pc, #344]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d121      	bne.n	8001d30 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e09e      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d107      	bne.n	8001d08 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cf8:	4b50      	ldr	r3, [pc, #320]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d115      	bne.n	8001d30 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e092      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d107      	bne.n	8001d20 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d10:	4b4a      	ldr	r3, [pc, #296]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0302 	and.w	r3, r3, #2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d109      	bne.n	8001d30 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e086      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d20:	4b46      	ldr	r3, [pc, #280]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d101      	bne.n	8001d30 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e07e      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d30:	4b42      	ldr	r3, [pc, #264]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f023 0203 	bic.w	r2, r3, #3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	493f      	ldr	r1, [pc, #252]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d42:	f7ff f83d 	bl	8000dc0 <HAL_GetTick>
 8001d46:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d48:	e00a      	b.n	8001d60 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d4a:	f7ff f839 	bl	8000dc0 <HAL_GetTick>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e066      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d60:	4b36      	ldr	r3, [pc, #216]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	f003 020c 	and.w	r2, r3, #12
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d1eb      	bne.n	8001d4a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d008      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d7e:	4b2f      	ldr	r3, [pc, #188]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	492c      	ldr	r1, [pc, #176]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d90:	4b29      	ldr	r3, [pc, #164]	; (8001e38 <HAL_RCC_ClockConfig+0x1b0>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0307 	and.w	r3, r3, #7
 8001d98:	683a      	ldr	r2, [r7, #0]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d210      	bcs.n	8001dc0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d9e:	4b26      	ldr	r3, [pc, #152]	; (8001e38 <HAL_RCC_ClockConfig+0x1b0>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f023 0207 	bic.w	r2, r3, #7
 8001da6:	4924      	ldr	r1, [pc, #144]	; (8001e38 <HAL_RCC_ClockConfig+0x1b0>)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dae:	4b22      	ldr	r3, [pc, #136]	; (8001e38 <HAL_RCC_ClockConfig+0x1b0>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	683a      	ldr	r2, [r7, #0]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d001      	beq.n	8001dc0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e036      	b.n	8001e2e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0304 	and.w	r3, r3, #4
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d008      	beq.n	8001dde <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dcc:	4b1b      	ldr	r3, [pc, #108]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	4918      	ldr	r1, [pc, #96]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0308 	and.w	r3, r3, #8
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d009      	beq.n	8001dfe <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dea:	4b14      	ldr	r3, [pc, #80]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	00db      	lsls	r3, r3, #3
 8001df8:	4910      	ldr	r1, [pc, #64]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001dfe:	f000 f825 	bl	8001e4c <HAL_RCC_GetSysClockFreq>
 8001e02:	4601      	mov	r1, r0
 8001e04:	4b0d      	ldr	r3, [pc, #52]	; (8001e3c <HAL_RCC_ClockConfig+0x1b4>)
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	091b      	lsrs	r3, r3, #4
 8001e0a:	f003 030f 	and.w	r3, r3, #15
 8001e0e:	4a0c      	ldr	r2, [pc, #48]	; (8001e40 <HAL_RCC_ClockConfig+0x1b8>)
 8001e10:	5cd3      	ldrb	r3, [r2, r3]
 8001e12:	f003 031f 	and.w	r3, r3, #31
 8001e16:	fa21 f303 	lsr.w	r3, r1, r3
 8001e1a:	4a0a      	ldr	r2, [pc, #40]	; (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001e1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	; (8001e48 <HAL_RCC_ClockConfig+0x1c0>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe ff7c 	bl	8000d20 <HAL_InitTick>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	72fb      	strb	r3, [r7, #11]

  return status;
 8001e2c:	7afb      	ldrb	r3, [r7, #11]
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40022000 	.word	0x40022000
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	08004df4 	.word	0x08004df4
 8001e44:	20000000 	.word	0x20000000
 8001e48:	20000004 	.word	0x20000004

08001e4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b089      	sub	sp, #36	; 0x24
 8001e50:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001e52:	2300      	movs	r3, #0
 8001e54:	61fb      	str	r3, [r7, #28]
 8001e56:	2300      	movs	r3, #0
 8001e58:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e5a:	4b3d      	ldr	r3, [pc, #244]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f003 030c 	and.w	r3, r3, #12
 8001e62:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e64:	4b3a      	ldr	r3, [pc, #232]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	f003 0303 	and.w	r3, r3, #3
 8001e6c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d005      	beq.n	8001e80 <HAL_RCC_GetSysClockFreq+0x34>
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	2b0c      	cmp	r3, #12
 8001e78:	d121      	bne.n	8001ebe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d11e      	bne.n	8001ebe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001e80:	4b33      	ldr	r3, [pc, #204]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0308 	and.w	r3, r3, #8
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d107      	bne.n	8001e9c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e8c:	4b30      	ldr	r3, [pc, #192]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e92:	0a1b      	lsrs	r3, r3, #8
 8001e94:	f003 030f 	and.w	r3, r3, #15
 8001e98:	61fb      	str	r3, [r7, #28]
 8001e9a:	e005      	b.n	8001ea8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001e9c:	4b2c      	ldr	r3, [pc, #176]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	091b      	lsrs	r3, r3, #4
 8001ea2:	f003 030f 	and.w	r3, r3, #15
 8001ea6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001ea8:	4a2a      	ldr	r2, [pc, #168]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d10d      	bne.n	8001ed4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ebc:	e00a      	b.n	8001ed4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	2b04      	cmp	r3, #4
 8001ec2:	d102      	bne.n	8001eca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001ec4:	4b24      	ldr	r3, [pc, #144]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001ec6:	61bb      	str	r3, [r7, #24]
 8001ec8:	e004      	b.n	8001ed4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	2b08      	cmp	r3, #8
 8001ece:	d101      	bne.n	8001ed4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ed0:	4b22      	ldr	r3, [pc, #136]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x110>)
 8001ed2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	2b0c      	cmp	r3, #12
 8001ed8:	d133      	bne.n	8001f42 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001eda:	4b1d      	ldr	r3, [pc, #116]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x104>)
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	f003 0303 	and.w	r3, r3, #3
 8001ee2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d002      	beq.n	8001ef0 <HAL_RCC_GetSysClockFreq+0xa4>
 8001eea:	2b03      	cmp	r3, #3
 8001eec:	d003      	beq.n	8001ef6 <HAL_RCC_GetSysClockFreq+0xaa>
 8001eee:	e005      	b.n	8001efc <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001ef0:	4b19      	ldr	r3, [pc, #100]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001ef2:	617b      	str	r3, [r7, #20]
      break;
 8001ef4:	e005      	b.n	8001f02 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001ef6:	4b19      	ldr	r3, [pc, #100]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x110>)
 8001ef8:	617b      	str	r3, [r7, #20]
      break;
 8001efa:	e002      	b.n	8001f02 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	617b      	str	r3, [r7, #20]
      break;
 8001f00:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f02:	4b13      	ldr	r3, [pc, #76]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	091b      	lsrs	r3, r3, #4
 8001f08:	f003 0307 	and.w	r3, r3, #7
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f10:	4b0f      	ldr	r3, [pc, #60]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	0a1b      	lsrs	r3, r3, #8
 8001f16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	fb02 f203 	mul.w	r2, r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f26:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f28:	4b09      	ldr	r3, [pc, #36]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	0e5b      	lsrs	r3, r3, #25
 8001f2e:	f003 0303 	and.w	r3, r3, #3
 8001f32:	3301      	adds	r3, #1
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001f38:	697a      	ldr	r2, [r7, #20]
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f40:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001f42:	69bb      	ldr	r3, [r7, #24]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3724      	adds	r7, #36	; 0x24
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	40021000 	.word	0x40021000
 8001f54:	08004e0c 	.word	0x08004e0c
 8001f58:	00f42400 	.word	0x00f42400
 8001f5c:	007a1200 	.word	0x007a1200

08001f60 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f64:	4b03      	ldr	r3, [pc, #12]	; (8001f74 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f66:	681b      	ldr	r3, [r3, #0]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	20000000 	.word	0x20000000

08001f78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001f7c:	f7ff fff0 	bl	8001f60 <HAL_RCC_GetHCLKFreq>
 8001f80:	4601      	mov	r1, r0
 8001f82:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	0a1b      	lsrs	r3, r3, #8
 8001f88:	f003 0307 	and.w	r3, r3, #7
 8001f8c:	4a04      	ldr	r2, [pc, #16]	; (8001fa0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f8e:	5cd3      	ldrb	r3, [r2, r3]
 8001f90:	f003 031f 	and.w	r3, r3, #31
 8001f94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	08004e04 	.word	0x08004e04

08001fa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001fa8:	f7ff ffda 	bl	8001f60 <HAL_RCC_GetHCLKFreq>
 8001fac:	4601      	mov	r1, r0
 8001fae:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	0adb      	lsrs	r3, r3, #11
 8001fb4:	f003 0307 	and.w	r3, r3, #7
 8001fb8:	4a04      	ldr	r2, [pc, #16]	; (8001fcc <HAL_RCC_GetPCLK2Freq+0x28>)
 8001fba:	5cd3      	ldrb	r3, [r2, r3]
 8001fbc:	f003 031f 	and.w	r3, r3, #31
 8001fc0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	08004e04 	.word	0x08004e04

08001fd0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001fd8:	2300      	movs	r3, #0
 8001fda:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001fdc:	4b2a      	ldr	r3, [pc, #168]	; (8002088 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d003      	beq.n	8001ff0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001fe8:	f7ff fa04 	bl	80013f4 <HAL_PWREx_GetVoltageRange>
 8001fec:	6178      	str	r0, [r7, #20]
 8001fee:	e014      	b.n	800201a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ff0:	4b25      	ldr	r3, [pc, #148]	; (8002088 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff4:	4a24      	ldr	r2, [pc, #144]	; (8002088 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ff6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ffa:	6593      	str	r3, [r2, #88]	; 0x58
 8001ffc:	4b22      	ldr	r3, [pc, #136]	; (8002088 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002000:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002008:	f7ff f9f4 	bl	80013f4 <HAL_PWREx_GetVoltageRange>
 800200c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800200e:	4b1e      	ldr	r3, [pc, #120]	; (8002088 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002012:	4a1d      	ldr	r2, [pc, #116]	; (8002088 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002014:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002018:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002020:	d10b      	bne.n	800203a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b80      	cmp	r3, #128	; 0x80
 8002026:	d919      	bls.n	800205c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2ba0      	cmp	r3, #160	; 0xa0
 800202c:	d902      	bls.n	8002034 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800202e:	2302      	movs	r3, #2
 8002030:	613b      	str	r3, [r7, #16]
 8002032:	e013      	b.n	800205c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002034:	2301      	movs	r3, #1
 8002036:	613b      	str	r3, [r7, #16]
 8002038:	e010      	b.n	800205c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b80      	cmp	r3, #128	; 0x80
 800203e:	d902      	bls.n	8002046 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002040:	2303      	movs	r3, #3
 8002042:	613b      	str	r3, [r7, #16]
 8002044:	e00a      	b.n	800205c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2b80      	cmp	r3, #128	; 0x80
 800204a:	d102      	bne.n	8002052 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800204c:	2302      	movs	r3, #2
 800204e:	613b      	str	r3, [r7, #16]
 8002050:	e004      	b.n	800205c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2b70      	cmp	r3, #112	; 0x70
 8002056:	d101      	bne.n	800205c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002058:	2301      	movs	r3, #1
 800205a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800205c:	4b0b      	ldr	r3, [pc, #44]	; (800208c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f023 0207 	bic.w	r2, r3, #7
 8002064:	4909      	ldr	r1, [pc, #36]	; (800208c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	4313      	orrs	r3, r2
 800206a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800206c:	4b07      	ldr	r3, [pc, #28]	; (800208c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0307 	and.w	r3, r3, #7
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	429a      	cmp	r2, r3
 8002078:	d001      	beq.n	800207e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e000      	b.n	8002080 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	3718      	adds	r7, #24
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40021000 	.word	0x40021000
 800208c:	40022000 	.word	0x40022000

08002090 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002098:	2300      	movs	r3, #0
 800209a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800209c:	2300      	movs	r3, #0
 800209e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d03f      	beq.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80020b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020b4:	d01c      	beq.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80020b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020ba:	d802      	bhi.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d00e      	beq.n	80020de <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80020c0:	e01f      	b.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80020c2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80020c6:	d003      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80020c8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80020cc:	d01c      	beq.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80020ce:	e018      	b.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80020d0:	4b85      	ldr	r3, [pc, #532]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	4a84      	ldr	r2, [pc, #528]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020da:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80020dc:	e015      	b.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	3304      	adds	r3, #4
 80020e2:	2100      	movs	r1, #0
 80020e4:	4618      	mov	r0, r3
 80020e6:	f000 fab9 	bl	800265c <RCCEx_PLLSAI1_Config>
 80020ea:	4603      	mov	r3, r0
 80020ec:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80020ee:	e00c      	b.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3320      	adds	r3, #32
 80020f4:	2100      	movs	r1, #0
 80020f6:	4618      	mov	r0, r3
 80020f8:	f000 fba0 	bl	800283c <RCCEx_PLLSAI2_Config>
 80020fc:	4603      	mov	r3, r0
 80020fe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002100:	e003      	b.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	74fb      	strb	r3, [r7, #19]
      break;
 8002106:	e000      	b.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002108:	bf00      	nop
    }

    if(ret == HAL_OK)
 800210a:	7cfb      	ldrb	r3, [r7, #19]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d10b      	bne.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002110:	4b75      	ldr	r3, [pc, #468]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002116:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800211e:	4972      	ldr	r1, [pc, #456]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002120:	4313      	orrs	r3, r2
 8002122:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002126:	e001      	b.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002128:	7cfb      	ldrb	r3, [r7, #19]
 800212a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d03f      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800213c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002140:	d01c      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002142:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002146:	d802      	bhi.n	800214e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002148:	2b00      	cmp	r3, #0
 800214a:	d00e      	beq.n	800216a <HAL_RCCEx_PeriphCLKConfig+0xda>
 800214c:	e01f      	b.n	800218e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800214e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002152:	d003      	beq.n	800215c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002154:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002158:	d01c      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800215a:	e018      	b.n	800218e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800215c:	4b62      	ldr	r3, [pc, #392]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	4a61      	ldr	r2, [pc, #388]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002162:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002166:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002168:	e015      	b.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3304      	adds	r3, #4
 800216e:	2100      	movs	r1, #0
 8002170:	4618      	mov	r0, r3
 8002172:	f000 fa73 	bl	800265c <RCCEx_PLLSAI1_Config>
 8002176:	4603      	mov	r3, r0
 8002178:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800217a:	e00c      	b.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	3320      	adds	r3, #32
 8002180:	2100      	movs	r1, #0
 8002182:	4618      	mov	r0, r3
 8002184:	f000 fb5a 	bl	800283c <RCCEx_PLLSAI2_Config>
 8002188:	4603      	mov	r3, r0
 800218a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800218c:	e003      	b.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	74fb      	strb	r3, [r7, #19]
      break;
 8002192:	e000      	b.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002194:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002196:	7cfb      	ldrb	r3, [r7, #19]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d10b      	bne.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800219c:	4b52      	ldr	r3, [pc, #328]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800219e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021a2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80021aa:	494f      	ldr	r1, [pc, #316]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80021b2:	e001      	b.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021b4:	7cfb      	ldrb	r3, [r7, #19]
 80021b6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f000 80a0 	beq.w	8002306 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021c6:	2300      	movs	r3, #0
 80021c8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021ca:	4b47      	ldr	r3, [pc, #284]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d101      	bne.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80021d6:	2301      	movs	r3, #1
 80021d8:	e000      	b.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80021da:	2300      	movs	r3, #0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00d      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021e0:	4b41      	ldr	r3, [pc, #260]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e4:	4a40      	ldr	r2, [pc, #256]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021ea:	6593      	str	r3, [r2, #88]	; 0x58
 80021ec:	4b3e      	ldr	r3, [pc, #248]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021f8:	2301      	movs	r3, #1
 80021fa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021fc:	4b3b      	ldr	r3, [pc, #236]	; (80022ec <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a3a      	ldr	r2, [pc, #232]	; (80022ec <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002202:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002206:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002208:	f7fe fdda 	bl	8000dc0 <HAL_GetTick>
 800220c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800220e:	e009      	b.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002210:	f7fe fdd6 	bl	8000dc0 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d902      	bls.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	74fb      	strb	r3, [r7, #19]
        break;
 8002222:	e005      	b.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002224:	4b31      	ldr	r3, [pc, #196]	; (80022ec <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0ef      	beq.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002230:	7cfb      	ldrb	r3, [r7, #19]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d15c      	bne.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002236:	4b2c      	ldr	r3, [pc, #176]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002238:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800223c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002240:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d01f      	beq.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800224e:	697a      	ldr	r2, [r7, #20]
 8002250:	429a      	cmp	r2, r3
 8002252:	d019      	beq.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002254:	4b24      	ldr	r3, [pc, #144]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002256:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800225a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800225e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002260:	4b21      	ldr	r3, [pc, #132]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002266:	4a20      	ldr	r2, [pc, #128]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800226c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002270:	4b1d      	ldr	r3, [pc, #116]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002276:	4a1c      	ldr	r2, [pc, #112]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002278:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800227c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002280:	4a19      	ldr	r2, [pc, #100]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	2b00      	cmp	r3, #0
 8002290:	d016      	beq.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002292:	f7fe fd95 	bl	8000dc0 <HAL_GetTick>
 8002296:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002298:	e00b      	b.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800229a:	f7fe fd91 	bl	8000dc0 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d902      	bls.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	74fb      	strb	r3, [r7, #19]
            break;
 80022b0:	e006      	b.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022b2:	4b0d      	ldr	r3, [pc, #52]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022b8:	f003 0302 	and.w	r3, r3, #2
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d0ec      	beq.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80022c0:	7cfb      	ldrb	r3, [r7, #19]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d10c      	bne.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022c6:	4b08      	ldr	r3, [pc, #32]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022d6:	4904      	ldr	r1, [pc, #16]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80022de:	e009      	b.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80022e0:	7cfb      	ldrb	r3, [r7, #19]
 80022e2:	74bb      	strb	r3, [r7, #18]
 80022e4:	e006      	b.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80022e6:	bf00      	nop
 80022e8:	40021000 	.word	0x40021000
 80022ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022f0:	7cfb      	ldrb	r3, [r7, #19]
 80022f2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022f4:	7c7b      	ldrb	r3, [r7, #17]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d105      	bne.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022fa:	4b9e      	ldr	r3, [pc, #632]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022fe:	4a9d      	ldr	r2, [pc, #628]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002300:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002304:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	2b00      	cmp	r3, #0
 8002310:	d00a      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002312:	4b98      	ldr	r3, [pc, #608]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002318:	f023 0203 	bic.w	r2, r3, #3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002320:	4994      	ldr	r1, [pc, #592]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002322:	4313      	orrs	r3, r2
 8002324:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0302 	and.w	r3, r3, #2
 8002330:	2b00      	cmp	r3, #0
 8002332:	d00a      	beq.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002334:	4b8f      	ldr	r3, [pc, #572]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800233a:	f023 020c 	bic.w	r2, r3, #12
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002342:	498c      	ldr	r1, [pc, #560]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002344:	4313      	orrs	r3, r2
 8002346:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0304 	and.w	r3, r3, #4
 8002352:	2b00      	cmp	r3, #0
 8002354:	d00a      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002356:	4b87      	ldr	r3, [pc, #540]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800235c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002364:	4983      	ldr	r1, [pc, #524]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002366:	4313      	orrs	r3, r2
 8002368:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0308 	and.w	r3, r3, #8
 8002374:	2b00      	cmp	r3, #0
 8002376:	d00a      	beq.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002378:	4b7e      	ldr	r3, [pc, #504]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800237a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800237e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002386:	497b      	ldr	r1, [pc, #492]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002388:	4313      	orrs	r3, r2
 800238a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0310 	and.w	r3, r3, #16
 8002396:	2b00      	cmp	r3, #0
 8002398:	d00a      	beq.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800239a:	4b76      	ldr	r3, [pc, #472]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800239c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023a8:	4972      	ldr	r1, [pc, #456]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0320 	and.w	r3, r3, #32
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d00a      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023bc:	4b6d      	ldr	r3, [pc, #436]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023c2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ca:	496a      	ldr	r1, [pc, #424]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d00a      	beq.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80023de:	4b65      	ldr	r3, [pc, #404]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023e4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ec:	4961      	ldr	r1, [pc, #388]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d00a      	beq.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002400:	4b5c      	ldr	r3, [pc, #368]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002406:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800240e:	4959      	ldr	r1, [pc, #356]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002410:	4313      	orrs	r3, r2
 8002412:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800241e:	2b00      	cmp	r3, #0
 8002420:	d00a      	beq.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002422:	4b54      	ldr	r3, [pc, #336]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002428:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002430:	4950      	ldr	r1, [pc, #320]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002432:	4313      	orrs	r3, r2
 8002434:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00a      	beq.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002444:	4b4b      	ldr	r3, [pc, #300]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800244a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002452:	4948      	ldr	r1, [pc, #288]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002454:	4313      	orrs	r3, r2
 8002456:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002462:	2b00      	cmp	r3, #0
 8002464:	d00a      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002466:	4b43      	ldr	r3, [pc, #268]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002468:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800246c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002474:	493f      	ldr	r1, [pc, #252]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002476:	4313      	orrs	r3, r2
 8002478:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d028      	beq.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002488:	4b3a      	ldr	r3, [pc, #232]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800248a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800248e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002496:	4937      	ldr	r1, [pc, #220]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002498:	4313      	orrs	r3, r2
 800249a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024a6:	d106      	bne.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024a8:	4b32      	ldr	r3, [pc, #200]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	4a31      	ldr	r2, [pc, #196]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024b2:	60d3      	str	r3, [r2, #12]
 80024b4:	e011      	b.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024ba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80024be:	d10c      	bne.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3304      	adds	r3, #4
 80024c4:	2101      	movs	r1, #1
 80024c6:	4618      	mov	r0, r3
 80024c8:	f000 f8c8 	bl	800265c <RCCEx_PLLSAI1_Config>
 80024cc:	4603      	mov	r3, r0
 80024ce:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80024d0:	7cfb      	ldrb	r3, [r7, #19]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80024d6:	7cfb      	ldrb	r3, [r7, #19]
 80024d8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d028      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80024e6:	4b23      	ldr	r3, [pc, #140]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024ec:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024f4:	491f      	ldr	r1, [pc, #124]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002500:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002504:	d106      	bne.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002506:	4b1b      	ldr	r3, [pc, #108]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	4a1a      	ldr	r2, [pc, #104]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800250c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002510:	60d3      	str	r3, [r2, #12]
 8002512:	e011      	b.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002518:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800251c:	d10c      	bne.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	3304      	adds	r3, #4
 8002522:	2101      	movs	r1, #1
 8002524:	4618      	mov	r0, r3
 8002526:	f000 f899 	bl	800265c <RCCEx_PLLSAI1_Config>
 800252a:	4603      	mov	r3, r0
 800252c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800252e:	7cfb      	ldrb	r3, [r7, #19]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002534:	7cfb      	ldrb	r3, [r7, #19]
 8002536:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002540:	2b00      	cmp	r3, #0
 8002542:	d02b      	beq.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002544:	4b0b      	ldr	r3, [pc, #44]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800254a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002552:	4908      	ldr	r1, [pc, #32]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002554:	4313      	orrs	r3, r2
 8002556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800255e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002562:	d109      	bne.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002564:	4b03      	ldr	r3, [pc, #12]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	4a02      	ldr	r2, [pc, #8]	; (8002574 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800256a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800256e:	60d3      	str	r3, [r2, #12]
 8002570:	e014      	b.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002572:	bf00      	nop
 8002574:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800257c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002580:	d10c      	bne.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3304      	adds	r3, #4
 8002586:	2101      	movs	r1, #1
 8002588:	4618      	mov	r0, r3
 800258a:	f000 f867 	bl	800265c <RCCEx_PLLSAI1_Config>
 800258e:	4603      	mov	r3, r0
 8002590:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002592:	7cfb      	ldrb	r3, [r7, #19]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002598:	7cfb      	ldrb	r3, [r7, #19]
 800259a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d02f      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80025a8:	4b2b      	ldr	r3, [pc, #172]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80025aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ae:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025b6:	4928      	ldr	r1, [pc, #160]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80025c6:	d10d      	bne.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3304      	adds	r3, #4
 80025cc:	2102      	movs	r1, #2
 80025ce:	4618      	mov	r0, r3
 80025d0:	f000 f844 	bl	800265c <RCCEx_PLLSAI1_Config>
 80025d4:	4603      	mov	r3, r0
 80025d6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025d8:	7cfb      	ldrb	r3, [r7, #19]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d014      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80025de:	7cfb      	ldrb	r3, [r7, #19]
 80025e0:	74bb      	strb	r3, [r7, #18]
 80025e2:	e011      	b.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80025ec:	d10c      	bne.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	3320      	adds	r3, #32
 80025f2:	2102      	movs	r1, #2
 80025f4:	4618      	mov	r0, r3
 80025f6:	f000 f921 	bl	800283c <RCCEx_PLLSAI2_Config>
 80025fa:	4603      	mov	r3, r0
 80025fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025fe:	7cfb      	ldrb	r3, [r7, #19]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002604:	7cfb      	ldrb	r3, [r7, #19]
 8002606:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00a      	beq.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002614:	4b10      	ldr	r3, [pc, #64]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800261a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002622:	490d      	ldr	r1, [pc, #52]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002624:	4313      	orrs	r3, r2
 8002626:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00b      	beq.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002636:	4b08      	ldr	r3, [pc, #32]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800263c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002646:	4904      	ldr	r1, [pc, #16]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002648:	4313      	orrs	r3, r2
 800264a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800264e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3718      	adds	r7, #24
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	40021000 	.word	0x40021000

0800265c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002666:	2300      	movs	r3, #0
 8002668:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800266a:	4b73      	ldr	r3, [pc, #460]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	f003 0303 	and.w	r3, r3, #3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d018      	beq.n	80026a8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002676:	4b70      	ldr	r3, [pc, #448]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	f003 0203 	and.w	r2, r3, #3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	429a      	cmp	r2, r3
 8002684:	d10d      	bne.n	80026a2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
       ||
 800268a:	2b00      	cmp	r3, #0
 800268c:	d009      	beq.n	80026a2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800268e:	4b6a      	ldr	r3, [pc, #424]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	091b      	lsrs	r3, r3, #4
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	1c5a      	adds	r2, r3, #1
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
       ||
 800269e:	429a      	cmp	r2, r3
 80026a0:	d044      	beq.n	800272c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	73fb      	strb	r3, [r7, #15]
 80026a6:	e041      	b.n	800272c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d00c      	beq.n	80026ca <RCCEx_PLLSAI1_Config+0x6e>
 80026b0:	2b03      	cmp	r3, #3
 80026b2:	d013      	beq.n	80026dc <RCCEx_PLLSAI1_Config+0x80>
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d120      	bne.n	80026fa <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80026b8:	4b5f      	ldr	r3, [pc, #380]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d11d      	bne.n	8002700 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026c8:	e01a      	b.n	8002700 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80026ca:	4b5b      	ldr	r3, [pc, #364]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d116      	bne.n	8002704 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026da:	e013      	b.n	8002704 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80026dc:	4b56      	ldr	r3, [pc, #344]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d10f      	bne.n	8002708 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80026e8:	4b53      	ldr	r3, [pc, #332]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d109      	bne.n	8002708 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80026f8:	e006      	b.n	8002708 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	73fb      	strb	r3, [r7, #15]
      break;
 80026fe:	e004      	b.n	800270a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002700:	bf00      	nop
 8002702:	e002      	b.n	800270a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002704:	bf00      	nop
 8002706:	e000      	b.n	800270a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002708:	bf00      	nop
    }

    if(status == HAL_OK)
 800270a:	7bfb      	ldrb	r3, [r7, #15]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d10d      	bne.n	800272c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002710:	4b49      	ldr	r3, [pc, #292]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6819      	ldr	r1, [r3, #0]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	3b01      	subs	r3, #1
 8002722:	011b      	lsls	r3, r3, #4
 8002724:	430b      	orrs	r3, r1
 8002726:	4944      	ldr	r1, [pc, #272]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002728:	4313      	orrs	r3, r2
 800272a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800272c:	7bfb      	ldrb	r3, [r7, #15]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d17d      	bne.n	800282e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002732:	4b41      	ldr	r3, [pc, #260]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a40      	ldr	r2, [pc, #256]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002738:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800273c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800273e:	f7fe fb3f 	bl	8000dc0 <HAL_GetTick>
 8002742:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002744:	e009      	b.n	800275a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002746:	f7fe fb3b 	bl	8000dc0 <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	2b02      	cmp	r3, #2
 8002752:	d902      	bls.n	800275a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	73fb      	strb	r3, [r7, #15]
        break;
 8002758:	e005      	b.n	8002766 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800275a:	4b37      	ldr	r3, [pc, #220]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1ef      	bne.n	8002746 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002766:	7bfb      	ldrb	r3, [r7, #15]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d160      	bne.n	800282e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d111      	bne.n	8002796 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002772:	4b31      	ldr	r3, [pc, #196]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002774:	691b      	ldr	r3, [r3, #16]
 8002776:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800277a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	6892      	ldr	r2, [r2, #8]
 8002782:	0211      	lsls	r1, r2, #8
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	68d2      	ldr	r2, [r2, #12]
 8002788:	0912      	lsrs	r2, r2, #4
 800278a:	0452      	lsls	r2, r2, #17
 800278c:	430a      	orrs	r2, r1
 800278e:	492a      	ldr	r1, [pc, #168]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002790:	4313      	orrs	r3, r2
 8002792:	610b      	str	r3, [r1, #16]
 8002794:	e027      	b.n	80027e6 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d112      	bne.n	80027c2 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800279c:	4b26      	ldr	r3, [pc, #152]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 800279e:	691b      	ldr	r3, [r3, #16]
 80027a0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80027a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	6892      	ldr	r2, [r2, #8]
 80027ac:	0211      	lsls	r1, r2, #8
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	6912      	ldr	r2, [r2, #16]
 80027b2:	0852      	lsrs	r2, r2, #1
 80027b4:	3a01      	subs	r2, #1
 80027b6:	0552      	lsls	r2, r2, #21
 80027b8:	430a      	orrs	r2, r1
 80027ba:	491f      	ldr	r1, [pc, #124]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	610b      	str	r3, [r1, #16]
 80027c0:	e011      	b.n	80027e6 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80027c2:	4b1d      	ldr	r3, [pc, #116]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80027ca:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	6892      	ldr	r2, [r2, #8]
 80027d2:	0211      	lsls	r1, r2, #8
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	6952      	ldr	r2, [r2, #20]
 80027d8:	0852      	lsrs	r2, r2, #1
 80027da:	3a01      	subs	r2, #1
 80027dc:	0652      	lsls	r2, r2, #25
 80027de:	430a      	orrs	r2, r1
 80027e0:	4915      	ldr	r1, [pc, #84]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80027e6:	4b14      	ldr	r3, [pc, #80]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a13      	ldr	r2, [pc, #76]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 80027ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80027f0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f2:	f7fe fae5 	bl	8000dc0 <HAL_GetTick>
 80027f6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80027f8:	e009      	b.n	800280e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027fa:	f7fe fae1 	bl	8000dc0 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b02      	cmp	r3, #2
 8002806:	d902      	bls.n	800280e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	73fb      	strb	r3, [r7, #15]
          break;
 800280c:	e005      	b.n	800281a <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800280e:	4b0a      	ldr	r3, [pc, #40]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d0ef      	beq.n	80027fa <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800281a:	7bfb      	ldrb	r3, [r7, #15]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d106      	bne.n	800282e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002820:	4b05      	ldr	r3, [pc, #20]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002822:	691a      	ldr	r2, [r3, #16]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	4903      	ldr	r1, [pc, #12]	; (8002838 <RCCEx_PLLSAI1_Config+0x1dc>)
 800282a:	4313      	orrs	r3, r2
 800282c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800282e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002830:	4618      	mov	r0, r3
 8002832:	3710      	adds	r7, #16
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40021000 	.word	0x40021000

0800283c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002846:	2300      	movs	r3, #0
 8002848:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800284a:	4b68      	ldr	r3, [pc, #416]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	f003 0303 	and.w	r3, r3, #3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d018      	beq.n	8002888 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002856:	4b65      	ldr	r3, [pc, #404]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	f003 0203 	and.w	r2, r3, #3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	429a      	cmp	r2, r3
 8002864:	d10d      	bne.n	8002882 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
       ||
 800286a:	2b00      	cmp	r3, #0
 800286c:	d009      	beq.n	8002882 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800286e:	4b5f      	ldr	r3, [pc, #380]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	091b      	lsrs	r3, r3, #4
 8002874:	f003 0307 	and.w	r3, r3, #7
 8002878:	1c5a      	adds	r2, r3, #1
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
       ||
 800287e:	429a      	cmp	r2, r3
 8002880:	d044      	beq.n	800290c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	73fb      	strb	r3, [r7, #15]
 8002886:	e041      	b.n	800290c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2b02      	cmp	r3, #2
 800288e:	d00c      	beq.n	80028aa <RCCEx_PLLSAI2_Config+0x6e>
 8002890:	2b03      	cmp	r3, #3
 8002892:	d013      	beq.n	80028bc <RCCEx_PLLSAI2_Config+0x80>
 8002894:	2b01      	cmp	r3, #1
 8002896:	d120      	bne.n	80028da <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002898:	4b54      	ldr	r3, [pc, #336]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d11d      	bne.n	80028e0 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028a8:	e01a      	b.n	80028e0 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80028aa:	4b50      	ldr	r3, [pc, #320]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d116      	bne.n	80028e4 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028ba:	e013      	b.n	80028e4 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80028bc:	4b4b      	ldr	r3, [pc, #300]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d10f      	bne.n	80028e8 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80028c8:	4b48      	ldr	r3, [pc, #288]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d109      	bne.n	80028e8 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80028d8:	e006      	b.n	80028e8 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	73fb      	strb	r3, [r7, #15]
      break;
 80028de:	e004      	b.n	80028ea <RCCEx_PLLSAI2_Config+0xae>
      break;
 80028e0:	bf00      	nop
 80028e2:	e002      	b.n	80028ea <RCCEx_PLLSAI2_Config+0xae>
      break;
 80028e4:	bf00      	nop
 80028e6:	e000      	b.n	80028ea <RCCEx_PLLSAI2_Config+0xae>
      break;
 80028e8:	bf00      	nop
    }

    if(status == HAL_OK)
 80028ea:	7bfb      	ldrb	r3, [r7, #15]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d10d      	bne.n	800290c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80028f0:	4b3e      	ldr	r3, [pc, #248]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6819      	ldr	r1, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	3b01      	subs	r3, #1
 8002902:	011b      	lsls	r3, r3, #4
 8002904:	430b      	orrs	r3, r1
 8002906:	4939      	ldr	r1, [pc, #228]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002908:	4313      	orrs	r3, r2
 800290a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800290c:	7bfb      	ldrb	r3, [r7, #15]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d167      	bne.n	80029e2 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002912:	4b36      	ldr	r3, [pc, #216]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a35      	ldr	r2, [pc, #212]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002918:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800291c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800291e:	f7fe fa4f 	bl	8000dc0 <HAL_GetTick>
 8002922:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002924:	e009      	b.n	800293a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002926:	f7fe fa4b 	bl	8000dc0 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d902      	bls.n	800293a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	73fb      	strb	r3, [r7, #15]
        break;
 8002938:	e005      	b.n	8002946 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800293a:	4b2c      	ldr	r3, [pc, #176]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d1ef      	bne.n	8002926 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002946:	7bfb      	ldrb	r3, [r7, #15]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d14a      	bne.n	80029e2 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d111      	bne.n	8002976 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002952:	4b26      	ldr	r3, [pc, #152]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800295a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	6892      	ldr	r2, [r2, #8]
 8002962:	0211      	lsls	r1, r2, #8
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	68d2      	ldr	r2, [r2, #12]
 8002968:	0912      	lsrs	r2, r2, #4
 800296a:	0452      	lsls	r2, r2, #17
 800296c:	430a      	orrs	r2, r1
 800296e:	491f      	ldr	r1, [pc, #124]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002970:	4313      	orrs	r3, r2
 8002972:	614b      	str	r3, [r1, #20]
 8002974:	e011      	b.n	800299a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002976:	4b1d      	ldr	r3, [pc, #116]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800297e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	6892      	ldr	r2, [r2, #8]
 8002986:	0211      	lsls	r1, r2, #8
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	6912      	ldr	r2, [r2, #16]
 800298c:	0852      	lsrs	r2, r2, #1
 800298e:	3a01      	subs	r2, #1
 8002990:	0652      	lsls	r2, r2, #25
 8002992:	430a      	orrs	r2, r1
 8002994:	4915      	ldr	r1, [pc, #84]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002996:	4313      	orrs	r3, r2
 8002998:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800299a:	4b14      	ldr	r3, [pc, #80]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a13      	ldr	r2, [pc, #76]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 80029a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029a4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029a6:	f7fe fa0b 	bl	8000dc0 <HAL_GetTick>
 80029aa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80029ac:	e009      	b.n	80029c2 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80029ae:	f7fe fa07 	bl	8000dc0 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d902      	bls.n	80029c2 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	73fb      	strb	r3, [r7, #15]
          break;
 80029c0:	e005      	b.n	80029ce <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80029c2:	4b0a      	ldr	r3, [pc, #40]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d0ef      	beq.n	80029ae <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80029ce:	7bfb      	ldrb	r3, [r7, #15]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d106      	bne.n	80029e2 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80029d4:	4b05      	ldr	r3, [pc, #20]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 80029d6:	695a      	ldr	r2, [r3, #20]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	695b      	ldr	r3, [r3, #20]
 80029dc:	4903      	ldr	r1, [pc, #12]	; (80029ec <RCCEx_PLLSAI2_Config+0x1b0>)
 80029de:	4313      	orrs	r3, r2
 80029e0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80029e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3710      	adds	r7, #16
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40021000 	.word	0x40021000

080029f0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e049      	b.n	8002a96 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d106      	bne.n	8002a1c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7fe f87c 	bl	8000b14 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2202      	movs	r2, #2
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	3304      	adds	r3, #4
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4610      	mov	r0, r2
 8002a30:	f000 fb54 	bl	80030dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2201      	movs	r2, #1
 8002a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
	...

08002aa0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d104      	bne.n	8002aba <HAL_TIM_IC_Start_IT+0x1a>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	e023      	b.n	8002b02 <HAL_TIM_IC_Start_IT+0x62>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	2b04      	cmp	r3, #4
 8002abe:	d104      	bne.n	8002aca <HAL_TIM_IC_Start_IT+0x2a>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	e01b      	b.n	8002b02 <HAL_TIM_IC_Start_IT+0x62>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	2b08      	cmp	r3, #8
 8002ace:	d104      	bne.n	8002ada <HAL_TIM_IC_Start_IT+0x3a>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	e013      	b.n	8002b02 <HAL_TIM_IC_Start_IT+0x62>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	2b0c      	cmp	r3, #12
 8002ade:	d104      	bne.n	8002aea <HAL_TIM_IC_Start_IT+0x4a>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	e00b      	b.n	8002b02 <HAL_TIM_IC_Start_IT+0x62>
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	2b10      	cmp	r3, #16
 8002aee:	d104      	bne.n	8002afa <HAL_TIM_IC_Start_IT+0x5a>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	e003      	b.n	8002b02 <HAL_TIM_IC_Start_IT+0x62>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d104      	bne.n	8002b14 <HAL_TIM_IC_Start_IT+0x74>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	e013      	b.n	8002b3c <HAL_TIM_IC_Start_IT+0x9c>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	d104      	bne.n	8002b24 <HAL_TIM_IC_Start_IT+0x84>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	e00b      	b.n	8002b3c <HAL_TIM_IC_Start_IT+0x9c>
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	2b08      	cmp	r3, #8
 8002b28:	d104      	bne.n	8002b34 <HAL_TIM_IC_Start_IT+0x94>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	e003      	b.n	8002b3c <HAL_TIM_IC_Start_IT+0x9c>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002b3e:	7bfb      	ldrb	r3, [r7, #15]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d102      	bne.n	8002b4a <HAL_TIM_IC_Start_IT+0xaa>
   || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002b44:	7bbb      	ldrb	r3, [r7, #14]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d001      	beq.n	8002b4e <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e0d8      	b.n	8002d00 <HAL_TIM_IC_Start_IT+0x260>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d104      	bne.n	8002b5e <HAL_TIM_IC_Start_IT+0xbe>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2202      	movs	r2, #2
 8002b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b5c:	e023      	b.n	8002ba6 <HAL_TIM_IC_Start_IT+0x106>
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	2b04      	cmp	r3, #4
 8002b62:	d104      	bne.n	8002b6e <HAL_TIM_IC_Start_IT+0xce>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2202      	movs	r2, #2
 8002b68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b6c:	e01b      	b.n	8002ba6 <HAL_TIM_IC_Start_IT+0x106>
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	2b08      	cmp	r3, #8
 8002b72:	d104      	bne.n	8002b7e <HAL_TIM_IC_Start_IT+0xde>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2202      	movs	r2, #2
 8002b78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b7c:	e013      	b.n	8002ba6 <HAL_TIM_IC_Start_IT+0x106>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	2b0c      	cmp	r3, #12
 8002b82:	d104      	bne.n	8002b8e <HAL_TIM_IC_Start_IT+0xee>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2202      	movs	r2, #2
 8002b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002b8c:	e00b      	b.n	8002ba6 <HAL_TIM_IC_Start_IT+0x106>
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	2b10      	cmp	r3, #16
 8002b92:	d104      	bne.n	8002b9e <HAL_TIM_IC_Start_IT+0xfe>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2202      	movs	r2, #2
 8002b98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b9c:	e003      	b.n	8002ba6 <HAL_TIM_IC_Start_IT+0x106>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2202      	movs	r2, #2
 8002ba2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d104      	bne.n	8002bb6 <HAL_TIM_IC_Start_IT+0x116>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2202      	movs	r2, #2
 8002bb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bb4:	e013      	b.n	8002bde <HAL_TIM_IC_Start_IT+0x13e>
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d104      	bne.n	8002bc6 <HAL_TIM_IC_Start_IT+0x126>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bc4:	e00b      	b.n	8002bde <HAL_TIM_IC_Start_IT+0x13e>
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	2b08      	cmp	r3, #8
 8002bca:	d104      	bne.n	8002bd6 <HAL_TIM_IC_Start_IT+0x136>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2202      	movs	r2, #2
 8002bd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002bd4:	e003      	b.n	8002bde <HAL_TIM_IC_Start_IT+0x13e>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2202      	movs	r2, #2
 8002bda:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	2b0c      	cmp	r3, #12
 8002be2:	d841      	bhi.n	8002c68 <HAL_TIM_IC_Start_IT+0x1c8>
 8002be4:	a201      	add	r2, pc, #4	; (adr r2, 8002bec <HAL_TIM_IC_Start_IT+0x14c>)
 8002be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bea:	bf00      	nop
 8002bec:	08002c21 	.word	0x08002c21
 8002bf0:	08002c69 	.word	0x08002c69
 8002bf4:	08002c69 	.word	0x08002c69
 8002bf8:	08002c69 	.word	0x08002c69
 8002bfc:	08002c33 	.word	0x08002c33
 8002c00:	08002c69 	.word	0x08002c69
 8002c04:	08002c69 	.word	0x08002c69
 8002c08:	08002c69 	.word	0x08002c69
 8002c0c:	08002c45 	.word	0x08002c45
 8002c10:	08002c69 	.word	0x08002c69
 8002c14:	08002c69 	.word	0x08002c69
 8002c18:	08002c69 	.word	0x08002c69
 8002c1c:	08002c57 	.word	0x08002c57
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68da      	ldr	r2, [r3, #12]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f042 0202 	orr.w	r2, r2, #2
 8002c2e:	60da      	str	r2, [r3, #12]
      break;
 8002c30:	e01b      	b.n	8002c6a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68da      	ldr	r2, [r3, #12]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f042 0204 	orr.w	r2, r2, #4
 8002c40:	60da      	str	r2, [r3, #12]
      break;
 8002c42:	e012      	b.n	8002c6a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	68da      	ldr	r2, [r3, #12]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f042 0208 	orr.w	r2, r2, #8
 8002c52:	60da      	str	r2, [r3, #12]
      break;
 8002c54:	e009      	b.n	8002c6a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68da      	ldr	r2, [r3, #12]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f042 0210 	orr.w	r2, r2, #16
 8002c64:	60da      	str	r2, [r3, #12]
      break;
 8002c66:	e000      	b.n	8002c6a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 8002c68:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	6839      	ldr	r1, [r7, #0]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f000 fbf0 	bl	8003458 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a22      	ldr	r2, [pc, #136]	; (8002d08 <HAL_TIM_IC_Start_IT+0x268>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d01d      	beq.n	8002cbe <HAL_TIM_IC_Start_IT+0x21e>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c8a:	d018      	beq.n	8002cbe <HAL_TIM_IC_Start_IT+0x21e>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a1e      	ldr	r2, [pc, #120]	; (8002d0c <HAL_TIM_IC_Start_IT+0x26c>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d013      	beq.n	8002cbe <HAL_TIM_IC_Start_IT+0x21e>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a1d      	ldr	r2, [pc, #116]	; (8002d10 <HAL_TIM_IC_Start_IT+0x270>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d00e      	beq.n	8002cbe <HAL_TIM_IC_Start_IT+0x21e>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a1b      	ldr	r2, [pc, #108]	; (8002d14 <HAL_TIM_IC_Start_IT+0x274>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d009      	beq.n	8002cbe <HAL_TIM_IC_Start_IT+0x21e>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a1a      	ldr	r2, [pc, #104]	; (8002d18 <HAL_TIM_IC_Start_IT+0x278>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d004      	beq.n	8002cbe <HAL_TIM_IC_Start_IT+0x21e>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a18      	ldr	r2, [pc, #96]	; (8002d1c <HAL_TIM_IC_Start_IT+0x27c>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d115      	bne.n	8002cea <HAL_TIM_IC_Start_IT+0x24a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	4b16      	ldr	r3, [pc, #88]	; (8002d20 <HAL_TIM_IC_Start_IT+0x280>)
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	2b06      	cmp	r3, #6
 8002cce:	d015      	beq.n	8002cfc <HAL_TIM_IC_Start_IT+0x25c>
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cd6:	d011      	beq.n	8002cfc <HAL_TIM_IC_Start_IT+0x25c>
    {
      __HAL_TIM_ENABLE(htim);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f042 0201 	orr.w	r2, r2, #1
 8002ce6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ce8:	e008      	b.n	8002cfc <HAL_TIM_IC_Start_IT+0x25c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f042 0201 	orr.w	r2, r2, #1
 8002cf8:	601a      	str	r2, [r3, #0]
 8002cfa:	e000      	b.n	8002cfe <HAL_TIM_IC_Start_IT+0x25e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cfc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	40012c00 	.word	0x40012c00
 8002d0c:	40000400 	.word	0x40000400
 8002d10:	40000800 	.word	0x40000800
 8002d14:	40000c00 	.word	0x40000c00
 8002d18:	40013400 	.word	0x40013400
 8002d1c:	40014000 	.word	0x40014000
 8002d20:	00010007 	.word	0x00010007

08002d24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d122      	bne.n	8002d80 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f003 0302 	and.w	r3, r3, #2
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d11b      	bne.n	8002d80 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f06f 0202 	mvn.w	r2, #2
 8002d50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d003      	beq.n	8002d6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f7fd fd36 	bl	80007d8 <HAL_TIM_IC_CaptureCallback>
 8002d6c:	e005      	b.n	8002d7a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 f995 	bl	800309e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f000 f99c 	bl	80030b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	f003 0304 	and.w	r3, r3, #4
 8002d8a:	2b04      	cmp	r3, #4
 8002d8c:	d122      	bne.n	8002dd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	f003 0304 	and.w	r3, r3, #4
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d11b      	bne.n	8002dd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f06f 0204 	mvn.w	r2, #4
 8002da4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2202      	movs	r2, #2
 8002daa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d003      	beq.n	8002dc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7fd fd0c 	bl	80007d8 <HAL_TIM_IC_CaptureCallback>
 8002dc0:	e005      	b.n	8002dce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 f96b 	bl	800309e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f000 f972 	bl	80030b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	2b08      	cmp	r3, #8
 8002de0:	d122      	bne.n	8002e28 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	f003 0308 	and.w	r3, r3, #8
 8002dec:	2b08      	cmp	r3, #8
 8002dee:	d11b      	bne.n	8002e28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f06f 0208 	mvn.w	r2, #8
 8002df8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2204      	movs	r2, #4
 8002dfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	69db      	ldr	r3, [r3, #28]
 8002e06:	f003 0303 	and.w	r3, r3, #3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d003      	beq.n	8002e16 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f7fd fce2 	bl	80007d8 <HAL_TIM_IC_CaptureCallback>
 8002e14:	e005      	b.n	8002e22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 f941 	bl	800309e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 f948 	bl	80030b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	f003 0310 	and.w	r3, r3, #16
 8002e32:	2b10      	cmp	r3, #16
 8002e34:	d122      	bne.n	8002e7c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	f003 0310 	and.w	r3, r3, #16
 8002e40:	2b10      	cmp	r3, #16
 8002e42:	d11b      	bne.n	8002e7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f06f 0210 	mvn.w	r2, #16
 8002e4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2208      	movs	r2, #8
 8002e52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7fd fcb8 	bl	80007d8 <HAL_TIM_IC_CaptureCallback>
 8002e68:	e005      	b.n	8002e76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 f917 	bl	800309e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f000 f91e 	bl	80030b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d10e      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	f003 0301 	and.w	r3, r3, #1
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d107      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f06f 0201 	mvn.w	r2, #1
 8002ea0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 f8f1 	bl	800308a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eb2:	2b80      	cmp	r3, #128	; 0x80
 8002eb4:	d10e      	bne.n	8002ed4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ec0:	2b80      	cmp	r3, #128	; 0x80
 8002ec2:	d107      	bne.n	8002ed4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 fb7a 	bl	80035c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ede:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ee2:	d10e      	bne.n	8002f02 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eee:	2b80      	cmp	r3, #128	; 0x80
 8002ef0:	d107      	bne.n	8002f02 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002efa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f000 fb6d 	bl	80035dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f0c:	2b40      	cmp	r3, #64	; 0x40
 8002f0e:	d10e      	bne.n	8002f2e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f1a:	2b40      	cmp	r3, #64	; 0x40
 8002f1c:	d107      	bne.n	8002f2e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 f8cc 	bl	80030c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	f003 0320 	and.w	r3, r3, #32
 8002f38:	2b20      	cmp	r3, #32
 8002f3a:	d10e      	bne.n	8002f5a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	f003 0320 	and.w	r3, r3, #32
 8002f46:	2b20      	cmp	r3, #32
 8002f48:	d107      	bne.n	8002f5a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f06f 0220 	mvn.w	r2, #32
 8002f52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 fb2d 	bl	80035b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f5a:	bf00      	nop
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b084      	sub	sp, #16
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	60f8      	str	r0, [r7, #12]
 8002f6a:	60b9      	str	r1, [r7, #8]
 8002f6c:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d101      	bne.n	8002f7c <HAL_TIM_IC_ConfigChannel+0x1a>
 8002f78:	2302      	movs	r3, #2
 8002f7a:	e082      	b.n	8003082 <HAL_TIM_IC_ConfigChannel+0x120>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d11b      	bne.n	8002fc2 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6818      	ldr	r0, [r3, #0]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	6819      	ldr	r1, [r3, #0]
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	f000 f939 	bl	8003210 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	699a      	ldr	r2, [r3, #24]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 020c 	bic.w	r2, r2, #12
 8002fac:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	6999      	ldr	r1, [r3, #24]
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	619a      	str	r2, [r3, #24]
 8002fc0:	e05a      	b.n	8003078 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2b04      	cmp	r3, #4
 8002fc6:	d11c      	bne.n	8003002 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6818      	ldr	r0, [r3, #0]
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	6819      	ldr	r1, [r3, #0]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	685a      	ldr	r2, [r3, #4]
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	f000 f988 	bl	80032ec <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	699a      	ldr	r2, [r3, #24]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002fea:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6999      	ldr	r1, [r3, #24]
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	021a      	lsls	r2, r3, #8
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	619a      	str	r2, [r3, #24]
 8003000:	e03a      	b.n	8003078 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b08      	cmp	r3, #8
 8003006:	d11b      	bne.n	8003040 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6818      	ldr	r0, [r3, #0]
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	6819      	ldr	r1, [r3, #0]
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	685a      	ldr	r2, [r3, #4]
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	f000 f9a5 	bl	8003366 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	69da      	ldr	r2, [r3, #28]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f022 020c 	bic.w	r2, r2, #12
 800302a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	69d9      	ldr	r1, [r3, #28]
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	689a      	ldr	r2, [r3, #8]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	430a      	orrs	r2, r1
 800303c:	61da      	str	r2, [r3, #28]
 800303e:	e01b      	b.n	8003078 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6818      	ldr	r0, [r3, #0]
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	6819      	ldr	r1, [r3, #0]
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	685a      	ldr	r2, [r3, #4]
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	f000 f9c5 	bl	80033de <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	69da      	ldr	r2, [r3, #28]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003062:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	69d9      	ldr	r1, [r3, #28]
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	021a      	lsls	r2, r3, #8
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800308a:	b480      	push	{r7}
 800308c:	b083      	sub	sp, #12
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800309e:	b480      	push	{r7}
 80030a0:	b083      	sub	sp, #12
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030a6:	bf00      	nop
 80030a8:	370c      	adds	r7, #12
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr

080030b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030b2:	b480      	push	{r7}
 80030b4:	b083      	sub	sp, #12
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030ba:	bf00      	nop
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr

080030c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030c6:	b480      	push	{r7}
 80030c8:	b083      	sub	sp, #12
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030ce:	bf00      	nop
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
	...

080030dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80030dc:	b480      	push	{r7}
 80030de:	b085      	sub	sp, #20
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a40      	ldr	r2, [pc, #256]	; (80031f0 <TIM_Base_SetConfig+0x114>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d013      	beq.n	800311c <TIM_Base_SetConfig+0x40>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030fa:	d00f      	beq.n	800311c <TIM_Base_SetConfig+0x40>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a3d      	ldr	r2, [pc, #244]	; (80031f4 <TIM_Base_SetConfig+0x118>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d00b      	beq.n	800311c <TIM_Base_SetConfig+0x40>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	4a3c      	ldr	r2, [pc, #240]	; (80031f8 <TIM_Base_SetConfig+0x11c>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d007      	beq.n	800311c <TIM_Base_SetConfig+0x40>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a3b      	ldr	r2, [pc, #236]	; (80031fc <TIM_Base_SetConfig+0x120>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d003      	beq.n	800311c <TIM_Base_SetConfig+0x40>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4a3a      	ldr	r2, [pc, #232]	; (8003200 <TIM_Base_SetConfig+0x124>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d108      	bne.n	800312e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003122:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	4313      	orrs	r3, r2
 800312c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a2f      	ldr	r2, [pc, #188]	; (80031f0 <TIM_Base_SetConfig+0x114>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d01f      	beq.n	8003176 <TIM_Base_SetConfig+0x9a>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800313c:	d01b      	beq.n	8003176 <TIM_Base_SetConfig+0x9a>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a2c      	ldr	r2, [pc, #176]	; (80031f4 <TIM_Base_SetConfig+0x118>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d017      	beq.n	8003176 <TIM_Base_SetConfig+0x9a>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a2b      	ldr	r2, [pc, #172]	; (80031f8 <TIM_Base_SetConfig+0x11c>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d013      	beq.n	8003176 <TIM_Base_SetConfig+0x9a>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a2a      	ldr	r2, [pc, #168]	; (80031fc <TIM_Base_SetConfig+0x120>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d00f      	beq.n	8003176 <TIM_Base_SetConfig+0x9a>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a29      	ldr	r2, [pc, #164]	; (8003200 <TIM_Base_SetConfig+0x124>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d00b      	beq.n	8003176 <TIM_Base_SetConfig+0x9a>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a28      	ldr	r2, [pc, #160]	; (8003204 <TIM_Base_SetConfig+0x128>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d007      	beq.n	8003176 <TIM_Base_SetConfig+0x9a>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a27      	ldr	r2, [pc, #156]	; (8003208 <TIM_Base_SetConfig+0x12c>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d003      	beq.n	8003176 <TIM_Base_SetConfig+0x9a>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a26      	ldr	r2, [pc, #152]	; (800320c <TIM_Base_SetConfig+0x130>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d108      	bne.n	8003188 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800317c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	4313      	orrs	r3, r2
 8003186:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	695b      	ldr	r3, [r3, #20]
 8003192:	4313      	orrs	r3, r2
 8003194:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	689a      	ldr	r2, [r3, #8]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a10      	ldr	r2, [pc, #64]	; (80031f0 <TIM_Base_SetConfig+0x114>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d00f      	beq.n	80031d4 <TIM_Base_SetConfig+0xf8>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a12      	ldr	r2, [pc, #72]	; (8003200 <TIM_Base_SetConfig+0x124>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d00b      	beq.n	80031d4 <TIM_Base_SetConfig+0xf8>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a11      	ldr	r2, [pc, #68]	; (8003204 <TIM_Base_SetConfig+0x128>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d007      	beq.n	80031d4 <TIM_Base_SetConfig+0xf8>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a10      	ldr	r2, [pc, #64]	; (8003208 <TIM_Base_SetConfig+0x12c>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d003      	beq.n	80031d4 <TIM_Base_SetConfig+0xf8>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a0f      	ldr	r2, [pc, #60]	; (800320c <TIM_Base_SetConfig+0x130>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d103      	bne.n	80031dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	691a      	ldr	r2, [r3, #16]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	615a      	str	r2, [r3, #20]
}
 80031e2:	bf00      	nop
 80031e4:	3714      	adds	r7, #20
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	40012c00 	.word	0x40012c00
 80031f4:	40000400 	.word	0x40000400
 80031f8:	40000800 	.word	0x40000800
 80031fc:	40000c00 	.word	0x40000c00
 8003200:	40013400 	.word	0x40013400
 8003204:	40014000 	.word	0x40014000
 8003208:	40014400 	.word	0x40014400
 800320c:	40014800 	.word	0x40014800

08003210 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003210:	b480      	push	{r7}
 8003212:	b087      	sub	sp, #28
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
 800321c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6a1b      	ldr	r3, [r3, #32]
 8003222:	f023 0201 	bic.w	r2, r3, #1
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	699b      	ldr	r3, [r3, #24]
 800322e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6a1b      	ldr	r3, [r3, #32]
 8003234:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	4a26      	ldr	r2, [pc, #152]	; (80032d4 <TIM_TI1_SetConfig+0xc4>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d017      	beq.n	800326e <TIM_TI1_SetConfig+0x5e>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003244:	d013      	beq.n	800326e <TIM_TI1_SetConfig+0x5e>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	4a23      	ldr	r2, [pc, #140]	; (80032d8 <TIM_TI1_SetConfig+0xc8>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d00f      	beq.n	800326e <TIM_TI1_SetConfig+0x5e>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	4a22      	ldr	r2, [pc, #136]	; (80032dc <TIM_TI1_SetConfig+0xcc>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d00b      	beq.n	800326e <TIM_TI1_SetConfig+0x5e>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	4a21      	ldr	r2, [pc, #132]	; (80032e0 <TIM_TI1_SetConfig+0xd0>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d007      	beq.n	800326e <TIM_TI1_SetConfig+0x5e>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	4a20      	ldr	r2, [pc, #128]	; (80032e4 <TIM_TI1_SetConfig+0xd4>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d003      	beq.n	800326e <TIM_TI1_SetConfig+0x5e>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	4a1f      	ldr	r2, [pc, #124]	; (80032e8 <TIM_TI1_SetConfig+0xd8>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d101      	bne.n	8003272 <TIM_TI1_SetConfig+0x62>
 800326e:	2301      	movs	r3, #1
 8003270:	e000      	b.n	8003274 <TIM_TI1_SetConfig+0x64>
 8003272:	2300      	movs	r3, #0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d008      	beq.n	800328a <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	f023 0303 	bic.w	r3, r3, #3
 800327e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003280:	697a      	ldr	r2, [r7, #20]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4313      	orrs	r3, r2
 8003286:	617b      	str	r3, [r7, #20]
 8003288:	e003      	b.n	8003292 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003298:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	011b      	lsls	r3, r3, #4
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	697a      	ldr	r2, [r7, #20]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	f023 030a 	bic.w	r3, r3, #10
 80032ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	f003 030a 	and.w	r3, r3, #10
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	697a      	ldr	r2, [r7, #20]
 80032be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	621a      	str	r2, [r3, #32]
}
 80032c6:	bf00      	nop
 80032c8:	371c      	adds	r7, #28
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	40012c00 	.word	0x40012c00
 80032d8:	40000400 	.word	0x40000400
 80032dc:	40000800 	.word	0x40000800
 80032e0:	40000c00 	.word	0x40000c00
 80032e4:	40013400 	.word	0x40013400
 80032e8:	40014000 	.word	0x40014000

080032ec <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b087      	sub	sp, #28
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
 80032f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	f023 0210 	bic.w	r2, r3, #16
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003318:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	021b      	lsls	r3, r3, #8
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	4313      	orrs	r3, r2
 8003322:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800332a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	031b      	lsls	r3, r3, #12
 8003330:	b29b      	uxth	r3, r3
 8003332:	697a      	ldr	r2, [r7, #20]
 8003334:	4313      	orrs	r3, r2
 8003336:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800333e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	011b      	lsls	r3, r3, #4
 8003344:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003348:	693a      	ldr	r2, [r7, #16]
 800334a:	4313      	orrs	r3, r2
 800334c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	697a      	ldr	r2, [r7, #20]
 8003352:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	621a      	str	r2, [r3, #32]
}
 800335a:	bf00      	nop
 800335c:	371c      	adds	r7, #28
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr

08003366 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003366:	b480      	push	{r7}
 8003368:	b087      	sub	sp, #28
 800336a:	af00      	add	r7, sp, #0
 800336c:	60f8      	str	r0, [r7, #12]
 800336e:	60b9      	str	r1, [r7, #8]
 8003370:	607a      	str	r2, [r7, #4]
 8003372:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	69db      	ldr	r3, [r3, #28]
 8003384:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	f023 0303 	bic.w	r3, r3, #3
 8003392:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4313      	orrs	r3, r2
 800339a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033a2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	011b      	lsls	r3, r3, #4
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	697a      	ldr	r2, [r7, #20]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80033b6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	021b      	lsls	r3, r3, #8
 80033bc:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80033c0:	693a      	ldr	r2, [r7, #16]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	693a      	ldr	r2, [r7, #16]
 80033d0:	621a      	str	r2, [r3, #32]
}
 80033d2:	bf00      	nop
 80033d4:	371c      	adds	r7, #28
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr

080033de <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80033de:	b480      	push	{r7}
 80033e0:	b087      	sub	sp, #28
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	60f8      	str	r0, [r7, #12]
 80033e6:	60b9      	str	r1, [r7, #8]
 80033e8:	607a      	str	r2, [r7, #4]
 80033ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6a1b      	ldr	r3, [r3, #32]
 80033f0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	69db      	ldr	r3, [r3, #28]
 80033fc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6a1b      	ldr	r3, [r3, #32]
 8003402:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800340a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	021b      	lsls	r3, r3, #8
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	4313      	orrs	r3, r2
 8003414:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800341c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	031b      	lsls	r3, r3, #12
 8003422:	b29b      	uxth	r3, r3
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	4313      	orrs	r3, r2
 8003428:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003430:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	031b      	lsls	r3, r3, #12
 8003436:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	4313      	orrs	r3, r2
 800343e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	693a      	ldr	r2, [r7, #16]
 800344a:	621a      	str	r2, [r3, #32]
}
 800344c:	bf00      	nop
 800344e:	371c      	adds	r7, #28
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	f003 031f 	and.w	r3, r3, #31
 800346a:	2201      	movs	r2, #1
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6a1a      	ldr	r2, [r3, #32]
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	43db      	mvns	r3, r3
 800347a:	401a      	ands	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6a1a      	ldr	r2, [r3, #32]
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	f003 031f 	and.w	r3, r3, #31
 800348a:	6879      	ldr	r1, [r7, #4]
 800348c:	fa01 f303 	lsl.w	r3, r1, r3
 8003490:	431a      	orrs	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	621a      	str	r2, [r3, #32]
}
 8003496:	bf00      	nop
 8003498:	371c      	adds	r7, #28
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
	...

080034a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b085      	sub	sp, #20
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d101      	bne.n	80034bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034b8:	2302      	movs	r3, #2
 80034ba:	e068      	b.n	800358e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2202      	movs	r2, #2
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a2e      	ldr	r2, [pc, #184]	; (800359c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d004      	beq.n	80034f0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a2d      	ldr	r2, [pc, #180]	; (80035a0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d108      	bne.n	8003502 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80034f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	68fa      	ldr	r2, [r7, #12]
 80034fe:	4313      	orrs	r3, r2
 8003500:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003508:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	4313      	orrs	r3, r2
 8003512:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68fa      	ldr	r2, [r7, #12]
 800351a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a1e      	ldr	r2, [pc, #120]	; (800359c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d01d      	beq.n	8003562 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800352e:	d018      	beq.n	8003562 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a1b      	ldr	r2, [pc, #108]	; (80035a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d013      	beq.n	8003562 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a1a      	ldr	r2, [pc, #104]	; (80035a8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d00e      	beq.n	8003562 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a18      	ldr	r2, [pc, #96]	; (80035ac <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d009      	beq.n	8003562 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a13      	ldr	r2, [pc, #76]	; (80035a0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d004      	beq.n	8003562 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a14      	ldr	r2, [pc, #80]	; (80035b0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d10c      	bne.n	800357c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003568:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	68ba      	ldr	r2, [r7, #8]
 8003570:	4313      	orrs	r3, r2
 8003572:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	68ba      	ldr	r2, [r7, #8]
 800357a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	3714      	adds	r7, #20
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	40012c00 	.word	0x40012c00
 80035a0:	40013400 	.word	0x40013400
 80035a4:	40000400 	.word	0x40000400
 80035a8:	40000800 	.word	0x40000800
 80035ac:	40000c00 	.word	0x40000c00
 80035b0:	40014000 	.word	0x40014000

080035b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e040      	b.n	8003684 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003606:	2b00      	cmp	r3, #0
 8003608:	d106      	bne.n	8003618 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f7fd faf8 	bl	8000c08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2224      	movs	r2, #36	; 0x24
 800361c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 0201 	bic.w	r2, r2, #1
 800362c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f000 f8c0 	bl	80037b4 <UART_SetConfig>
 8003634:	4603      	mov	r3, r0
 8003636:	2b01      	cmp	r3, #1
 8003638:	d101      	bne.n	800363e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e022      	b.n	8003684 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003642:	2b00      	cmp	r3, #0
 8003644:	d002      	beq.n	800364c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 fb3e 	bl	8003cc8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	685a      	ldr	r2, [r3, #4]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800365a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689a      	ldr	r2, [r3, #8]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800366a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f042 0201 	orr.w	r2, r2, #1
 800367a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 fbc5 	bl	8003e0c <UART_CheckIdleState>
 8003682:	4603      	mov	r3, r0
}
 8003684:	4618      	mov	r0, r3
 8003686:	3708      	adds	r7, #8
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b08a      	sub	sp, #40	; 0x28
 8003690:	af02      	add	r7, sp, #8
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	603b      	str	r3, [r7, #0]
 8003698:	4613      	mov	r3, r2
 800369a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036a0:	2b20      	cmp	r3, #32
 80036a2:	f040 8081 	bne.w	80037a8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d002      	beq.n	80036b2 <HAL_UART_Transmit+0x26>
 80036ac:	88fb      	ldrh	r3, [r7, #6]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e079      	b.n	80037aa <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d101      	bne.n	80036c4 <HAL_UART_Transmit+0x38>
 80036c0:	2302      	movs	r3, #2
 80036c2:	e072      	b.n	80037aa <HAL_UART_Transmit+0x11e>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2221      	movs	r2, #33	; 0x21
 80036d6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80036d8:	f7fd fb72 	bl	8000dc0 <HAL_GetTick>
 80036dc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	88fa      	ldrh	r2, [r7, #6]
 80036e2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	88fa      	ldrh	r2, [r7, #6]
 80036ea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036f6:	d108      	bne.n	800370a <HAL_UART_Transmit+0x7e>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d104      	bne.n	800370a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003700:	2300      	movs	r3, #0
 8003702:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	61bb      	str	r3, [r7, #24]
 8003708:	e003      	b.n	8003712 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800370e:	2300      	movs	r3, #0
 8003710:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800371a:	e02d      	b.n	8003778 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	9300      	str	r3, [sp, #0]
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	2200      	movs	r2, #0
 8003724:	2180      	movs	r1, #128	; 0x80
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 fbb5 	bl	8003e96 <UART_WaitOnFlagUntilTimeout>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e039      	b.n	80037aa <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10b      	bne.n	8003754 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	881a      	ldrh	r2, [r3, #0]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003748:	b292      	uxth	r2, r2
 800374a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	3302      	adds	r3, #2
 8003750:	61bb      	str	r3, [r7, #24]
 8003752:	e008      	b.n	8003766 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	781a      	ldrb	r2, [r3, #0]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	b292      	uxth	r2, r2
 800375e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	3301      	adds	r3, #1
 8003764:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800376c:	b29b      	uxth	r3, r3
 800376e:	3b01      	subs	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800377e:	b29b      	uxth	r3, r3
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1cb      	bne.n	800371c <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	9300      	str	r3, [sp, #0]
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	2200      	movs	r2, #0
 800378c:	2140      	movs	r1, #64	; 0x40
 800378e:	68f8      	ldr	r0, [r7, #12]
 8003790:	f000 fb81 	bl	8003e96 <UART_WaitOnFlagUntilTimeout>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e005      	b.n	80037aa <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2220      	movs	r2, #32
 80037a2:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80037a4:	2300      	movs	r3, #0
 80037a6:	e000      	b.n	80037aa <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80037a8:	2302      	movs	r3, #2
  }
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3720      	adds	r7, #32
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
	...

080037b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037b4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80037b8:	b088      	sub	sp, #32
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037be:	2300      	movs	r3, #0
 80037c0:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	431a      	orrs	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	431a      	orrs	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	69db      	ldr	r3, [r3, #28]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	4bac      	ldr	r3, [pc, #688]	; (8003a94 <UART_SetConfig+0x2e0>)
 80037e2:	4013      	ands	r3, r2
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	6812      	ldr	r2, [r2, #0]
 80037e8:	69f9      	ldr	r1, [r7, #28]
 80037ea:	430b      	orrs	r3, r1
 80037ec:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68da      	ldr	r2, [r3, #12]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	430a      	orrs	r2, r1
 8003802:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	699b      	ldr	r3, [r3, #24]
 8003808:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4aa2      	ldr	r2, [pc, #648]	; (8003a98 <UART_SetConfig+0x2e4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d004      	beq.n	800381e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	69fa      	ldr	r2, [r7, #28]
 800381a:	4313      	orrs	r3, r2
 800381c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	69fa      	ldr	r2, [r7, #28]
 800382e:	430a      	orrs	r2, r1
 8003830:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a99      	ldr	r2, [pc, #612]	; (8003a9c <UART_SetConfig+0x2e8>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d121      	bne.n	8003880 <UART_SetConfig+0xcc>
 800383c:	4b98      	ldr	r3, [pc, #608]	; (8003aa0 <UART_SetConfig+0x2ec>)
 800383e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003842:	f003 0303 	and.w	r3, r3, #3
 8003846:	2b03      	cmp	r3, #3
 8003848:	d816      	bhi.n	8003878 <UART_SetConfig+0xc4>
 800384a:	a201      	add	r2, pc, #4	; (adr r2, 8003850 <UART_SetConfig+0x9c>)
 800384c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003850:	08003861 	.word	0x08003861
 8003854:	0800386d 	.word	0x0800386d
 8003858:	08003867 	.word	0x08003867
 800385c:	08003873 	.word	0x08003873
 8003860:	2301      	movs	r3, #1
 8003862:	76fb      	strb	r3, [r7, #27]
 8003864:	e0e8      	b.n	8003a38 <UART_SetConfig+0x284>
 8003866:	2302      	movs	r3, #2
 8003868:	76fb      	strb	r3, [r7, #27]
 800386a:	e0e5      	b.n	8003a38 <UART_SetConfig+0x284>
 800386c:	2304      	movs	r3, #4
 800386e:	76fb      	strb	r3, [r7, #27]
 8003870:	e0e2      	b.n	8003a38 <UART_SetConfig+0x284>
 8003872:	2308      	movs	r3, #8
 8003874:	76fb      	strb	r3, [r7, #27]
 8003876:	e0df      	b.n	8003a38 <UART_SetConfig+0x284>
 8003878:	2310      	movs	r3, #16
 800387a:	76fb      	strb	r3, [r7, #27]
 800387c:	bf00      	nop
 800387e:	e0db      	b.n	8003a38 <UART_SetConfig+0x284>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a87      	ldr	r2, [pc, #540]	; (8003aa4 <UART_SetConfig+0x2f0>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d134      	bne.n	80038f4 <UART_SetConfig+0x140>
 800388a:	4b85      	ldr	r3, [pc, #532]	; (8003aa0 <UART_SetConfig+0x2ec>)
 800388c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003890:	f003 030c 	and.w	r3, r3, #12
 8003894:	2b0c      	cmp	r3, #12
 8003896:	d829      	bhi.n	80038ec <UART_SetConfig+0x138>
 8003898:	a201      	add	r2, pc, #4	; (adr r2, 80038a0 <UART_SetConfig+0xec>)
 800389a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389e:	bf00      	nop
 80038a0:	080038d5 	.word	0x080038d5
 80038a4:	080038ed 	.word	0x080038ed
 80038a8:	080038ed 	.word	0x080038ed
 80038ac:	080038ed 	.word	0x080038ed
 80038b0:	080038e1 	.word	0x080038e1
 80038b4:	080038ed 	.word	0x080038ed
 80038b8:	080038ed 	.word	0x080038ed
 80038bc:	080038ed 	.word	0x080038ed
 80038c0:	080038db 	.word	0x080038db
 80038c4:	080038ed 	.word	0x080038ed
 80038c8:	080038ed 	.word	0x080038ed
 80038cc:	080038ed 	.word	0x080038ed
 80038d0:	080038e7 	.word	0x080038e7
 80038d4:	2300      	movs	r3, #0
 80038d6:	76fb      	strb	r3, [r7, #27]
 80038d8:	e0ae      	b.n	8003a38 <UART_SetConfig+0x284>
 80038da:	2302      	movs	r3, #2
 80038dc:	76fb      	strb	r3, [r7, #27]
 80038de:	e0ab      	b.n	8003a38 <UART_SetConfig+0x284>
 80038e0:	2304      	movs	r3, #4
 80038e2:	76fb      	strb	r3, [r7, #27]
 80038e4:	e0a8      	b.n	8003a38 <UART_SetConfig+0x284>
 80038e6:	2308      	movs	r3, #8
 80038e8:	76fb      	strb	r3, [r7, #27]
 80038ea:	e0a5      	b.n	8003a38 <UART_SetConfig+0x284>
 80038ec:	2310      	movs	r3, #16
 80038ee:	76fb      	strb	r3, [r7, #27]
 80038f0:	bf00      	nop
 80038f2:	e0a1      	b.n	8003a38 <UART_SetConfig+0x284>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a6b      	ldr	r2, [pc, #428]	; (8003aa8 <UART_SetConfig+0x2f4>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d120      	bne.n	8003940 <UART_SetConfig+0x18c>
 80038fe:	4b68      	ldr	r3, [pc, #416]	; (8003aa0 <UART_SetConfig+0x2ec>)
 8003900:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003904:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003908:	2b10      	cmp	r3, #16
 800390a:	d00f      	beq.n	800392c <UART_SetConfig+0x178>
 800390c:	2b10      	cmp	r3, #16
 800390e:	d802      	bhi.n	8003916 <UART_SetConfig+0x162>
 8003910:	2b00      	cmp	r3, #0
 8003912:	d005      	beq.n	8003920 <UART_SetConfig+0x16c>
 8003914:	e010      	b.n	8003938 <UART_SetConfig+0x184>
 8003916:	2b20      	cmp	r3, #32
 8003918:	d005      	beq.n	8003926 <UART_SetConfig+0x172>
 800391a:	2b30      	cmp	r3, #48	; 0x30
 800391c:	d009      	beq.n	8003932 <UART_SetConfig+0x17e>
 800391e:	e00b      	b.n	8003938 <UART_SetConfig+0x184>
 8003920:	2300      	movs	r3, #0
 8003922:	76fb      	strb	r3, [r7, #27]
 8003924:	e088      	b.n	8003a38 <UART_SetConfig+0x284>
 8003926:	2302      	movs	r3, #2
 8003928:	76fb      	strb	r3, [r7, #27]
 800392a:	e085      	b.n	8003a38 <UART_SetConfig+0x284>
 800392c:	2304      	movs	r3, #4
 800392e:	76fb      	strb	r3, [r7, #27]
 8003930:	e082      	b.n	8003a38 <UART_SetConfig+0x284>
 8003932:	2308      	movs	r3, #8
 8003934:	76fb      	strb	r3, [r7, #27]
 8003936:	e07f      	b.n	8003a38 <UART_SetConfig+0x284>
 8003938:	2310      	movs	r3, #16
 800393a:	76fb      	strb	r3, [r7, #27]
 800393c:	bf00      	nop
 800393e:	e07b      	b.n	8003a38 <UART_SetConfig+0x284>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a59      	ldr	r2, [pc, #356]	; (8003aac <UART_SetConfig+0x2f8>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d120      	bne.n	800398c <UART_SetConfig+0x1d8>
 800394a:	4b55      	ldr	r3, [pc, #340]	; (8003aa0 <UART_SetConfig+0x2ec>)
 800394c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003950:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003954:	2b40      	cmp	r3, #64	; 0x40
 8003956:	d00f      	beq.n	8003978 <UART_SetConfig+0x1c4>
 8003958:	2b40      	cmp	r3, #64	; 0x40
 800395a:	d802      	bhi.n	8003962 <UART_SetConfig+0x1ae>
 800395c:	2b00      	cmp	r3, #0
 800395e:	d005      	beq.n	800396c <UART_SetConfig+0x1b8>
 8003960:	e010      	b.n	8003984 <UART_SetConfig+0x1d0>
 8003962:	2b80      	cmp	r3, #128	; 0x80
 8003964:	d005      	beq.n	8003972 <UART_SetConfig+0x1be>
 8003966:	2bc0      	cmp	r3, #192	; 0xc0
 8003968:	d009      	beq.n	800397e <UART_SetConfig+0x1ca>
 800396a:	e00b      	b.n	8003984 <UART_SetConfig+0x1d0>
 800396c:	2300      	movs	r3, #0
 800396e:	76fb      	strb	r3, [r7, #27]
 8003970:	e062      	b.n	8003a38 <UART_SetConfig+0x284>
 8003972:	2302      	movs	r3, #2
 8003974:	76fb      	strb	r3, [r7, #27]
 8003976:	e05f      	b.n	8003a38 <UART_SetConfig+0x284>
 8003978:	2304      	movs	r3, #4
 800397a:	76fb      	strb	r3, [r7, #27]
 800397c:	e05c      	b.n	8003a38 <UART_SetConfig+0x284>
 800397e:	2308      	movs	r3, #8
 8003980:	76fb      	strb	r3, [r7, #27]
 8003982:	e059      	b.n	8003a38 <UART_SetConfig+0x284>
 8003984:	2310      	movs	r3, #16
 8003986:	76fb      	strb	r3, [r7, #27]
 8003988:	bf00      	nop
 800398a:	e055      	b.n	8003a38 <UART_SetConfig+0x284>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a47      	ldr	r2, [pc, #284]	; (8003ab0 <UART_SetConfig+0x2fc>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d124      	bne.n	80039e0 <UART_SetConfig+0x22c>
 8003996:	4b42      	ldr	r3, [pc, #264]	; (8003aa0 <UART_SetConfig+0x2ec>)
 8003998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800399c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039a4:	d012      	beq.n	80039cc <UART_SetConfig+0x218>
 80039a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039aa:	d802      	bhi.n	80039b2 <UART_SetConfig+0x1fe>
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d007      	beq.n	80039c0 <UART_SetConfig+0x20c>
 80039b0:	e012      	b.n	80039d8 <UART_SetConfig+0x224>
 80039b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039b6:	d006      	beq.n	80039c6 <UART_SetConfig+0x212>
 80039b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039bc:	d009      	beq.n	80039d2 <UART_SetConfig+0x21e>
 80039be:	e00b      	b.n	80039d8 <UART_SetConfig+0x224>
 80039c0:	2300      	movs	r3, #0
 80039c2:	76fb      	strb	r3, [r7, #27]
 80039c4:	e038      	b.n	8003a38 <UART_SetConfig+0x284>
 80039c6:	2302      	movs	r3, #2
 80039c8:	76fb      	strb	r3, [r7, #27]
 80039ca:	e035      	b.n	8003a38 <UART_SetConfig+0x284>
 80039cc:	2304      	movs	r3, #4
 80039ce:	76fb      	strb	r3, [r7, #27]
 80039d0:	e032      	b.n	8003a38 <UART_SetConfig+0x284>
 80039d2:	2308      	movs	r3, #8
 80039d4:	76fb      	strb	r3, [r7, #27]
 80039d6:	e02f      	b.n	8003a38 <UART_SetConfig+0x284>
 80039d8:	2310      	movs	r3, #16
 80039da:	76fb      	strb	r3, [r7, #27]
 80039dc:	bf00      	nop
 80039de:	e02b      	b.n	8003a38 <UART_SetConfig+0x284>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a2c      	ldr	r2, [pc, #176]	; (8003a98 <UART_SetConfig+0x2e4>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d124      	bne.n	8003a34 <UART_SetConfig+0x280>
 80039ea:	4b2d      	ldr	r3, [pc, #180]	; (8003aa0 <UART_SetConfig+0x2ec>)
 80039ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80039f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039f8:	d012      	beq.n	8003a20 <UART_SetConfig+0x26c>
 80039fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039fe:	d802      	bhi.n	8003a06 <UART_SetConfig+0x252>
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d007      	beq.n	8003a14 <UART_SetConfig+0x260>
 8003a04:	e012      	b.n	8003a2c <UART_SetConfig+0x278>
 8003a06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a0a:	d006      	beq.n	8003a1a <UART_SetConfig+0x266>
 8003a0c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a10:	d009      	beq.n	8003a26 <UART_SetConfig+0x272>
 8003a12:	e00b      	b.n	8003a2c <UART_SetConfig+0x278>
 8003a14:	2300      	movs	r3, #0
 8003a16:	76fb      	strb	r3, [r7, #27]
 8003a18:	e00e      	b.n	8003a38 <UART_SetConfig+0x284>
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	76fb      	strb	r3, [r7, #27]
 8003a1e:	e00b      	b.n	8003a38 <UART_SetConfig+0x284>
 8003a20:	2304      	movs	r3, #4
 8003a22:	76fb      	strb	r3, [r7, #27]
 8003a24:	e008      	b.n	8003a38 <UART_SetConfig+0x284>
 8003a26:	2308      	movs	r3, #8
 8003a28:	76fb      	strb	r3, [r7, #27]
 8003a2a:	e005      	b.n	8003a38 <UART_SetConfig+0x284>
 8003a2c:	2310      	movs	r3, #16
 8003a2e:	76fb      	strb	r3, [r7, #27]
 8003a30:	bf00      	nop
 8003a32:	e001      	b.n	8003a38 <UART_SetConfig+0x284>
 8003a34:	2310      	movs	r3, #16
 8003a36:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a16      	ldr	r2, [pc, #88]	; (8003a98 <UART_SetConfig+0x2e4>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	f040 8087 	bne.w	8003b52 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003a44:	7efb      	ldrb	r3, [r7, #27]
 8003a46:	2b08      	cmp	r3, #8
 8003a48:	d836      	bhi.n	8003ab8 <UART_SetConfig+0x304>
 8003a4a:	a201      	add	r2, pc, #4	; (adr r2, 8003a50 <UART_SetConfig+0x29c>)
 8003a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a50:	08003a75 	.word	0x08003a75
 8003a54:	08003ab9 	.word	0x08003ab9
 8003a58:	08003a7d 	.word	0x08003a7d
 8003a5c:	08003ab9 	.word	0x08003ab9
 8003a60:	08003a83 	.word	0x08003a83
 8003a64:	08003ab9 	.word	0x08003ab9
 8003a68:	08003ab9 	.word	0x08003ab9
 8003a6c:	08003ab9 	.word	0x08003ab9
 8003a70:	08003a8b 	.word	0x08003a8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a74:	f7fe fa80 	bl	8001f78 <HAL_RCC_GetPCLK1Freq>
 8003a78:	6178      	str	r0, [r7, #20]
        break;
 8003a7a:	e022      	b.n	8003ac2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a7c:	4b0d      	ldr	r3, [pc, #52]	; (8003ab4 <UART_SetConfig+0x300>)
 8003a7e:	617b      	str	r3, [r7, #20]
        break;
 8003a80:	e01f      	b.n	8003ac2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a82:	f7fe f9e3 	bl	8001e4c <HAL_RCC_GetSysClockFreq>
 8003a86:	6178      	str	r0, [r7, #20]
        break;
 8003a88:	e01b      	b.n	8003ac2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a8e:	617b      	str	r3, [r7, #20]
        break;
 8003a90:	e017      	b.n	8003ac2 <UART_SetConfig+0x30e>
 8003a92:	bf00      	nop
 8003a94:	efff69f3 	.word	0xefff69f3
 8003a98:	40008000 	.word	0x40008000
 8003a9c:	40013800 	.word	0x40013800
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	40004400 	.word	0x40004400
 8003aa8:	40004800 	.word	0x40004800
 8003aac:	40004c00 	.word	0x40004c00
 8003ab0:	40005000 	.word	0x40005000
 8003ab4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	76bb      	strb	r3, [r7, #26]
        break;
 8003ac0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	f000 80f1 	beq.w	8003cac <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	4413      	add	r3, r2
 8003ad4:	697a      	ldr	r2, [r7, #20]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d305      	bcc.n	8003ae6 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003ae0:	697a      	ldr	r2, [r7, #20]
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d902      	bls.n	8003aec <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	76bb      	strb	r3, [r7, #26]
 8003aea:	e0df      	b.n	8003cac <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	4619      	mov	r1, r3
 8003af0:	f04f 0200 	mov.w	r2, #0
 8003af4:	f04f 0300 	mov.w	r3, #0
 8003af8:	f04f 0400 	mov.w	r4, #0
 8003afc:	0214      	lsls	r4, r2, #8
 8003afe:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003b02:	020b      	lsls	r3, r1, #8
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	6852      	ldr	r2, [r2, #4]
 8003b08:	0852      	lsrs	r2, r2, #1
 8003b0a:	4611      	mov	r1, r2
 8003b0c:	f04f 0200 	mov.w	r2, #0
 8003b10:	eb13 0b01 	adds.w	fp, r3, r1
 8003b14:	eb44 0c02 	adc.w	ip, r4, r2
 8003b18:	4658      	mov	r0, fp
 8003b1a:	4661      	mov	r1, ip
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f04f 0400 	mov.w	r4, #0
 8003b24:	461a      	mov	r2, r3
 8003b26:	4623      	mov	r3, r4
 8003b28:	f7fc fba2 	bl	8000270 <__aeabi_uldivmod>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	460c      	mov	r4, r1
 8003b30:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b38:	d308      	bcc.n	8003b4c <UART_SetConfig+0x398>
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b40:	d204      	bcs.n	8003b4c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	60da      	str	r2, [r3, #12]
 8003b4a:	e0af      	b.n	8003cac <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	76bb      	strb	r3, [r7, #26]
 8003b50:	e0ac      	b.n	8003cac <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	69db      	ldr	r3, [r3, #28]
 8003b56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b5a:	d15b      	bne.n	8003c14 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8003b5c:	7efb      	ldrb	r3, [r7, #27]
 8003b5e:	2b08      	cmp	r3, #8
 8003b60:	d827      	bhi.n	8003bb2 <UART_SetConfig+0x3fe>
 8003b62:	a201      	add	r2, pc, #4	; (adr r2, 8003b68 <UART_SetConfig+0x3b4>)
 8003b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b68:	08003b8d 	.word	0x08003b8d
 8003b6c:	08003b95 	.word	0x08003b95
 8003b70:	08003b9d 	.word	0x08003b9d
 8003b74:	08003bb3 	.word	0x08003bb3
 8003b78:	08003ba3 	.word	0x08003ba3
 8003b7c:	08003bb3 	.word	0x08003bb3
 8003b80:	08003bb3 	.word	0x08003bb3
 8003b84:	08003bb3 	.word	0x08003bb3
 8003b88:	08003bab 	.word	0x08003bab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b8c:	f7fe f9f4 	bl	8001f78 <HAL_RCC_GetPCLK1Freq>
 8003b90:	6178      	str	r0, [r7, #20]
        break;
 8003b92:	e013      	b.n	8003bbc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b94:	f7fe fa06 	bl	8001fa4 <HAL_RCC_GetPCLK2Freq>
 8003b98:	6178      	str	r0, [r7, #20]
        break;
 8003b9a:	e00f      	b.n	8003bbc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b9c:	4b49      	ldr	r3, [pc, #292]	; (8003cc4 <UART_SetConfig+0x510>)
 8003b9e:	617b      	str	r3, [r7, #20]
        break;
 8003ba0:	e00c      	b.n	8003bbc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ba2:	f7fe f953 	bl	8001e4c <HAL_RCC_GetSysClockFreq>
 8003ba6:	6178      	str	r0, [r7, #20]
        break;
 8003ba8:	e008      	b.n	8003bbc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003baa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003bae:	617b      	str	r3, [r7, #20]
        break;
 8003bb0:	e004      	b.n	8003bbc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	76bb      	strb	r3, [r7, #26]
        break;
 8003bba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d074      	beq.n	8003cac <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	005a      	lsls	r2, r3, #1
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	085b      	lsrs	r3, r3, #1
 8003bcc:	441a      	add	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	2b0f      	cmp	r3, #15
 8003bde:	d916      	bls.n	8003c0e <UART_SetConfig+0x45a>
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003be6:	d212      	bcs.n	8003c0e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	f023 030f 	bic.w	r3, r3, #15
 8003bf0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	085b      	lsrs	r3, r3, #1
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	f003 0307 	and.w	r3, r3, #7
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	89fb      	ldrh	r3, [r7, #14]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	89fa      	ldrh	r2, [r7, #14]
 8003c0a:	60da      	str	r2, [r3, #12]
 8003c0c:	e04e      	b.n	8003cac <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	76bb      	strb	r3, [r7, #26]
 8003c12:	e04b      	b.n	8003cac <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c14:	7efb      	ldrb	r3, [r7, #27]
 8003c16:	2b08      	cmp	r3, #8
 8003c18:	d827      	bhi.n	8003c6a <UART_SetConfig+0x4b6>
 8003c1a:	a201      	add	r2, pc, #4	; (adr r2, 8003c20 <UART_SetConfig+0x46c>)
 8003c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c20:	08003c45 	.word	0x08003c45
 8003c24:	08003c4d 	.word	0x08003c4d
 8003c28:	08003c55 	.word	0x08003c55
 8003c2c:	08003c6b 	.word	0x08003c6b
 8003c30:	08003c5b 	.word	0x08003c5b
 8003c34:	08003c6b 	.word	0x08003c6b
 8003c38:	08003c6b 	.word	0x08003c6b
 8003c3c:	08003c6b 	.word	0x08003c6b
 8003c40:	08003c63 	.word	0x08003c63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c44:	f7fe f998 	bl	8001f78 <HAL_RCC_GetPCLK1Freq>
 8003c48:	6178      	str	r0, [r7, #20]
        break;
 8003c4a:	e013      	b.n	8003c74 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c4c:	f7fe f9aa 	bl	8001fa4 <HAL_RCC_GetPCLK2Freq>
 8003c50:	6178      	str	r0, [r7, #20]
        break;
 8003c52:	e00f      	b.n	8003c74 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c54:	4b1b      	ldr	r3, [pc, #108]	; (8003cc4 <UART_SetConfig+0x510>)
 8003c56:	617b      	str	r3, [r7, #20]
        break;
 8003c58:	e00c      	b.n	8003c74 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c5a:	f7fe f8f7 	bl	8001e4c <HAL_RCC_GetSysClockFreq>
 8003c5e:	6178      	str	r0, [r7, #20]
        break;
 8003c60:	e008      	b.n	8003c74 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c66:	617b      	str	r3, [r7, #20]
        break;
 8003c68:	e004      	b.n	8003c74 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	76bb      	strb	r3, [r7, #26]
        break;
 8003c72:	bf00      	nop
    }

    if (pclk != 0U)
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d018      	beq.n	8003cac <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	085a      	lsrs	r2, r3, #1
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	441a      	add	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	2b0f      	cmp	r3, #15
 8003c94:	d908      	bls.n	8003ca8 <UART_SetConfig+0x4f4>
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c9c:	d204      	bcs.n	8003ca8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	693a      	ldr	r2, [r7, #16]
 8003ca4:	60da      	str	r2, [r3, #12]
 8003ca6:	e001      	b.n	8003cac <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003cb8:	7ebb      	ldrb	r3, [r7, #26]
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3720      	adds	r7, #32
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003cc4:	00f42400 	.word	0x00f42400

08003cc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d00a      	beq.n	8003cf2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00a      	beq.n	8003d14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	430a      	orrs	r2, r1
 8003d12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d18:	f003 0304 	and.w	r3, r3, #4
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00a      	beq.n	8003d36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	430a      	orrs	r2, r1
 8003d34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3a:	f003 0308 	and.w	r3, r3, #8
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00a      	beq.n	8003d58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	430a      	orrs	r2, r1
 8003d56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5c:	f003 0310 	and.w	r3, r3, #16
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00a      	beq.n	8003d7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	430a      	orrs	r2, r1
 8003d78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7e:	f003 0320 	and.w	r3, r3, #32
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00a      	beq.n	8003d9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d01a      	beq.n	8003dde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dc6:	d10a      	bne.n	8003dde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	430a      	orrs	r2, r1
 8003ddc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00a      	beq.n	8003e00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	605a      	str	r2, [r3, #4]
  }
}
 8003e00:	bf00      	nop
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr

08003e0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b086      	sub	sp, #24
 8003e10:	af02      	add	r7, sp, #8
 8003e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003e1a:	f7fc ffd1 	bl	8000dc0 <HAL_GetTick>
 8003e1e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0308 	and.w	r3, r3, #8
 8003e2a:	2b08      	cmp	r3, #8
 8003e2c:	d10e      	bne.n	8003e4c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e2e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e32:	9300      	str	r3, [sp, #0]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 f82a 	bl	8003e96 <UART_WaitOnFlagUntilTimeout>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e020      	b.n	8003e8e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0304 	and.w	r3, r3, #4
 8003e56:	2b04      	cmp	r3, #4
 8003e58:	d10e      	bne.n	8003e78 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e5a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 f814 	bl	8003e96 <UART_WaitOnFlagUntilTimeout>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d001      	beq.n	8003e78 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e00a      	b.n	8003e8e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2220      	movs	r2, #32
 8003e82:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3710      	adds	r7, #16
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}

08003e96 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e96:	b580      	push	{r7, lr}
 8003e98:	b084      	sub	sp, #16
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	60f8      	str	r0, [r7, #12]
 8003e9e:	60b9      	str	r1, [r7, #8]
 8003ea0:	603b      	str	r3, [r7, #0]
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ea6:	e05d      	b.n	8003f64 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eae:	d059      	beq.n	8003f64 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eb0:	f7fc ff86 	bl	8000dc0 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d302      	bcc.n	8003ec6 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d11b      	bne.n	8003efe <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003ed4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	689a      	ldr	r2, [r3, #8]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f022 0201 	bic.w	r2, r2, #1
 8003ee4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2220      	movs	r2, #32
 8003eea:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e042      	b.n	8003f84 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0304 	and.w	r3, r3, #4
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d02b      	beq.n	8003f64 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	69db      	ldr	r3, [r3, #28]
 8003f12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f1a:	d123      	bne.n	8003f64 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f24:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f34:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	689a      	ldr	r2, [r3, #8]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f022 0201 	bic.w	r2, r2, #1
 8003f44:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2220      	movs	r2, #32
 8003f56:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	e00f      	b.n	8003f84 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	69da      	ldr	r2, [r3, #28]
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	68ba      	ldr	r2, [r7, #8]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	bf0c      	ite	eq
 8003f74:	2301      	moveq	r3, #1
 8003f76:	2300      	movne	r3, #0
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	79fb      	ldrb	r3, [r7, #7]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d092      	beq.n	8003ea8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3710      	adds	r7, #16
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <__errno>:
 8003f8c:	4b01      	ldr	r3, [pc, #4]	; (8003f94 <__errno+0x8>)
 8003f8e:	6818      	ldr	r0, [r3, #0]
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	2000000c 	.word	0x2000000c

08003f98 <__libc_init_array>:
 8003f98:	b570      	push	{r4, r5, r6, lr}
 8003f9a:	4e0d      	ldr	r6, [pc, #52]	; (8003fd0 <__libc_init_array+0x38>)
 8003f9c:	4c0d      	ldr	r4, [pc, #52]	; (8003fd4 <__libc_init_array+0x3c>)
 8003f9e:	1ba4      	subs	r4, r4, r6
 8003fa0:	10a4      	asrs	r4, r4, #2
 8003fa2:	2500      	movs	r5, #0
 8003fa4:	42a5      	cmp	r5, r4
 8003fa6:	d109      	bne.n	8003fbc <__libc_init_array+0x24>
 8003fa8:	4e0b      	ldr	r6, [pc, #44]	; (8003fd8 <__libc_init_array+0x40>)
 8003faa:	4c0c      	ldr	r4, [pc, #48]	; (8003fdc <__libc_init_array+0x44>)
 8003fac:	f000 ff04 	bl	8004db8 <_init>
 8003fb0:	1ba4      	subs	r4, r4, r6
 8003fb2:	10a4      	asrs	r4, r4, #2
 8003fb4:	2500      	movs	r5, #0
 8003fb6:	42a5      	cmp	r5, r4
 8003fb8:	d105      	bne.n	8003fc6 <__libc_init_array+0x2e>
 8003fba:	bd70      	pop	{r4, r5, r6, pc}
 8003fbc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003fc0:	4798      	blx	r3
 8003fc2:	3501      	adds	r5, #1
 8003fc4:	e7ee      	b.n	8003fa4 <__libc_init_array+0xc>
 8003fc6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003fca:	4798      	blx	r3
 8003fcc:	3501      	adds	r5, #1
 8003fce:	e7f2      	b.n	8003fb6 <__libc_init_array+0x1e>
 8003fd0:	08004edc 	.word	0x08004edc
 8003fd4:	08004edc 	.word	0x08004edc
 8003fd8:	08004edc 	.word	0x08004edc
 8003fdc:	08004ee0 	.word	0x08004ee0

08003fe0 <memset>:
 8003fe0:	4402      	add	r2, r0
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d100      	bne.n	8003fea <memset+0xa>
 8003fe8:	4770      	bx	lr
 8003fea:	f803 1b01 	strb.w	r1, [r3], #1
 8003fee:	e7f9      	b.n	8003fe4 <memset+0x4>

08003ff0 <iprintf>:
 8003ff0:	b40f      	push	{r0, r1, r2, r3}
 8003ff2:	4b0a      	ldr	r3, [pc, #40]	; (800401c <iprintf+0x2c>)
 8003ff4:	b513      	push	{r0, r1, r4, lr}
 8003ff6:	681c      	ldr	r4, [r3, #0]
 8003ff8:	b124      	cbz	r4, 8004004 <iprintf+0x14>
 8003ffa:	69a3      	ldr	r3, [r4, #24]
 8003ffc:	b913      	cbnz	r3, 8004004 <iprintf+0x14>
 8003ffe:	4620      	mov	r0, r4
 8004000:	f000 f84e 	bl	80040a0 <__sinit>
 8004004:	ab05      	add	r3, sp, #20
 8004006:	9a04      	ldr	r2, [sp, #16]
 8004008:	68a1      	ldr	r1, [r4, #8]
 800400a:	9301      	str	r3, [sp, #4]
 800400c:	4620      	mov	r0, r4
 800400e:	f000 f955 	bl	80042bc <_vfiprintf_r>
 8004012:	b002      	add	sp, #8
 8004014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004018:	b004      	add	sp, #16
 800401a:	4770      	bx	lr
 800401c:	2000000c 	.word	0x2000000c

08004020 <std>:
 8004020:	2300      	movs	r3, #0
 8004022:	b510      	push	{r4, lr}
 8004024:	4604      	mov	r4, r0
 8004026:	e9c0 3300 	strd	r3, r3, [r0]
 800402a:	6083      	str	r3, [r0, #8]
 800402c:	8181      	strh	r1, [r0, #12]
 800402e:	6643      	str	r3, [r0, #100]	; 0x64
 8004030:	81c2      	strh	r2, [r0, #14]
 8004032:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004036:	6183      	str	r3, [r0, #24]
 8004038:	4619      	mov	r1, r3
 800403a:	2208      	movs	r2, #8
 800403c:	305c      	adds	r0, #92	; 0x5c
 800403e:	f7ff ffcf 	bl	8003fe0 <memset>
 8004042:	4b05      	ldr	r3, [pc, #20]	; (8004058 <std+0x38>)
 8004044:	6263      	str	r3, [r4, #36]	; 0x24
 8004046:	4b05      	ldr	r3, [pc, #20]	; (800405c <std+0x3c>)
 8004048:	62a3      	str	r3, [r4, #40]	; 0x28
 800404a:	4b05      	ldr	r3, [pc, #20]	; (8004060 <std+0x40>)
 800404c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800404e:	4b05      	ldr	r3, [pc, #20]	; (8004064 <std+0x44>)
 8004050:	6224      	str	r4, [r4, #32]
 8004052:	6323      	str	r3, [r4, #48]	; 0x30
 8004054:	bd10      	pop	{r4, pc}
 8004056:	bf00      	nop
 8004058:	08004819 	.word	0x08004819
 800405c:	0800483b 	.word	0x0800483b
 8004060:	08004873 	.word	0x08004873
 8004064:	08004897 	.word	0x08004897

08004068 <_cleanup_r>:
 8004068:	4901      	ldr	r1, [pc, #4]	; (8004070 <_cleanup_r+0x8>)
 800406a:	f000 b885 	b.w	8004178 <_fwalk_reent>
 800406e:	bf00      	nop
 8004070:	08004b71 	.word	0x08004b71

08004074 <__sfmoreglue>:
 8004074:	b570      	push	{r4, r5, r6, lr}
 8004076:	1e4a      	subs	r2, r1, #1
 8004078:	2568      	movs	r5, #104	; 0x68
 800407a:	4355      	muls	r5, r2
 800407c:	460e      	mov	r6, r1
 800407e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004082:	f000 f897 	bl	80041b4 <_malloc_r>
 8004086:	4604      	mov	r4, r0
 8004088:	b140      	cbz	r0, 800409c <__sfmoreglue+0x28>
 800408a:	2100      	movs	r1, #0
 800408c:	e9c0 1600 	strd	r1, r6, [r0]
 8004090:	300c      	adds	r0, #12
 8004092:	60a0      	str	r0, [r4, #8]
 8004094:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004098:	f7ff ffa2 	bl	8003fe0 <memset>
 800409c:	4620      	mov	r0, r4
 800409e:	bd70      	pop	{r4, r5, r6, pc}

080040a0 <__sinit>:
 80040a0:	6983      	ldr	r3, [r0, #24]
 80040a2:	b510      	push	{r4, lr}
 80040a4:	4604      	mov	r4, r0
 80040a6:	bb33      	cbnz	r3, 80040f6 <__sinit+0x56>
 80040a8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80040ac:	6503      	str	r3, [r0, #80]	; 0x50
 80040ae:	4b12      	ldr	r3, [pc, #72]	; (80040f8 <__sinit+0x58>)
 80040b0:	4a12      	ldr	r2, [pc, #72]	; (80040fc <__sinit+0x5c>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	6282      	str	r2, [r0, #40]	; 0x28
 80040b6:	4298      	cmp	r0, r3
 80040b8:	bf04      	itt	eq
 80040ba:	2301      	moveq	r3, #1
 80040bc:	6183      	streq	r3, [r0, #24]
 80040be:	f000 f81f 	bl	8004100 <__sfp>
 80040c2:	6060      	str	r0, [r4, #4]
 80040c4:	4620      	mov	r0, r4
 80040c6:	f000 f81b 	bl	8004100 <__sfp>
 80040ca:	60a0      	str	r0, [r4, #8]
 80040cc:	4620      	mov	r0, r4
 80040ce:	f000 f817 	bl	8004100 <__sfp>
 80040d2:	2200      	movs	r2, #0
 80040d4:	60e0      	str	r0, [r4, #12]
 80040d6:	2104      	movs	r1, #4
 80040d8:	6860      	ldr	r0, [r4, #4]
 80040da:	f7ff ffa1 	bl	8004020 <std>
 80040de:	2201      	movs	r2, #1
 80040e0:	2109      	movs	r1, #9
 80040e2:	68a0      	ldr	r0, [r4, #8]
 80040e4:	f7ff ff9c 	bl	8004020 <std>
 80040e8:	2202      	movs	r2, #2
 80040ea:	2112      	movs	r1, #18
 80040ec:	68e0      	ldr	r0, [r4, #12]
 80040ee:	f7ff ff97 	bl	8004020 <std>
 80040f2:	2301      	movs	r3, #1
 80040f4:	61a3      	str	r3, [r4, #24]
 80040f6:	bd10      	pop	{r4, pc}
 80040f8:	08004e3c 	.word	0x08004e3c
 80040fc:	08004069 	.word	0x08004069

08004100 <__sfp>:
 8004100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004102:	4b1b      	ldr	r3, [pc, #108]	; (8004170 <__sfp+0x70>)
 8004104:	681e      	ldr	r6, [r3, #0]
 8004106:	69b3      	ldr	r3, [r6, #24]
 8004108:	4607      	mov	r7, r0
 800410a:	b913      	cbnz	r3, 8004112 <__sfp+0x12>
 800410c:	4630      	mov	r0, r6
 800410e:	f7ff ffc7 	bl	80040a0 <__sinit>
 8004112:	3648      	adds	r6, #72	; 0x48
 8004114:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004118:	3b01      	subs	r3, #1
 800411a:	d503      	bpl.n	8004124 <__sfp+0x24>
 800411c:	6833      	ldr	r3, [r6, #0]
 800411e:	b133      	cbz	r3, 800412e <__sfp+0x2e>
 8004120:	6836      	ldr	r6, [r6, #0]
 8004122:	e7f7      	b.n	8004114 <__sfp+0x14>
 8004124:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004128:	b16d      	cbz	r5, 8004146 <__sfp+0x46>
 800412a:	3468      	adds	r4, #104	; 0x68
 800412c:	e7f4      	b.n	8004118 <__sfp+0x18>
 800412e:	2104      	movs	r1, #4
 8004130:	4638      	mov	r0, r7
 8004132:	f7ff ff9f 	bl	8004074 <__sfmoreglue>
 8004136:	6030      	str	r0, [r6, #0]
 8004138:	2800      	cmp	r0, #0
 800413a:	d1f1      	bne.n	8004120 <__sfp+0x20>
 800413c:	230c      	movs	r3, #12
 800413e:	603b      	str	r3, [r7, #0]
 8004140:	4604      	mov	r4, r0
 8004142:	4620      	mov	r0, r4
 8004144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004146:	4b0b      	ldr	r3, [pc, #44]	; (8004174 <__sfp+0x74>)
 8004148:	6665      	str	r5, [r4, #100]	; 0x64
 800414a:	e9c4 5500 	strd	r5, r5, [r4]
 800414e:	60a5      	str	r5, [r4, #8]
 8004150:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004154:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004158:	2208      	movs	r2, #8
 800415a:	4629      	mov	r1, r5
 800415c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004160:	f7ff ff3e 	bl	8003fe0 <memset>
 8004164:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004168:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800416c:	e7e9      	b.n	8004142 <__sfp+0x42>
 800416e:	bf00      	nop
 8004170:	08004e3c 	.word	0x08004e3c
 8004174:	ffff0001 	.word	0xffff0001

08004178 <_fwalk_reent>:
 8004178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800417c:	4680      	mov	r8, r0
 800417e:	4689      	mov	r9, r1
 8004180:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004184:	2600      	movs	r6, #0
 8004186:	b914      	cbnz	r4, 800418e <_fwalk_reent+0x16>
 8004188:	4630      	mov	r0, r6
 800418a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800418e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004192:	3f01      	subs	r7, #1
 8004194:	d501      	bpl.n	800419a <_fwalk_reent+0x22>
 8004196:	6824      	ldr	r4, [r4, #0]
 8004198:	e7f5      	b.n	8004186 <_fwalk_reent+0xe>
 800419a:	89ab      	ldrh	r3, [r5, #12]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d907      	bls.n	80041b0 <_fwalk_reent+0x38>
 80041a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80041a4:	3301      	adds	r3, #1
 80041a6:	d003      	beq.n	80041b0 <_fwalk_reent+0x38>
 80041a8:	4629      	mov	r1, r5
 80041aa:	4640      	mov	r0, r8
 80041ac:	47c8      	blx	r9
 80041ae:	4306      	orrs	r6, r0
 80041b0:	3568      	adds	r5, #104	; 0x68
 80041b2:	e7ee      	b.n	8004192 <_fwalk_reent+0x1a>

080041b4 <_malloc_r>:
 80041b4:	b570      	push	{r4, r5, r6, lr}
 80041b6:	1ccd      	adds	r5, r1, #3
 80041b8:	f025 0503 	bic.w	r5, r5, #3
 80041bc:	3508      	adds	r5, #8
 80041be:	2d0c      	cmp	r5, #12
 80041c0:	bf38      	it	cc
 80041c2:	250c      	movcc	r5, #12
 80041c4:	2d00      	cmp	r5, #0
 80041c6:	4606      	mov	r6, r0
 80041c8:	db01      	blt.n	80041ce <_malloc_r+0x1a>
 80041ca:	42a9      	cmp	r1, r5
 80041cc:	d903      	bls.n	80041d6 <_malloc_r+0x22>
 80041ce:	230c      	movs	r3, #12
 80041d0:	6033      	str	r3, [r6, #0]
 80041d2:	2000      	movs	r0, #0
 80041d4:	bd70      	pop	{r4, r5, r6, pc}
 80041d6:	f000 fd6b 	bl	8004cb0 <__malloc_lock>
 80041da:	4a21      	ldr	r2, [pc, #132]	; (8004260 <_malloc_r+0xac>)
 80041dc:	6814      	ldr	r4, [r2, #0]
 80041de:	4621      	mov	r1, r4
 80041e0:	b991      	cbnz	r1, 8004208 <_malloc_r+0x54>
 80041e2:	4c20      	ldr	r4, [pc, #128]	; (8004264 <_malloc_r+0xb0>)
 80041e4:	6823      	ldr	r3, [r4, #0]
 80041e6:	b91b      	cbnz	r3, 80041f0 <_malloc_r+0x3c>
 80041e8:	4630      	mov	r0, r6
 80041ea:	f000 fb05 	bl	80047f8 <_sbrk_r>
 80041ee:	6020      	str	r0, [r4, #0]
 80041f0:	4629      	mov	r1, r5
 80041f2:	4630      	mov	r0, r6
 80041f4:	f000 fb00 	bl	80047f8 <_sbrk_r>
 80041f8:	1c43      	adds	r3, r0, #1
 80041fa:	d124      	bne.n	8004246 <_malloc_r+0x92>
 80041fc:	230c      	movs	r3, #12
 80041fe:	6033      	str	r3, [r6, #0]
 8004200:	4630      	mov	r0, r6
 8004202:	f000 fd56 	bl	8004cb2 <__malloc_unlock>
 8004206:	e7e4      	b.n	80041d2 <_malloc_r+0x1e>
 8004208:	680b      	ldr	r3, [r1, #0]
 800420a:	1b5b      	subs	r3, r3, r5
 800420c:	d418      	bmi.n	8004240 <_malloc_r+0x8c>
 800420e:	2b0b      	cmp	r3, #11
 8004210:	d90f      	bls.n	8004232 <_malloc_r+0x7e>
 8004212:	600b      	str	r3, [r1, #0]
 8004214:	50cd      	str	r5, [r1, r3]
 8004216:	18cc      	adds	r4, r1, r3
 8004218:	4630      	mov	r0, r6
 800421a:	f000 fd4a 	bl	8004cb2 <__malloc_unlock>
 800421e:	f104 000b 	add.w	r0, r4, #11
 8004222:	1d23      	adds	r3, r4, #4
 8004224:	f020 0007 	bic.w	r0, r0, #7
 8004228:	1ac3      	subs	r3, r0, r3
 800422a:	d0d3      	beq.n	80041d4 <_malloc_r+0x20>
 800422c:	425a      	negs	r2, r3
 800422e:	50e2      	str	r2, [r4, r3]
 8004230:	e7d0      	b.n	80041d4 <_malloc_r+0x20>
 8004232:	428c      	cmp	r4, r1
 8004234:	684b      	ldr	r3, [r1, #4]
 8004236:	bf16      	itet	ne
 8004238:	6063      	strne	r3, [r4, #4]
 800423a:	6013      	streq	r3, [r2, #0]
 800423c:	460c      	movne	r4, r1
 800423e:	e7eb      	b.n	8004218 <_malloc_r+0x64>
 8004240:	460c      	mov	r4, r1
 8004242:	6849      	ldr	r1, [r1, #4]
 8004244:	e7cc      	b.n	80041e0 <_malloc_r+0x2c>
 8004246:	1cc4      	adds	r4, r0, #3
 8004248:	f024 0403 	bic.w	r4, r4, #3
 800424c:	42a0      	cmp	r0, r4
 800424e:	d005      	beq.n	800425c <_malloc_r+0xa8>
 8004250:	1a21      	subs	r1, r4, r0
 8004252:	4630      	mov	r0, r6
 8004254:	f000 fad0 	bl	80047f8 <_sbrk_r>
 8004258:	3001      	adds	r0, #1
 800425a:	d0cf      	beq.n	80041fc <_malloc_r+0x48>
 800425c:	6025      	str	r5, [r4, #0]
 800425e:	e7db      	b.n	8004218 <_malloc_r+0x64>
 8004260:	20000090 	.word	0x20000090
 8004264:	20000094 	.word	0x20000094

08004268 <__sfputc_r>:
 8004268:	6893      	ldr	r3, [r2, #8]
 800426a:	3b01      	subs	r3, #1
 800426c:	2b00      	cmp	r3, #0
 800426e:	b410      	push	{r4}
 8004270:	6093      	str	r3, [r2, #8]
 8004272:	da08      	bge.n	8004286 <__sfputc_r+0x1e>
 8004274:	6994      	ldr	r4, [r2, #24]
 8004276:	42a3      	cmp	r3, r4
 8004278:	db01      	blt.n	800427e <__sfputc_r+0x16>
 800427a:	290a      	cmp	r1, #10
 800427c:	d103      	bne.n	8004286 <__sfputc_r+0x1e>
 800427e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004282:	f000 bb0d 	b.w	80048a0 <__swbuf_r>
 8004286:	6813      	ldr	r3, [r2, #0]
 8004288:	1c58      	adds	r0, r3, #1
 800428a:	6010      	str	r0, [r2, #0]
 800428c:	7019      	strb	r1, [r3, #0]
 800428e:	4608      	mov	r0, r1
 8004290:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004294:	4770      	bx	lr

08004296 <__sfputs_r>:
 8004296:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004298:	4606      	mov	r6, r0
 800429a:	460f      	mov	r7, r1
 800429c:	4614      	mov	r4, r2
 800429e:	18d5      	adds	r5, r2, r3
 80042a0:	42ac      	cmp	r4, r5
 80042a2:	d101      	bne.n	80042a8 <__sfputs_r+0x12>
 80042a4:	2000      	movs	r0, #0
 80042a6:	e007      	b.n	80042b8 <__sfputs_r+0x22>
 80042a8:	463a      	mov	r2, r7
 80042aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042ae:	4630      	mov	r0, r6
 80042b0:	f7ff ffda 	bl	8004268 <__sfputc_r>
 80042b4:	1c43      	adds	r3, r0, #1
 80042b6:	d1f3      	bne.n	80042a0 <__sfputs_r+0xa>
 80042b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080042bc <_vfiprintf_r>:
 80042bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042c0:	460c      	mov	r4, r1
 80042c2:	b09d      	sub	sp, #116	; 0x74
 80042c4:	4617      	mov	r7, r2
 80042c6:	461d      	mov	r5, r3
 80042c8:	4606      	mov	r6, r0
 80042ca:	b118      	cbz	r0, 80042d4 <_vfiprintf_r+0x18>
 80042cc:	6983      	ldr	r3, [r0, #24]
 80042ce:	b90b      	cbnz	r3, 80042d4 <_vfiprintf_r+0x18>
 80042d0:	f7ff fee6 	bl	80040a0 <__sinit>
 80042d4:	4b7c      	ldr	r3, [pc, #496]	; (80044c8 <_vfiprintf_r+0x20c>)
 80042d6:	429c      	cmp	r4, r3
 80042d8:	d158      	bne.n	800438c <_vfiprintf_r+0xd0>
 80042da:	6874      	ldr	r4, [r6, #4]
 80042dc:	89a3      	ldrh	r3, [r4, #12]
 80042de:	0718      	lsls	r0, r3, #28
 80042e0:	d55e      	bpl.n	80043a0 <_vfiprintf_r+0xe4>
 80042e2:	6923      	ldr	r3, [r4, #16]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d05b      	beq.n	80043a0 <_vfiprintf_r+0xe4>
 80042e8:	2300      	movs	r3, #0
 80042ea:	9309      	str	r3, [sp, #36]	; 0x24
 80042ec:	2320      	movs	r3, #32
 80042ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80042f2:	2330      	movs	r3, #48	; 0x30
 80042f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80042f8:	9503      	str	r5, [sp, #12]
 80042fa:	f04f 0b01 	mov.w	fp, #1
 80042fe:	46b8      	mov	r8, r7
 8004300:	4645      	mov	r5, r8
 8004302:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004306:	b10b      	cbz	r3, 800430c <_vfiprintf_r+0x50>
 8004308:	2b25      	cmp	r3, #37	; 0x25
 800430a:	d154      	bne.n	80043b6 <_vfiprintf_r+0xfa>
 800430c:	ebb8 0a07 	subs.w	sl, r8, r7
 8004310:	d00b      	beq.n	800432a <_vfiprintf_r+0x6e>
 8004312:	4653      	mov	r3, sl
 8004314:	463a      	mov	r2, r7
 8004316:	4621      	mov	r1, r4
 8004318:	4630      	mov	r0, r6
 800431a:	f7ff ffbc 	bl	8004296 <__sfputs_r>
 800431e:	3001      	adds	r0, #1
 8004320:	f000 80c2 	beq.w	80044a8 <_vfiprintf_r+0x1ec>
 8004324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004326:	4453      	add	r3, sl
 8004328:	9309      	str	r3, [sp, #36]	; 0x24
 800432a:	f898 3000 	ldrb.w	r3, [r8]
 800432e:	2b00      	cmp	r3, #0
 8004330:	f000 80ba 	beq.w	80044a8 <_vfiprintf_r+0x1ec>
 8004334:	2300      	movs	r3, #0
 8004336:	f04f 32ff 	mov.w	r2, #4294967295
 800433a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800433e:	9304      	str	r3, [sp, #16]
 8004340:	9307      	str	r3, [sp, #28]
 8004342:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004346:	931a      	str	r3, [sp, #104]	; 0x68
 8004348:	46a8      	mov	r8, r5
 800434a:	2205      	movs	r2, #5
 800434c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8004350:	485e      	ldr	r0, [pc, #376]	; (80044cc <_vfiprintf_r+0x210>)
 8004352:	f7fb ff3d 	bl	80001d0 <memchr>
 8004356:	9b04      	ldr	r3, [sp, #16]
 8004358:	bb78      	cbnz	r0, 80043ba <_vfiprintf_r+0xfe>
 800435a:	06d9      	lsls	r1, r3, #27
 800435c:	bf44      	itt	mi
 800435e:	2220      	movmi	r2, #32
 8004360:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004364:	071a      	lsls	r2, r3, #28
 8004366:	bf44      	itt	mi
 8004368:	222b      	movmi	r2, #43	; 0x2b
 800436a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800436e:	782a      	ldrb	r2, [r5, #0]
 8004370:	2a2a      	cmp	r2, #42	; 0x2a
 8004372:	d02a      	beq.n	80043ca <_vfiprintf_r+0x10e>
 8004374:	9a07      	ldr	r2, [sp, #28]
 8004376:	46a8      	mov	r8, r5
 8004378:	2000      	movs	r0, #0
 800437a:	250a      	movs	r5, #10
 800437c:	4641      	mov	r1, r8
 800437e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004382:	3b30      	subs	r3, #48	; 0x30
 8004384:	2b09      	cmp	r3, #9
 8004386:	d969      	bls.n	800445c <_vfiprintf_r+0x1a0>
 8004388:	b360      	cbz	r0, 80043e4 <_vfiprintf_r+0x128>
 800438a:	e024      	b.n	80043d6 <_vfiprintf_r+0x11a>
 800438c:	4b50      	ldr	r3, [pc, #320]	; (80044d0 <_vfiprintf_r+0x214>)
 800438e:	429c      	cmp	r4, r3
 8004390:	d101      	bne.n	8004396 <_vfiprintf_r+0xda>
 8004392:	68b4      	ldr	r4, [r6, #8]
 8004394:	e7a2      	b.n	80042dc <_vfiprintf_r+0x20>
 8004396:	4b4f      	ldr	r3, [pc, #316]	; (80044d4 <_vfiprintf_r+0x218>)
 8004398:	429c      	cmp	r4, r3
 800439a:	bf08      	it	eq
 800439c:	68f4      	ldreq	r4, [r6, #12]
 800439e:	e79d      	b.n	80042dc <_vfiprintf_r+0x20>
 80043a0:	4621      	mov	r1, r4
 80043a2:	4630      	mov	r0, r6
 80043a4:	f000 fae0 	bl	8004968 <__swsetup_r>
 80043a8:	2800      	cmp	r0, #0
 80043aa:	d09d      	beq.n	80042e8 <_vfiprintf_r+0x2c>
 80043ac:	f04f 30ff 	mov.w	r0, #4294967295
 80043b0:	b01d      	add	sp, #116	; 0x74
 80043b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043b6:	46a8      	mov	r8, r5
 80043b8:	e7a2      	b.n	8004300 <_vfiprintf_r+0x44>
 80043ba:	4a44      	ldr	r2, [pc, #272]	; (80044cc <_vfiprintf_r+0x210>)
 80043bc:	1a80      	subs	r0, r0, r2
 80043be:	fa0b f000 	lsl.w	r0, fp, r0
 80043c2:	4318      	orrs	r0, r3
 80043c4:	9004      	str	r0, [sp, #16]
 80043c6:	4645      	mov	r5, r8
 80043c8:	e7be      	b.n	8004348 <_vfiprintf_r+0x8c>
 80043ca:	9a03      	ldr	r2, [sp, #12]
 80043cc:	1d11      	adds	r1, r2, #4
 80043ce:	6812      	ldr	r2, [r2, #0]
 80043d0:	9103      	str	r1, [sp, #12]
 80043d2:	2a00      	cmp	r2, #0
 80043d4:	db01      	blt.n	80043da <_vfiprintf_r+0x11e>
 80043d6:	9207      	str	r2, [sp, #28]
 80043d8:	e004      	b.n	80043e4 <_vfiprintf_r+0x128>
 80043da:	4252      	negs	r2, r2
 80043dc:	f043 0302 	orr.w	r3, r3, #2
 80043e0:	9207      	str	r2, [sp, #28]
 80043e2:	9304      	str	r3, [sp, #16]
 80043e4:	f898 3000 	ldrb.w	r3, [r8]
 80043e8:	2b2e      	cmp	r3, #46	; 0x2e
 80043ea:	d10e      	bne.n	800440a <_vfiprintf_r+0x14e>
 80043ec:	f898 3001 	ldrb.w	r3, [r8, #1]
 80043f0:	2b2a      	cmp	r3, #42	; 0x2a
 80043f2:	d138      	bne.n	8004466 <_vfiprintf_r+0x1aa>
 80043f4:	9b03      	ldr	r3, [sp, #12]
 80043f6:	1d1a      	adds	r2, r3, #4
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	9203      	str	r2, [sp, #12]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	bfb8      	it	lt
 8004400:	f04f 33ff 	movlt.w	r3, #4294967295
 8004404:	f108 0802 	add.w	r8, r8, #2
 8004408:	9305      	str	r3, [sp, #20]
 800440a:	4d33      	ldr	r5, [pc, #204]	; (80044d8 <_vfiprintf_r+0x21c>)
 800440c:	f898 1000 	ldrb.w	r1, [r8]
 8004410:	2203      	movs	r2, #3
 8004412:	4628      	mov	r0, r5
 8004414:	f7fb fedc 	bl	80001d0 <memchr>
 8004418:	b140      	cbz	r0, 800442c <_vfiprintf_r+0x170>
 800441a:	2340      	movs	r3, #64	; 0x40
 800441c:	1b40      	subs	r0, r0, r5
 800441e:	fa03 f000 	lsl.w	r0, r3, r0
 8004422:	9b04      	ldr	r3, [sp, #16]
 8004424:	4303      	orrs	r3, r0
 8004426:	f108 0801 	add.w	r8, r8, #1
 800442a:	9304      	str	r3, [sp, #16]
 800442c:	f898 1000 	ldrb.w	r1, [r8]
 8004430:	482a      	ldr	r0, [pc, #168]	; (80044dc <_vfiprintf_r+0x220>)
 8004432:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004436:	2206      	movs	r2, #6
 8004438:	f108 0701 	add.w	r7, r8, #1
 800443c:	f7fb fec8 	bl	80001d0 <memchr>
 8004440:	2800      	cmp	r0, #0
 8004442:	d037      	beq.n	80044b4 <_vfiprintf_r+0x1f8>
 8004444:	4b26      	ldr	r3, [pc, #152]	; (80044e0 <_vfiprintf_r+0x224>)
 8004446:	bb1b      	cbnz	r3, 8004490 <_vfiprintf_r+0x1d4>
 8004448:	9b03      	ldr	r3, [sp, #12]
 800444a:	3307      	adds	r3, #7
 800444c:	f023 0307 	bic.w	r3, r3, #7
 8004450:	3308      	adds	r3, #8
 8004452:	9303      	str	r3, [sp, #12]
 8004454:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004456:	444b      	add	r3, r9
 8004458:	9309      	str	r3, [sp, #36]	; 0x24
 800445a:	e750      	b.n	80042fe <_vfiprintf_r+0x42>
 800445c:	fb05 3202 	mla	r2, r5, r2, r3
 8004460:	2001      	movs	r0, #1
 8004462:	4688      	mov	r8, r1
 8004464:	e78a      	b.n	800437c <_vfiprintf_r+0xc0>
 8004466:	2300      	movs	r3, #0
 8004468:	f108 0801 	add.w	r8, r8, #1
 800446c:	9305      	str	r3, [sp, #20]
 800446e:	4619      	mov	r1, r3
 8004470:	250a      	movs	r5, #10
 8004472:	4640      	mov	r0, r8
 8004474:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004478:	3a30      	subs	r2, #48	; 0x30
 800447a:	2a09      	cmp	r2, #9
 800447c:	d903      	bls.n	8004486 <_vfiprintf_r+0x1ca>
 800447e:	2b00      	cmp	r3, #0
 8004480:	d0c3      	beq.n	800440a <_vfiprintf_r+0x14e>
 8004482:	9105      	str	r1, [sp, #20]
 8004484:	e7c1      	b.n	800440a <_vfiprintf_r+0x14e>
 8004486:	fb05 2101 	mla	r1, r5, r1, r2
 800448a:	2301      	movs	r3, #1
 800448c:	4680      	mov	r8, r0
 800448e:	e7f0      	b.n	8004472 <_vfiprintf_r+0x1b6>
 8004490:	ab03      	add	r3, sp, #12
 8004492:	9300      	str	r3, [sp, #0]
 8004494:	4622      	mov	r2, r4
 8004496:	4b13      	ldr	r3, [pc, #76]	; (80044e4 <_vfiprintf_r+0x228>)
 8004498:	a904      	add	r1, sp, #16
 800449a:	4630      	mov	r0, r6
 800449c:	f3af 8000 	nop.w
 80044a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80044a4:	4681      	mov	r9, r0
 80044a6:	d1d5      	bne.n	8004454 <_vfiprintf_r+0x198>
 80044a8:	89a3      	ldrh	r3, [r4, #12]
 80044aa:	065b      	lsls	r3, r3, #25
 80044ac:	f53f af7e 	bmi.w	80043ac <_vfiprintf_r+0xf0>
 80044b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80044b2:	e77d      	b.n	80043b0 <_vfiprintf_r+0xf4>
 80044b4:	ab03      	add	r3, sp, #12
 80044b6:	9300      	str	r3, [sp, #0]
 80044b8:	4622      	mov	r2, r4
 80044ba:	4b0a      	ldr	r3, [pc, #40]	; (80044e4 <_vfiprintf_r+0x228>)
 80044bc:	a904      	add	r1, sp, #16
 80044be:	4630      	mov	r0, r6
 80044c0:	f000 f888 	bl	80045d4 <_printf_i>
 80044c4:	e7ec      	b.n	80044a0 <_vfiprintf_r+0x1e4>
 80044c6:	bf00      	nop
 80044c8:	08004e60 	.word	0x08004e60
 80044cc:	08004ea0 	.word	0x08004ea0
 80044d0:	08004e80 	.word	0x08004e80
 80044d4:	08004e40 	.word	0x08004e40
 80044d8:	08004ea6 	.word	0x08004ea6
 80044dc:	08004eaa 	.word	0x08004eaa
 80044e0:	00000000 	.word	0x00000000
 80044e4:	08004297 	.word	0x08004297

080044e8 <_printf_common>:
 80044e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044ec:	4691      	mov	r9, r2
 80044ee:	461f      	mov	r7, r3
 80044f0:	688a      	ldr	r2, [r1, #8]
 80044f2:	690b      	ldr	r3, [r1, #16]
 80044f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044f8:	4293      	cmp	r3, r2
 80044fa:	bfb8      	it	lt
 80044fc:	4613      	movlt	r3, r2
 80044fe:	f8c9 3000 	str.w	r3, [r9]
 8004502:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004506:	4606      	mov	r6, r0
 8004508:	460c      	mov	r4, r1
 800450a:	b112      	cbz	r2, 8004512 <_printf_common+0x2a>
 800450c:	3301      	adds	r3, #1
 800450e:	f8c9 3000 	str.w	r3, [r9]
 8004512:	6823      	ldr	r3, [r4, #0]
 8004514:	0699      	lsls	r1, r3, #26
 8004516:	bf42      	ittt	mi
 8004518:	f8d9 3000 	ldrmi.w	r3, [r9]
 800451c:	3302      	addmi	r3, #2
 800451e:	f8c9 3000 	strmi.w	r3, [r9]
 8004522:	6825      	ldr	r5, [r4, #0]
 8004524:	f015 0506 	ands.w	r5, r5, #6
 8004528:	d107      	bne.n	800453a <_printf_common+0x52>
 800452a:	f104 0a19 	add.w	sl, r4, #25
 800452e:	68e3      	ldr	r3, [r4, #12]
 8004530:	f8d9 2000 	ldr.w	r2, [r9]
 8004534:	1a9b      	subs	r3, r3, r2
 8004536:	42ab      	cmp	r3, r5
 8004538:	dc28      	bgt.n	800458c <_printf_common+0xa4>
 800453a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800453e:	6822      	ldr	r2, [r4, #0]
 8004540:	3300      	adds	r3, #0
 8004542:	bf18      	it	ne
 8004544:	2301      	movne	r3, #1
 8004546:	0692      	lsls	r2, r2, #26
 8004548:	d42d      	bmi.n	80045a6 <_printf_common+0xbe>
 800454a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800454e:	4639      	mov	r1, r7
 8004550:	4630      	mov	r0, r6
 8004552:	47c0      	blx	r8
 8004554:	3001      	adds	r0, #1
 8004556:	d020      	beq.n	800459a <_printf_common+0xb2>
 8004558:	6823      	ldr	r3, [r4, #0]
 800455a:	68e5      	ldr	r5, [r4, #12]
 800455c:	f8d9 2000 	ldr.w	r2, [r9]
 8004560:	f003 0306 	and.w	r3, r3, #6
 8004564:	2b04      	cmp	r3, #4
 8004566:	bf08      	it	eq
 8004568:	1aad      	subeq	r5, r5, r2
 800456a:	68a3      	ldr	r3, [r4, #8]
 800456c:	6922      	ldr	r2, [r4, #16]
 800456e:	bf0c      	ite	eq
 8004570:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004574:	2500      	movne	r5, #0
 8004576:	4293      	cmp	r3, r2
 8004578:	bfc4      	itt	gt
 800457a:	1a9b      	subgt	r3, r3, r2
 800457c:	18ed      	addgt	r5, r5, r3
 800457e:	f04f 0900 	mov.w	r9, #0
 8004582:	341a      	adds	r4, #26
 8004584:	454d      	cmp	r5, r9
 8004586:	d11a      	bne.n	80045be <_printf_common+0xd6>
 8004588:	2000      	movs	r0, #0
 800458a:	e008      	b.n	800459e <_printf_common+0xb6>
 800458c:	2301      	movs	r3, #1
 800458e:	4652      	mov	r2, sl
 8004590:	4639      	mov	r1, r7
 8004592:	4630      	mov	r0, r6
 8004594:	47c0      	blx	r8
 8004596:	3001      	adds	r0, #1
 8004598:	d103      	bne.n	80045a2 <_printf_common+0xba>
 800459a:	f04f 30ff 	mov.w	r0, #4294967295
 800459e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045a2:	3501      	adds	r5, #1
 80045a4:	e7c3      	b.n	800452e <_printf_common+0x46>
 80045a6:	18e1      	adds	r1, r4, r3
 80045a8:	1c5a      	adds	r2, r3, #1
 80045aa:	2030      	movs	r0, #48	; 0x30
 80045ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80045b0:	4422      	add	r2, r4
 80045b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80045b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80045ba:	3302      	adds	r3, #2
 80045bc:	e7c5      	b.n	800454a <_printf_common+0x62>
 80045be:	2301      	movs	r3, #1
 80045c0:	4622      	mov	r2, r4
 80045c2:	4639      	mov	r1, r7
 80045c4:	4630      	mov	r0, r6
 80045c6:	47c0      	blx	r8
 80045c8:	3001      	adds	r0, #1
 80045ca:	d0e6      	beq.n	800459a <_printf_common+0xb2>
 80045cc:	f109 0901 	add.w	r9, r9, #1
 80045d0:	e7d8      	b.n	8004584 <_printf_common+0x9c>
	...

080045d4 <_printf_i>:
 80045d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80045d8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80045dc:	460c      	mov	r4, r1
 80045de:	7e09      	ldrb	r1, [r1, #24]
 80045e0:	b085      	sub	sp, #20
 80045e2:	296e      	cmp	r1, #110	; 0x6e
 80045e4:	4617      	mov	r7, r2
 80045e6:	4606      	mov	r6, r0
 80045e8:	4698      	mov	r8, r3
 80045ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80045ec:	f000 80b3 	beq.w	8004756 <_printf_i+0x182>
 80045f0:	d822      	bhi.n	8004638 <_printf_i+0x64>
 80045f2:	2963      	cmp	r1, #99	; 0x63
 80045f4:	d036      	beq.n	8004664 <_printf_i+0x90>
 80045f6:	d80a      	bhi.n	800460e <_printf_i+0x3a>
 80045f8:	2900      	cmp	r1, #0
 80045fa:	f000 80b9 	beq.w	8004770 <_printf_i+0x19c>
 80045fe:	2958      	cmp	r1, #88	; 0x58
 8004600:	f000 8083 	beq.w	800470a <_printf_i+0x136>
 8004604:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004608:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800460c:	e032      	b.n	8004674 <_printf_i+0xa0>
 800460e:	2964      	cmp	r1, #100	; 0x64
 8004610:	d001      	beq.n	8004616 <_printf_i+0x42>
 8004612:	2969      	cmp	r1, #105	; 0x69
 8004614:	d1f6      	bne.n	8004604 <_printf_i+0x30>
 8004616:	6820      	ldr	r0, [r4, #0]
 8004618:	6813      	ldr	r3, [r2, #0]
 800461a:	0605      	lsls	r5, r0, #24
 800461c:	f103 0104 	add.w	r1, r3, #4
 8004620:	d52a      	bpl.n	8004678 <_printf_i+0xa4>
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	6011      	str	r1, [r2, #0]
 8004626:	2b00      	cmp	r3, #0
 8004628:	da03      	bge.n	8004632 <_printf_i+0x5e>
 800462a:	222d      	movs	r2, #45	; 0x2d
 800462c:	425b      	negs	r3, r3
 800462e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004632:	486f      	ldr	r0, [pc, #444]	; (80047f0 <_printf_i+0x21c>)
 8004634:	220a      	movs	r2, #10
 8004636:	e039      	b.n	80046ac <_printf_i+0xd8>
 8004638:	2973      	cmp	r1, #115	; 0x73
 800463a:	f000 809d 	beq.w	8004778 <_printf_i+0x1a4>
 800463e:	d808      	bhi.n	8004652 <_printf_i+0x7e>
 8004640:	296f      	cmp	r1, #111	; 0x6f
 8004642:	d020      	beq.n	8004686 <_printf_i+0xb2>
 8004644:	2970      	cmp	r1, #112	; 0x70
 8004646:	d1dd      	bne.n	8004604 <_printf_i+0x30>
 8004648:	6823      	ldr	r3, [r4, #0]
 800464a:	f043 0320 	orr.w	r3, r3, #32
 800464e:	6023      	str	r3, [r4, #0]
 8004650:	e003      	b.n	800465a <_printf_i+0x86>
 8004652:	2975      	cmp	r1, #117	; 0x75
 8004654:	d017      	beq.n	8004686 <_printf_i+0xb2>
 8004656:	2978      	cmp	r1, #120	; 0x78
 8004658:	d1d4      	bne.n	8004604 <_printf_i+0x30>
 800465a:	2378      	movs	r3, #120	; 0x78
 800465c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004660:	4864      	ldr	r0, [pc, #400]	; (80047f4 <_printf_i+0x220>)
 8004662:	e055      	b.n	8004710 <_printf_i+0x13c>
 8004664:	6813      	ldr	r3, [r2, #0]
 8004666:	1d19      	adds	r1, r3, #4
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	6011      	str	r1, [r2, #0]
 800466c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004670:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004674:	2301      	movs	r3, #1
 8004676:	e08c      	b.n	8004792 <_printf_i+0x1be>
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	6011      	str	r1, [r2, #0]
 800467c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004680:	bf18      	it	ne
 8004682:	b21b      	sxthne	r3, r3
 8004684:	e7cf      	b.n	8004626 <_printf_i+0x52>
 8004686:	6813      	ldr	r3, [r2, #0]
 8004688:	6825      	ldr	r5, [r4, #0]
 800468a:	1d18      	adds	r0, r3, #4
 800468c:	6010      	str	r0, [r2, #0]
 800468e:	0628      	lsls	r0, r5, #24
 8004690:	d501      	bpl.n	8004696 <_printf_i+0xc2>
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	e002      	b.n	800469c <_printf_i+0xc8>
 8004696:	0668      	lsls	r0, r5, #25
 8004698:	d5fb      	bpl.n	8004692 <_printf_i+0xbe>
 800469a:	881b      	ldrh	r3, [r3, #0]
 800469c:	4854      	ldr	r0, [pc, #336]	; (80047f0 <_printf_i+0x21c>)
 800469e:	296f      	cmp	r1, #111	; 0x6f
 80046a0:	bf14      	ite	ne
 80046a2:	220a      	movne	r2, #10
 80046a4:	2208      	moveq	r2, #8
 80046a6:	2100      	movs	r1, #0
 80046a8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80046ac:	6865      	ldr	r5, [r4, #4]
 80046ae:	60a5      	str	r5, [r4, #8]
 80046b0:	2d00      	cmp	r5, #0
 80046b2:	f2c0 8095 	blt.w	80047e0 <_printf_i+0x20c>
 80046b6:	6821      	ldr	r1, [r4, #0]
 80046b8:	f021 0104 	bic.w	r1, r1, #4
 80046bc:	6021      	str	r1, [r4, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d13d      	bne.n	800473e <_printf_i+0x16a>
 80046c2:	2d00      	cmp	r5, #0
 80046c4:	f040 808e 	bne.w	80047e4 <_printf_i+0x210>
 80046c8:	4665      	mov	r5, ip
 80046ca:	2a08      	cmp	r2, #8
 80046cc:	d10b      	bne.n	80046e6 <_printf_i+0x112>
 80046ce:	6823      	ldr	r3, [r4, #0]
 80046d0:	07db      	lsls	r3, r3, #31
 80046d2:	d508      	bpl.n	80046e6 <_printf_i+0x112>
 80046d4:	6923      	ldr	r3, [r4, #16]
 80046d6:	6862      	ldr	r2, [r4, #4]
 80046d8:	429a      	cmp	r2, r3
 80046da:	bfde      	ittt	le
 80046dc:	2330      	movle	r3, #48	; 0x30
 80046de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80046e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80046e6:	ebac 0305 	sub.w	r3, ip, r5
 80046ea:	6123      	str	r3, [r4, #16]
 80046ec:	f8cd 8000 	str.w	r8, [sp]
 80046f0:	463b      	mov	r3, r7
 80046f2:	aa03      	add	r2, sp, #12
 80046f4:	4621      	mov	r1, r4
 80046f6:	4630      	mov	r0, r6
 80046f8:	f7ff fef6 	bl	80044e8 <_printf_common>
 80046fc:	3001      	adds	r0, #1
 80046fe:	d14d      	bne.n	800479c <_printf_i+0x1c8>
 8004700:	f04f 30ff 	mov.w	r0, #4294967295
 8004704:	b005      	add	sp, #20
 8004706:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800470a:	4839      	ldr	r0, [pc, #228]	; (80047f0 <_printf_i+0x21c>)
 800470c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004710:	6813      	ldr	r3, [r2, #0]
 8004712:	6821      	ldr	r1, [r4, #0]
 8004714:	1d1d      	adds	r5, r3, #4
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	6015      	str	r5, [r2, #0]
 800471a:	060a      	lsls	r2, r1, #24
 800471c:	d50b      	bpl.n	8004736 <_printf_i+0x162>
 800471e:	07ca      	lsls	r2, r1, #31
 8004720:	bf44      	itt	mi
 8004722:	f041 0120 	orrmi.w	r1, r1, #32
 8004726:	6021      	strmi	r1, [r4, #0]
 8004728:	b91b      	cbnz	r3, 8004732 <_printf_i+0x15e>
 800472a:	6822      	ldr	r2, [r4, #0]
 800472c:	f022 0220 	bic.w	r2, r2, #32
 8004730:	6022      	str	r2, [r4, #0]
 8004732:	2210      	movs	r2, #16
 8004734:	e7b7      	b.n	80046a6 <_printf_i+0xd2>
 8004736:	064d      	lsls	r5, r1, #25
 8004738:	bf48      	it	mi
 800473a:	b29b      	uxthmi	r3, r3
 800473c:	e7ef      	b.n	800471e <_printf_i+0x14a>
 800473e:	4665      	mov	r5, ip
 8004740:	fbb3 f1f2 	udiv	r1, r3, r2
 8004744:	fb02 3311 	mls	r3, r2, r1, r3
 8004748:	5cc3      	ldrb	r3, [r0, r3]
 800474a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800474e:	460b      	mov	r3, r1
 8004750:	2900      	cmp	r1, #0
 8004752:	d1f5      	bne.n	8004740 <_printf_i+0x16c>
 8004754:	e7b9      	b.n	80046ca <_printf_i+0xf6>
 8004756:	6813      	ldr	r3, [r2, #0]
 8004758:	6825      	ldr	r5, [r4, #0]
 800475a:	6961      	ldr	r1, [r4, #20]
 800475c:	1d18      	adds	r0, r3, #4
 800475e:	6010      	str	r0, [r2, #0]
 8004760:	0628      	lsls	r0, r5, #24
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	d501      	bpl.n	800476a <_printf_i+0x196>
 8004766:	6019      	str	r1, [r3, #0]
 8004768:	e002      	b.n	8004770 <_printf_i+0x19c>
 800476a:	066a      	lsls	r2, r5, #25
 800476c:	d5fb      	bpl.n	8004766 <_printf_i+0x192>
 800476e:	8019      	strh	r1, [r3, #0]
 8004770:	2300      	movs	r3, #0
 8004772:	6123      	str	r3, [r4, #16]
 8004774:	4665      	mov	r5, ip
 8004776:	e7b9      	b.n	80046ec <_printf_i+0x118>
 8004778:	6813      	ldr	r3, [r2, #0]
 800477a:	1d19      	adds	r1, r3, #4
 800477c:	6011      	str	r1, [r2, #0]
 800477e:	681d      	ldr	r5, [r3, #0]
 8004780:	6862      	ldr	r2, [r4, #4]
 8004782:	2100      	movs	r1, #0
 8004784:	4628      	mov	r0, r5
 8004786:	f7fb fd23 	bl	80001d0 <memchr>
 800478a:	b108      	cbz	r0, 8004790 <_printf_i+0x1bc>
 800478c:	1b40      	subs	r0, r0, r5
 800478e:	6060      	str	r0, [r4, #4]
 8004790:	6863      	ldr	r3, [r4, #4]
 8004792:	6123      	str	r3, [r4, #16]
 8004794:	2300      	movs	r3, #0
 8004796:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800479a:	e7a7      	b.n	80046ec <_printf_i+0x118>
 800479c:	6923      	ldr	r3, [r4, #16]
 800479e:	462a      	mov	r2, r5
 80047a0:	4639      	mov	r1, r7
 80047a2:	4630      	mov	r0, r6
 80047a4:	47c0      	blx	r8
 80047a6:	3001      	adds	r0, #1
 80047a8:	d0aa      	beq.n	8004700 <_printf_i+0x12c>
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	079b      	lsls	r3, r3, #30
 80047ae:	d413      	bmi.n	80047d8 <_printf_i+0x204>
 80047b0:	68e0      	ldr	r0, [r4, #12]
 80047b2:	9b03      	ldr	r3, [sp, #12]
 80047b4:	4298      	cmp	r0, r3
 80047b6:	bfb8      	it	lt
 80047b8:	4618      	movlt	r0, r3
 80047ba:	e7a3      	b.n	8004704 <_printf_i+0x130>
 80047bc:	2301      	movs	r3, #1
 80047be:	464a      	mov	r2, r9
 80047c0:	4639      	mov	r1, r7
 80047c2:	4630      	mov	r0, r6
 80047c4:	47c0      	blx	r8
 80047c6:	3001      	adds	r0, #1
 80047c8:	d09a      	beq.n	8004700 <_printf_i+0x12c>
 80047ca:	3501      	adds	r5, #1
 80047cc:	68e3      	ldr	r3, [r4, #12]
 80047ce:	9a03      	ldr	r2, [sp, #12]
 80047d0:	1a9b      	subs	r3, r3, r2
 80047d2:	42ab      	cmp	r3, r5
 80047d4:	dcf2      	bgt.n	80047bc <_printf_i+0x1e8>
 80047d6:	e7eb      	b.n	80047b0 <_printf_i+0x1dc>
 80047d8:	2500      	movs	r5, #0
 80047da:	f104 0919 	add.w	r9, r4, #25
 80047de:	e7f5      	b.n	80047cc <_printf_i+0x1f8>
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1ac      	bne.n	800473e <_printf_i+0x16a>
 80047e4:	7803      	ldrb	r3, [r0, #0]
 80047e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80047ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80047ee:	e76c      	b.n	80046ca <_printf_i+0xf6>
 80047f0:	08004eb1 	.word	0x08004eb1
 80047f4:	08004ec2 	.word	0x08004ec2

080047f8 <_sbrk_r>:
 80047f8:	b538      	push	{r3, r4, r5, lr}
 80047fa:	4c06      	ldr	r4, [pc, #24]	; (8004814 <_sbrk_r+0x1c>)
 80047fc:	2300      	movs	r3, #0
 80047fe:	4605      	mov	r5, r0
 8004800:	4608      	mov	r0, r1
 8004802:	6023      	str	r3, [r4, #0]
 8004804:	f7fc f8c4 	bl	8000990 <_sbrk>
 8004808:	1c43      	adds	r3, r0, #1
 800480a:	d102      	bne.n	8004812 <_sbrk_r+0x1a>
 800480c:	6823      	ldr	r3, [r4, #0]
 800480e:	b103      	cbz	r3, 8004812 <_sbrk_r+0x1a>
 8004810:	602b      	str	r3, [r5, #0]
 8004812:	bd38      	pop	{r3, r4, r5, pc}
 8004814:	20000170 	.word	0x20000170

08004818 <__sread>:
 8004818:	b510      	push	{r4, lr}
 800481a:	460c      	mov	r4, r1
 800481c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004820:	f000 fa96 	bl	8004d50 <_read_r>
 8004824:	2800      	cmp	r0, #0
 8004826:	bfab      	itete	ge
 8004828:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800482a:	89a3      	ldrhlt	r3, [r4, #12]
 800482c:	181b      	addge	r3, r3, r0
 800482e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004832:	bfac      	ite	ge
 8004834:	6563      	strge	r3, [r4, #84]	; 0x54
 8004836:	81a3      	strhlt	r3, [r4, #12]
 8004838:	bd10      	pop	{r4, pc}

0800483a <__swrite>:
 800483a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800483e:	461f      	mov	r7, r3
 8004840:	898b      	ldrh	r3, [r1, #12]
 8004842:	05db      	lsls	r3, r3, #23
 8004844:	4605      	mov	r5, r0
 8004846:	460c      	mov	r4, r1
 8004848:	4616      	mov	r6, r2
 800484a:	d505      	bpl.n	8004858 <__swrite+0x1e>
 800484c:	2302      	movs	r3, #2
 800484e:	2200      	movs	r2, #0
 8004850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004854:	f000 f9b6 	bl	8004bc4 <_lseek_r>
 8004858:	89a3      	ldrh	r3, [r4, #12]
 800485a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800485e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004862:	81a3      	strh	r3, [r4, #12]
 8004864:	4632      	mov	r2, r6
 8004866:	463b      	mov	r3, r7
 8004868:	4628      	mov	r0, r5
 800486a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800486e:	f000 b869 	b.w	8004944 <_write_r>

08004872 <__sseek>:
 8004872:	b510      	push	{r4, lr}
 8004874:	460c      	mov	r4, r1
 8004876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800487a:	f000 f9a3 	bl	8004bc4 <_lseek_r>
 800487e:	1c43      	adds	r3, r0, #1
 8004880:	89a3      	ldrh	r3, [r4, #12]
 8004882:	bf15      	itete	ne
 8004884:	6560      	strne	r0, [r4, #84]	; 0x54
 8004886:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800488a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800488e:	81a3      	strheq	r3, [r4, #12]
 8004890:	bf18      	it	ne
 8004892:	81a3      	strhne	r3, [r4, #12]
 8004894:	bd10      	pop	{r4, pc}

08004896 <__sclose>:
 8004896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800489a:	f000 b8d3 	b.w	8004a44 <_close_r>
	...

080048a0 <__swbuf_r>:
 80048a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048a2:	460e      	mov	r6, r1
 80048a4:	4614      	mov	r4, r2
 80048a6:	4605      	mov	r5, r0
 80048a8:	b118      	cbz	r0, 80048b2 <__swbuf_r+0x12>
 80048aa:	6983      	ldr	r3, [r0, #24]
 80048ac:	b90b      	cbnz	r3, 80048b2 <__swbuf_r+0x12>
 80048ae:	f7ff fbf7 	bl	80040a0 <__sinit>
 80048b2:	4b21      	ldr	r3, [pc, #132]	; (8004938 <__swbuf_r+0x98>)
 80048b4:	429c      	cmp	r4, r3
 80048b6:	d12a      	bne.n	800490e <__swbuf_r+0x6e>
 80048b8:	686c      	ldr	r4, [r5, #4]
 80048ba:	69a3      	ldr	r3, [r4, #24]
 80048bc:	60a3      	str	r3, [r4, #8]
 80048be:	89a3      	ldrh	r3, [r4, #12]
 80048c0:	071a      	lsls	r2, r3, #28
 80048c2:	d52e      	bpl.n	8004922 <__swbuf_r+0x82>
 80048c4:	6923      	ldr	r3, [r4, #16]
 80048c6:	b363      	cbz	r3, 8004922 <__swbuf_r+0x82>
 80048c8:	6923      	ldr	r3, [r4, #16]
 80048ca:	6820      	ldr	r0, [r4, #0]
 80048cc:	1ac0      	subs	r0, r0, r3
 80048ce:	6963      	ldr	r3, [r4, #20]
 80048d0:	b2f6      	uxtb	r6, r6
 80048d2:	4283      	cmp	r3, r0
 80048d4:	4637      	mov	r7, r6
 80048d6:	dc04      	bgt.n	80048e2 <__swbuf_r+0x42>
 80048d8:	4621      	mov	r1, r4
 80048da:	4628      	mov	r0, r5
 80048dc:	f000 f948 	bl	8004b70 <_fflush_r>
 80048e0:	bb28      	cbnz	r0, 800492e <__swbuf_r+0x8e>
 80048e2:	68a3      	ldr	r3, [r4, #8]
 80048e4:	3b01      	subs	r3, #1
 80048e6:	60a3      	str	r3, [r4, #8]
 80048e8:	6823      	ldr	r3, [r4, #0]
 80048ea:	1c5a      	adds	r2, r3, #1
 80048ec:	6022      	str	r2, [r4, #0]
 80048ee:	701e      	strb	r6, [r3, #0]
 80048f0:	6963      	ldr	r3, [r4, #20]
 80048f2:	3001      	adds	r0, #1
 80048f4:	4283      	cmp	r3, r0
 80048f6:	d004      	beq.n	8004902 <__swbuf_r+0x62>
 80048f8:	89a3      	ldrh	r3, [r4, #12]
 80048fa:	07db      	lsls	r3, r3, #31
 80048fc:	d519      	bpl.n	8004932 <__swbuf_r+0x92>
 80048fe:	2e0a      	cmp	r6, #10
 8004900:	d117      	bne.n	8004932 <__swbuf_r+0x92>
 8004902:	4621      	mov	r1, r4
 8004904:	4628      	mov	r0, r5
 8004906:	f000 f933 	bl	8004b70 <_fflush_r>
 800490a:	b190      	cbz	r0, 8004932 <__swbuf_r+0x92>
 800490c:	e00f      	b.n	800492e <__swbuf_r+0x8e>
 800490e:	4b0b      	ldr	r3, [pc, #44]	; (800493c <__swbuf_r+0x9c>)
 8004910:	429c      	cmp	r4, r3
 8004912:	d101      	bne.n	8004918 <__swbuf_r+0x78>
 8004914:	68ac      	ldr	r4, [r5, #8]
 8004916:	e7d0      	b.n	80048ba <__swbuf_r+0x1a>
 8004918:	4b09      	ldr	r3, [pc, #36]	; (8004940 <__swbuf_r+0xa0>)
 800491a:	429c      	cmp	r4, r3
 800491c:	bf08      	it	eq
 800491e:	68ec      	ldreq	r4, [r5, #12]
 8004920:	e7cb      	b.n	80048ba <__swbuf_r+0x1a>
 8004922:	4621      	mov	r1, r4
 8004924:	4628      	mov	r0, r5
 8004926:	f000 f81f 	bl	8004968 <__swsetup_r>
 800492a:	2800      	cmp	r0, #0
 800492c:	d0cc      	beq.n	80048c8 <__swbuf_r+0x28>
 800492e:	f04f 37ff 	mov.w	r7, #4294967295
 8004932:	4638      	mov	r0, r7
 8004934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004936:	bf00      	nop
 8004938:	08004e60 	.word	0x08004e60
 800493c:	08004e80 	.word	0x08004e80
 8004940:	08004e40 	.word	0x08004e40

08004944 <_write_r>:
 8004944:	b538      	push	{r3, r4, r5, lr}
 8004946:	4c07      	ldr	r4, [pc, #28]	; (8004964 <_write_r+0x20>)
 8004948:	4605      	mov	r5, r0
 800494a:	4608      	mov	r0, r1
 800494c:	4611      	mov	r1, r2
 800494e:	2200      	movs	r2, #0
 8004950:	6022      	str	r2, [r4, #0]
 8004952:	461a      	mov	r2, r3
 8004954:	f7fb ff26 	bl	80007a4 <_write>
 8004958:	1c43      	adds	r3, r0, #1
 800495a:	d102      	bne.n	8004962 <_write_r+0x1e>
 800495c:	6823      	ldr	r3, [r4, #0]
 800495e:	b103      	cbz	r3, 8004962 <_write_r+0x1e>
 8004960:	602b      	str	r3, [r5, #0]
 8004962:	bd38      	pop	{r3, r4, r5, pc}
 8004964:	20000170 	.word	0x20000170

08004968 <__swsetup_r>:
 8004968:	4b32      	ldr	r3, [pc, #200]	; (8004a34 <__swsetup_r+0xcc>)
 800496a:	b570      	push	{r4, r5, r6, lr}
 800496c:	681d      	ldr	r5, [r3, #0]
 800496e:	4606      	mov	r6, r0
 8004970:	460c      	mov	r4, r1
 8004972:	b125      	cbz	r5, 800497e <__swsetup_r+0x16>
 8004974:	69ab      	ldr	r3, [r5, #24]
 8004976:	b913      	cbnz	r3, 800497e <__swsetup_r+0x16>
 8004978:	4628      	mov	r0, r5
 800497a:	f7ff fb91 	bl	80040a0 <__sinit>
 800497e:	4b2e      	ldr	r3, [pc, #184]	; (8004a38 <__swsetup_r+0xd0>)
 8004980:	429c      	cmp	r4, r3
 8004982:	d10f      	bne.n	80049a4 <__swsetup_r+0x3c>
 8004984:	686c      	ldr	r4, [r5, #4]
 8004986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800498a:	b29a      	uxth	r2, r3
 800498c:	0715      	lsls	r5, r2, #28
 800498e:	d42c      	bmi.n	80049ea <__swsetup_r+0x82>
 8004990:	06d0      	lsls	r0, r2, #27
 8004992:	d411      	bmi.n	80049b8 <__swsetup_r+0x50>
 8004994:	2209      	movs	r2, #9
 8004996:	6032      	str	r2, [r6, #0]
 8004998:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800499c:	81a3      	strh	r3, [r4, #12]
 800499e:	f04f 30ff 	mov.w	r0, #4294967295
 80049a2:	e03e      	b.n	8004a22 <__swsetup_r+0xba>
 80049a4:	4b25      	ldr	r3, [pc, #148]	; (8004a3c <__swsetup_r+0xd4>)
 80049a6:	429c      	cmp	r4, r3
 80049a8:	d101      	bne.n	80049ae <__swsetup_r+0x46>
 80049aa:	68ac      	ldr	r4, [r5, #8]
 80049ac:	e7eb      	b.n	8004986 <__swsetup_r+0x1e>
 80049ae:	4b24      	ldr	r3, [pc, #144]	; (8004a40 <__swsetup_r+0xd8>)
 80049b0:	429c      	cmp	r4, r3
 80049b2:	bf08      	it	eq
 80049b4:	68ec      	ldreq	r4, [r5, #12]
 80049b6:	e7e6      	b.n	8004986 <__swsetup_r+0x1e>
 80049b8:	0751      	lsls	r1, r2, #29
 80049ba:	d512      	bpl.n	80049e2 <__swsetup_r+0x7a>
 80049bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80049be:	b141      	cbz	r1, 80049d2 <__swsetup_r+0x6a>
 80049c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80049c4:	4299      	cmp	r1, r3
 80049c6:	d002      	beq.n	80049ce <__swsetup_r+0x66>
 80049c8:	4630      	mov	r0, r6
 80049ca:	f000 f973 	bl	8004cb4 <_free_r>
 80049ce:	2300      	movs	r3, #0
 80049d0:	6363      	str	r3, [r4, #52]	; 0x34
 80049d2:	89a3      	ldrh	r3, [r4, #12]
 80049d4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80049d8:	81a3      	strh	r3, [r4, #12]
 80049da:	2300      	movs	r3, #0
 80049dc:	6063      	str	r3, [r4, #4]
 80049de:	6923      	ldr	r3, [r4, #16]
 80049e0:	6023      	str	r3, [r4, #0]
 80049e2:	89a3      	ldrh	r3, [r4, #12]
 80049e4:	f043 0308 	orr.w	r3, r3, #8
 80049e8:	81a3      	strh	r3, [r4, #12]
 80049ea:	6923      	ldr	r3, [r4, #16]
 80049ec:	b94b      	cbnz	r3, 8004a02 <__swsetup_r+0x9a>
 80049ee:	89a3      	ldrh	r3, [r4, #12]
 80049f0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80049f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049f8:	d003      	beq.n	8004a02 <__swsetup_r+0x9a>
 80049fa:	4621      	mov	r1, r4
 80049fc:	4630      	mov	r0, r6
 80049fe:	f000 f917 	bl	8004c30 <__smakebuf_r>
 8004a02:	89a2      	ldrh	r2, [r4, #12]
 8004a04:	f012 0301 	ands.w	r3, r2, #1
 8004a08:	d00c      	beq.n	8004a24 <__swsetup_r+0xbc>
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	60a3      	str	r3, [r4, #8]
 8004a0e:	6963      	ldr	r3, [r4, #20]
 8004a10:	425b      	negs	r3, r3
 8004a12:	61a3      	str	r3, [r4, #24]
 8004a14:	6923      	ldr	r3, [r4, #16]
 8004a16:	b953      	cbnz	r3, 8004a2e <__swsetup_r+0xc6>
 8004a18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a1c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004a20:	d1ba      	bne.n	8004998 <__swsetup_r+0x30>
 8004a22:	bd70      	pop	{r4, r5, r6, pc}
 8004a24:	0792      	lsls	r2, r2, #30
 8004a26:	bf58      	it	pl
 8004a28:	6963      	ldrpl	r3, [r4, #20]
 8004a2a:	60a3      	str	r3, [r4, #8]
 8004a2c:	e7f2      	b.n	8004a14 <__swsetup_r+0xac>
 8004a2e:	2000      	movs	r0, #0
 8004a30:	e7f7      	b.n	8004a22 <__swsetup_r+0xba>
 8004a32:	bf00      	nop
 8004a34:	2000000c 	.word	0x2000000c
 8004a38:	08004e60 	.word	0x08004e60
 8004a3c:	08004e80 	.word	0x08004e80
 8004a40:	08004e40 	.word	0x08004e40

08004a44 <_close_r>:
 8004a44:	b538      	push	{r3, r4, r5, lr}
 8004a46:	4c06      	ldr	r4, [pc, #24]	; (8004a60 <_close_r+0x1c>)
 8004a48:	2300      	movs	r3, #0
 8004a4a:	4605      	mov	r5, r0
 8004a4c:	4608      	mov	r0, r1
 8004a4e:	6023      	str	r3, [r4, #0]
 8004a50:	f7fb ff69 	bl	8000926 <_close>
 8004a54:	1c43      	adds	r3, r0, #1
 8004a56:	d102      	bne.n	8004a5e <_close_r+0x1a>
 8004a58:	6823      	ldr	r3, [r4, #0]
 8004a5a:	b103      	cbz	r3, 8004a5e <_close_r+0x1a>
 8004a5c:	602b      	str	r3, [r5, #0]
 8004a5e:	bd38      	pop	{r3, r4, r5, pc}
 8004a60:	20000170 	.word	0x20000170

08004a64 <__sflush_r>:
 8004a64:	898a      	ldrh	r2, [r1, #12]
 8004a66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a6a:	4605      	mov	r5, r0
 8004a6c:	0710      	lsls	r0, r2, #28
 8004a6e:	460c      	mov	r4, r1
 8004a70:	d458      	bmi.n	8004b24 <__sflush_r+0xc0>
 8004a72:	684b      	ldr	r3, [r1, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	dc05      	bgt.n	8004a84 <__sflush_r+0x20>
 8004a78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	dc02      	bgt.n	8004a84 <__sflush_r+0x20>
 8004a7e:	2000      	movs	r0, #0
 8004a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a86:	2e00      	cmp	r6, #0
 8004a88:	d0f9      	beq.n	8004a7e <__sflush_r+0x1a>
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004a90:	682f      	ldr	r7, [r5, #0]
 8004a92:	6a21      	ldr	r1, [r4, #32]
 8004a94:	602b      	str	r3, [r5, #0]
 8004a96:	d032      	beq.n	8004afe <__sflush_r+0x9a>
 8004a98:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004a9a:	89a3      	ldrh	r3, [r4, #12]
 8004a9c:	075a      	lsls	r2, r3, #29
 8004a9e:	d505      	bpl.n	8004aac <__sflush_r+0x48>
 8004aa0:	6863      	ldr	r3, [r4, #4]
 8004aa2:	1ac0      	subs	r0, r0, r3
 8004aa4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004aa6:	b10b      	cbz	r3, 8004aac <__sflush_r+0x48>
 8004aa8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004aaa:	1ac0      	subs	r0, r0, r3
 8004aac:	2300      	movs	r3, #0
 8004aae:	4602      	mov	r2, r0
 8004ab0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004ab2:	6a21      	ldr	r1, [r4, #32]
 8004ab4:	4628      	mov	r0, r5
 8004ab6:	47b0      	blx	r6
 8004ab8:	1c43      	adds	r3, r0, #1
 8004aba:	89a3      	ldrh	r3, [r4, #12]
 8004abc:	d106      	bne.n	8004acc <__sflush_r+0x68>
 8004abe:	6829      	ldr	r1, [r5, #0]
 8004ac0:	291d      	cmp	r1, #29
 8004ac2:	d848      	bhi.n	8004b56 <__sflush_r+0xf2>
 8004ac4:	4a29      	ldr	r2, [pc, #164]	; (8004b6c <__sflush_r+0x108>)
 8004ac6:	40ca      	lsrs	r2, r1
 8004ac8:	07d6      	lsls	r6, r2, #31
 8004aca:	d544      	bpl.n	8004b56 <__sflush_r+0xf2>
 8004acc:	2200      	movs	r2, #0
 8004ace:	6062      	str	r2, [r4, #4]
 8004ad0:	04d9      	lsls	r1, r3, #19
 8004ad2:	6922      	ldr	r2, [r4, #16]
 8004ad4:	6022      	str	r2, [r4, #0]
 8004ad6:	d504      	bpl.n	8004ae2 <__sflush_r+0x7e>
 8004ad8:	1c42      	adds	r2, r0, #1
 8004ada:	d101      	bne.n	8004ae0 <__sflush_r+0x7c>
 8004adc:	682b      	ldr	r3, [r5, #0]
 8004ade:	b903      	cbnz	r3, 8004ae2 <__sflush_r+0x7e>
 8004ae0:	6560      	str	r0, [r4, #84]	; 0x54
 8004ae2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ae4:	602f      	str	r7, [r5, #0]
 8004ae6:	2900      	cmp	r1, #0
 8004ae8:	d0c9      	beq.n	8004a7e <__sflush_r+0x1a>
 8004aea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004aee:	4299      	cmp	r1, r3
 8004af0:	d002      	beq.n	8004af8 <__sflush_r+0x94>
 8004af2:	4628      	mov	r0, r5
 8004af4:	f000 f8de 	bl	8004cb4 <_free_r>
 8004af8:	2000      	movs	r0, #0
 8004afa:	6360      	str	r0, [r4, #52]	; 0x34
 8004afc:	e7c0      	b.n	8004a80 <__sflush_r+0x1c>
 8004afe:	2301      	movs	r3, #1
 8004b00:	4628      	mov	r0, r5
 8004b02:	47b0      	blx	r6
 8004b04:	1c41      	adds	r1, r0, #1
 8004b06:	d1c8      	bne.n	8004a9a <__sflush_r+0x36>
 8004b08:	682b      	ldr	r3, [r5, #0]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d0c5      	beq.n	8004a9a <__sflush_r+0x36>
 8004b0e:	2b1d      	cmp	r3, #29
 8004b10:	d001      	beq.n	8004b16 <__sflush_r+0xb2>
 8004b12:	2b16      	cmp	r3, #22
 8004b14:	d101      	bne.n	8004b1a <__sflush_r+0xb6>
 8004b16:	602f      	str	r7, [r5, #0]
 8004b18:	e7b1      	b.n	8004a7e <__sflush_r+0x1a>
 8004b1a:	89a3      	ldrh	r3, [r4, #12]
 8004b1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b20:	81a3      	strh	r3, [r4, #12]
 8004b22:	e7ad      	b.n	8004a80 <__sflush_r+0x1c>
 8004b24:	690f      	ldr	r7, [r1, #16]
 8004b26:	2f00      	cmp	r7, #0
 8004b28:	d0a9      	beq.n	8004a7e <__sflush_r+0x1a>
 8004b2a:	0793      	lsls	r3, r2, #30
 8004b2c:	680e      	ldr	r6, [r1, #0]
 8004b2e:	bf08      	it	eq
 8004b30:	694b      	ldreq	r3, [r1, #20]
 8004b32:	600f      	str	r7, [r1, #0]
 8004b34:	bf18      	it	ne
 8004b36:	2300      	movne	r3, #0
 8004b38:	eba6 0807 	sub.w	r8, r6, r7
 8004b3c:	608b      	str	r3, [r1, #8]
 8004b3e:	f1b8 0f00 	cmp.w	r8, #0
 8004b42:	dd9c      	ble.n	8004a7e <__sflush_r+0x1a>
 8004b44:	4643      	mov	r3, r8
 8004b46:	463a      	mov	r2, r7
 8004b48:	6a21      	ldr	r1, [r4, #32]
 8004b4a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004b4c:	4628      	mov	r0, r5
 8004b4e:	47b0      	blx	r6
 8004b50:	2800      	cmp	r0, #0
 8004b52:	dc06      	bgt.n	8004b62 <__sflush_r+0xfe>
 8004b54:	89a3      	ldrh	r3, [r4, #12]
 8004b56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b5a:	81a3      	strh	r3, [r4, #12]
 8004b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b60:	e78e      	b.n	8004a80 <__sflush_r+0x1c>
 8004b62:	4407      	add	r7, r0
 8004b64:	eba8 0800 	sub.w	r8, r8, r0
 8004b68:	e7e9      	b.n	8004b3e <__sflush_r+0xda>
 8004b6a:	bf00      	nop
 8004b6c:	20400001 	.word	0x20400001

08004b70 <_fflush_r>:
 8004b70:	b538      	push	{r3, r4, r5, lr}
 8004b72:	690b      	ldr	r3, [r1, #16]
 8004b74:	4605      	mov	r5, r0
 8004b76:	460c      	mov	r4, r1
 8004b78:	b1db      	cbz	r3, 8004bb2 <_fflush_r+0x42>
 8004b7a:	b118      	cbz	r0, 8004b84 <_fflush_r+0x14>
 8004b7c:	6983      	ldr	r3, [r0, #24]
 8004b7e:	b90b      	cbnz	r3, 8004b84 <_fflush_r+0x14>
 8004b80:	f7ff fa8e 	bl	80040a0 <__sinit>
 8004b84:	4b0c      	ldr	r3, [pc, #48]	; (8004bb8 <_fflush_r+0x48>)
 8004b86:	429c      	cmp	r4, r3
 8004b88:	d109      	bne.n	8004b9e <_fflush_r+0x2e>
 8004b8a:	686c      	ldr	r4, [r5, #4]
 8004b8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b90:	b17b      	cbz	r3, 8004bb2 <_fflush_r+0x42>
 8004b92:	4621      	mov	r1, r4
 8004b94:	4628      	mov	r0, r5
 8004b96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b9a:	f7ff bf63 	b.w	8004a64 <__sflush_r>
 8004b9e:	4b07      	ldr	r3, [pc, #28]	; (8004bbc <_fflush_r+0x4c>)
 8004ba0:	429c      	cmp	r4, r3
 8004ba2:	d101      	bne.n	8004ba8 <_fflush_r+0x38>
 8004ba4:	68ac      	ldr	r4, [r5, #8]
 8004ba6:	e7f1      	b.n	8004b8c <_fflush_r+0x1c>
 8004ba8:	4b05      	ldr	r3, [pc, #20]	; (8004bc0 <_fflush_r+0x50>)
 8004baa:	429c      	cmp	r4, r3
 8004bac:	bf08      	it	eq
 8004bae:	68ec      	ldreq	r4, [r5, #12]
 8004bb0:	e7ec      	b.n	8004b8c <_fflush_r+0x1c>
 8004bb2:	2000      	movs	r0, #0
 8004bb4:	bd38      	pop	{r3, r4, r5, pc}
 8004bb6:	bf00      	nop
 8004bb8:	08004e60 	.word	0x08004e60
 8004bbc:	08004e80 	.word	0x08004e80
 8004bc0:	08004e40 	.word	0x08004e40

08004bc4 <_lseek_r>:
 8004bc4:	b538      	push	{r3, r4, r5, lr}
 8004bc6:	4c07      	ldr	r4, [pc, #28]	; (8004be4 <_lseek_r+0x20>)
 8004bc8:	4605      	mov	r5, r0
 8004bca:	4608      	mov	r0, r1
 8004bcc:	4611      	mov	r1, r2
 8004bce:	2200      	movs	r2, #0
 8004bd0:	6022      	str	r2, [r4, #0]
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	f7fb fece 	bl	8000974 <_lseek>
 8004bd8:	1c43      	adds	r3, r0, #1
 8004bda:	d102      	bne.n	8004be2 <_lseek_r+0x1e>
 8004bdc:	6823      	ldr	r3, [r4, #0]
 8004bde:	b103      	cbz	r3, 8004be2 <_lseek_r+0x1e>
 8004be0:	602b      	str	r3, [r5, #0]
 8004be2:	bd38      	pop	{r3, r4, r5, pc}
 8004be4:	20000170 	.word	0x20000170

08004be8 <__swhatbuf_r>:
 8004be8:	b570      	push	{r4, r5, r6, lr}
 8004bea:	460e      	mov	r6, r1
 8004bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bf0:	2900      	cmp	r1, #0
 8004bf2:	b096      	sub	sp, #88	; 0x58
 8004bf4:	4614      	mov	r4, r2
 8004bf6:	461d      	mov	r5, r3
 8004bf8:	da07      	bge.n	8004c0a <__swhatbuf_r+0x22>
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	602b      	str	r3, [r5, #0]
 8004bfe:	89b3      	ldrh	r3, [r6, #12]
 8004c00:	061a      	lsls	r2, r3, #24
 8004c02:	d410      	bmi.n	8004c26 <__swhatbuf_r+0x3e>
 8004c04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c08:	e00e      	b.n	8004c28 <__swhatbuf_r+0x40>
 8004c0a:	466a      	mov	r2, sp
 8004c0c:	f000 f8b2 	bl	8004d74 <_fstat_r>
 8004c10:	2800      	cmp	r0, #0
 8004c12:	dbf2      	blt.n	8004bfa <__swhatbuf_r+0x12>
 8004c14:	9a01      	ldr	r2, [sp, #4]
 8004c16:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004c1a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004c1e:	425a      	negs	r2, r3
 8004c20:	415a      	adcs	r2, r3
 8004c22:	602a      	str	r2, [r5, #0]
 8004c24:	e7ee      	b.n	8004c04 <__swhatbuf_r+0x1c>
 8004c26:	2340      	movs	r3, #64	; 0x40
 8004c28:	2000      	movs	r0, #0
 8004c2a:	6023      	str	r3, [r4, #0]
 8004c2c:	b016      	add	sp, #88	; 0x58
 8004c2e:	bd70      	pop	{r4, r5, r6, pc}

08004c30 <__smakebuf_r>:
 8004c30:	898b      	ldrh	r3, [r1, #12]
 8004c32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004c34:	079d      	lsls	r5, r3, #30
 8004c36:	4606      	mov	r6, r0
 8004c38:	460c      	mov	r4, r1
 8004c3a:	d507      	bpl.n	8004c4c <__smakebuf_r+0x1c>
 8004c3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004c40:	6023      	str	r3, [r4, #0]
 8004c42:	6123      	str	r3, [r4, #16]
 8004c44:	2301      	movs	r3, #1
 8004c46:	6163      	str	r3, [r4, #20]
 8004c48:	b002      	add	sp, #8
 8004c4a:	bd70      	pop	{r4, r5, r6, pc}
 8004c4c:	ab01      	add	r3, sp, #4
 8004c4e:	466a      	mov	r2, sp
 8004c50:	f7ff ffca 	bl	8004be8 <__swhatbuf_r>
 8004c54:	9900      	ldr	r1, [sp, #0]
 8004c56:	4605      	mov	r5, r0
 8004c58:	4630      	mov	r0, r6
 8004c5a:	f7ff faab 	bl	80041b4 <_malloc_r>
 8004c5e:	b948      	cbnz	r0, 8004c74 <__smakebuf_r+0x44>
 8004c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c64:	059a      	lsls	r2, r3, #22
 8004c66:	d4ef      	bmi.n	8004c48 <__smakebuf_r+0x18>
 8004c68:	f023 0303 	bic.w	r3, r3, #3
 8004c6c:	f043 0302 	orr.w	r3, r3, #2
 8004c70:	81a3      	strh	r3, [r4, #12]
 8004c72:	e7e3      	b.n	8004c3c <__smakebuf_r+0xc>
 8004c74:	4b0d      	ldr	r3, [pc, #52]	; (8004cac <__smakebuf_r+0x7c>)
 8004c76:	62b3      	str	r3, [r6, #40]	; 0x28
 8004c78:	89a3      	ldrh	r3, [r4, #12]
 8004c7a:	6020      	str	r0, [r4, #0]
 8004c7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c80:	81a3      	strh	r3, [r4, #12]
 8004c82:	9b00      	ldr	r3, [sp, #0]
 8004c84:	6163      	str	r3, [r4, #20]
 8004c86:	9b01      	ldr	r3, [sp, #4]
 8004c88:	6120      	str	r0, [r4, #16]
 8004c8a:	b15b      	cbz	r3, 8004ca4 <__smakebuf_r+0x74>
 8004c8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c90:	4630      	mov	r0, r6
 8004c92:	f000 f881 	bl	8004d98 <_isatty_r>
 8004c96:	b128      	cbz	r0, 8004ca4 <__smakebuf_r+0x74>
 8004c98:	89a3      	ldrh	r3, [r4, #12]
 8004c9a:	f023 0303 	bic.w	r3, r3, #3
 8004c9e:	f043 0301 	orr.w	r3, r3, #1
 8004ca2:	81a3      	strh	r3, [r4, #12]
 8004ca4:	89a3      	ldrh	r3, [r4, #12]
 8004ca6:	431d      	orrs	r5, r3
 8004ca8:	81a5      	strh	r5, [r4, #12]
 8004caa:	e7cd      	b.n	8004c48 <__smakebuf_r+0x18>
 8004cac:	08004069 	.word	0x08004069

08004cb0 <__malloc_lock>:
 8004cb0:	4770      	bx	lr

08004cb2 <__malloc_unlock>:
 8004cb2:	4770      	bx	lr

08004cb4 <_free_r>:
 8004cb4:	b538      	push	{r3, r4, r5, lr}
 8004cb6:	4605      	mov	r5, r0
 8004cb8:	2900      	cmp	r1, #0
 8004cba:	d045      	beq.n	8004d48 <_free_r+0x94>
 8004cbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cc0:	1f0c      	subs	r4, r1, #4
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	bfb8      	it	lt
 8004cc6:	18e4      	addlt	r4, r4, r3
 8004cc8:	f7ff fff2 	bl	8004cb0 <__malloc_lock>
 8004ccc:	4a1f      	ldr	r2, [pc, #124]	; (8004d4c <_free_r+0x98>)
 8004cce:	6813      	ldr	r3, [r2, #0]
 8004cd0:	4610      	mov	r0, r2
 8004cd2:	b933      	cbnz	r3, 8004ce2 <_free_r+0x2e>
 8004cd4:	6063      	str	r3, [r4, #4]
 8004cd6:	6014      	str	r4, [r2, #0]
 8004cd8:	4628      	mov	r0, r5
 8004cda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004cde:	f7ff bfe8 	b.w	8004cb2 <__malloc_unlock>
 8004ce2:	42a3      	cmp	r3, r4
 8004ce4:	d90c      	bls.n	8004d00 <_free_r+0x4c>
 8004ce6:	6821      	ldr	r1, [r4, #0]
 8004ce8:	1862      	adds	r2, r4, r1
 8004cea:	4293      	cmp	r3, r2
 8004cec:	bf04      	itt	eq
 8004cee:	681a      	ldreq	r2, [r3, #0]
 8004cf0:	685b      	ldreq	r3, [r3, #4]
 8004cf2:	6063      	str	r3, [r4, #4]
 8004cf4:	bf04      	itt	eq
 8004cf6:	1852      	addeq	r2, r2, r1
 8004cf8:	6022      	streq	r2, [r4, #0]
 8004cfa:	6004      	str	r4, [r0, #0]
 8004cfc:	e7ec      	b.n	8004cd8 <_free_r+0x24>
 8004cfe:	4613      	mov	r3, r2
 8004d00:	685a      	ldr	r2, [r3, #4]
 8004d02:	b10a      	cbz	r2, 8004d08 <_free_r+0x54>
 8004d04:	42a2      	cmp	r2, r4
 8004d06:	d9fa      	bls.n	8004cfe <_free_r+0x4a>
 8004d08:	6819      	ldr	r1, [r3, #0]
 8004d0a:	1858      	adds	r0, r3, r1
 8004d0c:	42a0      	cmp	r0, r4
 8004d0e:	d10b      	bne.n	8004d28 <_free_r+0x74>
 8004d10:	6820      	ldr	r0, [r4, #0]
 8004d12:	4401      	add	r1, r0
 8004d14:	1858      	adds	r0, r3, r1
 8004d16:	4282      	cmp	r2, r0
 8004d18:	6019      	str	r1, [r3, #0]
 8004d1a:	d1dd      	bne.n	8004cd8 <_free_r+0x24>
 8004d1c:	6810      	ldr	r0, [r2, #0]
 8004d1e:	6852      	ldr	r2, [r2, #4]
 8004d20:	605a      	str	r2, [r3, #4]
 8004d22:	4401      	add	r1, r0
 8004d24:	6019      	str	r1, [r3, #0]
 8004d26:	e7d7      	b.n	8004cd8 <_free_r+0x24>
 8004d28:	d902      	bls.n	8004d30 <_free_r+0x7c>
 8004d2a:	230c      	movs	r3, #12
 8004d2c:	602b      	str	r3, [r5, #0]
 8004d2e:	e7d3      	b.n	8004cd8 <_free_r+0x24>
 8004d30:	6820      	ldr	r0, [r4, #0]
 8004d32:	1821      	adds	r1, r4, r0
 8004d34:	428a      	cmp	r2, r1
 8004d36:	bf04      	itt	eq
 8004d38:	6811      	ldreq	r1, [r2, #0]
 8004d3a:	6852      	ldreq	r2, [r2, #4]
 8004d3c:	6062      	str	r2, [r4, #4]
 8004d3e:	bf04      	itt	eq
 8004d40:	1809      	addeq	r1, r1, r0
 8004d42:	6021      	streq	r1, [r4, #0]
 8004d44:	605c      	str	r4, [r3, #4]
 8004d46:	e7c7      	b.n	8004cd8 <_free_r+0x24>
 8004d48:	bd38      	pop	{r3, r4, r5, pc}
 8004d4a:	bf00      	nop
 8004d4c:	20000090 	.word	0x20000090

08004d50 <_read_r>:
 8004d50:	b538      	push	{r3, r4, r5, lr}
 8004d52:	4c07      	ldr	r4, [pc, #28]	; (8004d70 <_read_r+0x20>)
 8004d54:	4605      	mov	r5, r0
 8004d56:	4608      	mov	r0, r1
 8004d58:	4611      	mov	r1, r2
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	6022      	str	r2, [r4, #0]
 8004d5e:	461a      	mov	r2, r3
 8004d60:	f7fb fdc4 	bl	80008ec <_read>
 8004d64:	1c43      	adds	r3, r0, #1
 8004d66:	d102      	bne.n	8004d6e <_read_r+0x1e>
 8004d68:	6823      	ldr	r3, [r4, #0]
 8004d6a:	b103      	cbz	r3, 8004d6e <_read_r+0x1e>
 8004d6c:	602b      	str	r3, [r5, #0]
 8004d6e:	bd38      	pop	{r3, r4, r5, pc}
 8004d70:	20000170 	.word	0x20000170

08004d74 <_fstat_r>:
 8004d74:	b538      	push	{r3, r4, r5, lr}
 8004d76:	4c07      	ldr	r4, [pc, #28]	; (8004d94 <_fstat_r+0x20>)
 8004d78:	2300      	movs	r3, #0
 8004d7a:	4605      	mov	r5, r0
 8004d7c:	4608      	mov	r0, r1
 8004d7e:	4611      	mov	r1, r2
 8004d80:	6023      	str	r3, [r4, #0]
 8004d82:	f7fb fddc 	bl	800093e <_fstat>
 8004d86:	1c43      	adds	r3, r0, #1
 8004d88:	d102      	bne.n	8004d90 <_fstat_r+0x1c>
 8004d8a:	6823      	ldr	r3, [r4, #0]
 8004d8c:	b103      	cbz	r3, 8004d90 <_fstat_r+0x1c>
 8004d8e:	602b      	str	r3, [r5, #0]
 8004d90:	bd38      	pop	{r3, r4, r5, pc}
 8004d92:	bf00      	nop
 8004d94:	20000170 	.word	0x20000170

08004d98 <_isatty_r>:
 8004d98:	b538      	push	{r3, r4, r5, lr}
 8004d9a:	4c06      	ldr	r4, [pc, #24]	; (8004db4 <_isatty_r+0x1c>)
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	4605      	mov	r5, r0
 8004da0:	4608      	mov	r0, r1
 8004da2:	6023      	str	r3, [r4, #0]
 8004da4:	f7fb fddb 	bl	800095e <_isatty>
 8004da8:	1c43      	adds	r3, r0, #1
 8004daa:	d102      	bne.n	8004db2 <_isatty_r+0x1a>
 8004dac:	6823      	ldr	r3, [r4, #0]
 8004dae:	b103      	cbz	r3, 8004db2 <_isatty_r+0x1a>
 8004db0:	602b      	str	r3, [r5, #0]
 8004db2:	bd38      	pop	{r3, r4, r5, pc}
 8004db4:	20000170 	.word	0x20000170

08004db8 <_init>:
 8004db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dba:	bf00      	nop
 8004dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dbe:	bc08      	pop	{r3}
 8004dc0:	469e      	mov	lr, r3
 8004dc2:	4770      	bx	lr

08004dc4 <_fini>:
 8004dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dc6:	bf00      	nop
 8004dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dca:	bc08      	pop	{r3}
 8004dcc:	469e      	mov	lr, r3
 8004dce:	4770      	bx	lr
