<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/pranav/Documents/advent-of-code-2025/day-1/verilog/impl/gwsynthesis/day1-verilog.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/pranav/Documents/advent-of-code-2025/day-1/verilog/src/day1-verilog.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec 16 14:57:04 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>536</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>540</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>int_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>int_clk_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>151.077(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>int_clk</td>
<td>50.000(MHz)</td>
<td>85.084(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>int_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>int_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.247</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_18_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.710</td>
</tr>
<tr>
<td>2</td>
<td>8.247</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_19_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.710</td>
</tr>
<tr>
<td>3</td>
<td>8.247</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_20_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.710</td>
</tr>
<tr>
<td>4</td>
<td>8.247</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_21_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.710</td>
</tr>
<tr>
<td>5</td>
<td>8.247</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_22_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.710</td>
</tr>
<tr>
<td>6</td>
<td>8.247</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_23_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.710</td>
</tr>
<tr>
<td>7</td>
<td>8.247</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_24_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.710</td>
</tr>
<tr>
<td>8</td>
<td>8.247</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_25_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.710</td>
</tr>
<tr>
<td>9</td>
<td>8.247</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_26_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.710</td>
</tr>
<tr>
<td>10</td>
<td>8.247</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_27_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.710</td>
</tr>
<tr>
<td>11</td>
<td>8.247</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_28_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.710</td>
</tr>
<tr>
<td>12</td>
<td>8.247</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_29_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.710</td>
</tr>
<tr>
<td>13</td>
<td>8.262</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_30_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.695</td>
</tr>
<tr>
<td>14</td>
<td>8.262</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_31_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.695</td>
</tr>
<tr>
<td>15</td>
<td>8.648</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_1_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.309</td>
</tr>
<tr>
<td>16</td>
<td>8.648</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_2_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.309</td>
</tr>
<tr>
<td>17</td>
<td>8.648</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_3_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.309</td>
</tr>
<tr>
<td>18</td>
<td>8.648</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_4_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.309</td>
</tr>
<tr>
<td>19</td>
<td>8.648</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_5_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.309</td>
</tr>
<tr>
<td>20</td>
<td>8.648</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_6_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.309</td>
</tr>
<tr>
<td>21</td>
<td>8.648</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_7_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.309</td>
</tr>
<tr>
<td>22</td>
<td>8.648</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_8_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.309</td>
</tr>
<tr>
<td>23</td>
<td>8.648</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_9_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.309</td>
</tr>
<tr>
<td>24</td>
<td>8.648</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_10_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.309</td>
</tr>
<tr>
<td>25</td>
<td>8.648</td>
<td>top_module/curr_pos_1_s0/Q</td>
<td>top_module/zero_count_11_s0/CE</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.309</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.232</td>
<td>n24_s2/I0</td>
<td>int_clk_s1/D</td>
<td>int_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.264</td>
<td>clk_out_s2/D</td>
<td>clk_out_s2/D</td>
<td>int_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>1.343</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>count_op_3_s0/Q</td>
<td>count_op_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>top_module/zero_count_0_s0/Q</td>
<td>top_module/zero_count_0_s0/D</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>count_op_2_s1/Q</td>
<td>count_op_2_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>count_1_s1/Q</td>
<td>count_1_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>top_module/zero_count_2_s0/Q</td>
<td>top_module/zero_count_2_s0/D</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>top_module/zero_count_6_s0/Q</td>
<td>top_module/zero_count_6_s0/D</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>top_module/zero_count_8_s0/Q</td>
<td>top_module/zero_count_8_s0/D</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>top_module/zero_count_12_s0/Q</td>
<td>top_module/zero_count_12_s0/D</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>top_module/zero_count_14_s0/Q</td>
<td>top_module/zero_count_14_s0/D</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>top_module/zero_count_18_s0/Q</td>
<td>top_module/zero_count_18_s0/D</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>top_module/zero_count_20_s0/Q</td>
<td>top_module/zero_count_20_s0/D</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>top_module/zero_count_24_s0/Q</td>
<td>top_module/zero_count_24_s0/D</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>top_module/zero_count_26_s0/Q</td>
<td>top_module/zero_count_26_s0/D</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>top_module/zero_count_30_s0/Q</td>
<td>top_module/zero_count_30_s0/D</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.853</td>
<td>top_module/zero_count_1_s0/Q</td>
<td>top_module/zero_count_1_s0/D</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>18</td>
<td>0.893</td>
<td>count_op_1_s1/Q</td>
<td>count_op_1_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>19</td>
<td>0.893</td>
<td>count_0_s1/Q</td>
<td>count_0_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>20</td>
<td>0.916</td>
<td>top_module/mod_unit/in_s1_2_s0/Q</td>
<td>top_module/mod_unit/add_233_s6/C[2]</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.126</td>
</tr>
<tr>
<td>21</td>
<td>0.928</td>
<td>top_module/mod_unit/n38_s2/DOUT[36]</td>
<td>top_module/mod_unit/add_233_s6/A1[4]</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.132</td>
</tr>
<tr>
<td>22</td>
<td>0.928</td>
<td>top_module/mod_unit/n38_s2/DOUT[34]</td>
<td>top_module/mod_unit/add_233_s6/A1[2]</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.132</td>
</tr>
<tr>
<td>23</td>
<td>0.935</td>
<td>top_module/mod_unit/in_s1_7_s0/Q</td>
<td>top_module/mod_unit/add_233_s6/C[7]</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.145</td>
</tr>
<tr>
<td>24</td>
<td>0.935</td>
<td>top_module/mod_unit/in_s1_1_s0/Q</td>
<td>top_module/mod_unit/add_233_s6/C[1]</td>
<td>int_clk:[R]</td>
<td>int_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.145</td>
</tr>
<tr>
<td>25</td>
<td>0.937</td>
<td>data_out_reg_22_s0/Q</td>
<td>data_out_reg_26_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>count_1_s1</td>
</tr>
<tr>
<td>2</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>in_data_reg_31_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>in_data_reg_27_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>in_data_reg_19_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>in_data_reg_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>data_out_reg_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>data_out_reg_10_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>in_data_reg_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>data_out_reg_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>data_out_reg_12_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.155</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>top_module/zero_count_18_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>top_module/zero_count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.073%; route: 5.856, 50.013%; tC2Q: 0.458, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.155</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>top_module/zero_count_19_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>top_module/zero_count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.073%; route: 5.856, 50.013%; tC2Q: 0.458, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.155</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>top_module/zero_count_20_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>top_module/zero_count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.073%; route: 5.856, 50.013%; tC2Q: 0.458, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.155</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>top_module/zero_count_21_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>top_module/zero_count_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.073%; route: 5.856, 50.013%; tC2Q: 0.458, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.155</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>top_module/zero_count_22_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>top_module/zero_count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.073%; route: 5.856, 50.013%; tC2Q: 0.458, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.155</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][B]</td>
<td>top_module/zero_count_23_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[2][B]</td>
<td>top_module/zero_count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.073%; route: 5.856, 50.013%; tC2Q: 0.458, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.155</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>top_module/zero_count_24_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>top_module/zero_count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.073%; route: 5.856, 50.013%; tC2Q: 0.458, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.155</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td>top_module/zero_count_25_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[0][B]</td>
<td>top_module/zero_count_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.073%; route: 5.856, 50.013%; tC2Q: 0.458, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.155</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>top_module/zero_count_26_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>top_module/zero_count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.073%; route: 5.856, 50.013%; tC2Q: 0.458, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.155</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>top_module/zero_count_27_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>top_module/zero_count_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.073%; route: 5.856, 50.013%; tC2Q: 0.458, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.155</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>top_module/zero_count_28_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[2][A]</td>
<td>top_module/zero_count_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.073%; route: 5.856, 50.013%; tC2Q: 0.458, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.155</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>top_module/zero_count_29_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>top_module/zero_count_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.073%; route: 5.856, 50.013%; tC2Q: 0.458, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.140</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>top_module/zero_count_30_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>top_module/zero_count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.131%; route: 5.842, 49.950%; tC2Q: 0.458, 3.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>13.140</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td>top_module/zero_count_31_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[0][B]</td>
<td>top_module/zero_count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 46.131%; route: 5.842, 49.950%; tC2Q: 0.458, 3.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>12.754</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>top_module/zero_count_1_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>top_module/zero_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 47.706%; route: 5.456, 48.241%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>12.754</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>top_module/zero_count_2_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>top_module/zero_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 47.706%; route: 5.456, 48.241%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>12.754</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td>top_module/zero_count_3_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C38[1][B]</td>
<td>top_module/zero_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 47.706%; route: 5.456, 48.241%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>12.754</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td>top_module/zero_count_4_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C38[2][A]</td>
<td>top_module/zero_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 47.706%; route: 5.456, 48.241%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>12.754</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>top_module/zero_count_5_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>top_module/zero_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 47.706%; route: 5.456, 48.241%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>12.754</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>top_module/zero_count_6_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>top_module/zero_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 47.706%; route: 5.456, 48.241%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>12.754</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>top_module/zero_count_7_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>top_module/zero_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 47.706%; route: 5.456, 48.241%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>12.754</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>top_module/zero_count_8_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>top_module/zero_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 47.706%; route: 5.456, 48.241%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>12.754</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>top_module/zero_count_9_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>top_module/zero_count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 47.706%; route: 5.456, 48.241%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>12.754</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>top_module/zero_count_10_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>top_module/zero_count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 47.706%; route: 5.456, 48.241%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/curr_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>top_module/curr_pos_1_s0/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">top_module/curr_pos_1_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][B]</td>
<td>top_module/n119_s/I0</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" background: #97FFFF;">top_module/n119_s/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][A]</td>
<td>top_module/n118_s/CIN</td>
</tr>
<tr>
<td>3.931</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s/SUM</td>
</tr>
<tr>
<td>4.752</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>top_module/n118_s2/I0</td>
</tr>
<tr>
<td>5.710</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">top_module/n118_s2/COUT</td>
</tr>
<tr>
<td>5.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>top_module/n117_s2/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">top_module/n117_s2/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td>top_module/n116_s2/CIN</td>
</tr>
<tr>
<td>5.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" background: #97FFFF;">top_module/n116_s2/COUT</td>
</tr>
<tr>
<td>5.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[2][B]</td>
<td>top_module/n115_s2/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][B]</td>
<td style=" background: #97FFFF;">top_module/n115_s2/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td>top_module/n114_s2/CIN</td>
</tr>
<tr>
<td>5.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">top_module/n114_s2/COUT</td>
</tr>
<tr>
<td>5.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[0][B]</td>
<td>top_module/n113_s2/CIN</td>
</tr>
<tr>
<td>6.466</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">top_module/n113_s2/SUM</td>
</tr>
<tr>
<td>6.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>top_module/next_pos_7_s4/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_7_s4/F</td>
</tr>
<tr>
<td>9.014</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[3][B]</td>
<td>top_module/next_pos_4_s1/I2</td>
</tr>
<tr>
<td>9.640</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C28[3][B]</td>
<td style=" background: #97FFFF;">top_module/next_pos_4_s1/F</td>
</tr>
<tr>
<td>10.482</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>top_module/n157_s0/I2</td>
</tr>
<tr>
<td>11.107</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">top_module/n157_s0/F</td>
</tr>
<tr>
<td>12.754</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td>top_module/zero_count_11_s0/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[2][B]</td>
<td>top_module/zero_count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.395, 47.706%; route: 5.456, 48.241%; tC2Q: 0.458, 4.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>n24_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>int_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td style=" font-weight:bold;">n24_s2/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">n24_s2/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td style=" font-weight:bold;">int_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>int_clk_s1</td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_out_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_out_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">clk_out_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>clk_out_s2/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_out_s2</td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>clk_out_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.343, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_op_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_op_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>count_op_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">count_op_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>n173_s0/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">n173_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">count_op_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>count_op_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>count_op_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/zero_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>top_module/zero_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C39[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_0_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>top_module/n190_s2/I0</td>
</tr>
<tr>
<td>1.745</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" background: #97FFFF;">top_module/n190_s2/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>top_module/zero_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>top_module/zero_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_op_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_op_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>count_op_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C19[1][A]</td>
<td style=" font-weight:bold;">count_op_2_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>n174_s2/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td style=" background: #97FFFF;">n174_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td style=" font-weight:bold;">count_op_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>count_op_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>count_op_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C14[1][A]</td>
<td style=" font-weight:bold;">count_1_s1/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td>n22_s2/I1</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">n22_s2/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td style=" font-weight:bold;">count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C14[1][A]</td>
<td>count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/zero_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>top_module/zero_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_2_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[1][A]</td>
<td>top_module/n188_s/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" background: #97FFFF;">top_module/n188_s/SUM</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>top_module/zero_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>top_module/zero_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/zero_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>top_module/zero_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_6_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td>top_module/n184_s/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">top_module/n184_s/SUM</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>top_module/zero_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>top_module/zero_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/zero_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>top_module/zero_count_8_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_8_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td>top_module/n182_s/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">top_module/n182_s/SUM</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>top_module/zero_count_8_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>top_module/zero_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/zero_count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>top_module/zero_count_12_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_12_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[0][A]</td>
<td>top_module/n178_s/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" background: #97FFFF;">top_module/n178_s/SUM</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>top_module/zero_count_12_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>top_module/zero_count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/zero_count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>top_module/zero_count_14_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_14_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>top_module/n176_s/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">top_module/n176_s/SUM</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>top_module/zero_count_14_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>top_module/zero_count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/zero_count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>top_module/zero_count_18_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_18_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C41[0][A]</td>
<td>top_module/n172_s/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" background: #97FFFF;">top_module/n172_s/SUM</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>top_module/zero_count_18_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>top_module/zero_count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/zero_count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>top_module/zero_count_20_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C41[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_20_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C41[1][A]</td>
<td>top_module/n170_s/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" background: #97FFFF;">top_module/n170_s/SUM</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>top_module/zero_count_20_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>top_module/zero_count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/zero_count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>top_module/zero_count_24_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C42[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_24_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C42[0][A]</td>
<td>top_module/n166_s/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td style=" background: #97FFFF;">top_module/n166_s/SUM</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>top_module/zero_count_24_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>top_module/zero_count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/zero_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>top_module/zero_count_26_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C42[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_26_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C42[1][A]</td>
<td>top_module/n164_s/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">top_module/n164_s/SUM</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>top_module/zero_count_26_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>top_module/zero_count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/zero_count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>top_module/zero_count_30_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C43[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_30_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C43[0][A]</td>
<td>top_module/n160_s/I1</td>
</tr>
<tr>
<td>1.767</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" background: #97FFFF;">top_module/n160_s/SUM</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" font-weight:bold;">top_module/zero_count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>top_module/zero_count_30_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>top_module/zero_count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/zero_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/zero_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>top_module/zero_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_1_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C38[0][B]</td>
<td>top_module/n189_s/I0</td>
</tr>
<tr>
<td>1.890</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" background: #97FFFF;">top_module/n189_s/SUM</td>
</tr>
<tr>
<td>1.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td style=" font-weight:bold;">top_module/zero_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>top_module/zero_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C38[0][B]</td>
<td>top_module/zero_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_op_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_op_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>count_op_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C19[2][A]</td>
<td style=" font-weight:bold;">count_op_1_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>n175_s2/I2</td>
</tr>
<tr>
<td>2.469</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td style=" background: #97FFFF;">n175_s2/F</td>
</tr>
<tr>
<td>2.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td style=" font-weight:bold;">count_op_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>count_op_1_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>count_op_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>count_0_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R21C14[2][A]</td>
<td style=" font-weight:bold;">count_0_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>n23_s2/I0</td>
</tr>
<tr>
<td>2.469</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" background: #97FFFF;">n23_s2/F</td>
</tr>
<tr>
<td>2.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" font-weight:bold;">count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>count_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/mod_unit/in_s1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/mod_unit/add_233_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>top_module/mod_unit/in_s1_2_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" font-weight:bold;">top_module/mod_unit/in_s1_2_s0/Q</td>
</tr>
<tr>
<td>2.163</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">top_module/mod_unit/add_233_s6/C[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>top_module/mod_unit/add_233_s6/CLK</td>
</tr>
<tr>
<td>1.247</td>
<td>0.209</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>top_module/mod_unit/add_233_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.792, 70.390%; tC2Q: 0.333, 29.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/mod_unit/n38_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/mod_unit/add_233_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[1]</td>
<td>top_module/mod_unit/n38_s2/CLK</td>
</tr>
<tr>
<td>1.297</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td style=" font-weight:bold;">top_module/mod_unit/n38_s2/DOUT[36]</td>
</tr>
<tr>
<td>2.169</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">top_module/mod_unit/add_233_s6/A1[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>top_module/mod_unit/add_233_s6/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.204</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>top_module/mod_unit/add_233_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 77.102%; tC2Q: 0.259, 22.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/mod_unit/n38_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/mod_unit/add_233_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>72</td>
<td>DSP_R19[1]</td>
<td>top_module/mod_unit/n38_s2/CLK</td>
</tr>
<tr>
<td>1.297</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1]</td>
<td style=" font-weight:bold;">top_module/mod_unit/n38_s2/DOUT[34]</td>
</tr>
<tr>
<td>2.169</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">top_module/mod_unit/add_233_s6/A1[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>top_module/mod_unit/add_233_s6/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.204</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>top_module/mod_unit/add_233_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 77.102%; tC2Q: 0.259, 22.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/mod_unit/in_s1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/mod_unit/add_233_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>top_module/mod_unit/in_s1_7_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">top_module/mod_unit/in_s1_7_s0/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">top_module/mod_unit/add_233_s6/C[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>top_module/mod_unit/add_233_s6/CLK</td>
</tr>
<tr>
<td>1.247</td>
<td>0.209</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>top_module/mod_unit/add_233_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 70.884%; tC2Q: 0.333, 29.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_module/mod_unit/in_s1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top_module/mod_unit/add_233_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>int_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>int_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>top_module/mod_unit/in_s1_1_s0/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" font-weight:bold;">top_module/mod_unit/in_s1_1_s0/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">top_module/mod_unit/add_233_s6/C[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>int_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R21C14[0][A]</td>
<td>int_clk_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>top_module/mod_unit/add_233_s6/CLK</td>
</tr>
<tr>
<td>1.247</td>
<td>0.209</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>top_module/mod_unit/add_233_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 70.884%; tC2Q: 0.333, 29.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_out_reg_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_out_reg_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>data_out_reg_22_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td style=" font-weight:bold;">data_out_reg_22_s0/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>n190_s0/I0</td>
</tr>
<tr>
<td>2.513</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td style=" background: #97FFFF;">n190_s0/F</td>
</tr>
<tr>
<td>2.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td style=" font-weight:bold;">data_out_reg_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>data_out_reg_26_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>data_out_reg_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>count_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>count_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>count_1_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>in_data_reg_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>in_data_reg_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>in_data_reg_31_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>in_data_reg_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>in_data_reg_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>in_data_reg_27_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>in_data_reg_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>in_data_reg_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>in_data_reg_19_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>in_data_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>in_data_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>in_data_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>data_out_reg_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>data_out_reg_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>data_out_reg_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>data_out_reg_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>data_out_reg_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>data_out_reg_10_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>in_data_reg_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>in_data_reg_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>in_data_reg_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>data_out_reg_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>data_out_reg_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>data_out_reg_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>data_out_reg_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>data_out_reg_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>data_out_reg_12_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>80</td>
<td>sys_clk_d</td>
<td>13.381</td>
<td>0.262</td>
</tr>
<tr>
<td>64</td>
<td>int_clk</td>
<td>8.247</td>
<td>2.027</td>
</tr>
<tr>
<td>35</td>
<td>n171_3</td>
<td>13.381</td>
<td>3.446</td>
</tr>
<tr>
<td>32</td>
<td>top_module/n157_3</td>
<td>8.247</td>
<td>2.644</td>
</tr>
<tr>
<td>9</td>
<td>top_module/dir_r_reg_0[3]</td>
<td>11.065</td>
<td>1.806</td>
</tr>
<tr>
<td>7</td>
<td>count_d[0]</td>
<td>15.226</td>
<td>2.109</td>
</tr>
<tr>
<td>6</td>
<td>count_d[1]</td>
<td>15.658</td>
<td>1.799</td>
</tr>
<tr>
<td>5</td>
<td>count_op[0]</td>
<td>13.515</td>
<td>0.353</td>
</tr>
<tr>
<td>5</td>
<td>top_module/next_pos_3_4</td>
<td>9.432</td>
<td>1.166</td>
</tr>
<tr>
<td>5</td>
<td>top_module/next_pos_7_5</td>
<td>8.451</td>
<td>0.824</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C2</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
