#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x150708ce0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x150708e50 .scope package, "max7219_types" "max7219_types" 3 7;
 .timescale -9 -12;
P_0x15100ac00 .param/l "DATA_BCD_ENCODE_NONE" 1 3 62, C4<00000000>;
P_0x15100ac40 .param/l "DATA_NOP" 1 3 12, C4<00000000>;
P_0x15100ac80 .param/l "DATA_NO_TEST" 1 3 82, C4<00000000>;
P_0x15100acc0 .param/l "DATA_SCAN_01234567" 1 3 59, C4<00000111>;
P_0x15100ad00 .param/l "DATA_SCAN_0123456x" 1 3 58, C4<00000110>;
P_0x15100ad40 .param/l "DATA_SCAN_012345xx" 1 3 57, C4<00000101>;
P_0x15100ad80 .param/l "DATA_SCAN_01234xxx" 1 3 56, C4<00000100>;
P_0x15100adc0 .param/l "DATA_SCAN_0123xxxx" 1 3 55, C4<00000011>;
P_0x15100ae00 .param/l "DATA_SCAN_012xxxxx" 1 3 54, C4<00000010>;
P_0x15100ae40 .param/l "DATA_SCAN_01xxxxxx" 1 3 53, C4<00000001>;
P_0x15100ae80 .param/l "DATA_SCAN_0xxxxxxx" 1 3 52, C4<00000000>;
P_0x15100aec0 .param/l "DATA_SHUT_DOWN" 1 3 47, C4<00000000>;
P_0x15100af00 .param/l "DATA_SHUT_NORMAL" 1 3 48, C4<00000001>;
P_0x15100af40 .param/l "DATA_TEST" 1 3 81, C4<00000001>;
P_0x15100af80 .param/l "HDR" 1 3 9, C4<0000>;
P_0x15100afc0 .param/l "REG_BCD_ENCODE" 1 3 61, C4<1001>;
P_0x15100b000 .param/l "REG_INTENSITY" 1 3 64, C4<1010>;
P_0x15100b040 .param/l "REG_NOP" 1 3 11, C4<0000>;
P_0x15100b080 .param/l "REG_ROW_0" 1 3 14, C4<0001>;
P_0x15100b0c0 .param/l "REG_ROW_1" 1 3 15, C4<0010>;
P_0x15100b100 .param/l "REG_ROW_2" 1 3 16, C4<0011>;
P_0x15100b140 .param/l "REG_ROW_3" 1 3 17, C4<0100>;
P_0x15100b180 .param/l "REG_ROW_4" 1 3 18, C4<0101>;
P_0x15100b1c0 .param/l "REG_ROW_5" 1 3 19, C4<0110>;
P_0x15100b200 .param/l "REG_ROW_6" 1 3 20, C4<0111>;
P_0x15100b240 .param/l "REG_ROW_7" 1 3 21, C4<1000>;
P_0x15100b280 .param/l "REG_SCAN" 1 3 51, C4<1011>;
P_0x15100b2c0 .param/l "REG_SHUT" 1 3 46, C4<1100>;
P_0x15100b300 .param/l "REG_TEST" 1 3 80, C4<1111>;
S_0x15070e730 .scope autofunction.vec4.s8, "DATA_INTENSITY" "DATA_INTENSITY" 3 66, 3 66 0, S_0x150708e50;
 .timescale -9 -12;
; Variable DATA_INTENSITY is vec4 return value of scope S_0x15070e730
v0x600002397570_0 .var "intensity", 3 0;
TD_max7219_types.DATA_INTENSITY ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x600002397570_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to DATA_INTENSITY (store_vec4_to_lval)
    %disable/flow S_0x15070e730;
    %end;
S_0x150709d80 .scope autofunction.vec4.s4, "REG_ROW" "REG_ROW" 3 23, 3 23 0, S_0x150708e50;
 .timescale -9 -12;
; Variable REG_ROW is vec4 return value of scope S_0x150709d80
v0x600002397600_0 .var "row", 2 0;
TD_max7219_types.REG_ROW ;
    %load/vec4 v0x600002397600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x150709d80;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x150709d80;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x150709d80;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x150709d80;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x150709d80;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 5, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x150709d80;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x150709d80;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x150709d80;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to REG_ROW (store_vec4_to_lval)
    %disable/flow S_0x150709d80;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %end;
S_0x15070e5c0 .scope module, "pattern_random1_tb" "pattern_random1_tb" 4 3;
 .timescale -9 -12;
P_0x600002495b00 .param/l "CLK_FREQ_HZ" 1 4 7, +C4<00000000000000000000000000001000>;
P_0x600002495b40 .param/l "DISP_COLUMNS" 1 4 6, +C4<00000000000000000000000000000001>;
P_0x600002495b80 .param/l "DISP_ROWS" 1 4 5, +C4<00000000000000000000000000000001>;
v0x600002391cb0_0 .var "r_Clk", 0 0;
v0x600002391d40_0 .var "r_Rst", 0 0;
v0x600002391dd0_0 .net "w_MAX7219_DataStream", 127 0, L_0x600002095220;  1 drivers
E_0x60000048d840 .event anyedge, v0x600002390c60_0;
S_0x150709ef0 .scope module, "pattern_random1_0" "pattern_random1" 4 17, 5 5 0, S_0x15070e5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clk";
    .port_info 1 /INPUT 1 "i_Rst";
    .port_info 2 /OUTPUT 128 "o_MAX7219_DataStream";
P_0x150704410 .param/l "CLK_FREQ_HZ" 0 5 11, +C4<00000000000000000000000000001000>;
P_0x150704450 .param/l "DELAY_LIMIT" 1 5 84, +C4<00000000000000000000000000000000>;
P_0x150704490 .param/l "DISP_COLUMNS" 0 5 10, +C4<00000000000000000000000000000001>;
P_0x1507044d0 .param/l "DISP_ROWS" 0 5 9, +C4<00000000000000000000000000000001>;
P_0x150704510 .param/l "FB_HEIGHT" 1 5 29, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x150704550 .param/l "FB_WIDTH" 1 5 28, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x150704590 .param/l "STATE_DELAY" 1 5 89, +C4<00000000000000000000000000000011>;
P_0x1507045d0 .param/l "STATE_IDLE" 1 5 89, +C4<00000000000000000000000000000000>;
P_0x150704610 .param/l "STATE_INITIALIZED" 1 5 89, +C4<00000000000000000000000000000001>;
P_0x150704650 .param/l "STATE_UPDATE_DISPLAY" 1 5 89, +C4<00000000000000000000000000000010>;
v0x6000023914d0_0 .var/2s "delay_clocks", 31 0;
v0x600002391560 .array "fb", 63 0, 0 0;
v0x6000023915f0_0 .net "i_Clk", 0 0, v0x600002391cb0_0;  1 drivers
v0x600002391680_0 .net "i_Rst", 0 0, v0x600002391d40_0;  1 drivers
v0x600002391710_0 .var/2s "num_pixels_updated", 31 0;
v0x6000023917a0_0 .net "o_MAX7219_DataStream", 127 0, L_0x600002095220;  alias, 1 drivers
v0x600002391830_0 .var "r_Enable", 0 0;
v0x6000023918c0_0 .var "r_State", 1 0;
v0x600002391950_0 .var "r_State_Next", 1 0;
L_0x158088250 .functor BUFT 1, C4<00010010001101000101011001111000>, C4<0>, C4<0>, C4<0>;
v0x6000023919e0_0 .net "w_REG_ROW", 31 0, L_0x158088250;  1 drivers
v0x600002391a70_0 .net "w_Random_Data", 8 0, L_0x600003a96e60;  1 drivers
v0x600002391b00_0 .net "w_Random_Done", 0 0, L_0x600002095540;  1 drivers
v0x600002391b90_0 .net "x", 2 0, L_0x600002095680;  1 drivers
v0x600002391c20_0 .net "y", 2 0, L_0x6000020955e0;  1 drivers
E_0x60000048db80/0 .event negedge, v0x600002390c60_0;
E_0x60000048db80/1 .event posedge, v0x600002391680_0;
E_0x60000048db80 .event/or E_0x60000048db80/0, E_0x60000048db80/1;
E_0x60000048dbc0 .event anyedge, v0x6000023918c0_0, v0x600002391680_0, v0x600002391710_0, v0x6000023914d0_0;
L_0x600002094320 .part L_0x158088250, 0, 4;
L_0x6000020946e0 .part L_0x158088250, 4, 4;
L_0x6000020948c0 .part L_0x158088250, 8, 4;
L_0x600002094aa0 .part L_0x158088250, 12, 4;
L_0x600002094c80 .part L_0x158088250, 16, 4;
L_0x600002094e60 .part L_0x158088250, 20, 4;
L_0x600002095040 .part L_0x158088250, 24, 4;
LS_0x600002095220_0_0 .concat8 [ 16 16 16 16], L_0x600002094640, L_0x600002094820, L_0x600002094a00, L_0x600002094be0;
LS_0x600002095220_0_4 .concat8 [ 16 16 16 16], L_0x600002094dc0, L_0x600002094fa0, L_0x600002095180, L_0x600002095400;
L_0x600002095220 .concat8 [ 64 64 0 0], LS_0x600002095220_0_0, LS_0x600002095220_0_4;
L_0x6000020952c0 .part L_0x158088250, 28, 4;
L_0x6000020955e0 .part L_0x600003a96e60, 3, 3;
L_0x600002095680 .part L_0x600003a96e60, 0, 3;
S_0x15071d750 .scope generate, "STREAM_GEN[0]" "STREAM_GEN[0]" 5 52, 5 52 0, S_0x150709ef0;
 .timescale -9 -12;
P_0x60000048dc00 .param/l "s" 1 5 52, +C4<00>;
S_0x15071d8c0 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 53, 5 53 0, S_0x15071d750;
 .timescale -9 -12;
P_0x60000048dc80 .param/l "r" 1 5 53, +C4<00>;
S_0x15071da30 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 54, 5 54 0, S_0x15071d8c0;
 .timescale -9 -12;
P_0x60000048dd00 .param/l "c" 1 5 54, +C4<00>;
L_0x158088010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002397690_0 .net/2u *"_ivl_0", 3 0, L_0x158088010;  1 drivers
v0x600002397720_0 .net *"_ivl_11", 7 0, L_0x6000020943c0;  1 drivers
v0x6000023977b0_0 .net *"_ivl_13", 15 0, L_0x600002094640;  1 drivers
v0x600002397840_0 .net *"_ivl_2", 3 0, L_0x600002094320;  1 drivers
v0x600002391560_56 .array/port v0x600002391560, 56;
v0x600002391560_57 .array/port v0x600002391560, 57;
v0x600002391560_58 .array/port v0x600002391560, 58;
v0x600002391560_59 .array/port v0x600002391560, 59;
LS_0x6000020943c0_0_0 .concat [ 1 1 1 1], v0x600002391560_56, v0x600002391560_57, v0x600002391560_58, v0x600002391560_59;
v0x600002391560_60 .array/port v0x600002391560, 60;
v0x600002391560_61 .array/port v0x600002391560, 61;
v0x600002391560_62 .array/port v0x600002391560, 62;
v0x600002391560_63 .array/port v0x600002391560, 63;
LS_0x6000020943c0_0_4 .concat [ 1 1 1 1], v0x600002391560_60, v0x600002391560_61, v0x600002391560_62, v0x600002391560_63;
L_0x6000020943c0 .concat [ 4 4 0 0], LS_0x6000020943c0_0_0, LS_0x6000020943c0_0_4;
L_0x600002094640 .concat [ 8 4 4 0], L_0x6000020943c0, L_0x600002094320, L_0x158088010;
S_0x15071c330 .scope generate, "STREAM_GEN[1]" "STREAM_GEN[1]" 5 52, 5 52 0, S_0x150709ef0;
 .timescale -9 -12;
P_0x60000048dd80 .param/l "s" 1 5 52, +C4<01>;
S_0x15071c4a0 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 53, 5 53 0, S_0x15071c330;
 .timescale -9 -12;
P_0x60000048de00 .param/l "r" 1 5 53, +C4<00>;
S_0x15071c610 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 54, 5 54 0, S_0x15071c4a0;
 .timescale -9 -12;
P_0x60000048de80 .param/l "c" 1 5 54, +C4<00>;
L_0x158088058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000023978d0_0 .net/2u *"_ivl_0", 3 0, L_0x158088058;  1 drivers
v0x600002397960_0 .net *"_ivl_11", 7 0, L_0x600002094780;  1 drivers
v0x6000023979f0_0 .net *"_ivl_13", 15 0, L_0x600002094820;  1 drivers
v0x600002397a80_0 .net *"_ivl_2", 3 0, L_0x6000020946e0;  1 drivers
v0x600002391560_48 .array/port v0x600002391560, 48;
v0x600002391560_49 .array/port v0x600002391560, 49;
v0x600002391560_50 .array/port v0x600002391560, 50;
v0x600002391560_51 .array/port v0x600002391560, 51;
LS_0x600002094780_0_0 .concat [ 1 1 1 1], v0x600002391560_48, v0x600002391560_49, v0x600002391560_50, v0x600002391560_51;
v0x600002391560_52 .array/port v0x600002391560, 52;
v0x600002391560_53 .array/port v0x600002391560, 53;
v0x600002391560_54 .array/port v0x600002391560, 54;
v0x600002391560_55 .array/port v0x600002391560, 55;
LS_0x600002094780_0_4 .concat [ 1 1 1 1], v0x600002391560_52, v0x600002391560_53, v0x600002391560_54, v0x600002391560_55;
L_0x600002094780 .concat [ 4 4 0 0], LS_0x600002094780_0_0, LS_0x600002094780_0_4;
L_0x600002094820 .concat [ 8 4 4 0], L_0x600002094780, L_0x6000020946e0, L_0x158088058;
S_0x15071c780 .scope generate, "STREAM_GEN[2]" "STREAM_GEN[2]" 5 52, 5 52 0, S_0x150709ef0;
 .timescale -9 -12;
P_0x60000048df00 .param/l "s" 1 5 52, +C4<010>;
S_0x15071c8f0 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 53, 5 53 0, S_0x15071c780;
 .timescale -9 -12;
P_0x60000048df80 .param/l "r" 1 5 53, +C4<00>;
S_0x15071b410 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 54, 5 54 0, S_0x15071c8f0;
 .timescale -9 -12;
P_0x60000048e000 .param/l "c" 1 5 54, +C4<00>;
L_0x1580880a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002397b10_0 .net/2u *"_ivl_0", 3 0, L_0x1580880a0;  1 drivers
v0x600002397ba0_0 .net *"_ivl_11", 7 0, L_0x600002094960;  1 drivers
v0x600002397c30_0 .net *"_ivl_13", 15 0, L_0x600002094a00;  1 drivers
v0x600002397cc0_0 .net *"_ivl_2", 3 0, L_0x6000020948c0;  1 drivers
v0x600002391560_40 .array/port v0x600002391560, 40;
v0x600002391560_41 .array/port v0x600002391560, 41;
v0x600002391560_42 .array/port v0x600002391560, 42;
v0x600002391560_43 .array/port v0x600002391560, 43;
LS_0x600002094960_0_0 .concat [ 1 1 1 1], v0x600002391560_40, v0x600002391560_41, v0x600002391560_42, v0x600002391560_43;
v0x600002391560_44 .array/port v0x600002391560, 44;
v0x600002391560_45 .array/port v0x600002391560, 45;
v0x600002391560_46 .array/port v0x600002391560, 46;
v0x600002391560_47 .array/port v0x600002391560, 47;
LS_0x600002094960_0_4 .concat [ 1 1 1 1], v0x600002391560_44, v0x600002391560_45, v0x600002391560_46, v0x600002391560_47;
L_0x600002094960 .concat [ 4 4 0 0], LS_0x600002094960_0_0, LS_0x600002094960_0_4;
L_0x600002094a00 .concat [ 8 4 4 0], L_0x600002094960, L_0x6000020948c0, L_0x1580880a0;
S_0x15071b580 .scope generate, "STREAM_GEN[3]" "STREAM_GEN[3]" 5 52, 5 52 0, S_0x150709ef0;
 .timescale -9 -12;
P_0x60000048e080 .param/l "s" 1 5 52, +C4<011>;
S_0x15071b6f0 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 53, 5 53 0, S_0x15071b580;
 .timescale -9 -12;
P_0x60000048e100 .param/l "r" 1 5 53, +C4<00>;
S_0x15071b860 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 54, 5 54 0, S_0x15071b6f0;
 .timescale -9 -12;
P_0x60000048e180 .param/l "c" 1 5 54, +C4<00>;
L_0x1580880e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002397d50_0 .net/2u *"_ivl_0", 3 0, L_0x1580880e8;  1 drivers
v0x600002397de0_0 .net *"_ivl_11", 7 0, L_0x600002094b40;  1 drivers
v0x600002397e70_0 .net *"_ivl_13", 15 0, L_0x600002094be0;  1 drivers
v0x600002397f00_0 .net *"_ivl_2", 3 0, L_0x600002094aa0;  1 drivers
v0x600002391560_32 .array/port v0x600002391560, 32;
v0x600002391560_33 .array/port v0x600002391560, 33;
v0x600002391560_34 .array/port v0x600002391560, 34;
v0x600002391560_35 .array/port v0x600002391560, 35;
LS_0x600002094b40_0_0 .concat [ 1 1 1 1], v0x600002391560_32, v0x600002391560_33, v0x600002391560_34, v0x600002391560_35;
v0x600002391560_36 .array/port v0x600002391560, 36;
v0x600002391560_37 .array/port v0x600002391560, 37;
v0x600002391560_38 .array/port v0x600002391560, 38;
v0x600002391560_39 .array/port v0x600002391560, 39;
LS_0x600002094b40_0_4 .concat [ 1 1 1 1], v0x600002391560_36, v0x600002391560_37, v0x600002391560_38, v0x600002391560_39;
L_0x600002094b40 .concat [ 4 4 0 0], LS_0x600002094b40_0_0, LS_0x600002094b40_0_4;
L_0x600002094be0 .concat [ 8 4 4 0], L_0x600002094b40, L_0x600002094aa0, L_0x1580880e8;
S_0x15071b9d0 .scope generate, "STREAM_GEN[4]" "STREAM_GEN[4]" 5 52, 5 52 0, S_0x150709ef0;
 .timescale -9 -12;
P_0x60000048e240 .param/l "s" 1 5 52, +C4<0100>;
S_0x15071a620 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 53, 5 53 0, S_0x15071b9d0;
 .timescale -9 -12;
P_0x60000048e2c0 .param/l "r" 1 5 53, +C4<00>;
S_0x15071a790 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 54, 5 54 0, S_0x15071a620;
 .timescale -9 -12;
P_0x60000048e340 .param/l "c" 1 5 54, +C4<00>;
L_0x158088130 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002390000_0 .net/2u *"_ivl_0", 3 0, L_0x158088130;  1 drivers
v0x600002390090_0 .net *"_ivl_11", 7 0, L_0x600002094d20;  1 drivers
v0x600002390120_0 .net *"_ivl_13", 15 0, L_0x600002094dc0;  1 drivers
v0x6000023901b0_0 .net *"_ivl_2", 3 0, L_0x600002094c80;  1 drivers
v0x600002391560_24 .array/port v0x600002391560, 24;
v0x600002391560_25 .array/port v0x600002391560, 25;
v0x600002391560_26 .array/port v0x600002391560, 26;
v0x600002391560_27 .array/port v0x600002391560, 27;
LS_0x600002094d20_0_0 .concat [ 1 1 1 1], v0x600002391560_24, v0x600002391560_25, v0x600002391560_26, v0x600002391560_27;
v0x600002391560_28 .array/port v0x600002391560, 28;
v0x600002391560_29 .array/port v0x600002391560, 29;
v0x600002391560_30 .array/port v0x600002391560, 30;
v0x600002391560_31 .array/port v0x600002391560, 31;
LS_0x600002094d20_0_4 .concat [ 1 1 1 1], v0x600002391560_28, v0x600002391560_29, v0x600002391560_30, v0x600002391560_31;
L_0x600002094d20 .concat [ 4 4 0 0], LS_0x600002094d20_0_0, LS_0x600002094d20_0_4;
L_0x600002094dc0 .concat [ 8 4 4 0], L_0x600002094d20, L_0x600002094c80, L_0x158088130;
S_0x15071a900 .scope generate, "STREAM_GEN[5]" "STREAM_GEN[5]" 5 52, 5 52 0, S_0x150709ef0;
 .timescale -9 -12;
P_0x60000048e3c0 .param/l "s" 1 5 52, +C4<0101>;
S_0x15071aa70 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 53, 5 53 0, S_0x15071a900;
 .timescale -9 -12;
P_0x60000048e440 .param/l "r" 1 5 53, +C4<00>;
S_0x15071abe0 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 54, 5 54 0, S_0x15071aa70;
 .timescale -9 -12;
P_0x60000048e4c0 .param/l "c" 1 5 54, +C4<00>;
L_0x158088178 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002390240_0 .net/2u *"_ivl_0", 3 0, L_0x158088178;  1 drivers
v0x6000023902d0_0 .net *"_ivl_11", 7 0, L_0x600002094f00;  1 drivers
v0x600002390360_0 .net *"_ivl_13", 15 0, L_0x600002094fa0;  1 drivers
v0x6000023903f0_0 .net *"_ivl_2", 3 0, L_0x600002094e60;  1 drivers
v0x600002391560_16 .array/port v0x600002391560, 16;
v0x600002391560_17 .array/port v0x600002391560, 17;
v0x600002391560_18 .array/port v0x600002391560, 18;
v0x600002391560_19 .array/port v0x600002391560, 19;
LS_0x600002094f00_0_0 .concat [ 1 1 1 1], v0x600002391560_16, v0x600002391560_17, v0x600002391560_18, v0x600002391560_19;
v0x600002391560_20 .array/port v0x600002391560, 20;
v0x600002391560_21 .array/port v0x600002391560, 21;
v0x600002391560_22 .array/port v0x600002391560, 22;
v0x600002391560_23 .array/port v0x600002391560, 23;
LS_0x600002094f00_0_4 .concat [ 1 1 1 1], v0x600002391560_20, v0x600002391560_21, v0x600002391560_22, v0x600002391560_23;
L_0x600002094f00 .concat [ 4 4 0 0], LS_0x600002094f00_0_0, LS_0x600002094f00_0_4;
L_0x600002094fa0 .concat [ 8 4 4 0], L_0x600002094f00, L_0x600002094e60, L_0x158088178;
S_0x150719830 .scope generate, "STREAM_GEN[6]" "STREAM_GEN[6]" 5 52, 5 52 0, S_0x150709ef0;
 .timescale -9 -12;
P_0x60000048e540 .param/l "s" 1 5 52, +C4<0110>;
S_0x1507199a0 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 53, 5 53 0, S_0x150719830;
 .timescale -9 -12;
P_0x60000048e5c0 .param/l "r" 1 5 53, +C4<00>;
S_0x150719b10 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 54, 5 54 0, S_0x1507199a0;
 .timescale -9 -12;
P_0x60000048e640 .param/l "c" 1 5 54, +C4<00>;
L_0x1580881c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002390480_0 .net/2u *"_ivl_0", 3 0, L_0x1580881c0;  1 drivers
v0x600002390510_0 .net *"_ivl_11", 7 0, L_0x6000020950e0;  1 drivers
v0x6000023905a0_0 .net *"_ivl_13", 15 0, L_0x600002095180;  1 drivers
v0x600002390630_0 .net *"_ivl_2", 3 0, L_0x600002095040;  1 drivers
v0x600002391560_8 .array/port v0x600002391560, 8;
v0x600002391560_9 .array/port v0x600002391560, 9;
v0x600002391560_10 .array/port v0x600002391560, 10;
v0x600002391560_11 .array/port v0x600002391560, 11;
LS_0x6000020950e0_0_0 .concat [ 1 1 1 1], v0x600002391560_8, v0x600002391560_9, v0x600002391560_10, v0x600002391560_11;
v0x600002391560_12 .array/port v0x600002391560, 12;
v0x600002391560_13 .array/port v0x600002391560, 13;
v0x600002391560_14 .array/port v0x600002391560, 14;
v0x600002391560_15 .array/port v0x600002391560, 15;
LS_0x6000020950e0_0_4 .concat [ 1 1 1 1], v0x600002391560_12, v0x600002391560_13, v0x600002391560_14, v0x600002391560_15;
L_0x6000020950e0 .concat [ 4 4 0 0], LS_0x6000020950e0_0_0, LS_0x6000020950e0_0_4;
L_0x600002095180 .concat [ 8 4 4 0], L_0x6000020950e0, L_0x600002095040, L_0x1580881c0;
S_0x150719c80 .scope generate, "STREAM_GEN[7]" "STREAM_GEN[7]" 5 52, 5 52 0, S_0x150709ef0;
 .timescale -9 -12;
P_0x60000048e6c0 .param/l "s" 1 5 52, +C4<0111>;
S_0x150719df0 .scope generate, "ROW_GEN[0]" "ROW_GEN[0]" 5 53, 5 53 0, S_0x150719c80;
 .timescale -9 -12;
P_0x60000048e740 .param/l "r" 1 5 53, +C4<00>;
S_0x150718a40 .scope generate, "COL_GEN[0]" "COL_GEN[0]" 5 54, 5 54 0, S_0x150719df0;
 .timescale -9 -12;
P_0x60000048e7c0 .param/l "c" 1 5 54, +C4<00>;
L_0x158088208 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000023906c0_0 .net/2u *"_ivl_0", 3 0, L_0x158088208;  1 drivers
v0x600002390750_0 .net *"_ivl_11", 7 0, L_0x600002095360;  1 drivers
v0x6000023907e0_0 .net *"_ivl_13", 15 0, L_0x600002095400;  1 drivers
v0x600002390870_0 .net *"_ivl_2", 3 0, L_0x6000020952c0;  1 drivers
v0x600002391560_0 .array/port v0x600002391560, 0;
v0x600002391560_1 .array/port v0x600002391560, 1;
v0x600002391560_2 .array/port v0x600002391560, 2;
v0x600002391560_3 .array/port v0x600002391560, 3;
LS_0x600002095360_0_0 .concat [ 1 1 1 1], v0x600002391560_0, v0x600002391560_1, v0x600002391560_2, v0x600002391560_3;
v0x600002391560_4 .array/port v0x600002391560, 4;
v0x600002391560_5 .array/port v0x600002391560, 5;
v0x600002391560_6 .array/port v0x600002391560, 6;
v0x600002391560_7 .array/port v0x600002391560, 7;
LS_0x600002095360_0_4 .concat [ 1 1 1 1], v0x600002391560_4, v0x600002391560_5, v0x600002391560_6, v0x600002391560_7;
L_0x600002095360 .concat [ 4 4 0 0], LS_0x600002095360_0_0, LS_0x600002095360_0_4;
L_0x600002095400 .concat [ 8 4 4 0], L_0x600002095360, L_0x6000020952c0, L_0x158088208;
S_0x150718bb0 .scope task, "clear_fb" "clear_fb" 5 33, 5 33 0, S_0x150709ef0;
 .timescale -9 -12;
v0x600002390900_0 .var/i "i", 31 0;
v0x600002390990_0 .var/i "j", 31 0;
TD_pattern_random1_tb.pattern_random1_0.clear_fb ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002390900_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x600002390900_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_2.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002390990_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x600002390990_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600002390900_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600002390990_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002391560, 0, 4;
    %load/vec4 v0x600002390990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002390990_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %load/vec4 v0x600002390900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002390900_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %end;
S_0x150718d20 .scope module, "rand_0" "random" 5 75, 6 5 0, S_0x150709ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clk";
    .port_info 1 /INPUT 1 "i_Enable";
    .port_info 2 /OUTPUT 9 "o_Random_Data";
    .port_info 3 /OUTPUT 1 "o_Random_Done";
P_0x600002495bc0 .param/l "NUM_BITS" 0 6 7, +C4<0000000000000000000000000000001001>;
P_0x600002495c00 .param/l "STATE_IDLE" 1 6 23, C4<0>;
P_0x600002495c40 .param/l "STATE_SEED_LOADED" 1 6 24, C4<1>;
v0x6000023910e0_0 .net "i_Clk", 0 0, v0x600002391cb0_0;  alias, 1 drivers
v0x600002391170_0 .net "i_Enable", 0 0, v0x600002391830_0;  1 drivers
v0x600002391200_0 .net "o_Random_Data", 8 0, L_0x600003a96e60;  alias, 1 drivers
v0x600002391290_0 .net "o_Random_Done", 0 0, L_0x600002095540;  alias, 1 drivers
v0x600002391320_0 .var "r_Seed_DV", 0 0;
v0x6000023913b0_0 .var "r_Seed_Data", 8 0;
v0x600002391440_0 .var "r_State", 0 0;
E_0x60000048e8c0 .event negedge, v0x600002390c60_0;
S_0x150718e90 .scope module, "lfsr_0" "lfsr" 6 44, 7 14 0, S_0x150718d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clk";
    .port_info 1 /INPUT 1 "i_Enable";
    .port_info 2 /INPUT 1 "i_Seed_DV";
    .port_info 3 /INPUT 9 "i_Seed_Data";
    .port_info 4 /OUTPUT 9 "o_LFSR_Data";
    .port_info 5 /OUTPUT 1 "o_LFSR_Done";
P_0x60000048e900 .param/l "NUM_BITS" 0 7 16, +C4<0000000000000000000000000000001001>;
L_0x600003a96e60 .functor BUFZ 9, v0x600002390fc0_0, C4<000000000>, C4<000000000>, C4<000000000>;
v0x600002390ab0_0 .net *"_ivl_2", 0 0, L_0x6000020954a0;  1 drivers
L_0x158088298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002390b40_0 .net/2u *"_ivl_4", 0 0, L_0x158088298;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002390bd0_0 .net/2u *"_ivl_6", 0 0, L_0x1580882e0;  1 drivers
v0x600002390c60_0 .net "i_Clk", 0 0, v0x600002391cb0_0;  alias, 1 drivers
v0x600002390cf0_0 .net "i_Enable", 0 0, v0x600002391830_0;  alias, 1 drivers
v0x600002390d80_0 .net "i_Seed_DV", 0 0, v0x600002391320_0;  1 drivers
v0x600002390e10_0 .net "i_Seed_Data", 8 0, v0x6000023913b0_0;  1 drivers
v0x600002390ea0_0 .net "o_LFSR_Data", 8 0, L_0x600003a96e60;  alias, 1 drivers
v0x600002390f30_0 .net "o_LFSR_Done", 0 0, L_0x600002095540;  alias, 1 drivers
v0x600002390fc0_0 .var "r_LFSR", 9 1;
v0x600002391050_0 .var "r_XNOR", 0 0;
E_0x60000048e980 .event anyedge, v0x600002390fc0_0;
E_0x60000048e9c0 .event posedge, v0x600002390c60_0;
L_0x6000020954a0 .cmp/eq 9, v0x600002390fc0_0, v0x6000023913b0_0;
L_0x600002095540 .functor MUXZ 1, L_0x1580882e0, L_0x158088298, L_0x6000020954a0, C4<>;
    .scope S_0x150718e90;
T_3 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600002390fc0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x150718e90;
T_4 ;
    %wait E_0x60000048e9c0;
    %load/vec4 v0x600002390cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x600002390d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x600002390e10_0;
    %assign/vec4 v0x600002390fc0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x600002391050_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002390fc0_0, 0;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x150718e90;
T_5 ;
    %wait E_0x60000048e980;
    %pushi/vec4 9, 0, 34;
    %dup/vec4;
    %pushi/vec4 3, 0, 34;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 34;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 34;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 34;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 34;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 34;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 34;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 34;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 34;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 34;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 34;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 34;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 34;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 34;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 34;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 34;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 34;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 34;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 34;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 34;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 34;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 34;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 34;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 34;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 34;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 34;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 34;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 34;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 34;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 34;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.0 ;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.1 ;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 2, 3;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.2 ;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 2, 3;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.3 ;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 4, 4;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.4 ;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 5, 4;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.5 ;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 5, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 4, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.6 ;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 4, 4;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.7 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 6, 4;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.8 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 8, 5;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.9 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 5, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.10 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 2, 3;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.11 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 4, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 2, 3;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.12 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.13 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.14 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.15 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.16 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 5, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.17 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.18 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.19 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.20 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.21 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.22 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.23 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 5, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.24 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 4, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.25 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.26 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.27 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 5, 4;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 3, 3;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.28 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.29 ;
    %pushi/vec4 1, 1, 1;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 1, 2;
    %inv;
    %xor;
    %load/vec4 v0x600002390fc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %xor;
    %store/vec4 v0x600002391050_0, 0, 1;
    %jmp T_5.31;
T_5.31 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x150718d20;
T_6 ;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x6000023913b0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002391440_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x150718d20;
T_7 ;
    %wait E_0x60000048e8c0;
    %load/vec4 v0x600002391170_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x600002391440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002391320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002391440_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002391320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002391440_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x150709ef0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002391830_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000023914d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002391710_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x150709ef0;
T_9 ;
    %wait E_0x60000048dbc0;
    %load/vec4 v0x6000023918c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002391950_0, 0, 2;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x600002391680_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002391950_0, 0, 2;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002391950_0, 0, 2;
T_9.7 ;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002391950_0, 0, 2;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x600002391710_0;
    %pad/s 64;
    %cmpi/s 64, 0, 64;
    %jmp/0xz  T_9.8, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002391950_0, 0, 2;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002391950_0, 0, 2;
T_9.9 ;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x6000023914d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_9.10, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002391950_0, 0, 2;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002391950_0, 0, 2;
T_9.11 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x150709ef0;
T_10 ;
    %wait E_0x60000048db80;
    %load/vec4 v0x600002391680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000023918c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002391950_0;
    %assign/vec4 v0x6000023918c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x150709ef0;
T_11 ;
    %wait E_0x60000048db80;
    %load/vec4 v0x600002391680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000023914d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002391710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002391830_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000023918c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002391950_0, 0, 2;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000023914d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002391710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002391830_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002391830_0, 0;
    %fork TD_pattern_random1_tb.pattern_random1_0.clear_fb, S_0x150718bb0;
    %join;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x600002391710_0;
    %pad/s 64;
    %cmpi/s 64, 0, 64;
    %jmp/0xz  T_11.8, 5;
    %load/vec4 v0x600002391c20_0;
    %pad/u 64;
    %cmpi/u 8, 0, 64;
    %flag_get/vec4 5;
    %jmp/0 T_11.12, 5;
    %load/vec4 v0x600002391b90_0;
    %pad/u 64;
    %cmpi/u 8, 0, 64;
    %flag_get/vec4 5;
    %and;
T_11.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x600002391c20_0;
    %pad/u 9;
    %pad/u 12;
    %muli 8, 0, 12;
    %pad/u 13;
    %load/vec4 v0x600002391b90_0;
    %pad/u 5;
    %pad/u 13;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x600002391560, 4;
    %pushi/vec4 1, 0, 1;
    %xor;
    %load/vec4 v0x600002391c20_0;
    %pad/u 9;
    %pad/u 12;
    %muli 8, 0, 12;
    %pad/u 13;
    %load/vec4 v0x600002391b90_0;
    %pad/u 5;
    %pad/u 13;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002391560, 0, 4;
    %load/vec4 v0x600002391710_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x600002391710_0, 0;
T_11.10 ;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002391710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002391830_0, 0;
T_11.9 ;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x6000023914d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_11.13, 5;
    %load/vec4 v0x6000023914d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x6000023914d0_0, 0;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000023914d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002391830_0, 0;
T_11.14 ;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x15070e5c0;
T_12 ;
    %vpi_call/w 4 24 "$dumpfile", "pattern_random1.vcd" {0 0 0};
    %vpi_call/w 4 25 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002391cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002391d40_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 4 28 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x15070e5c0;
T_13 ;
    %wait E_0x60000048d840;
    %delay 1000, 0;
    %load/vec4 v0x600002391cb0_0;
    %inv;
    %assign/vec4 v0x600002391cb0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "design/max7219_types.sv";
    "tb/pattern_random1_tb.sv";
    "design/pattern_random1.sv";
    "design/random.sv";
    "design/lfsr.sv";
