INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:41:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.050ns period=6.100ns})
  Destination:            buffer10/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.050ns period=6.100ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.100ns  (clk rise@6.100ns - clk rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.530ns (23.150%)  route 5.079ns (76.850%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=8 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.583 - 6.100 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1516, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
                         FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, unplaced)        0.487     1.221    mem_controller4/read_arbiter/data/sel_prev
                         LUT5 (Prop_lut5_I2_O)        0.119     1.340 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[5]_INST_0_i_1/O
                         net (fo=18, unplaced)        0.301     1.641    buffer0/fifo/load0_dataOut[5]
                         LUT5 (Prop_lut5_I1_O)        0.043     1.684 r  buffer0/fifo/Memory[0][5]_i_1/O
                         net (fo=5, unplaced)         0.272     1.956    buffer74/fifo/D[5]
                         LUT5 (Prop_lut5_I0_O)        0.043     1.999 r  buffer74/fifo/dataReg[5]_i_1__1/O
                         net (fo=2, unplaced)         0.255     2.254    init14/control/D[5]
                         LUT3 (Prop_lut3_I0_O)        0.043     2.297 r  init14/control/Memory[0][5]_i_1__0/O
                         net (fo=4, unplaced)         0.268     2.565    buffer75/fifo/init14_outs[5]
                         LUT5 (Prop_lut5_I1_O)        0.043     2.608 r  buffer75/fifo/Memory[0][5]_i_1__1/O
                         net (fo=4, unplaced)         0.268     2.876    buffer76/fifo/init15_outs[5]
                         LUT5 (Prop_lut5_I1_O)        0.043     2.919 r  buffer76/fifo/Memory[0][5]_i_1__2/O
                         net (fo=3, unplaced)         0.262     3.181    cmpi5/init16_outs[5]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.224 r  cmpi5/Memory[1][0]_i_24/O
                         net (fo=1, unplaced)         0.244     3.468    cmpi5/Memory[1][0]_i_24_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.511 r  cmpi5/Memory[1][0]_i_16/O
                         net (fo=1, unplaced)         0.000     3.511    cmpi5/Memory[1][0]_i_16_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.757 r  cmpi5/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     3.764    cmpi5/Memory_reg[1][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.814 r  cmpi5/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.814    cmpi5/Memory_reg[1][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     3.936 f  cmpi5/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=10, unplaced)        0.287     4.223    buffer63/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     4.345 f  buffer63/fifo/transmitValue_i_6__10/O
                         net (fo=2, unplaced)         0.255     4.600    buffer63/fifo/buffer63_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     4.643 r  buffer63/fifo/Head[0]_i_4/O
                         net (fo=3, unplaced)         0.262     4.905    init21/Head_reg[0]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.948 f  init21/Head[0]_i_2/O
                         net (fo=7, unplaced)         0.257     5.205    init21/buffer63_outs_ready
                         LUT4 (Prop_lut4_I2_O)        0.043     5.248 f  init21/transmitValue_i_3__21/O
                         net (fo=1, unplaced)         0.244     5.492    fork10/control/generateBlocks[1].regblock/cmpi5_result_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     5.535 r  fork10/control/generateBlocks[1].regblock/transmitValue_i_2__13/O
                         net (fo=3, unplaced)         0.262     5.797    buffer46/fifo/transmitValue_reg_6
                         LUT6 (Prop_lut6_I2_O)        0.043     5.840 r  buffer46/fifo/transmitValue_i_2__26/O
                         net (fo=6, unplaced)         0.276     6.116    buffer46/fifo/transmitValue_i_2__26_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     6.159 r  buffer46/fifo/fullReg_i_7/O
                         net (fo=1, unplaced)         0.244     6.403    buffer14/control/transmitValue_reg_53
                         LUT5 (Prop_lut5_I1_O)        0.043     6.446 f  buffer14/control/fullReg_i_4__4/O
                         net (fo=27, unplaced)        0.311     6.757    buffer14/control/outputValid_reg_3
                         LUT6 (Prop_lut6_I2_O)        0.043     6.800 r  buffer14/control/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     7.117    buffer10/E[0]
                         FDRE                                         r  buffer10/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.100     6.100 r  
                                                      0.000     6.100 r  clk (IN)
                         net (fo=1516, unset)         0.483     6.583    buffer10/clk
                         FDRE                                         r  buffer10/dataReg_reg[0]/C
                         clock pessimism              0.000     6.583    
                         clock uncertainty           -0.035     6.547    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.355    buffer10/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.355    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                 -0.762    




