#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13ae12090 .scope module, "tb_cpu" "tb_cpu" 2 7;
 .timescale -9 -11;
P_0x6000005aec80 .param/l "UPPER" 1 2 18, +C4<00000000000000010000000000000000>;
v0x6000022b9440_0 .net "addr_ram", 7 0, v0x6000022bdb90_0;  1 drivers
v0x6000022b94d0_0 .var "clock", 0 0;
v0x6000022b9560_0 .var "interrupt", 0 0;
v0x6000022b95f0_0 .var "io_din", 15 0;
v0x6000022b9680_0 .net "io_dout", 15 0, v0x6000022b8b40_0;  1 drivers
v0x6000022b9710_0 .var "io_inst", 15 0;
v0x6000022b97a0_0 .net "ram_d", 15 0, L_0x6000021bc780;  1 drivers
v0x6000022b9830_0 .var "ram_q", 15 0;
v0x6000022b98c0_0 .net "ram_we", 0 0, v0x6000022be5b0_0;  1 drivers
v0x6000022b9950_0 .var "reset", 0 0;
S_0x13ae134c0 .scope module, "cpu" "cpu" 2 35, 3 7 0, S_0x13ae12090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "interrupt";
    .port_info 3 /INPUT 16 "io_inst";
    .port_info 4 /INPUT 16 "io_din";
    .port_info 5 /OUTPUT 16 "io_dout";
    .port_info 6 /OUTPUT 1 "ram_we";
    .port_info 7 /OUTPUT 8 "addr_ram";
    .port_info 8 /INPUT 16 "ram_q";
    .port_info 9 /OUTPUT 16 "ram_d";
v0x6000022bff00_0 .net *"_ivl_10", 15 0, L_0x6000021bc280;  1 drivers
L_0x140088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000022b8000_0 .net/2u *"_ivl_2", 1 0, L_0x140088010;  1 drivers
v0x6000022b8090_0 .net *"_ivl_4", 0 0, L_0x6000021bc140;  1 drivers
L_0x140088058 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000022b8120_0 .net/2u *"_ivl_6", 1 0, L_0x140088058;  1 drivers
v0x6000022b81b0_0 .net *"_ivl_8", 0 0, L_0x6000021bc1e0;  1 drivers
v0x6000022b8240_0 .net "addr_ins", 3 0, v0x6000022bdc20_0;  1 drivers
v0x6000022b82d0_0 .net "addr_ram", 7 0, v0x6000022bdb90_0;  alias, 1 drivers
v0x6000022b8360_0 .net "addr_rd", 3 0, v0x6000022bdcb0_0;  1 drivers
v0x6000022b83f0_0 .net "addr_rs0", 3 0, v0x6000022bdd40_0;  1 drivers
v0x6000022b8480_0 .net "addr_rs1", 3 0, v0x6000022bddd0_0;  1 drivers
v0x6000022b8510_0 .net "alu_dout", 15 0, v0x6000022bdb00_0;  1 drivers
v0x6000022b85a0_0 .net "alu_op", 3 0, v0x6000022bde60_0;  1 drivers
v0x6000022b8630_0 .net "clock", 0 0, v0x6000022b94d0_0;  1 drivers
v0x6000022b86c0_0 .net "dinst", 15 0, L_0x600003bb79c0;  1 drivers
v0x6000022b8750_0 .net "en_cnt", 0 0, v0x6000022bdf80_0;  1 drivers
v0x6000022b87e0_0 .net "en_mv", 0 0, v0x6000022be010_0;  1 drivers
v0x6000022b8870_0 .net "en_offset", 0 0, v0x6000022be0a0_0;  1 drivers
v0x6000022b8900_0 .net "ins_we", 0 0, v0x6000022be130_0;  1 drivers
v0x6000022b8990_0 .net "instructions", 15 0, L_0x6000021bc3c0;  1 drivers
v0x6000022b8a20_0 .net "interrupt", 0 0, v0x6000022b9560_0;  1 drivers
v0x6000022b8ab0_0 .net "io_din", 15 0, v0x6000022b95f0_0;  1 drivers
v0x6000022b8b40_0 .var "io_dout", 15 0;
v0x6000022b8bd0_0 .net "io_inst", 15 0, v0x6000022b9710_0;  1 drivers
o0x1400513c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000022b8c60_0 .net "mux_io_rs0_ram", 0 0, o0x1400513c0;  0 drivers
v0x6000022b8cf0_0 .net "mux_ram_rs0_io", 0 0, v0x6000022be370_0;  1 drivers
v0x6000022b8d80_0 .net "mux_rd_ram_alu_io", 1 0, v0x6000022be400_0;  1 drivers
o0x140050c10 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000022b8e10_0 .net "mv_we", 0 0, o0x140050c10;  0 drivers
v0x6000022b8ea0_0 .net "pc_cnt", 3 0, v0x6000022be9a0_0;  1 drivers
v0x6000022b8f30_0 .net "pc_offset", 3 0, v0x6000022be520_0;  1 drivers
v0x6000022b8fc0_0 .net "ram_d", 15 0, L_0x6000021bc780;  alias, 1 drivers
v0x6000022b9050_0 .net "ram_q", 15 0, v0x6000022b9830_0;  1 drivers
v0x6000022b90e0_0 .net "ram_we", 0 0, v0x6000022be5b0_0;  alias, 1 drivers
v0x6000022b9170_0 .net "rd", 15 0, L_0x6000021bc320;  1 drivers
v0x6000022b9200_0 .net "rd_we", 0 0, v0x6000022be640_0;  1 drivers
v0x6000022b9290_0 .net "reset", 0 0, v0x6000022b9950_0;  1 drivers
v0x6000022b9320_0 .net "rs0", 15 0, L_0x600003bb7aa0;  1 drivers
v0x6000022b93b0_0 .net "rs1", 15 0, L_0x600003bb7b10;  1 drivers
L_0x6000021bc780 .functor MUXZ 16, L_0x600003bb7aa0, v0x6000022b95f0_0, v0x6000022be370_0, C4<>;
L_0x6000021bc140 .cmp/eq 2, v0x6000022be400_0, L_0x140088010;
L_0x6000021bc1e0 .cmp/eq 2, v0x6000022be400_0, L_0x140088058;
L_0x6000021bc280 .functor MUXZ 16, v0x6000022b95f0_0, v0x6000022bdb00_0, L_0x6000021bc1e0, C4<>;
L_0x6000021bc320 .functor MUXZ 16, L_0x6000021bc280, v0x6000022b9830_0, L_0x6000021bc140, C4<>;
L_0x6000021bc3c0 .functor MUXZ 16, L_0x600003bb79c0, v0x6000022b9710_0, v0x6000022b9560_0, C4<>;
S_0x13ae09500 .scope module, "alu" "alu" 3 122, 4 3 0, S_0x13ae134c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /INPUT 16 "din0";
    .port_info 4 /INPUT 16 "din1";
    .port_info 5 /OUTPUT 16 "dout";
v0x6000022bce10_0 .net "alu_op", 3 0, v0x6000022bde60_0;  alias, 1 drivers
v0x6000022bd830_0 .net "clock", 0 0, v0x6000022b94d0_0;  alias, 1 drivers
v0x6000022bd8c0_0 .net "din0", 15 0, L_0x600003bb7aa0;  alias, 1 drivers
v0x6000022bd950_0 .net "din1", 15 0, L_0x600003bb7b10;  alias, 1 drivers
v0x6000022bd9e0_0 .net "dout", 15 0, v0x6000022bdb00_0;  alias, 1 drivers
v0x6000022bda70_0 .net "reset", 0 0, v0x6000022b9950_0;  alias, 1 drivers
v0x6000022bdb00_0 .var "temp", 15 0;
E_0x600001eaa850 .event posedge, v0x6000022bda70_0, v0x6000022bd830_0;
S_0x13ae09670 .scope module, "controller" "controller" 3 96, 5 3 0, S_0x13ae134c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "interrupt";
    .port_info 3 /INPUT 16 "instructions";
    .port_info 4 /OUTPUT 4 "alu_op";
    .port_info 5 /OUTPUT 4 "pc_offset";
    .port_info 6 /OUTPUT 4 "addr_ins";
    .port_info 7 /OUTPUT 8 "addr_RAM";
    .port_info 8 /OUTPUT 4 "addr_rs0";
    .port_info 9 /OUTPUT 4 "addr_rs1";
    .port_info 10 /OUTPUT 4 "addr_rd";
    .port_info 11 /OUTPUT 1 "en_offset";
    .port_info 12 /OUTPUT 1 "en_cnt";
    .port_info 13 /OUTPUT 1 "ram_we";
    .port_info 14 /OUTPUT 1 "rd_we";
    .port_info 15 /OUTPUT 1 "en_mv";
    .port_info 16 /OUTPUT 1 "ins_we";
    .port_info 17 /OUTPUT 1 "mux_ram_rs0_io";
    .port_info 18 /OUTPUT 1 "mux_io_rs0_ram";
    .port_info 19 /OUTPUT 2 "mux_rd_ram_alu_io";
v0x6000022bdb90_0 .var "addr_RAM", 7 0;
v0x6000022bdc20_0 .var "addr_ins", 3 0;
v0x6000022bdcb0_0 .var "addr_rd", 3 0;
v0x6000022bdd40_0 .var "addr_rs0", 3 0;
v0x6000022bddd0_0 .var "addr_rs1", 3 0;
v0x6000022bde60_0 .var "alu_op", 3 0;
v0x6000022bdef0_0 .net "clock", 0 0, v0x6000022b94d0_0;  alias, 1 drivers
v0x6000022bdf80_0 .var "en_cnt", 0 0;
v0x6000022be010_0 .var "en_mv", 0 0;
v0x6000022be0a0_0 .var "en_offset", 0 0;
v0x6000022be130_0 .var "ins_we", 0 0;
v0x6000022be1c0_0 .net "instructions", 15 0, L_0x6000021bc3c0;  alias, 1 drivers
v0x6000022be250_0 .net "interrupt", 0 0, v0x6000022b9560_0;  alias, 1 drivers
v0x6000022be2e0_0 .var "mux_io_rs0_ram", 0 0;
v0x6000022be370_0 .var "mux_ram_rs0_io", 0 0;
v0x6000022be400_0 .var "mux_rd_ram_alu_io", 1 0;
v0x6000022be490_0 .net "op_code", 3 0, L_0x6000021bcaa0;  1 drivers
v0x6000022be520_0 .var "pc_offset", 3 0;
v0x6000022be5b0_0 .var "ram_we", 0 0;
v0x6000022be640_0 .var "rd_we", 0 0;
v0x6000022be6d0_0 .net "reset", 0 0, v0x6000022b9950_0;  alias, 1 drivers
L_0x6000021bcaa0 .part L_0x6000021bc3c0, 12, 4;
S_0x13ae04da0 .scope module, "pc" "pc" 3 84, 6 3 0, S_0x13ae134c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_offset";
    .port_info 3 /INPUT 1 "en_cnt";
    .port_info 4 /INPUT 4 "pc_offset";
    .port_info 5 /OUTPUT 4 "pc_cnt";
v0x6000022be7f0_0 .net "clock", 0 0, v0x6000022b94d0_0;  alias, 1 drivers
v0x6000022be880_0 .net "en_cnt", 0 0, v0x6000022bdf80_0;  alias, 1 drivers
v0x6000022be910_0 .net "en_offset", 0 0, v0x6000022be0a0_0;  alias, 1 drivers
v0x6000022be9a0_0 .var "pc_cnt", 3 0;
v0x6000022bea30_0 .net "pc_offset", 3 0, v0x6000022be520_0;  alias, 1 drivers
v0x6000022beac0_0 .net "reset", 0 0, v0x6000022b9950_0;  alias, 1 drivers
S_0x13ae04f10 .scope module, "regfile_data" "regfile" 3 68, 7 3 0, S_0x13ae134c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_we";
    .port_info 3 /INPUT 1 "en_mv";
    .port_info 4 /INPUT 4 "addr_rs0";
    .port_info 5 /INPUT 4 "addr_rs1";
    .port_info 6 /INPUT 4 "addr_rd";
    .port_info 7 /INPUT 16 "rd";
    .port_info 8 /OUTPUT 16 "rs0";
    .port_info 9 /OUTPUT 16 "rs1";
P_0x6000025b8480 .param/l "BIT" 0 7 5, +C4<00000000000000000000000000010000>;
P_0x6000025b84c0 .param/l "SZA" 1 7 18, +C4<00000000000000000000000000010000>;
P_0x6000025b8500 .param/l "SZB" 0 7 6, +C4<00000000000000000000000000000100>;
L_0x600003bb7aa0 .functor BUFZ 16, L_0x6000021bc000, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600003bb7b10 .functor BUFZ 16, L_0x6000021bc960, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000022beb50_0 .net *"_ivl_0", 15 0, L_0x6000021bc000;  1 drivers
v0x6000022bebe0_0 .net *"_ivl_10", 5 0, L_0x6000021bca00;  1 drivers
L_0x1400881c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000022bec70_0 .net *"_ivl_13", 1 0, L_0x1400881c0;  1 drivers
v0x6000022bed00_0 .net *"_ivl_2", 5 0, L_0x6000021bc8c0;  1 drivers
L_0x140088178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000022bed90_0 .net *"_ivl_5", 1 0, L_0x140088178;  1 drivers
v0x6000022bee20_0 .net *"_ivl_8", 15 0, L_0x6000021bc960;  1 drivers
v0x6000022beeb0_0 .net "addr_rd", 3 0, v0x6000022bdcb0_0;  alias, 1 drivers
v0x6000022bef40_0 .net "addr_rs0", 3 0, v0x6000022bdd40_0;  alias, 1 drivers
v0x6000022befd0_0 .net "addr_rs1", 3 0, v0x6000022bddd0_0;  alias, 1 drivers
v0x6000022bf060_0 .net "clock", 0 0, v0x6000022b94d0_0;  alias, 1 drivers
v0x6000022bf0f0_0 .net "en_mv", 0 0, o0x140050c10;  alias, 0 drivers
v0x6000022bf180_0 .net "rd", 15 0, L_0x6000021bc320;  alias, 1 drivers
v0x6000022bf210_0 .net "rd_we", 0 0, v0x6000022be640_0;  alias, 1 drivers
v0x6000022bf2a0 .array "regf", 15 0, 15 0;
v0x6000022bf330_0 .net "reset", 0 0, v0x6000022b9950_0;  alias, 1 drivers
v0x6000022bf3c0_0 .var/i "ri", 31 0;
v0x6000022bf450_0 .net "rs0", 15 0, L_0x600003bb7aa0;  alias, 1 drivers
v0x6000022bf4e0_0 .net "rs1", 15 0, L_0x600003bb7b10;  alias, 1 drivers
L_0x6000021bc000 .array/port v0x6000022bf2a0, L_0x6000021bc8c0;
L_0x6000021bc8c0 .concat [ 4 2 0 0], v0x6000022bdd40_0, L_0x140088178;
L_0x6000021bc960 .array/port v0x6000022bf2a0, L_0x6000021bca00;
L_0x6000021bca00 .concat [ 4 2 0 0], v0x6000022bddd0_0, L_0x1400881c0;
S_0x13ae08ee0 .scope module, "regfile_instructions" "regfile" 3 52, 7 3 0, S_0x13ae134c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_we";
    .port_info 3 /INPUT 1 "en_mv";
    .port_info 4 /INPUT 4 "addr_rs0";
    .port_info 5 /INPUT 4 "addr_rs1";
    .port_info 6 /INPUT 4 "addr_rd";
    .port_info 7 /INPUT 16 "rd";
    .port_info 8 /OUTPUT 16 "rs0";
    .port_info 9 /OUTPUT 16 "rs1";
P_0x6000025b8540 .param/l "BIT" 0 7 5, +C4<00000000000000000000000000010000>;
P_0x6000025b8580 .param/l "SZA" 1 7 18, +C4<00000000000000000000000000010000>;
P_0x6000025b85c0 .param/l "SZB" 0 7 6, +C4<00000000000000000000000000000100>;
L_0x600003bb79c0 .functor BUFZ 16, L_0x6000021bc460, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600003bb7a30 .functor BUFZ 16, L_0x6000021bc640, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000022bf570_0 .net *"_ivl_0", 15 0, L_0x6000021bc460;  1 drivers
L_0x140088208 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x6000022bf600_0 .net *"_ivl_10", 5 0, L_0x140088208;  1 drivers
v0x6000022bf690_0 .net *"_ivl_2", 5 0, L_0x6000021bc5a0;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000022bf720_0 .net *"_ivl_5", 1 0, L_0x1400880a0;  1 drivers
v0x6000022bf7b0_0 .net *"_ivl_8", 15 0, L_0x6000021bc640;  1 drivers
v0x6000022bf840_0 .net "addr_rd", 3 0, v0x6000022bdc20_0;  alias, 1 drivers
v0x6000022bf8d0_0 .net "addr_rs0", 3 0, v0x6000022be9a0_0;  alias, 1 drivers
L_0x140088130 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000022bf960_0 .net "addr_rs1", 3 0, L_0x140088130;  1 drivers
v0x6000022bf9f0_0 .net "clock", 0 0, v0x6000022b94d0_0;  alias, 1 drivers
L_0x1400880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000022bfa80_0 .net "en_mv", 0 0, L_0x1400880e8;  1 drivers
v0x6000022bfb10_0 .net "rd", 15 0, v0x6000022b95f0_0;  alias, 1 drivers
v0x6000022bfba0_0 .net "rd_we", 0 0, v0x6000022be130_0;  alias, 1 drivers
v0x6000022bfc30 .array "regf", 15 0, 15 0;
v0x6000022bfcc0_0 .net "reset", 0 0, v0x6000022b9950_0;  alias, 1 drivers
v0x6000022bfd50_0 .var/i "ri", 31 0;
v0x6000022bfde0_0 .net "rs0", 15 0, L_0x600003bb79c0;  alias, 1 drivers
v0x6000022bfe70_0 .net "rs1", 15 0, L_0x600003bb7a30;  1 drivers
L_0x6000021bc460 .array/port v0x6000022bfc30, L_0x6000021bc5a0;
L_0x6000021bc5a0 .concat [ 4 2 0 0], v0x6000022be9a0_0, L_0x1400880a0;
L_0x6000021bc640 .array/port v0x6000022bfc30, L_0x140088208;
    .scope S_0x13ae08ee0;
T_0 ;
    %wait E_0x600001eaa850;
    %load/vec4 v0x6000022bfcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022bfd50_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x6000022bfd50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000022bfd50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022bfc30, 0, 4;
    %load/vec4 v0x6000022bfd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022bfd50_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000022bfba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x6000022bfb10_0;
    %load/vec4 v0x6000022bf840_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022bfc30, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x6000022bfa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x6000022bf8d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000022bfc30, 4;
    %load/vec4 v0x6000022bf840_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022bfc30, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022bfc30, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022bfc30, 0, 4;
T_0.7 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13ae04f10;
T_1 ;
    %wait E_0x600001eaa850;
    %load/vec4 v0x6000022bf330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022bf3c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x6000022bf3c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000022bf3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022bf2a0, 0, 4;
    %load/vec4 v0x6000022bf3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022bf3c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000022bf210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x6000022bf180_0;
    %load/vec4 v0x6000022beeb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022bf2a0, 0, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x6000022bf0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x6000022bef40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000022bf2a0, 4;
    %load/vec4 v0x6000022beeb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022bf2a0, 0, 4;
    %jmp T_1.7;
T_1.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022bf2a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022bf2a0, 0, 4;
T_1.7 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13ae04da0;
T_2 ;
    %wait E_0x600001eaa850;
    %load/vec4 v0x6000022beac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be9a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000022be910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000022be9a0_0;
    %load/vec4 v0x6000022bea30_0;
    %add;
    %assign/vec4 v0x6000022be9a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x6000022be880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x6000022be9a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000022be9a0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x6000022be9a0_0;
    %assign/vec4 v0x6000022be9a0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13ae09670;
T_3 ;
    %wait E_0x600001eaa850;
    %load/vec4 v0x6000022be6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be2e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bde60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000022be250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be370_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bde60_0, 0;
    %load/vec4 v0x6000022be490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be2e0_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be2e0_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 8, 4, 4;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be2e0_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be2e0_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be2e0_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 8, 4, 4;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be2e0_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be130_0, 0;
    %load/vec4 v0x6000022be490_0;
    %assign/vec4 v0x6000022bde60_0, 0;
    %load/vec4 v0x6000022be490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_3.11, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_3.12, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_3.13, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_3.14, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_3.15, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_3.16, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_3.17, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_3.18, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_3.19, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_3.21, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/x;
    %jmp/1 T_3.22, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/x;
    %jmp/1 T_3.23, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/x;
    %jmp/1 T_3.24, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/x;
    %jmp/1 T_3.25, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/x;
    %jmp/1 T_3.26, 4;
    %load/vec4 v0x6000022be0a0_0;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %jmp T_3.28;
T_3.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 8, 4, 4;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 8, 4, 4;
    %pad/u 4;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.14 ;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.16 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.20 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.21 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.24 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.25 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.26 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000022be520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022bdb90_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000022bdd40_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000022bddd0_0, 0;
    %load/vec4 v0x6000022be1c0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000022bdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022bdf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022be640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022be010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000022be400_0, 0;
    %jmp T_3.28;
T_3.28 ;
    %pop/vec4 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13ae09500;
T_4 ;
    %wait E_0x600001eaa850;
    %load/vec4 v0x6000022bda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000022bce10_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/x;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/x;
    %jmp/1 T_4.10, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/x;
    %jmp/1 T_4.11, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/x;
    %jmp/1 T_4.12, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/x;
    %jmp/1 T_4.13, 4;
    %load/vec4 v0x6000022bdb00_0;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.15;
T_4.2 ;
    %load/vec4 v0x6000022bd8c0_0;
    %inv;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.15;
T_4.3 ;
    %load/vec4 v0x6000022bd8c0_0;
    %load/vec4 v0x6000022bd950_0;
    %and;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.15;
T_4.4 ;
    %load/vec4 v0x6000022bd8c0_0;
    %load/vec4 v0x6000022bd950_0;
    %or;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.15;
T_4.5 ;
    %load/vec4 v0x6000022bd8c0_0;
    %load/vec4 v0x6000022bd950_0;
    %xor;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.15;
T_4.6 ;
    %load/vec4 v0x6000022bd8c0_0;
    %load/vec4 v0x6000022bd950_0;
    %xnor;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.15;
T_4.7 ;
    %load/vec4 v0x6000022bd8c0_0;
    %load/vec4 v0x6000022bd950_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000022bdb00_0, 4, 5;
    %load/vec4 v0x6000022bd8c0_0;
    %load/vec4 v0x6000022bd950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000022bdb00_0, 4, 5;
    %load/vec4 v0x6000022bd950_0;
    %load/vec4 v0x6000022bd8c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000022bdb00_0, 4, 5;
    %jmp T_4.15;
T_4.8 ;
    %load/vec4 v0x6000022bd8c0_0;
    %ix/getv 4, v0x6000022bd950_0;
    %shiftr 4;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.15;
T_4.9 ;
    %load/vec4 v0x6000022bd8c0_0;
    %ix/getv 4, v0x6000022bd950_0;
    %shiftl 4;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v0x6000022bd8c0_0;
    %load/vec4 v0x6000022bd950_0;
    %add;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v0x6000022bd8c0_0;
    %load/vec4 v0x6000022bd950_0;
    %sub;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v0x6000022bd8c0_0;
    %load/vec4 v0x6000022bd950_0;
    %mul;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.15;
T_4.13 ;
    %load/vec4 v0x6000022bd8c0_0;
    %load/vec4 v0x6000022bd950_0;
    %div;
    %assign/vec4 v0x6000022bdb00_0, 0;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13ae134c0;
T_5 ;
    %wait E_0x600001eaa850;
    %load/vec4 v0x6000022b9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022b8b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000022b8c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x6000022b9050_0;
    %assign/vec4 v0x6000022b8b40_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x6000022b9320_0;
    %assign/vec4 v0x6000022b8b40_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13ae12090;
T_6 ;
    %vpi_call 2 12 "$dumpfile", "testbench/cpu.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13ae12090;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022b94d0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x13ae12090;
T_8 ;
    %delay 500, 0;
    %load/vec4 v0x6000022b94d0_0;
    %inv;
    %assign/vec4 v0x6000022b94d0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13ae12090;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022b9950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022b9560_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022b9710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022b95f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022b9830_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022b9950_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022b9560_0, 0;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0x6000022b9710_0, 0;
    %delay 1000, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0x6000022b95f0_0, 0;
    %pushi/vec4 8448, 0, 16;
    %assign/vec4 v0x6000022b9710_0, 0;
    %delay 1000, 0;
    %pushi/vec4 267, 0, 16;
    %assign/vec4 v0x6000022b95f0_0, 0;
    %pushi/vec4 8704, 0, 16;
    %assign/vec4 v0x6000022b9710_0, 0;
    %delay 1000, 0;
    %pushi/vec4 16896, 0, 16;
    %assign/vec4 v0x6000022b95f0_0, 0;
    %pushi/vec4 8960, 0, 16;
    %assign/vec4 v0x6000022b9710_0, 0;
    %delay 1000, 0;
    %pushi/vec4 37665, 0, 16;
    %assign/vec4 v0x6000022b95f0_0, 0;
    %pushi/vec4 9216, 0, 16;
    %assign/vec4 v0x6000022b9710_0, 0;
    %delay 1000, 0;
    %pushi/vec4 42019, 0, 16;
    %assign/vec4 v0x6000022b95f0_0, 0;
    %pushi/vec4 9472, 0, 16;
    %assign/vec4 v0x6000022b9710_0, 0;
    %delay 1000, 0;
    %pushi/vec4 54594, 0, 16;
    %assign/vec4 v0x6000022b95f0_0, 0;
    %pushi/vec4 9728, 0, 16;
    %assign/vec4 v0x6000022b9710_0, 0;
    %delay 1000, 0;
    %pushi/vec4 9792, 0, 16;
    %assign/vec4 v0x6000022b95f0_0, 0;
    %pushi/vec4 9984, 0, 16;
    %assign/vec4 v0x6000022b9710_0, 0;
    %delay 1000, 0;
    %pushi/vec4 15104, 0, 16;
    %assign/vec4 v0x6000022b95f0_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x6000022b9710_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022b9560_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022b9710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022b95f0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x6000022b9830_0, 0;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0x6000022b9830_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022b9830_0, 0;
    %delay 7000, 0;
    %vpi_call 2 137 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./tb_cpu.v";
    "././cpu.v";
    "././alu.v";
    "././controller.v";
    "././pc.v";
    "././regfile.v";
