Simulator report for Lab5
Sun Nov 08 19:08:22 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 276 nodes    ;
; Simulation Coverage         ;      46.13 % ;
; Total Number of Transitions ; 6969         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; Lab5.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      46.13 % ;
; Total nodes checked                                 ; 276          ;
; Total output ports checked                          ; 297          ;
; Total output ports with complete 1/0-value coverage ; 137          ;
; Total output ports with no 1/0-value coverage       ; 52           ;
; Total output ports with no 1-value coverage         ; 147          ;
; Total output ports with no 0-value coverage         ; 65           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                          ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab5|DATA[2]                                                                                                          ; |Lab5|DATA[2]                                                                                                             ; pin_out          ;
; |Lab5|DATA[1]                                                                                                          ; |Lab5|DATA[1]                                                                                                             ; pin_out          ;
; |Lab5|DATA[0]                                                                                                          ; |Lab5|DATA[0]                                                                                                             ; pin_out          ;
; |Lab5|gdfx_temp0[2]                                                                                                    ; |Lab5|gdfx_temp0[2]                                                                                                       ; out0             ;
; |Lab5|gdfx_temp0[1]                                                                                                    ; |Lab5|gdfx_temp0[1]                                                                                                       ; out0             ;
; |Lab5|gdfx_temp0[0]                                                                                                    ; |Lab5|gdfx_temp0[0]                                                                                                       ; out0             ;
; |Lab5|CLK                                                                                                              ; |Lab5|CLK                                                                                                                 ; out              ;
; |Lab5|GNT[4]                                                                                                           ; |Lab5|GNT[4]                                                                                                              ; pin_out          ;
; |Lab5|GNT[3]                                                                                                           ; |Lab5|GNT[3]                                                                                                              ; pin_out          ;
; |Lab5|GNT[2]                                                                                                           ; |Lab5|GNT[2]                                                                                                              ; pin_out          ;
; |Lab5|GNT[1]                                                                                                           ; |Lab5|GNT[1]                                                                                                              ; pin_out          ;
; |Lab5|GNT[0]                                                                                                           ; |Lab5|GNT[0]                                                                                                              ; pin_out          ;
; |Lab5|REQ[4]                                                                                                           ; |Lab5|REQ[4]                                                                                                              ; pin_out          ;
; |Lab5|REQ[3]                                                                                                           ; |Lab5|REQ[3]                                                                                                              ; pin_out          ;
; |Lab5|REQ[1]                                                                                                           ; |Lab5|REQ[1]                                                                                                              ; pin_out          ;
; |Lab5|REQ[0]                                                                                                           ; |Lab5|REQ[0]                                                                                                              ; pin_out          ;
; |Lab5|slave4:inst11|inst3                                                                                              ; |Lab5|slave4:inst11|inst3                                                                                                 ; out0             ;
; |Lab5|slave3:inst10|inst1                                                                                              ; |Lab5|slave3:inst10|inst1                                                                                                 ; out0             ;
; |Lab5|slave2:inst9|inst2                                                                                               ; |Lab5|slave2:inst9|inst2                                                                                                  ; out0             ;
; |Lab5|slave0:inst7|inst2                                                                                               ; |Lab5|slave0:inst7|inst2                                                                                                  ; out0             ;
; |Lab5|master3:inst4|inst                                                                                               ; |Lab5|master3:inst4|inst                                                                                                  ; regout           ;
; |Lab5|master3:inst4|inst30                                                                                             ; |Lab5|master3:inst4|inst30                                                                                                ; regout           ;
; |Lab5|master3:inst4|inst30~0                                                                                           ; |Lab5|master3:inst4|inst30~0                                                                                              ; out0             ;
; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0   ; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0      ; sumout           ;
; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0   ; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1   ; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1      ; sumout           ;
; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1   ; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2   ; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2      ; sumout           ;
; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[2] ; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]               ; regout           ;
; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[1] ; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]               ; regout           ;
; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[0] ; |Lab5|master3:inst4|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]               ; regout           ;
; |Lab5|master3:inst4|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; |Lab5|master3:inst4|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]      ; out0             ;
; |Lab5|master3:inst4|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; |Lab5|master3:inst4|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]             ; out0             ;
; |Lab5|master2:inst5|inst30                                                                                             ; |Lab5|master2:inst5|inst30                                                                                                ; regout           ;
; |Lab5|master2:inst5|inst30~0                                                                                           ; |Lab5|master2:inst5|inst30~0                                                                                              ; out0             ;
; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0   ; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0      ; sumout           ;
; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0   ; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1   ; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1      ; sumout           ;
; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1   ; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2   ; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2      ; sumout           ;
; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[2] ; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]               ; regout           ;
; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[1] ; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]               ; regout           ;
; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[0] ; |Lab5|master2:inst5|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]               ; regout           ;
; |Lab5|master2:inst5|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; |Lab5|master2:inst5|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]      ; out0             ;
; |Lab5|master2:inst5|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; |Lab5|master2:inst5|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]             ; out0             ;
; |Lab5|master1:inst3|inst30~0                                                                                           ; |Lab5|master1:inst3|inst30~0                                                                                              ; out0             ;
; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita0     ; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita0        ; sumout           ;
; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita0     ; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita1     ; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita1        ; sumout           ;
; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita1     ; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita2     ; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita2        ; sumout           ;
; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita2     ; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_comb_bita2~COUT   ; cout             ;
; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_reg_bit1a[2]   ; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[2]                 ; regout           ;
; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_reg_bit1a[1]   ; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[1]                 ; regout           ;
; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|counter_reg_bit1a[0]   ; |Lab5|master1:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_k4i:auto_generated|safe_q[0]                 ; regout           ;
; |Lab5|master0:inst2|inst30                                                                                             ; |Lab5|master0:inst2|inst30                                                                                                ; regout           ;
; |Lab5|master0:inst2|inst30~0                                                                                           ; |Lab5|master0:inst2|inst30~0                                                                                              ; out0             ;
; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0   ; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0      ; sumout           ;
; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0   ; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1   ; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1      ; sumout           ;
; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1   ; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2   ; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2      ; sumout           ;
; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[2] ; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]               ; regout           ;
; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[1] ; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]               ; regout           ;
; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[0] ; |Lab5|master0:inst2|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]               ; regout           ;
; |Lab5|master0:inst2|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; |Lab5|master0:inst2|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]      ; out0             ;
; |Lab5|master0:inst2|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; |Lab5|master0:inst2|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]             ; out0             ;
; |Lab5|master0:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0     ; |Lab5|master0:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0        ; sumout           ;
; |Lab5|master0:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0     ; |Lab5|master0:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |Lab5|master0:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1     ; |Lab5|master0:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1        ; sumout           ;
; |Lab5|master0:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1     ; |Lab5|master0:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |Lab5|master0:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[1]   ; |Lab5|master0:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]                 ; regout           ;
; |Lab5|master0:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[0]   ; |Lab5|master0:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]                 ; regout           ;
; |Lab5|Arbiter:inst|inst6                                                                                               ; |Lab5|Arbiter:inst|inst6                                                                                                  ; out0             ;
; |Lab5|Arbiter:inst|inst33                                                                                              ; |Lab5|Arbiter:inst|inst33                                                                                                 ; regout           ;
; |Lab5|Arbiter:inst|inst30                                                                                              ; |Lab5|Arbiter:inst|inst30                                                                                                 ; regout           ;
; |Lab5|Arbiter:inst|inst30~0                                                                                            ; |Lab5|Arbiter:inst|inst30~0                                                                                               ; out0             ;
; |Lab5|Arbiter:inst|inst7                                                                                               ; |Lab5|Arbiter:inst|inst7                                                                                                  ; out0             ;
; |Lab5|Arbiter:inst|inst10                                                                                              ; |Lab5|Arbiter:inst|inst10                                                                                                 ; out0             ;
; |Lab5|Arbiter:inst|inst9                                                                                               ; |Lab5|Arbiter:inst|inst9                                                                                                  ; out0             ;
; |Lab5|Arbiter:inst|inst                                                                                                ; |Lab5|Arbiter:inst|inst                                                                                                   ; out0             ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|_~2                    ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|_~2                       ; out0             ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|_~5                    ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|_~5                       ; out0             ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|_~8                    ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|_~8                       ; out0             ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[0]~2 ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[0]~2    ; out0             ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|_~10                   ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|_~10                      ; out0             ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0     ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0        ; sumout           ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0     ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1     ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1        ; sumout           ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1     ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2     ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2        ; sumout           ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[2]   ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]                 ; regout           ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[1]   ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]                 ; regout           ;
; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[0]   ; |Lab5|Arbiter:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]                 ; regout           ;
; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0    ; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0       ; sumout           ;
; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0    ; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1    ; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1       ; sumout           ;
; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1    ; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2    ; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2       ; sumout           ;
; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[2]  ; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]                ; regout           ;
; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[1]  ; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]                ; regout           ;
; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[0]  ; |Lab5|Arbiter:inst|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]                ; regout           ;
; |Lab5|Arbiter:inst|lpm_compare0:inst22|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; |Lab5|Arbiter:inst|lpm_compare0:inst22|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]      ; out0             ;
; |Lab5|Arbiter:inst|lpm_compare0:inst22|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; |Lab5|Arbiter:inst|lpm_compare0:inst22|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]             ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[3]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[2]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode18w[1]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[2]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[1]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[2]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[1]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[2]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[1]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[2]              ; out0             ;
; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1]           ; |Lab5|Arbiter:inst|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[1]              ; out0             ;
; |Lab5|master4:inst6|inst30                                                                                             ; |Lab5|master4:inst6|inst30                                                                                                ; regout           ;
; |Lab5|master4:inst6|inst30~0                                                                                           ; |Lab5|master4:inst6|inst30~0                                                                                              ; out0             ;
; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0   ; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0      ; sumout           ;
; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0   ; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1   ; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1      ; sumout           ;
; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1   ; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2   ; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2      ; sumout           ;
; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[2] ; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]               ; regout           ;
; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[1] ; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]               ; regout           ;
; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[0] ; |Lab5|master4:inst6|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]               ; regout           ;
; |Lab5|master4:inst6|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; |Lab5|master4:inst6|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]      ; out0             ;
; |Lab5|master4:inst6|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; |Lab5|master4:inst6|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]             ; out0             ;
; |Lab5|master4:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0     ; |Lab5|master4:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0        ; sumout           ;
; |Lab5|master4:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0     ; |Lab5|master4:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |Lab5|master4:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1     ; |Lab5|master4:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1        ; sumout           ;
; |Lab5|master4:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1     ; |Lab5|master4:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |Lab5|master4:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[1]   ; |Lab5|master4:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[1]                 ; regout           ;
; |Lab5|master4:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|counter_reg_bit1a[0]   ; |Lab5|master4:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_j4i:auto_generated|safe_q[0]                 ; regout           ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                          ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab5|DATA[7]                                                                                                          ; |Lab5|DATA[7]                                                                                                             ; pin_out          ;
; |Lab5|DATA[6]                                                                                                          ; |Lab5|DATA[6]                                                                                                             ; pin_out          ;
; |Lab5|DATA[5]                                                                                                          ; |Lab5|DATA[5]                                                                                                             ; pin_out          ;
; |Lab5|DATA[4]                                                                                                          ; |Lab5|DATA[4]                                                                                                             ; pin_out          ;
; |Lab5|DATA[3]                                                                                                          ; |Lab5|DATA[3]                                                                                                             ; pin_out          ;
; |Lab5|gdfx_temp0[7]                                                                                                    ; |Lab5|gdfx_temp0[7]                                                                                                       ; out0             ;
; |Lab5|gdfx_temp0[6]                                                                                                    ; |Lab5|gdfx_temp0[6]                                                                                                       ; out0             ;
; |Lab5|gdfx_temp0[5]                                                                                                    ; |Lab5|gdfx_temp0[5]                                                                                                       ; out0             ;
; |Lab5|gdfx_temp0[4]                                                                                                    ; |Lab5|gdfx_temp0[4]                                                                                                       ; out0             ;
; |Lab5|gdfx_temp0[3]                                                                                                    ; |Lab5|gdfx_temp0[3]                                                                                                       ; out0             ;
; |Lab5|REQ[2]                                                                                                           ; |Lab5|REQ[2]                                                                                                              ; pin_out          ;
; |Lab5|SLAVE0[7]                                                                                                        ; |Lab5|SLAVE0[7]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE0[6]                                                                                                        ; |Lab5|SLAVE0[6]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE0[5]                                                                                                        ; |Lab5|SLAVE0[5]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE0[4]                                                                                                        ; |Lab5|SLAVE0[4]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE0[3]                                                                                                        ; |Lab5|SLAVE0[3]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE0[2]                                                                                                        ; |Lab5|SLAVE0[2]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE0[1]                                                                                                        ; |Lab5|SLAVE0[1]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE0[0]                                                                                                        ; |Lab5|SLAVE0[0]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[7]                                                                                                        ; |Lab5|SLAVE1[7]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[6]                                                                                                        ; |Lab5|SLAVE1[6]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[5]                                                                                                        ; |Lab5|SLAVE1[5]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[4]                                                                                                        ; |Lab5|SLAVE1[4]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[3]                                                                                                        ; |Lab5|SLAVE1[3]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[2]                                                                                                        ; |Lab5|SLAVE1[2]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[1]                                                                                                        ; |Lab5|SLAVE1[1]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[0]                                                                                                        ; |Lab5|SLAVE1[0]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE2[7]                                                                                                        ; |Lab5|SLAVE2[7]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE2[6]                                                                                                        ; |Lab5|SLAVE2[6]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE2[5]                                                                                                        ; |Lab5|SLAVE2[5]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE2[4]                                                                                                        ; |Lab5|SLAVE2[4]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE2[3]                                                                                                        ; |Lab5|SLAVE2[3]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE2[2]                                                                                                        ; |Lab5|SLAVE2[2]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE2[0]                                                                                                        ; |Lab5|SLAVE2[0]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE3[7]                                                                                                        ; |Lab5|SLAVE3[7]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE3[6]                                                                                                        ; |Lab5|SLAVE3[6]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE3[5]                                                                                                        ; |Lab5|SLAVE3[5]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE3[4]                                                                                                        ; |Lab5|SLAVE3[4]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE3[3]                                                                                                        ; |Lab5|SLAVE3[3]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE3[2]                                                                                                        ; |Lab5|SLAVE3[2]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE4[7]                                                                                                        ; |Lab5|SLAVE4[7]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE4[6]                                                                                                        ; |Lab5|SLAVE4[6]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE4[5]                                                                                                        ; |Lab5|SLAVE4[5]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE4[4]                                                                                                        ; |Lab5|SLAVE4[4]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE4[3]                                                                                                        ; |Lab5|SLAVE4[3]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE4[1]                                                                                                        ; |Lab5|SLAVE4[1]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE4[0]                                                                                                        ; |Lab5|SLAVE4[0]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[7]                                                                                                        ; |Lab5|SLAVE5[7]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[6]                                                                                                        ; |Lab5|SLAVE5[6]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[5]                                                                                                        ; |Lab5|SLAVE5[5]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[4]                                                                                                        ; |Lab5|SLAVE5[4]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[3]                                                                                                        ; |Lab5|SLAVE5[3]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[2]                                                                                                        ; |Lab5|SLAVE5[2]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[1]                                                                                                        ; |Lab5|SLAVE5[1]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[0]                                                                                                        ; |Lab5|SLAVE5[0]                                                                                                           ; pin_out          ;
; |Lab5|slave5:inst12|inst2                                                                                              ; |Lab5|slave5:inst12|inst2                                                                                                 ; out0             ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                              ; out              ;
; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                           ; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                              ; out              ;
; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                           ; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                              ; out              ;
; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                           ; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                              ; out              ;
; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                           ; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                              ; out              ;
; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                              ; out              ;
; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                              ; out              ;
; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                           ; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                              ; out              ;
; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                           ; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                              ; out              ;
; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                           ; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                              ; out              ;
; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                           ; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                              ; out              ;
; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                              ; out              ;
; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                            ; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                               ; out              ;
; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                            ; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                               ; out              ;
; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                            ; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                               ; out              ;
; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                            ; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                               ; out              ;
; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                            ; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                               ; out              ;
; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                            ; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                               ; out              ;
; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                            ; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                               ; out              ;
; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                            ; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                               ; out              ;
; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                            ; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                               ; out              ;
; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                            ; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                               ; out              ;
; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                            ; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                               ; out              ;
; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                            ; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                               ; out              ;
; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                            ; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                               ; out              ;
; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                            ; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                               ; out              ;
; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                            ; |Lab5|slave0:inst7|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                               ; out              ;
; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |Lab5|master1:inst3|inst30                                                                                             ; |Lab5|master1:inst3|inst30                                                                                                ; regout           ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0   ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0      ; sumout           ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0   ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1   ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1      ; sumout           ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1   ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2   ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2      ; sumout           ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[2] ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]               ; regout           ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[1] ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]               ; regout           ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[0] ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]               ; regout           ;
; |Lab5|master1:inst3|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; |Lab5|master1:inst3|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]      ; out0             ;
; |Lab5|master1:inst3|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; |Lab5|master1:inst3|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]             ; out0             ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |Lab5|master0:inst2|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                          ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab5|REQ[2]                                                                                                           ; |Lab5|REQ[2]                                                                                                              ; pin_out          ;
; |Lab5|SLAVE1[7]                                                                                                        ; |Lab5|SLAVE1[7]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[6]                                                                                                        ; |Lab5|SLAVE1[6]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[5]                                                                                                        ; |Lab5|SLAVE1[5]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[4]                                                                                                        ; |Lab5|SLAVE1[4]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[3]                                                                                                        ; |Lab5|SLAVE1[3]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[2]                                                                                                        ; |Lab5|SLAVE1[2]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[1]                                                                                                        ; |Lab5|SLAVE1[1]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE1[0]                                                                                                        ; |Lab5|SLAVE1[0]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE2[1]                                                                                                        ; |Lab5|SLAVE2[1]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE3[1]                                                                                                        ; |Lab5|SLAVE3[1]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE3[0]                                                                                                        ; |Lab5|SLAVE3[0]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE4[2]                                                                                                        ; |Lab5|SLAVE4[2]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[7]                                                                                                        ; |Lab5|SLAVE5[7]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[6]                                                                                                        ; |Lab5|SLAVE5[6]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[5]                                                                                                        ; |Lab5|SLAVE5[5]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[4]                                                                                                        ; |Lab5|SLAVE5[4]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[3]                                                                                                        ; |Lab5|SLAVE5[3]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[2]                                                                                                        ; |Lab5|SLAVE5[2]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[1]                                                                                                        ; |Lab5|SLAVE5[1]                                                                                                           ; pin_out          ;
; |Lab5|SLAVE5[0]                                                                                                        ; |Lab5|SLAVE5[0]                                                                                                           ; pin_out          ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |Lab5|slave5:inst12|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                              ; out              ;
; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |Lab5|slave4:inst11|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |Lab5|slave3:inst10|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                              ; out              ;
; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                            ; |Lab5|slave2:inst9|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                               ; out              ;
; |Lab5|slave1:inst8|inst2                                                                                               ; |Lab5|slave1:inst8|inst2                                                                                                  ; out0             ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[7]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[6]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[5]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[4]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[3]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[2]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[1]                                               ; out              ;
; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                            ; |Lab5|slave1:inst8|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[0]                                               ; out              ;
; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |Lab5|master3:inst4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |Lab5|master2:inst5|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |Lab5|master1:inst3|inst30                                                                                             ; |Lab5|master1:inst3|inst30                                                                                                ; regout           ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0   ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0      ; sumout           ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0   ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1   ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1      ; sumout           ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1   ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2   ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_comb_bita2      ; sumout           ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[2] ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[2]               ; regout           ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[1] ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[1]               ; regout           ;
; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|counter_reg_bit1a[0] ; |Lab5|master1:inst3|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_ljl:auto_generated|safe_q[0]               ; regout           ;
; |Lab5|master1:inst3|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; |Lab5|master1:inst3|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]      ; out0             ;
; |Lab5|master1:inst3|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; |Lab5|master1:inst3|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]             ; out0             ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |Lab5|master1:inst3|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |Lab5|master4:inst6|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 08 19:08:21 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab5 -c Lab5
Info: Using vector source file "C:/altera/91sp2/quartus/SiFO/Lab5/Lab5.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of Lab5.vwf called Lab5.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|Lab5|master2:inst5|inst30"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|Lab5|Arbiter:inst|inst30"
Warning: Found clock-sensitive change during active clock edge at time 170.0 ns on register "|Lab5|master3:inst4|inst30"
Warning: Found clock-sensitive change during active clock edge at time 230.0 ns on register "|Lab5|master0:inst2|inst30"
Warning: Found clock-sensitive change during active clock edge at time 350.0 ns on register "|Lab5|master4:inst6|inst30"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      46.13 %
Info: Number of transitions in simulation is 6969
Info: Vector file Lab5.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 150 megabytes
    Info: Processing ended: Sun Nov 08 19:08:22 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


