
---------- Begin Simulation Statistics ----------
final_tick                               134758371500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 524913                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716540                       # Number of bytes of host memory used
host_op_rate                                   802982                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   120.85                       # Real time elapsed on the host
host_tick_rate                             1115066116                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436889                       # Number of instructions simulated
sim_ops                                      97042227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.134758                       # Number of seconds simulated
sim_ticks                                134758371500                       # Number of ticks simulated
system.cpu.Branches                           7714395                       # Number of branches fetched
system.cpu.committedInsts                    63436889                       # Number of instructions committed
system.cpu.committedOps                      97042227                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        269516743                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               269516742.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902197                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168385                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234785                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088684                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088684                       # number of integer instructions
system.cpu.num_int_register_reads           214307243                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409640                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073752                       # Number of load instructions
system.cpu.num_mem_refs                      36099176                       # number of memory refs
system.cpu.num_store_insts                   10025424                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879206     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056915     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011986     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043167                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       137921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        294914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       188385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       383970                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9331                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     35939864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35939864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35939864                       # number of overall hits
system.cpu.dcache.overall_hits::total        35939864                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       191613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         191613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       191613                       # number of overall misses
system.cpu.dcache.overall_misses::total        191613                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12953060500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12953060500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12953060500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12953060500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131477                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131477                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131477                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131477                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67600.113249                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67600.113249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67600.113249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67600.113249                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       157316                       # number of writebacks
system.cpu.dcache.writebacks::total            157316                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       191613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       191613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       191613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       191613                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12761447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12761447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12761447500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12761447500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005303                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005303                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005303                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66600.113249                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66600.113249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66600.113249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66600.113249                       # average overall mshr miss latency
system.cpu.dcache.replacements                 187517                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25993656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25993656                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4164601500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4164601500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51917.341927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51917.341927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        80216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4084385500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4084385500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50917.341927                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50917.341927                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9946208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9946208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       111397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8788459000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8788459000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057605                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78893.138953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78893.138953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8677062000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8677062000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77893.138953                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77893.138953                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4081.569590                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131477                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            191613                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            188.564852                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4081.569590                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3662                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72454567                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72454567                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074094                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058353                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584535                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584535                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584535                       # number of overall hits
system.cpu.icache.overall_hits::total        85584535                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3972                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3972                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3972                       # number of overall misses
system.cpu.icache.overall_misses::total          3972                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    315563000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    315563000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    315563000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    315563000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588507                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588507                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588507                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588507                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79446.878147                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79446.878147                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79446.878147                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79446.878147                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          868                       # number of writebacks
system.cpu.icache.writebacks::total               868                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3972                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3972                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    311591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    311591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    311591000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    311591000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78446.878147                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78446.878147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78446.878147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78446.878147                       # average overall mshr miss latency
system.cpu.icache.replacements                    868                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584535                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584535                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    315563000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    315563000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79446.878147                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79446.878147                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    311591000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    311591000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78446.878147                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78446.878147                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2681.308138                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588507                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21547.962487                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2681.308138                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654616                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654616                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171180986                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171180986                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588636                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 134758371500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38567                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38592                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  25                       # number of overall hits
system.l2.overall_hits::.cpu.data               38567                       # number of overall hits
system.l2.overall_hits::total                   38592                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3947                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             153046                       # number of demand (read+write) misses
system.l2.demand_misses::total                 156993                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3947                       # number of overall misses
system.l2.overall_misses::.cpu.data            153046                       # number of overall misses
system.l2.overall_misses::total                156993                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    305370500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12069012500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12374383000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    305370500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12069012500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12374383000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           191613                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               195585                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          191613                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              195585                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.798725                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.802684                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.798725                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.802684                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77367.747656                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78858.725481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78821.240437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77367.747656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78858.725481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78821.240437                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              109212                       # number of writebacks
system.l2.writebacks::total                    109212                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        153046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            156993                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       153046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           156993                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    265900500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10538552500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10804453000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    265900500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10538552500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10804453000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.798725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.802684                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.798725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.802684                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67367.747656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68858.725481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68821.240437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67367.747656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68858.725481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68821.240437                       # average overall mshr miss latency
system.l2.replacements                         144434                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       157316                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           157316                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       157316                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       157316                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          868                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              868                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          868                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          868                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2818                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2818                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   914                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          110483                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110483                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8500368500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8500368500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        111397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.991795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76938.248418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76938.248418                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       110483                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         110483                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7395538500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7395538500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.991795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66938.248418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66938.248418                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    305370500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    305370500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77367.747656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77367.747656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3947                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3947                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    265900500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    265900500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67367.747656                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67367.747656                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        42563                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           42563                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3568644000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3568644000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        80216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.530605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.530605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83843.808002                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83843.808002                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        42563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        42563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3143014000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3143014000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.530605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.530605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73843.808002                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73843.808002                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16029.721268                       # Cycle average of tags in use
system.l2.tags.total_refs                      381152                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    160818                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.370083                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     117.947560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       191.615944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15720.157764                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978377                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10033                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    928758                       # Number of tag accesses
system.l2.tags.data_accesses                   928758                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     57017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    152985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.082739832500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3234                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3234                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              456753                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53862                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156993                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     109212                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156993                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   109212                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     61                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 52195                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                156993                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               109212                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  156914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.523500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.955249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    196.184291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          3220     99.57%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            7      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            4      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3234                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.623377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.605037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.784806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              610     18.86%     18.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.12%     18.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2614     80.83%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3234                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5023776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3494784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     37.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  134758356500                       # Total gap between requests
system.mem_ctrls.avgGap                     506220.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4895520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1823808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 937262.736215241370                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 36328132.683022215962                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 13533912.436749801040                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3947                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       153046                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       109212                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    104733000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4289179500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3499707530500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26534.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28025.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  32045082.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4897472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5023776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3494784                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3494784                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3947                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       153046                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         156993                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       109212                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        109212                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       937263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     36342618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         37279881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       937263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       937263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     25933706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        25933706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     25933706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       937263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     36342618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        63213587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               156932                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               56994                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        10414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9285                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        10215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        10494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        10711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9971                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3646                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1451437500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             784660000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4393912500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9248.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27998.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              117046                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              49819                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.58                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        47056                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   290.944577                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   175.481380                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   304.745279                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        19104     40.60%     40.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7458     15.85%     56.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9235     19.63%     76.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1910      4.06%     80.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1523      3.24%     83.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1954      4.15%     87.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          748      1.59%     89.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1129      2.40%     91.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3995      8.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        47056                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              10043648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3647616                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               74.530791                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               27.067825                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.79                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       162042300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        86119935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      552300420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     146280060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10637574480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18544943730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  36130420320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   66259681245                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   491.692505                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  93683073000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4499820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  36575478500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       173973240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        92457585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      568194060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     151228620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10637574480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18553272570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  36123406560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   66300107115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   491.992493                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  93644748750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4499820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  36613802750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              46510                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       109212                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28709                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110483                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110483                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         46510                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       451907                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       451907                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 451907                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      8518560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      8518560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 8518560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156993                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156993    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              156993                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           513376500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          523792500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             84188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       266528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           65423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           111397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          111397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3972                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8812                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       570743                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                579555                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11165728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11320608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          144434                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3494784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           340019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027443                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.163369                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 330688     97.26%     97.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9331      2.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             340019                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 134758371500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          271077000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3972000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191613000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
