
if TARGET_LS1043ARDB

config SYS_BOARD
	default "ls1043ardb"

config SYS_VENDOR
	default "freescale"

config SYS_SOC
	default "fsl-layerscape"

config SYS_CONFIG_NAME
	default "ls1043ardb"

config SYS_HAS_ARMV8_SECURE_BASE
	bool "Enable secure address for PSCI image"
	depends on ARMV8_PSCI
	default n
	help
	  PSCI image can be re-located to secure RAM.
	  If enabled, please also define the value for ARMV8_SECURE_BASE,
	  for LS1043ARDB, it could be some address in OCRAM.

config BAREMETAL
	bool "Enable baremetal"
	default y

config FMAN_COREID_SET
	bool "Enable FMAN for baremetal"
	default n
	depends on BAREMETAL

config FMAN_FMAN1_COREID
	int "FMAN1 is assigned to that core"
	default "1"

config USB_COREID_SET
	bool "Enable USB for baremetal"
	default y
	depends on BAREMETAL

config USB_USB0_COREID
	int "USB0 is assigned to core1"
	default "1"
	depends on USB_COREID_SET

config USB_USB1_COREID
	int "USB1 is assigned to core2"
	default "2"
	depends on USB_COREID_SET

config USB_USB2_COREID
	int "USB2 is assigned to core3"
	default "3"
	depends on USB_COREID_SET

config USB_CTL_NUM
	int "USB Controller numbers "
	default "3"
	depends on USB_COREID_SET

config PCIE_COREID_SET
	bool "Enable PCIE for baremetal"
	default y
	depends on BAREMETAL

config PCIE_PCIE1_COREID
	int "PCIe1 is assigned to core0"
	default "0"
	depends on PCIE_COREID_SET

config PCIE_PCIE2_COREID
	int "PCIe2 is assigned to core1"
	default "1"
	depends on PCIE_COREID_SET

config PCIE_PCIE3_COREID
	int "PCIe3 is assigned to core2"
	default "2"
	depends on PCIE_COREID_SET

config PCIE_CTL_NUM
	int "PCIe Controller numbers "
	default "3"
	depends on PCIE_COREID_SET

source "board/freescale/common/Kconfig"

endif
