{"sha": "1472042a4a7a89c84f7c93df2bb92556a0014d84", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTQ3MjA0MmE0YTdhODljODRmN2M5M2RmMmJiOTI1NTZhMDAxNGQ4NA==", "commit": {"author": {"name": "Kazu Hirata", "email": "kazu@cs.umass.edu", "date": "2004-02-16T03:53:38Z"}, "committer": {"name": "Kazu Hirata", "email": "kazu@gcc.gnu.org", "date": "2004-02-16T03:53:38Z"}, "message": "h8300.md: Remove unnecessary parallels from all define_insn and define_split patterns.\n\n\t* config/h8300/h8300.md: Remove unnecessary parallels from\n\tall define_insn and define_split patterns.\n\nFrom-SVN: r77873", "tree": {"sha": "f8811bdd42d5a3cb146099195db647589a94361a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f8811bdd42d5a3cb146099195db647589a94361a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1472042a4a7a89c84f7c93df2bb92556a0014d84", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1472042a4a7a89c84f7c93df2bb92556a0014d84", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1472042a4a7a89c84f7c93df2bb92556a0014d84", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1472042a4a7a89c84f7c93df2bb92556a0014d84/comments", "author": null, "committer": null, "parents": [{"sha": "24f29b066636cfa584d02d9adb9ac39c37655454", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/24f29b066636cfa584d02d9adb9ac39c37655454", "html_url": "https://github.com/Rust-GCC/gccrs/commit/24f29b066636cfa584d02d9adb9ac39c37655454"}], "stats": {"total": 315, "additions": 151, "deletions": 164}, "files": [{"sha": "d0d6d799ba8d3b545c1d2ac73480a6a31461967b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1472042a4a7a89c84f7c93df2bb92556a0014d84/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1472042a4a7a89c84f7c93df2bb92556a0014d84/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1472042a4a7a89c84f7c93df2bb92556a0014d84", "patch": "@@ -1,3 +1,8 @@\n+2004-02-15  Kazu Hirata  <kazu@cs.umass.edu>\n+\n+\t* config/h8300/h8300.md: Remove unnecessary parallels from\n+\tall define_insn and define_split patterns.\n+\n 2004-02-15  Kazu Hirata  <kazu@cs.umass.edu>\n \n \t* config/h8300/h8300.md: Remove explicit (set_attr \"cc\""}, {"sha": "ce8f669e1d3c4a7127e13395f5593062057bb3d4", "filename": "gcc/config/h8300/h8300.md", "status": "modified", "additions": 146, "deletions": 164, "changes": 310, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1472042a4a7a89c84f7c93df2bb92556a0014d84/gcc%2Fconfig%2Fh8300%2Fh8300.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1472042a4a7a89c84f7c93df2bb92556a0014d84/gcc%2Fconfig%2Fh8300%2Fh8300.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fh8300%2Fh8300.md?ref=1472042a4a7a89c84f7c93df2bb92556a0014d84", "patch": "@@ -121,30 +121,30 @@\n ;; movqi\n \n (define_insn \"pushqi1_h8300\"\n-  [(parallel [(set (reg:HI SP_REG)\n-\t\t   (plus:HI (reg:HI SP_REG) (const_int -2)))\n-\t      (set (mem:QI (plus:HI (reg:HI SP_REG) (const_int -1)))\n-\t\t   (match_operand:QI 0 \"register_operand\" \"r\"))])]\n+  [(set (reg:HI SP_REG)\n+\t(plus:HI (reg:HI SP_REG) (const_int -2)))\n+   (set (mem:QI (plus:HI (reg:HI SP_REG) (const_int -1)))\n+\t(match_operand:QI 0 \"register_operand\" \"r\"))]\n   \"TARGET_H8300\n    && operands[0] != stack_pointer_rtx\"\n   \"mov.w\\\\t%T0,@-r7\"\n   [(set_attr \"length\" \"2\")])\n \n (define_insn \"pushqi1_h8300hs\"\n-  [(parallel [(set (reg:SI SP_REG)\n-\t\t   (plus:SI (reg:SI SP_REG) (const_int -4)))\n-\t      (set (mem:QI (plus:SI (reg:SI SP_REG) (const_int -3)))\n-\t\t   (match_operand:QI 0 \"register_operand\" \"r\"))])]\n+  [(set (reg:SI SP_REG)\n+\t(plus:SI (reg:SI SP_REG) (const_int -4)))\n+   (set (mem:QI (plus:SI (reg:SI SP_REG) (const_int -3)))\n+\t(match_operand:QI 0 \"register_operand\" \"r\"))]\n   \"(TARGET_H8300H || TARGET_H8300S)\n    && operands[0] != stack_pointer_rtx\"\n   \"mov.l\\\\t%S0,@-er7\"\n   [(set_attr \"length\" \"4\")])\n \n (define_insn \"pushqi1_h8300hs_normal\"\n-  [(parallel [(set (reg:HI SP_REG)\n-\t\t   (plus:HI (reg:HI SP_REG) (const_int -4)))\n-\t      (set (mem:QI (plus:HI (reg:HI SP_REG) (const_int -3)))\n-\t\t   (match_operand:QI 0 \"register_operand\" \"r\"))])]\n+  [(set (reg:HI SP_REG)\n+\t(plus:HI (reg:HI SP_REG) (const_int -4)))\n+   (set (mem:QI (plus:HI (reg:HI SP_REG) (const_int -3)))\n+\t(match_operand:QI 0 \"register_operand\" \"r\"))]\n   \"(TARGET_H8300H || TARGET_H8300S)\n    && operands[0] != stack_pointer_rtx\"\n   \"mov.l\\\\t%S0,@-er7\"\n@@ -236,20 +236,20 @@\n   \"\")\n \n (define_insn \"pushhi1_h8300hs\"\n-  [(parallel [(set (reg:SI SP_REG)\n-\t\t   (plus:SI (reg:SI SP_REG) (const_int -4)))\n-\t      (set (mem:HI (plus:SI (reg:SI SP_REG) (const_int -2)))\n-\t\t   (match_operand:HI 0 \"register_operand\" \"r\"))])]\n+  [(set (reg:SI SP_REG)\n+\t(plus:SI (reg:SI SP_REG) (const_int -4)))\n+   (set (mem:HI (plus:SI (reg:SI SP_REG) (const_int -2)))\n+\t(match_operand:HI 0 \"register_operand\" \"r\"))]\n   \"(TARGET_H8300H || TARGET_H8300S)\n    && operands[0] != stack_pointer_rtx\"\n   \"mov.l\\\\t%S0,@-er7\"\n   [(set_attr \"length\" \"4\")])\n \n (define_insn \"pushhi1_h8300hs_normal\"\n-  [(parallel [(set (reg:HI SP_REG)\n-\t\t   (plus:HI (reg:HI SP_REG) (const_int -4)))\n-\t      (set (mem:HI (plus:HI (reg:HI SP_REG) (const_int -2)))\n-\t\t   (match_operand:HI 0 \"register_operand\" \"r\"))])]\n+  [(set (reg:HI SP_REG)\n+\t(plus:HI (reg:HI SP_REG) (const_int -4)))\n+   (set (mem:HI (plus:HI (reg:HI SP_REG) (const_int -2)))\n+\t(match_operand:HI 0 \"register_operand\" \"r\"))]\n   \"(TARGET_H8300H || TARGET_H8300S)\n    && operands[0] != stack_pointer_rtx\"\n   \"mov.l\\\\t%S0,@-er7\"\n@@ -1879,27 +1879,25 @@\n   \"\")\n \n (define_insn \"stm_h8300s_2_advanced\"\n-  [(parallel\n-     [(set (reg:SI SP_REG)\n-\t   (plus:SI (reg:SI SP_REG) (const_int -8)))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -4)))\n-\t   (match_operand:SI 0 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -8)))\n-\t   (match_operand:SI 1 \"register_operand\" \"\"))])]\n+  [(set (reg:SI SP_REG)\n+\t(plus:SI (reg:SI SP_REG) (const_int -8)))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -4)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -8)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && h8300_regs_ok_for_stm (2, operands)\"\n   \"stm.l\\\\t%S0-%S1,@-er7\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n \n (define_insn \"stm_h8300s_2_normal\"\n-  [(parallel\n-     [(set (reg:HI SP_REG)\n-\t   (plus:HI (reg:HI SP_REG) (const_int -8)))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -4)))\n-\t   (match_operand:SI 0 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n-\t   (match_operand:SI 1 \"register_operand\" \"\"))])]\n+  [(set (reg:HI SP_REG)\n+\t(plus:HI (reg:HI SP_REG) (const_int -8)))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -4)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))]\n   \"TARGET_H8300S && TARGET_NORMAL_MODE\n    && h8300_regs_ok_for_stm (2, operands)\"\n   \"stm.l\\\\t%S0-%S1,@-er7\"\n@@ -1921,31 +1919,29 @@\n }\")\n \n (define_insn \"stm_h8300s_3_advanced\"\n-  [(parallel\n-     [(set (reg:SI SP_REG)\n-\t   (plus:SI (reg:SI SP_REG) (const_int -12)))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -4)))\n-\t   (match_operand:SI 0 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -8)))\n-\t   (match_operand:SI 1 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -12)))\n-\t   (match_operand:SI 2 \"register_operand\" \"\"))])]\n+  [(set (reg:SI SP_REG)\n+\t(plus:SI (reg:SI SP_REG) (const_int -12)))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -4)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -8)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -12)))\n+\t(match_operand:SI 2 \"register_operand\" \"\"))]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && h8300_regs_ok_for_stm (3, operands)\"\n   \"stm.l\\\\t%S0-%S2,@-er7\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n \n (define_insn \"stm_h8300s_3_normal\"\n-  [(parallel\n-     [(set (reg:HI SP_REG)\n-\t   (plus:HI (reg:HI SP_REG) (const_int -12)))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -4)))\n-\t   (match_operand:SI 0 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n-\t   (match_operand:SI 1 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -12)))\n-\t   (match_operand:SI 2 \"register_operand\" \"\"))])]\n+  [(set (reg:HI SP_REG)\n+\t(plus:HI (reg:HI SP_REG) (const_int -12)))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -4)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -12)))\n+\t(match_operand:SI 2 \"register_operand\" \"\"))]\n   \"TARGET_H8300S && TARGET_NORMAL_MODE\n    && h8300_regs_ok_for_stm (3, operands)\"\n   \"stm.l\\\\t%S0-%S2,@-er7\"\n@@ -1970,35 +1966,33 @@\n }\")\n \n (define_insn \"stm_h8300s_4_advanced\"\n-  [(parallel\n-     [(set (reg:SI SP_REG)\n-\t   (plus:SI (reg:SI SP_REG) (const_int -16)))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -4)))\n-\t   (match_operand:SI 0 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -8)))\n-\t   (match_operand:SI 1 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -12)))\n-\t   (match_operand:SI 2 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -16)))\n-\t   (match_operand:SI 3 \"register_operand\" \"\"))])]\n+  [(set (reg:SI SP_REG)\n+\t(plus:SI (reg:SI SP_REG) (const_int -16)))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -4)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -8)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -12)))\n+\t(match_operand:SI 2 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int -16)))\n+\t(match_operand:SI 3 \"register_operand\" \"\"))]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && h8300_regs_ok_for_stm (4, operands)\"\n   \"stm.l\\\\t%S0-%S3,@-er7\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n \n (define_insn \"stm_h8300s_4_normal\"\n-  [(parallel\n-     [(set (reg:HI SP_REG)\n-\t   (plus:HI (reg:HI SP_REG) (const_int -16)))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -4)))\n-\t   (match_operand:SI 0 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n-\t   (match_operand:SI 1 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -12)))\n-\t   (match_operand:SI 2 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -16)))\n-\t   (match_operand:SI 3 \"register_operand\" \"\"))])]\n+  [(set (reg:HI SP_REG)\n+\t(plus:HI (reg:HI SP_REG) (const_int -16)))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -4)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -8)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -12)))\n+\t(match_operand:SI 2 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int -16)))\n+\t(match_operand:SI 3 \"register_operand\" \"\"))]\n   \"TARGET_H8300S && TARGET_NORMAL_MODE\n    && h8300_regs_ok_for_stm (4, operands)\"\n   \"stm.l\\\\t%S0-%S3,@-er7\"\n@@ -2024,27 +2018,25 @@\n }\")\n \n (define_insn \"ldm_h8300s_2_advanced\"\n-  [(parallel\n-     [(set (reg:SI SP_REG)\n-\t   (plus:SI (reg:SI SP_REG) (const_int 8)))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 4)))\n-\t   (match_operand:SI 0 \"register_operand\" \"\"))\n-      (set (mem:SI (reg:SI SP_REG))\n-\t   (match_operand:SI 1 \"register_operand\" \"\"))])]\n+  [(set (reg:SI SP_REG)\n+\t(plus:SI (reg:SI SP_REG) (const_int 8)))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 4)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (reg:SI SP_REG))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && h8300_regs_ok_for_stm (2, operands)\"\n   \"ldm.l\\\\t@er7+,%S0-%S1\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n \n (define_insn \"ldm_h8300s_2_normal\"\n-  [(parallel\n-     [(set (reg:HI SP_REG)\n-\t   (plus:HI (reg:HI SP_REG) (const_int 8)))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 4)))\n-\t   (match_operand:SI 0 \"register_operand\" \"\"))\n-      (set (mem:SI (reg:HI SP_REG))\n-\t   (match_operand:SI 1 \"register_operand\" \"\"))])]\n+  [(set (reg:HI SP_REG)\n+\t(plus:HI (reg:HI SP_REG) (const_int 8)))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 4)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (reg:HI SP_REG))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))]\n   \"TARGET_H8300S && TARGET_NORMAL_MODE\n    && h8300_regs_ok_for_stm (2, operands)\"\n   \"ldm.l\\\\t@er7+,%S0-%S1\"\n@@ -2066,31 +2058,29 @@\n }\")\n \n (define_insn \"ldm_h8300s_3_advanced\"\n-  [(parallel\n-     [(set (reg:SI SP_REG)\n-\t   (plus:SI (reg:SI SP_REG) (const_int 12)))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 8)))\n-\t   (match_operand:SI 0 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 4)))\n-\t   (match_operand:SI 1 \"register_operand\" \"\"))\n-      (set (mem:SI (reg:SI SP_REG))\n-\t   (match_operand:SI 2 \"register_operand\" \"\"))])]\n+  [(set (reg:SI SP_REG)\n+\t(plus:SI (reg:SI SP_REG) (const_int 12)))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 8)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 4)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))\n+   (set (mem:SI (reg:SI SP_REG))\n+\t(match_operand:SI 2 \"register_operand\" \"\"))]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && h8300_regs_ok_for_stm (3, operands)\"\n   \"ldm.l\\\\t@er7+,%S0-%S2\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n \n (define_insn \"ldm_h8300s_3_normal\"\n-  [(parallel\n-     [(set (reg:HI SP_REG)\n-\t   (plus:HI (reg:HI SP_REG) (const_int 12)))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 8)))\n-\t   (match_operand:SI 0 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 4)))\n-\t   (match_operand:SI 1 \"register_operand\" \"\"))\n-      (set (mem:SI (reg:HI SP_REG))\n-\t   (match_operand:SI 2 \"register_operand\" \"\"))])]\n+  [(set (reg:HI SP_REG)\n+\t(plus:HI (reg:HI SP_REG) (const_int 12)))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 8)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 4)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))\n+   (set (mem:SI (reg:HI SP_REG))\n+\t(match_operand:SI 2 \"register_operand\" \"\"))]\n   \"TARGET_H8300S && TARGET_NORMAL_MODE\n    && h8300_regs_ok_for_stm (3, operands)\"\n   \"ldm.l\\\\t@er7+,%S0-%S2\"\n@@ -2115,35 +2105,33 @@\n }\")\n \n (define_insn \"ldm_h8300s_4_advanced\"\n-  [(parallel\n-     [(set (reg:SI SP_REG)\n-\t   (plus:SI (reg:SI SP_REG) (const_int 16)))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 12)))\n-\t   (match_operand:SI 0 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 8)))\n-\t   (match_operand:SI 1 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 4)))\n-\t   (match_operand:SI 2 \"register_operand\" \"\"))\n-      (set (mem:SI (reg:SI SP_REG))\n-\t   (match_operand:SI 3 \"register_operand\" \"\"))])]\n+  [(set (reg:SI SP_REG)\n+\t(plus:SI (reg:SI SP_REG) (const_int 16)))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 12)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 8)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:SI (reg:SI SP_REG) (const_int 4)))\n+\t(match_operand:SI 2 \"register_operand\" \"\"))\n+   (set (mem:SI (reg:SI SP_REG))\n+\t(match_operand:SI 3 \"register_operand\" \"\"))]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && h8300_regs_ok_for_stm (4, operands)\"\n   \"ldm.l\\\\t@er7+,%S0-%S3\"\n   [(set_attr \"cc\" \"none\")\n    (set_attr \"length\" \"4\")])\n \n (define_insn \"ldm_h8300s_4_normal\"\n-  [(parallel\n-     [(set (reg:HI SP_REG)\n-\t   (plus:HI (reg:HI SP_REG) (const_int 16)))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 12)))\n-\t   (match_operand:SI 0 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 8)))\n-\t   (match_operand:SI 1 \"register_operand\" \"\"))\n-      (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 4)))\n-\t   (match_operand:SI 2 \"register_operand\" \"\"))\n-      (set (mem:SI (reg:HI SP_REG))\n-\t   (match_operand:SI 3 \"register_operand\" \"\"))])]\n+  [(set (reg:HI SP_REG)\n+\t(plus:HI (reg:HI SP_REG) (const_int 16)))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 12)))\n+\t(match_operand:SI 0 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 8)))\n+\t(match_operand:SI 1 \"register_operand\" \"\"))\n+   (set (mem:SI (plus:HI (reg:HI SP_REG) (const_int 4)))\n+\t(match_operand:SI 2 \"register_operand\" \"\"))\n+   (set (mem:SI (reg:HI SP_REG))\n+\t(match_operand:SI 3 \"register_operand\" \"\"))]\n   \"TARGET_H8300S && !TARGET_NORMAL_MODE\n    && h8300_regs_ok_for_stm (4, operands)\"\n   \"ldm.l\\\\t@er7+,%S0-%S3\"\n@@ -2536,12 +2524,11 @@\n ;; the shift count dies, then we just use that register.\n \n (define_split\n-  [(parallel\n-     [(set (match_operand 0 \"register_operand\" \"\")\n-\t   (match_operator 2 \"nshift_operator\"\n-\t     [(match_dup 0)\n-\t      (match_operand:QI 1 \"register_operand\" \"\")]))\n-      (clobber (match_operand:QI 3 \"register_operand\" \"\"))])]\n+  [(set (match_operand 0 \"register_operand\" \"\")\n+\t(match_operator 2 \"nshift_operator\"\n+\t\t\t[(match_dup 0)\n+\t\t\t (match_operand:QI 1 \"register_operand\" \"\")]))\n+   (clobber (match_operand:QI 3 \"register_operand\" \"\"))]\n   \"flow2_completed\n    && find_regno_note (insn, REG_DEAD, REGNO (operands[1]))\"\n   [(set (cc0)\n@@ -2568,12 +2555,11 @@\n    operands[5] = gen_label_rtx ();\")\n \n (define_split\n-  [(parallel\n-     [(set (match_operand 0 \"register_operand\" \"\")\n-\t   (match_operator 2 \"nshift_operator\"\n-\t     [(match_dup 0)\n-\t      (match_operand:QI 1 \"register_operand\" \"\")]))\n-      (clobber (match_operand:QI 3 \"register_operand\" \"\"))])]\n+  [(set (match_operand 0 \"register_operand\" \"\")\n+\t(match_operator 2 \"nshift_operator\"\n+\t\t\t[(match_dup 0)\n+\t\t\t (match_operand:QI 1 \"register_operand\" \"\")]))\n+   (clobber (match_operand:QI 3 \"register_operand\" \"\"))]\n   \"flow2_completed\n    && !find_regno_note (insn, REG_DEAD, REGNO (operands[1]))\"\n   [(set (match_dup 3)\n@@ -3339,12 +3325,11 @@\n   \"#\")\n \n (define_split\n-  [(parallel\n-    [(set (match_operand:SI 0 \"register_operand\" \"\")\n-\t  (ior:SI (ashift:SI (match_operand:SI 1 \"register_operand\" \"\")\n-\t\t\t     (const_int 23))\n-\t\t  (match_dup 0)))\n-     (clobber (match_operand:SI 2 \"register_operand\" \"\"))])]\n+  [(set (match_operand:SI 0 \"register_operand\" \"\")\n+\t(ior:SI (ashift:SI (match_operand:SI 1 \"register_operand\" \"\")\n+\t\t\t   (const_int 23))\n+\t\t(match_dup 0)))\n+   (clobber (match_operand:SI 2 \"register_operand\" \"\"))]\n   \"(TARGET_H8300H || TARGET_H8300S)\n    && flow2_completed\n    && find_regno_note (insn, REG_DEAD, REGNO (operands[1]))\n@@ -3360,12 +3345,11 @@\n   \"operands[3] = gen_rtx_REG (HImode, REGNO (operands[1]));\")\n \n (define_split\n-  [(parallel\n-    [(set (match_operand:SI 0 \"register_operand\" \"\")\n-\t  (ior:SI (ashift:SI (match_operand:SI 1 \"register_operand\" \"\")\n-\t\t\t     (const_int 23))\n-\t\t  (match_dup 0)))\n-     (clobber (match_operand:SI 2 \"register_operand\" \"\"))])]\n+  [(set (match_operand:SI 0 \"register_operand\" \"\")\n+\t(ior:SI (ashift:SI (match_operand:SI 1 \"register_operand\" \"\")\n+\t\t\t   (const_int 23))\n+\t\t(match_dup 0)))\n+   (clobber (match_operand:SI 2 \"register_operand\" \"\"))]\n   \"(TARGET_H8300H || TARGET_H8300S)\n    && flow2_completed\n    && !(find_regno_note (insn, REG_DEAD, REGNO (operands[1]))\n@@ -3444,12 +3428,11 @@\n   \"#\")\n \n (define_split\n-  [(parallel\n-    [(set (match_operand:SI 0 \"register_operand\" \"\")\n-\t  (plus:SI (mult:SI (match_operand:SI 1 \"register_operand\" \"\")\n-\t\t\t    (const_int 8388608))\n-\t\t   (match_dup 0)))\n-     (clobber (match_operand:SI 2 \"register_operand\" \"\"))])]\n+  [(set (match_operand:SI 0 \"register_operand\" \"\")\n+\t(plus:SI (mult:SI (match_operand:SI 1 \"register_operand\" \"\")\n+\t\t\t  (const_int 8388608))\n+\t\t (match_dup 0)))\n+   (clobber (match_operand:SI 2 \"register_operand\" \"\"))]\n   \"(TARGET_H8300H || TARGET_H8300S)\n    && flow2_completed\n    && find_regno_note (insn, REG_DEAD, REGNO (operands[1]))\n@@ -3465,12 +3448,11 @@\n   \"operands[3] = gen_rtx_REG (HImode, REGNO (operands[1]));\")\n \n (define_split\n-  [(parallel\n-    [(set (match_operand:SI 0 \"register_operand\" \"\")\n-\t  (plus:SI (mult:SI (match_operand:SI 1 \"register_operand\" \"\")\n-\t\t\t    (const_int 8388608))\n-\t\t   (match_dup 0)))\n-     (clobber (match_operand:SI 2 \"register_operand\" \"\"))])]\n+  [(set (match_operand:SI 0 \"register_operand\" \"\")\n+\t(plus:SI (mult:SI (match_operand:SI 1 \"register_operand\" \"\")\n+\t\t\t  (const_int 8388608))\n+\t\t (match_dup 0)))\n+   (clobber (match_operand:SI 2 \"register_operand\" \"\"))]\n   \"(TARGET_H8300H || TARGET_H8300S)\n    && flow2_completed\n    && !(find_regno_note (insn, REG_DEAD, REGNO (operands[1]))"}]}