

================================================================
== Vitis HLS Report for 'feedforward_burst'
================================================================
* Date:           Sun Jun 15 01:02:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   110520|   110520|  1.105 ms|  1.105 ms|  110521|  110521|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+------------------------------------------------+
        |                                                                        |                                                             |  Latency (cycles) |   Latency (absolute)  |     Interval    |                    Pipeline                    |
        |                                Instance                                |                            Module                           |   min   |   max   |    min    |    max    |   min  |   max  |                      Type                      |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+------------------------------------------------+
        |grp_feedforward_burst_Pipeline_1_fu_802                                 |feedforward_burst_Pipeline_1                                 |      787|      787|   7.870 us|   7.870 us|     785|     785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810                  |feedforward_burst_Pipeline_VITIS_LOOP_206_1                  |      787|      787|   7.870 us|   7.870 us|     785|     785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815   |feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2   |   100359|   100359|   1.004 ms|   1.004 ms|  100353|  100353|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824                  |feedforward_burst_Pipeline_VITIS_LOOP_216_2                  |       67|       67|   0.670 us|   0.670 us|      65|      65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830                  |feedforward_burst_Pipeline_VITIS_LOOP_223_3                  |      131|      131|   1.310 us|   1.310 us|     129|     129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837  |feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21  |     8197|     8197|  81.970 us|  81.970 us|    8193|    8193|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848                  |feedforward_burst_Pipeline_VITIS_LOOP_233_4                  |       18|       18|   0.180 us|   0.180 us|      17|      17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856                  |feedforward_burst_Pipeline_VITIS_LOOP_240_5                  |       67|       67|   0.670 us|   0.670 us|      65|      65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865                   |feedforward_burst_Pipeline_VITIS_LOOP_49_1                   |       14|       14|   0.140 us|   0.140 us|      11|      11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938                  |feedforward_burst_Pipeline_VITIS_LOOP_250_6                  |       12|       12|   0.120 us|   0.120 us|      11|      11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_burst_Pipeline_11_fu_943                                |feedforward_burst_Pipeline_11                                |       13|       13|   0.130 us|   0.130 us|      11|      11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       13|    1|    2253|   3784|    -|
|Memory           |        6|    -|     323|     40|    0|
|Multiplexer      |        -|    -|       0|   1438|    -|
|Register         |        -|    -|     268|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       19|    1|    2844|   5262|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        6|   ~0|       2|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                                         |control_s_axi                                                |        0|   0|  176|   296|    0|
    |grp_feedforward_burst_Pipeline_1_fu_802                                 |feedforward_burst_Pipeline_1                                 |        0|   0|   68|    75|    0|
    |grp_feedforward_burst_Pipeline_11_fu_943                                |feedforward_burst_Pipeline_11                                |        0|   0|   41|    75|    0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810                  |feedforward_burst_Pipeline_VITIS_LOOP_206_1                  |        0|   0|   36|   103|    0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824                  |feedforward_burst_Pipeline_VITIS_LOOP_216_2                  |        0|   0|  101|   131|    0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830                  |feedforward_burst_Pipeline_VITIS_LOOP_223_3                  |        0|   0|   30|   138|    0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848                  |feedforward_burst_Pipeline_VITIS_LOOP_233_4                  |        0|   0|   26|   208|    0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856                  |feedforward_burst_Pipeline_VITIS_LOOP_240_5                  |        0|   0|   27|   126|    0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938                  |feedforward_burst_Pipeline_VITIS_LOOP_250_6                  |        0|   0|   11|   103|    0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865                   |feedforward_burst_Pipeline_VITIS_LOOP_49_1                   |        0|   0|  182|  1056|    0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815   |feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2   |        8|   1|  398|   407|    0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837  |feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21  |        1|   0|  333|   343|    0|
    |gmem_m_axi_U                                                            |gmem_m_axi                                                   |        4|   0|  824|   723|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                   |                                                             |       13|   1| 2253|  3784|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |X0_input_U              |X0_input_RAM_AUTO_1R1W            |        2|   0|   0|    0|   784|   32|     1|        25088|
    |layer1_activations_U    |layer1_activations_RAM_AUTO_1R1W  |        2|   0|   0|    0|    64|   32|     1|         2048|
    |layer1_activations_1_U  |layer1_activations_RAM_AUTO_1R1W  |        2|   0|   0|    0|    64|   32|     1|         2048|
    |layer1_quant_U          |layer1_quant_RAM_AUTO_1R1W        |        0|   1|   2|    0|   128|    1|     1|          128|
    |layer2_activations_U    |layer2_activations_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |layer2_activations_1_U  |layer2_activations_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |layer2_activations_2_U  |layer2_activations_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |layer2_activations_3_U  |layer2_activations_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |layer2_quant_U          |layer2_quant_RAM_AUTO_1R1W        |        0|   2|   1|    0|    64|    1|     1|           64|
    |layer3_activations_U    |layer3_activations_RAM_AUTO_1R1W  |        0|  64|   5|    0|    10|   32|     1|          320|
    +------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                                  |        6| 323|  40|    0|  1178|  258|    10|        31744|
    +------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |X0_input_address0              |   20|          4|   10|         40|
    |X0_input_ce0                   |   20|          4|    1|          4|
    |X0_input_ce1                   |    9|          2|    1|          2|
    |X0_input_d0                    |   14|          3|   32|         96|
    |X0_input_we0                   |   14|          3|    1|          3|
    |ap_NS_fsm                      |  321|         70|    1|         70|
    |gmem_0_ARADDR                  |   14|          3|   64|        192|
    |gmem_0_ARLEN                   |   14|          3|   32|         96|
    |gmem_0_ARVALID                 |   14|          3|    1|          3|
    |gmem_0_AWADDR                  |   14|          3|   64|        192|
    |gmem_0_AWLEN                   |   14|          3|   32|         96|
    |gmem_0_AWVALID                 |   14|          3|    1|          3|
    |gmem_0_BREADY                  |   14|          3|    1|          3|
    |gmem_0_RREADY                  |    9|          2|    1|          2|
    |gmem_0_WVALID                  |    9|          2|    1|          2|
    |gmem_blk_n_AR                  |    9|          2|    1|          2|
    |gmem_blk_n_AW                  |    9|          2|    1|          2|
    |gmem_blk_n_B                   |    9|          2|    1|          2|
    |layer1_activations_1_address0  |   20|          4|    6|         24|
    |layer1_activations_1_ce0       |   20|          4|    1|          4|
    |layer1_activations_1_ce1       |    9|          2|    1|          2|
    |layer1_activations_1_d0        |   14|          3|   32|         96|
    |layer1_activations_1_we0       |   14|          3|    1|          3|
    |layer1_activations_address0    |   20|          4|    6|         24|
    |layer1_activations_ce0         |   20|          4|    1|          4|
    |layer1_activations_ce1         |    9|          2|    1|          2|
    |layer1_activations_d0          |   14|          3|   32|         96|
    |layer1_activations_we0         |   14|          3|    1|          3|
    |layer1_quant_address0          |   14|          3|    7|         21|
    |layer1_quant_ce0               |   14|          3|    1|          3|
    |layer1_quant_we0               |    9|          2|    1|          2|
    |layer2_activations_1_address0  |   20|          4|    4|         16|
    |layer2_activations_1_ce0       |   20|          4|    1|          4|
    |layer2_activations_1_ce1       |    9|          2|    1|          2|
    |layer2_activations_1_d0        |   14|          3|   32|         96|
    |layer2_activations_1_we0       |   14|          3|    1|          3|
    |layer2_activations_2_address0  |   20|          4|    4|         16|
    |layer2_activations_2_ce0       |   20|          4|    1|          4|
    |layer2_activations_2_ce1       |    9|          2|    1|          2|
    |layer2_activations_2_d0        |   14|          3|   32|         96|
    |layer2_activations_2_we0       |   14|          3|    1|          3|
    |layer2_activations_3_address0  |   20|          4|    4|         16|
    |layer2_activations_3_ce0       |   20|          4|    1|          4|
    |layer2_activations_3_ce1       |    9|          2|    1|          2|
    |layer2_activations_3_d0        |   14|          3|   32|         96|
    |layer2_activations_3_we0       |   14|          3|    1|          3|
    |layer2_activations_address0    |   20|          4|    4|         16|
    |layer2_activations_ce0         |   20|          4|    1|          4|
    |layer2_activations_ce1         |    9|          2|    1|          2|
    |layer2_activations_d0          |   14|          3|   32|         96|
    |layer2_activations_we0         |   14|          3|    1|          3|
    |layer2_quant_address0          |    9|          2|    6|         12|
    |layer2_quant_address0_local    |  147|         33|    6|        198|
    |layer2_quant_address1_local    |  147|         33|    6|        198|
    |layer2_quant_ce0               |    9|          2|    1|          2|
    |layer2_quant_we0               |    9|          2|    1|          2|
    |layer3_activations_address0    |   20|          4|    4|         16|
    |layer3_activations_ce0         |   20|          4|    1|          4|
    |layer3_activations_ce1         |    9|          2|    1|          2|
    |layer3_activations_d0          |   14|          3|   32|         96|
    |layer3_activations_we0         |   14|          3|    1|          3|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 1438|        309|  552|       2111|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |  69|   0|   69|          0|
    |grp_feedforward_burst_Pipeline_11_fu_943_ap_start_reg                                |   1|   0|    1|          0|
    |grp_feedforward_burst_Pipeline_1_fu_802_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810_ap_start_reg                  |   1|   0|    1|          0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824_ap_start_reg                  |   1|   0|    1|          0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830_ap_start_reg                  |   1|   0|    1|          0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848_ap_start_reg                  |   1|   0|    1|          0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856_ap_start_reg                  |   1|   0|    1|          0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938_ap_start_reg                  |   1|   0|    1|          0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815_ap_start_reg   |   1|   0|    1|          0|
    |grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865_ap_start_reg                   |   1|   0|    1|          0|
    |layer2_quant_load_10_reg_1118                                                        |   1|   0|    1|          0|
    |layer2_quant_load_11_reg_1123                                                        |   1|   0|    1|          0|
    |layer2_quant_load_12_reg_1138                                                        |   1|   0|    1|          0|
    |layer2_quant_load_13_reg_1143                                                        |   1|   0|    1|          0|
    |layer2_quant_load_14_reg_1158                                                        |   1|   0|    1|          0|
    |layer2_quant_load_15_reg_1163                                                        |   1|   0|    1|          0|
    |layer2_quant_load_16_reg_1178                                                        |   1|   0|    1|          0|
    |layer2_quant_load_17_reg_1183                                                        |   1|   0|    1|          0|
    |layer2_quant_load_18_reg_1198                                                        |   1|   0|    1|          0|
    |layer2_quant_load_19_reg_1203                                                        |   1|   0|    1|          0|
    |layer2_quant_load_1_reg_1023                                                         |   1|   0|    1|          0|
    |layer2_quant_load_20_reg_1218                                                        |   1|   0|    1|          0|
    |layer2_quant_load_21_reg_1223                                                        |   1|   0|    1|          0|
    |layer2_quant_load_22_reg_1238                                                        |   1|   0|    1|          0|
    |layer2_quant_load_23_reg_1243                                                        |   1|   0|    1|          0|
    |layer2_quant_load_24_reg_1258                                                        |   1|   0|    1|          0|
    |layer2_quant_load_25_reg_1263                                                        |   1|   0|    1|          0|
    |layer2_quant_load_26_reg_1278                                                        |   1|   0|    1|          0|
    |layer2_quant_load_27_reg_1283                                                        |   1|   0|    1|          0|
    |layer2_quant_load_28_reg_1298                                                        |   1|   0|    1|          0|
    |layer2_quant_load_29_reg_1303                                                        |   1|   0|    1|          0|
    |layer2_quant_load_2_reg_1038                                                         |   1|   0|    1|          0|
    |layer2_quant_load_30_reg_1318                                                        |   1|   0|    1|          0|
    |layer2_quant_load_31_reg_1323                                                        |   1|   0|    1|          0|
    |layer2_quant_load_32_reg_1338                                                        |   1|   0|    1|          0|
    |layer2_quant_load_33_reg_1343                                                        |   1|   0|    1|          0|
    |layer2_quant_load_34_reg_1358                                                        |   1|   0|    1|          0|
    |layer2_quant_load_35_reg_1363                                                        |   1|   0|    1|          0|
    |layer2_quant_load_36_reg_1378                                                        |   1|   0|    1|          0|
    |layer2_quant_load_37_reg_1383                                                        |   1|   0|    1|          0|
    |layer2_quant_load_38_reg_1398                                                        |   1|   0|    1|          0|
    |layer2_quant_load_39_reg_1403                                                        |   1|   0|    1|          0|
    |layer2_quant_load_3_reg_1043                                                         |   1|   0|    1|          0|
    |layer2_quant_load_40_reg_1418                                                        |   1|   0|    1|          0|
    |layer2_quant_load_41_reg_1423                                                        |   1|   0|    1|          0|
    |layer2_quant_load_42_reg_1438                                                        |   1|   0|    1|          0|
    |layer2_quant_load_43_reg_1443                                                        |   1|   0|    1|          0|
    |layer2_quant_load_44_reg_1458                                                        |   1|   0|    1|          0|
    |layer2_quant_load_45_reg_1463                                                        |   1|   0|    1|          0|
    |layer2_quant_load_46_reg_1478                                                        |   1|   0|    1|          0|
    |layer2_quant_load_47_reg_1483                                                        |   1|   0|    1|          0|
    |layer2_quant_load_48_reg_1498                                                        |   1|   0|    1|          0|
    |layer2_quant_load_49_reg_1503                                                        |   1|   0|    1|          0|
    |layer2_quant_load_4_reg_1058                                                         |   1|   0|    1|          0|
    |layer2_quant_load_50_reg_1518                                                        |   1|   0|    1|          0|
    |layer2_quant_load_51_reg_1523                                                        |   1|   0|    1|          0|
    |layer2_quant_load_52_reg_1538                                                        |   1|   0|    1|          0|
    |layer2_quant_load_53_reg_1543                                                        |   1|   0|    1|          0|
    |layer2_quant_load_54_reg_1558                                                        |   1|   0|    1|          0|
    |layer2_quant_load_55_reg_1563                                                        |   1|   0|    1|          0|
    |layer2_quant_load_56_reg_1578                                                        |   1|   0|    1|          0|
    |layer2_quant_load_57_reg_1583                                                        |   1|   0|    1|          0|
    |layer2_quant_load_58_reg_1598                                                        |   1|   0|    1|          0|
    |layer2_quant_load_59_reg_1603                                                        |   1|   0|    1|          0|
    |layer2_quant_load_5_reg_1063                                                         |   1|   0|    1|          0|
    |layer2_quant_load_60_reg_1618                                                        |   1|   0|    1|          0|
    |layer2_quant_load_61_reg_1623                                                        |   1|   0|    1|          0|
    |layer2_quant_load_62_reg_1638                                                        |   1|   0|    1|          0|
    |layer2_quant_load_63_reg_1643                                                        |   1|   0|    1|          0|
    |layer2_quant_load_6_reg_1078                                                         |   1|   0|    1|          0|
    |layer2_quant_load_7_reg_1083                                                         |   1|   0|    1|          0|
    |layer2_quant_load_8_reg_1098                                                         |   1|   0|    1|          0|
    |layer2_quant_load_9_reg_1103                                                         |   1|   0|    1|          0|
    |layer2_quant_load_reg_1018                                                           |   1|   0|    1|          0|
    |trunc_ln4_reg_997                                                                    |  62|   0|   62|          0|
    |trunc_ln_reg_991                                                                     |  62|   0|   62|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 268|   0|  268|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  feedforward_burst|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  feedforward_burst|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  feedforward_burst|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|               gmem|       pointer|
+-----------------------+-----+-----+------------+-------------------+--------------+

