#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000176bfee8900 .scope module, "tb_alu" "tb_alu" 2 4;
 .timescale -9 -12;
v00000176bfef3d10_0 .var "A", 3 0;
v00000176bfef3db0_0 .var "B", 3 0;
v00000176bfef3e50_0 .var "clk", 0 0;
v00000176bfef3ef0_0 .var/i "i", 31 0;
v00000176bfef3f90_0 .net "out", 7 0, v00000176c005bda0_0;  1 drivers
v00000176bfef4030_0 .var "res", 0 0;
v00000176bfef40d0_0 .var "select", 4 0;
S_00000176bfeec1b0 .scope module, "DUT" "ALU" 2 12, 3 1 0, S_00000176bfee8900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /OUTPUT 8 "out";
    .port_info 5 /INPUT 5 "select";
v00000176bfee8a90_0 .net "A", 3 0, v00000176bfef3d10_0;  1 drivers
v00000176bfeec340_0 .net "B", 3 0, v00000176bfef3db0_0;  1 drivers
v00000176bfeec3e0_0 .net "clk", 0 0, v00000176bfef3e50_0;  1 drivers
v00000176c005bda0_0 .var "out", 7 0;
v00000176c005be40_0 .net "res", 0 0, v00000176bfef4030_0;  1 drivers
v00000176bfef3c70_0 .net "select", 4 0, v00000176bfef40d0_0;  1 drivers
E_00000176bfee96b0/0 .event negedge, v00000176c005be40_0;
E_00000176bfee96b0/1 .event posedge, v00000176bfeec3e0_0;
E_00000176bfee96b0 .event/or E_00000176bfee96b0/0, E_00000176bfee96b0/1;
    .scope S_00000176bfeec1b0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000176c005bda0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_00000176bfeec1b0;
T_1 ;
    %wait E_00000176bfee96b0;
    %load/vec4 v00000176c005be40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000176c005bda0_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000176bfef3c70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %load/vec4 v00000176bfee8a90_0;
    %pad/u 8;
    %load/vec4 v00000176bfeec340_0;
    %pad/u 8;
    %add;
    %store/vec4 v00000176c005bda0_0, 0, 8;
    %jmp T_1.18;
T_1.2 ;
    %load/vec4 v00000176bfee8a90_0;
    %pad/u 8;
    %load/vec4 v00000176bfeec340_0;
    %pad/u 8;
    %add;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.3 ;
    %load/vec4 v00000176bfee8a90_0;
    %pad/u 8;
    %load/vec4 v00000176bfeec340_0;
    %pad/u 8;
    %sub;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.4 ;
    %load/vec4 v00000176bfeec340_0;
    %pad/u 8;
    %load/vec4 v00000176bfee8a90_0;
    %pad/u 8;
    %sub;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.5 ;
    %load/vec4 v00000176bfee8a90_0;
    %pad/u 8;
    %load/vec4 v00000176bfeec340_0;
    %pad/u 8;
    %mul;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.6 ;
    %load/vec4 v00000176bfee8a90_0;
    %pad/u 8;
    %load/vec4 v00000176bfeec340_0;
    %pad/u 8;
    %and;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.7 ;
    %load/vec4 v00000176bfee8a90_0;
    %pad/u 8;
    %load/vec4 v00000176bfeec340_0;
    %pad/u 8;
    %or;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.8 ;
    %load/vec4 v00000176bfee8a90_0;
    %pad/u 8;
    %load/vec4 v00000176bfeec340_0;
    %pad/u 8;
    %xor;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.9 ;
    %load/vec4 v00000176bfee8a90_0;
    %pad/u 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.10 ;
    %load/vec4 v00000176bfee8a90_0;
    %pad/u 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.11 ;
    %load/vec4 v00000176bfeec340_0;
    %pad/u 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.12 ;
    %load/vec4 v00000176bfeec340_0;
    %pad/u 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000176bfee8a90_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000176bfeec340_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.15 ;
    %load/vec4 v00000176bfee8a90_0;
    %load/vec4 v00000176bfeec340_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.16 ;
    %load/vec4 v00000176bfeec340_0;
    %load/vec4 v00000176bfee8a90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.21, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_1.22, 8;
T_1.21 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_1.22, 8;
 ; End of false expr.
    %blend;
T_1.22;
    %assign/vec4 v00000176c005bda0_0, 0;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000176bfee8900;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176bfef3e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000176bfef4030_0, 0, 1;
    %vpi_call 2 18 "$display", "Running testbench" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000176bfee8900;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000176bfef3e50_0;
    %nor/r;
    %store/vec4 v00000176bfef3e50_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000176bfee8900;
T_4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000176bfef3d10_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000176bfef3db0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000176bfef40d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176bfef3ef0_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000176bfef3ef0_0;
    %cmpi/s 14, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v00000176bfef40d0_0;
    %addi 1, 0, 5;
    %store/vec4 v00000176bfef40d0_0, 0, 5;
    %delay 20000, 0;
    %load/vec4 v00000176bfef3ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176bfef3ef0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000176bfee8900;
T_5 ;
    %delay 160000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000176bfef3d10_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000176bfef3db0_0, 0, 4;
    %delay 100000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000176bfef3d10_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000176bfef3db0_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_00000176bfee8900;
T_6 ;
    %delay 340000, 0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000176bfef40d0_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v00000176bfef40d0_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_00000176bfee8900;
T_7 ;
    %vpi_call 2 64 "$monitor", "At time %t 'A'=%b and 'B'=%b and 'select'=%d and 'out'=%b", $time, v00000176bfef3d10_0, v00000176bfef3db0_0, v00000176bfef40d0_0, v00000176bfef3f90_0 {0 0 0};
    %delay 400000, 0;
    %vpi_call 2 65 "$display", "Testbench is OK!" {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000176bfee8900;
T_8 ;
    %vpi_call 2 70 "$dumpfile", "qqq.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ALU.v";
    "./ALU.v";
