<html><body><samp><pre>
<!@TC:1452390814>
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: /usr/local/diamond/3.4_x64/synpbase
#OS: Linux 
#Hostname: nick-laptop

#Implementation: impl1

<a name=compilerReport1>Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1452390815> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

/usr/local/diamond/3.4_x64/synpbase/bin/c_ver: 186: [: unexpected operator
/usr/local/diamond/3.4_x64/synpbase/bin/c_ver: 200: [: !=: argument expected
<a name=compilerReport2>Synopsys Verilog Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1452390815> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Running on host :nick-laptop
@I::"/usr/local/diamond/3.4_x64/synpbase/lib/lucent/machxo2.v"
@I::"/usr/local/diamond/3.4_x64/synpbase/lib/lucent/pmi_def.v"
/usr/local/diamond/3.4_x64/synpbase/bin/s2o: 186: [: unexpected operator
/usr/local/diamond/3.4_x64/synpbase/bin/s2o: 200: [: !=: argument expected
@I::"/usr/local/diamond/3.4_x64/synpbase/lib/vlog/umr_capim.v"
@I::"/usr/local/diamond/3.4_x64/synpbase/lib/vlog/scemi_objects.v"
@I::"/usr/local/diamond/3.4_x64/synpbase/lib/vlog/scemi_pipes.svh"
@I::"/usr/local/diamond/3.4_x64/synpbase/lib/vlog/hypermods.v"
@I::"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv"
@I::"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv"
@I::"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/clk.sv"
@I::"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv"
@I::"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv"
Verilog syntax check successful!
File /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv changed - recompiling
Selecting top level module UniboardTop
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/clk.sv:6:7:6:20:@N:CG364:@XP_MSG">clk.sv(6)</a><!@TM:1452390815> | Synthesizing module ClockDividerP

	factor=32'b00000000000000000000000000001100
   Generated name = ClockDividerP_12s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:7:7:7:19:@N:CG364:@XP_MSG">uart.sv(7)</a><!@TM:1452390815> | Synthesizing module UARTReceiver

	baud_div=32'b00000000000000000000000000001100
   Generated name = UARTReceiver_12s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:87:7:87:22:@N:CG364:@XP_MSG">uart.sv(87)</a><!@TM:1452390815> | Synthesizing module UARTTransmitter

	baud_div=32'b00000000000000000000000000001100
   Generated name = UARTTransmitter_12s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:25:7:25:24:@N:CG364:@XP_MSG">uniboard.sv(25)</a><!@TM:1452390815> | Synthesizing module ProtocolInterface

	baud_div=32'b00000000000000000000000000001100
   Generated name = ProtocolInterface_12s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:334:7:334:22:@N:CG364:@XP_MSG">uniboard.sv(334)</a><!@TM:1452390815> | Synthesizing module DummyPeripheral

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/clk.sv:37:7:37:19:@N:CG364:@XP_MSG">clk.sv(37)</a><!@TM:1452390815> | Synthesizing module ClockDivider

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:7:7:7:19:@N:CG364:@XP_MSG">pwm.sv(7)</a><!@TM:1452390815> | Synthesizing module PWMGenerator

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:41:7:41:20:@N:CG364:@XP_MSG">pwm.sv(41)</a><!@TM:1452390815> | Synthesizing module PWMPeripheral

<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:64:1:64:7:@W:CL189:@XP_MSG">pwm.sv(64)</a><!@TM:1452390815> | Register bit read_size[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:64:1:64:7:@W:CL189:@XP_MSG">pwm.sv(64)</a><!@TM:1452390815> | Register bit read_size[2] is always 0, optimizing ...</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:7:7:7:20:@N:CG364:@XP_MSG">arm.sv(7)</a><!@TM:1452390815> | Synthesizing module ArmPeripheral

	axis_haddr=8'b00000000
   Generated name = ArmPeripheral_0

<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@W:CL189:@XP_MSG">arm.sv(66)</a><!@TM:1452390815> | Register bit read_size[1] is always 0, optimizing ...</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:113:7:113:18:@N:CG364:@XP_MSG">pwm.sv(113)</a><!@TM:1452390815> | Synthesizing module PWMReceiver

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:179:7:179:19:@N:CG364:@XP_MSG">pwm.sv(179)</a><!@TM:1452390815> | Synthesizing module RCPeripheral

<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:206:1:206:7:@W:CL189:@XP_MSG">pwm.sv(206)</a><!@TM:1452390815> | Register bit read_size[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:206:1:206:7:@W:CL189:@XP_MSG">pwm.sv(206)</a><!@TM:1452390815> | Register bit read_size[2] is always 0, optimizing ...</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:346:7:346:18:@N:CG364:@XP_MSG">uniboard.sv(346)</a><!@TM:1452390815> | Synthesizing module UniboardTop

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:384:13:384:18:@W:CL246:@XP_MSG">uniboard.sv(384)</a><!@TM:1452390815> | Input port bits 3 to 1 of limit[3:0] are unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:410:7:410:12:@W:CL247:@XP_MSG">uniboard.sv(410)</a><!@TM:1452390815> | Input port bit 6 of debug[8:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:366:16:366:32:@W:CL159:@XP_MSG">uniboard.sv(366)</a><!@TM:1452390815> | Input Stepper_Y_nFault is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:374:16:374:32:@W:CL159:@XP_MSG">uniboard.sv(374)</a><!@TM:1452390815> | Input Stepper_Z_nFault is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:382:16:382:32:@W:CL159:@XP_MSG">uniboard.sv(382)</a><!@TM:1452390815> | Input Stepper_A_nFault is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:392:13:392:23:@W:CL159:@XP_MSG">uniboard.sv(392)</a><!@TM:1452390815> | Input encoder_ra is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:393:13:393:23:@W:CL159:@XP_MSG">uniboard.sv(393)</a><!@TM:1452390815> | Input encoder_rb is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:394:13:394:23:@W:CL159:@XP_MSG">uniboard.sv(394)</a><!@TM:1452390815> | Input encoder_ri is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:395:13:395:23:@W:CL159:@XP_MSG">uniboard.sv(395)</a><!@TM:1452390815> | Input encoder_la is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:396:13:396:23:@W:CL159:@XP_MSG">uniboard.sv(396)</a><!@TM:1452390815> | Input encoder_lb is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:397:13:397:23:@W:CL159:@XP_MSG">uniboard.sv(397)</a><!@TM:1452390815> | Input encoder_li is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:408:13:408:23:@W:CL159:@XP_MSG">uniboard.sv(408)</a><!@TM:1452390815> | Input xbee_pause is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:126:1:126:7:@W:CL189:@XP_MSG">pwm.sv(126)</a><!@TM:1452390815> | Register bit count[14] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:126:1:126:7:@W:CL189:@XP_MSG">pwm.sv(126)</a><!@TM:1452390815> | Register bit count[15] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@W:CL189:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390815> | Register bit bufcount[3] is always 0, optimizing ...</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 98MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan  9 17:53:35 2016

###########################################################]
/usr/local/diamond/3.4_x64/synpbase/bin/syn_nfilter: 186: [: unexpected operator
/usr/local/diamond/3.4_x64/synpbase/bin/syn_nfilter: 200: [: !=: argument expected
<a name=compilerReport3>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1452390815> | Running in 64-bit mode 
File /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan  9 17:53:35 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan  9 17:53:35 2016

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1452390816> | Running in 64-bit mode 
File /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/synwork/Uniboard_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan  9 17:53:36 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Lattice Technology Pre-mapping, Version map201409latrcp1, Build 005R, Built Feb 11 2015 00:25:34</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Reading constraint file: /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/constraints.fdc
Linked File: <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project:@XP_FILE">project</a>
Printing clock  summary report in "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/Uniboard_impl1_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1452390817> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1452390817> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1452390817> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist UniboardTop

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)



<a name=mapperReport6>@S |Clock Summary</a>
****************

Start                                             Requested     Requested     Clock                        Clock           
Clock                                             Frequency     Period        Type                         Group           
---------------------------------------------------------------------------------------------------------------------------
ClockDividerP_12s_1|clk_o_derived_clock           11.9 MHz      84.000        derived (from clk_12MHz)     default_clkgroup
ClockDivider_1|clk_o_derived_clock                11.9 MHz      84.000        derived (from clk_12MHz)     default_clkgroup
ProtocolInterface_12s|select_derived_clock[2]     11.9 MHz      84.000        derived (from clk_12MHz)     default_clkgroup
ProtocolInterface_12s|select_derived_clock[7]     11.9 MHz      84.000        derived (from clk_12MHz)     default_clkgroup
clk_12MHz                                         11.9 MHz      84.000        declared                     default_clkgroup
===========================================================================================================================

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan  9 17:53:36 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Lattice Technology Mapper, Version map201409latrcp1, Build 005R, Built Feb 11 2015 00:25:34</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1452390824> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1452390824> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:251:11:251:39:@N:MF179:@XP_MSG">uniboard.sv(251)</a><!@TM:1452390824> | Found 5 bit by 5 bit '==' comparator, 'sendcount\[0\]2'
@N: : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@N::@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Found counter in view:work.ArmPeripheral_0(verilog) inst register\[3\][31:0]
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1452390824> | Found 32 bit by 32 bit '==' comparator, 'count\[0\]2' 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 159MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 159MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[31] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[30] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[29] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[28] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[27] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[26] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[25] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[24] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[23] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[22] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[21] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[20] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[19] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[18] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[17] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[16] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[15] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[14] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[13] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[12] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[11] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[10] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[9] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[8] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[6] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[5] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[3] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[1] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[0] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[127] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[126] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[125] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[124] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[123] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[122] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[121] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[120] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[119] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[118] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[117] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[116] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[115] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[114] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[113] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[112] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[111] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[110] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[109] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[108] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[107] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[106] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[105] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[104] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[103] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[102] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[101] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[100] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[99] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[98] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[97] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[96] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[95] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[94] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[93] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[92] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[91] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[90] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[89] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[88] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[87] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[86] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[85] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[84] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[83] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[82] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[81] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[80] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[79] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[78] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[77] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[76] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[75] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[74] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[73] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[72] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[71] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[70] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[69] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[68] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[67] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[66] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[65] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[64] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[63] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[62] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[61] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[60] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[59] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[58] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[57] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[56] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[55] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[54] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[53] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[52] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[51] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[50] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[49] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[48] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[47] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[46] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[45] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[44] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[43] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[42] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[41] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[40] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[39] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[38] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[37] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[36] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[35] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[34] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[33] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:BN362:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Removing sequential instance protocol_interface.select[32] in hierarchy view:work.UniboardTop(verilog) because there are no references to its outputs 
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:254:22:254:36:@N:FA113:@XP_MSG">uniboard.sv(254)</a><!@TM:1452390824> | Pipelining module un20_sendcount_1[4:0]
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register sendcount\\\[0\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register sendcount\\\[1\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register sendcount\\\[2\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register sendcount\\\[3\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register sendcount\\\[4\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register buffer\\\[2\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register buffer\\\[3\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register buffer\\\[0\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register buffer\\\[4\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register buffer\\\[1\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register buffer\\\[5\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[0\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[8\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[10\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[11\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[14\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[3\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[6\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[7\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[15\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[2\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[1\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[9\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[12\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[13\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[4\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[5\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[16\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register reg_addr\\\[0\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[24\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register reg_addr\\\[2\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[26\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register reg_addr\\\[3\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[27\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register reg_addr\\\[6\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[30\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[19\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[22\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[23\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register reg_addr\\\[7\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[31\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[18\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[17\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register reg_addr\\\[1\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[25\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register reg_addr\\\[4\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[28\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register reg_addr\\\[5\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[29\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[21\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@N:MF169:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Register databus_out\\\[20\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:27:1:27:7:@N:MF169:@XP_MSG">uart.sv(27)</a><!@TM:1452390824> | Register data\\\[0\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:27:1:27:7:@N:MF169:@XP_MSG">uart.sv(27)</a><!@TM:1452390824> | Register data\\\[2\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:27:1:27:7:@N:MF169:@XP_MSG">uart.sv(27)</a><!@TM:1452390824> | Register data\\\[3\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:27:1:27:7:@N:MF169:@XP_MSG">uart.sv(27)</a><!@TM:1452390824> | Register data\\\[6\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:27:1:27:7:@N:MF169:@XP_MSG">uart.sv(27)</a><!@TM:1452390824> | Register data\\\[7\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:27:1:27:7:@N:MF169:@XP_MSG">uart.sv(27)</a><!@TM:1452390824> | Register data\\\[1\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:27:1:27:7:@N:MF169:@XP_MSG">uart.sv(27)</a><!@TM:1452390824> | Register data\\\[4\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:27:1:27:7:@N:MF169:@XP_MSG">uart.sv(27)</a><!@TM:1452390824> | Register data\\\[5\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:206:1:206:7:@N:MF169:@XP_MSG">pwm.sv(206)</a><!@TM:1452390824> | Register read_value\\\[0\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:206:1:206:7:@N:MF169:@XP_MSG">pwm.sv(206)</a><!@TM:1452390824> | Register read_value\\\[3\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:206:1:206:7:@N:MF169:@XP_MSG">pwm.sv(206)</a><!@TM:1452390824> | Register read_value\\\[5\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:206:1:206:7:@N:MF169:@XP_MSG">pwm.sv(206)</a><!@TM:1452390824> | Register read_value\\\[7\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:206:1:206:7:@N:MF169:@XP_MSG">pwm.sv(206)</a><!@TM:1452390824> | Register read_value\\\[6\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:206:1:206:7:@N:MF169:@XP_MSG">pwm.sv(206)</a><!@TM:1452390824> | Register read_value\\\[2\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:206:1:206:7:@N:MF169:@XP_MSG">pwm.sv(206)</a><!@TM:1452390824> | Register read_value\\\[4\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:206:1:206:7:@N:MF169:@XP_MSG">pwm.sv(206)</a><!@TM:1452390824> | Register read_value\\\[1\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:126:1:126:7:@N:MF169:@XP_MSG">pwm.sv(126)</a><!@TM:1452390824> | Register valid pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:126:1:126:7:@N:MF169:@XP_MSG">pwm.sv(126)</a><!@TM:1452390824> | Register period\\\[0\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:126:1:126:7:@N:MF169:@XP_MSG">pwm.sv(126)</a><!@TM:1452390824> | Register period\\\[3\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:126:1:126:7:@N:MF169:@XP_MSG">pwm.sv(126)</a><!@TM:1452390824> | Register period\\\[5\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:126:1:126:7:@N:MF169:@XP_MSG">pwm.sv(126)</a><!@TM:1452390824> | Register period\\\[7\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:126:1:126:7:@N:MF169:@XP_MSG">pwm.sv(126)</a><!@TM:1452390824> | Register period\\\[6\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:126:1:126:7:@N:MF169:@XP_MSG">pwm.sv(126)</a><!@TM:1452390824> | Register period\\\[2\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:126:1:126:7:@N:MF169:@XP_MSG">pwm.sv(126)</a><!@TM:1452390824> | Register period\\\[4\\\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:126:1:126:7:@N:MF169:@XP_MSG">pwm.sv(126)</a><!@TM:1452390824> | Register period\\\[1\\\] pushed in.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 159MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 159MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 159MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 159MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 197MB peak: 199MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 160MB peak: 199MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1452390824> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_31_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_30_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_29_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_28_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_27_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_26_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_25_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_24_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_23_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_22_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_21_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_20_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_19_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_18_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_17_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_16_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_15_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_14_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_13_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_12_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_11_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_10_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_9_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_8_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_7_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_6_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_5_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_4_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_3_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_2_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_1_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.register\[0\]_0_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:66:1:66:7:@A:BN291:@XP_MSG">arm.sv(66)</a><!@TM:1452390824> | Boundary register arm_x.int_step.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@A:BN291:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Boundary register protocol_interface.state\[3\].fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@A:BN291:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Boundary register protocol_interface.state\[0\].fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@A:BN291:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Boundary register protocol_interface.state\[2\].fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@A:BN291:@XP_MSG">uniboard.sv(70)</a><!@TM:1452390824> | Boundary register protocol_interface.state\[1\].fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:27:1:27:7:@A:BN291:@XP_MSG">uart.sv(27)</a><!@TM:1452390824> | Boundary register protocol_interface.uart_input.drdy.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 160MB peak: 199MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 812 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
188 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element     Drive Element Type           Fanout     Sample Instance
---------------------------------------------------------------------------------------------
<a href="@|S:clk_12MHz@|E:interface_reset@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk_12MHz           clock definition on port     812        interface_reset
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/Uniboard_impl1.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 158MB peak: 199MB)

Writing Analyst data base /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/synwork/Uniboard_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 159MB peak: 199MB)

Writing EDIF Netlist and constraint files
<font color=#A52A2A>@W:<a href="@W:MT558:@XP_HELP">MT558</a> : <!@TM:1452390824> | Unable to locate source for clock ProtocolInterface_12s|select_derived_clock[2]. Clock will not be forward annotated</font> 
<font color=#A52A2A>@W:<a href="@W:MT558:@XP_HELP">MT558</a> : <!@TM:1452390824> | Unable to locate source for clock ProtocolInterface_12s|select_derived_clock[7]. Clock will not be forward annotated</font> 
<font color=#A52A2A>@W:<a href="@W:MT558:@XP_HELP">MT558</a> : <!@TM:1452390824> | Unable to locate source for clock ClockDivider_1|clk_o_derived_clock. Clock will not be forward annotated</font> 
<font color=#A52A2A>@W:<a href="@W:MT558:@XP_HELP">MT558</a> : <!@TM:1452390824> | Unable to locate source for clock ClockDividerP_12s_1|clk_o_derived_clock. Clock will not be forward annotated</font> 
J-2014.09L
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1452390824> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 163MB peak: 199MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 161MB peak: 199MB)

Found clock clk_12MHz with period 84.00ns 


<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Jan  9 17:53:44 2016
#


Top view:               UniboardTop
Requested Frequency:    11.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/constraints.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1452390824> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1452390824> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: 72.326

                                                  Requested     Estimated     Requested     Estimated                Clock                        Clock           
Starting Clock                                    Frequency     Frequency     Period        Period        Slack      Type                         Group           
------------------------------------------------------------------------------------------------------------------------------------------------------------------
ClockDividerP_12s_1|clk_o_derived_clock           11.9 MHz      NA            84.000        NA            NA         derived (from clk_12MHz)     default_clkgroup
ClockDivider_1|clk_o_derived_clock                11.9 MHz      NA            84.000        NA            NA         derived (from clk_12MHz)     default_clkgroup
ProtocolInterface_12s|select_derived_clock[2]     11.9 MHz      NA            84.000        NA            NA         derived (from clk_12MHz)     default_clkgroup
ProtocolInterface_12s|select_derived_clock[7]     11.9 MHz      NA            84.000        NA            NA         derived (from clk_12MHz)     default_clkgroup
clk_12MHz                                         11.9 MHz      85.7 MHz      84.000        11.675        72.326     declared                     default_clkgroup
==================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1452390824> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
clk_12MHz  clk_12MHz  |  84.000      72.326  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: clk_12MHz</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                                     Starting                                                          Arrival           
Instance                             Reference     Type        Pin     Net                             Time        Slack 
                                     Clock                                                                               
-------------------------------------------------------------------------------------------------------------------------
protocol_interface.reg_addr\[2\]     clk_12MHz     FD1P3AX     Q       reg_addr\[2\]_Q                 1.188       72.326
protocol_interface.reg_addr\[4\]     clk_12MHz     FD1P3AX     Q       un1_protocol_interface_1[4]     1.044       72.358
protocol_interface.reg_addr\[5\]     clk_12MHz     FD1P3AX     Q       un1_protocol_interface_1[5]     1.044       72.358
protocol_interface.reg_addr\[6\]     clk_12MHz     FD1P3AX     Q       un1_protocol_interface_1[6]     1.044       72.358
protocol_interface.reg_addr\[7\]     clk_12MHz     FD1P3AX     Q       un1_protocol_interface_1[7]     1.044       72.358
protocol_interface.reg_addr\[3\]     clk_12MHz     FD1P3AX     Q       un1_protocol_interface_1[3]     1.108       72.406
arm_x.register\[2\][0]               clk_12MHz     FD1P3IX     Q       register\[2\][0]                1.108       72.470
arm_x.register\[2\][1]               clk_12MHz     FD1P3IX     Q       register\[2\][1]                1.108       72.612
arm_x.register\[2\][2]               clk_12MHz     FD1P3IX     Q       register\[2\][2]                1.108       72.612
arm_x.register\[2\][3]               clk_12MHz     FD1P3IX     Q       register\[2\][3]                1.108       72.755
=========================================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                                    Starting                                                  Required           
Instance                            Reference     Type        Pin     Net                     Time         Slack 
                                    Clock                                                                        
-----------------------------------------------------------------------------------------------------------------
arm_x.register\[3\][31]             clk_12MHz     FD1P3AX     D       register\[3\]_s[31]     83.894       72.326
arm_x.register\[3\][29]             clk_12MHz     FD1P3AX     D       register\[3\]_s[29]     83.894       72.468
arm_x.register\[3\][30]             clk_12MHz     FD1P3AX     D       register\[3\]_s[30]     83.894       72.468
arm_x.step_clock_div.count\[1\]     clk_12MHz     FD1S3IX     CD      N_195_1_i               83.197       72.470
arm_x.step_clock_div.count\[2\]     clk_12MHz     FD1S3IX     CD      N_195_1_i               83.197       72.470
arm_x.step_clock_div.count\[3\]     clk_12MHz     FD1S3IX     CD      N_195_1_i               83.197       72.470
arm_x.step_clock_div.count\[4\]     clk_12MHz     FD1S3IX     CD      N_195_1_i               83.197       72.470
arm_x.step_clock_div.count\[5\]     clk_12MHz     FD1S3IX     CD      N_195_1_i               83.197       72.470
arm_x.step_clock_div.count\[6\]     clk_12MHz     FD1S3IX     CD      N_195_1_i               83.197       72.470
arm_x.step_clock_div.count\[7\]     clk_12MHz     FD1S3IX     CD      N_195_1_i               83.197       72.470
=================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/Uniboard_impl1.srr:srsf/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/Uniboard_impl1.srs:fp:95181:101781:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      84.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.894

    - Propagation time:                      11.569
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     72.326

    Number of logic level(s):                21
    Starting point:                          protocol_interface.reg_addr\[2\] / Q
    Ending point:                            arm_x.register\[3\][31] / D
    The start point is clocked by            clk_12MHz [rising] on pin CK
    The end   point is clocked by            clk_12MHz [rising] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
protocol_interface.reg_addr\[2\]     FD1P3AX      Q        Out     1.188     1.188       -         
reg_addr\[2\]_Q                      Net          -        -       -         -           6         
arm_x.read_value\[0\]2_2             ORCALUT4     A        In      0.000     1.188       -         
arm_x.read_value\[0\]2_2             ORCALUT4     Z        Out     1.193     2.381       -         
read_value\[0\]5_2                   Net          -        -       -         -           4         
arm_x.read_value\[0\]5               ORCALUT4     A        In      0.000     2.381       -         
arm_x.read_value\[0\]5               ORCALUT4     Z        Out     1.364     3.745       -         
read_value\[0\]5                     Net          -        -       -         -           32        
arm_x.register\[3\]_1_sqmuxa         ORCALUT4     B        In      0.000     3.745       -         
arm_x.register\[3\]_1_sqmuxa         ORCALUT4     Z        Out     1.225     4.969       -         
register\[3\]_1_sqmuxa               Net          -        -       -         -           5         
arm_x.un1_register\[0\]9             ORCALUT4     A        In      0.000     4.969       -         
arm_x.un1_register\[0\]9             ORCALUT4     Z        Out     1.364     6.333       -         
un1_register\[0\]9                   Net          -        -       -         -           32        
arm_x.register\[3\]_cry_0[0]         CCU2D        A1       In      0.000     6.333       -         
arm_x.register\[3\]_cry_0[0]         CCU2D        COUT     Out     1.544     7.878       -         
register\[3\]_cry[0]                 Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[1]         CCU2D        CIN      In      0.000     7.878       -         
arm_x.register\[3\]_cry_0[1]         CCU2D        COUT     Out     0.143     8.021       -         
register\[3\]_cry[2]                 Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[3]         CCU2D        CIN      In      0.000     8.021       -         
arm_x.register\[3\]_cry_0[3]         CCU2D        COUT     Out     0.143     8.164       -         
register\[3\]_cry[4]                 Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[5]         CCU2D        CIN      In      0.000     8.164       -         
arm_x.register\[3\]_cry_0[5]         CCU2D        COUT     Out     0.143     8.306       -         
register\[3\]_cry[6]                 Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[7]         CCU2D        CIN      In      0.000     8.306       -         
arm_x.register\[3\]_cry_0[7]         CCU2D        COUT     Out     0.143     8.449       -         
register\[3\]_cry[8]                 Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[9]         CCU2D        CIN      In      0.000     8.449       -         
arm_x.register\[3\]_cry_0[9]         CCU2D        COUT     Out     0.143     8.592       -         
register\[3\]_cry[10]                Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[11]        CCU2D        CIN      In      0.000     8.592       -         
arm_x.register\[3\]_cry_0[11]        CCU2D        COUT     Out     0.143     8.735       -         
register\[3\]_cry[12]                Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[13]        CCU2D        CIN      In      0.000     8.735       -         
arm_x.register\[3\]_cry_0[13]        CCU2D        COUT     Out     0.143     8.877       -         
register\[3\]_cry[14]                Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[15]        CCU2D        CIN      In      0.000     8.877       -         
arm_x.register\[3\]_cry_0[15]        CCU2D        COUT     Out     0.143     9.020       -         
register\[3\]_cry[16]                Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[17]        CCU2D        CIN      In      0.000     9.020       -         
arm_x.register\[3\]_cry_0[17]        CCU2D        COUT     Out     0.143     9.163       -         
register\[3\]_cry[18]                Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[19]        CCU2D        CIN      In      0.000     9.163       -         
arm_x.register\[3\]_cry_0[19]        CCU2D        COUT     Out     0.143     9.306       -         
register\[3\]_cry[20]                Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[21]        CCU2D        CIN      In      0.000     9.306       -         
arm_x.register\[3\]_cry_0[21]        CCU2D        COUT     Out     0.143     9.449       -         
register\[3\]_cry[22]                Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[23]        CCU2D        CIN      In      0.000     9.449       -         
arm_x.register\[3\]_cry_0[23]        CCU2D        COUT     Out     0.143     9.591       -         
register\[3\]_cry[24]                Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[25]        CCU2D        CIN      In      0.000     9.591       -         
arm_x.register\[3\]_cry_0[25]        CCU2D        COUT     Out     0.143     9.734       -         
register\[3\]_cry[26]                Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[27]        CCU2D        CIN      In      0.000     9.734       -         
arm_x.register\[3\]_cry_0[27]        CCU2D        COUT     Out     0.143     9.877       -         
register\[3\]_cry[28]                Net          -        -       -         -           1         
arm_x.register\[3\]_cry_0[29]        CCU2D        CIN      In      0.000     9.877       -         
arm_x.register\[3\]_cry_0[29]        CCU2D        COUT     Out     0.143     10.020      -         
register\[3\]_cry[30]                Net          -        -       -         -           1         
arm_x.register\[3\]_s_0[31]          CCU2D        CIN      In      0.000     10.020      -         
arm_x.register\[3\]_s_0[31]          CCU2D        S0       Out     1.549     11.569      -         
register\[3\]_s[31]                  Net          -        -       -         -           1         
arm_x.register\[3\][31]              FD1P3AX      D        In      0.000     11.569      -         
===================================================================================================



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 161MB peak: 199MB)

---------------------------------------
<a name=resourceUsage17>Resource Usage Report</a>
Part: lcmxo2_7000hc-6

Register bits: 812 of 6864 (12%)
PIC Latch:       0
I/O cells:       55


Details:
CCU2D:          220
FD1P3AX:        318
FD1P3IX:        264
FD1P3JX:        72
FD1S3AX:        45
FD1S3AY:        3
FD1S3IX:        100
FD1S3JX:        1
GSR:            1
IB:             10
IFS1P3DX:       7
INV:            8
L6MUX21:        2
OB:             45
OFS1P3DX:       2
ORCALUT4:       1074
PFUMX:          34
PUR:            1
VHI:            19
VLO:            19
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 60MB peak: 199MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Sat Jan  9 17:53:44 2016

###########################################################]

</pre></samp></body></html>
