
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3066 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_142M_0/design_1_rst_processing_system7_0_142M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_142M'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_142M_0/design_1_rst_processing_system7_0_142M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_142M'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_142M_0/design_1_rst_processing_system7_0_142M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_142M'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_142M_0/design_1_rst_processing_system7_0_142M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_142M'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_250M_0/design_1_rst_processing_system7_0_250M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_250M'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_250M_0/design_1_rst_processing_system7_0_250M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_250M'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_250M_0/design_1_rst_processing_system7_0_250M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_250M'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_250M_0/design_1_rst_processing_system7_0_250M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_250M'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_cc/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:16]
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:01:08 . Memory (MB): peak = 1961.875 ; gain = 527.508 ; free physical = 1073 ; free virtual = 5726
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_cc/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_cc/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_cc/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_cc/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_cc/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_cc/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_6/design_1_auto_cc_6_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_6/design_1_auto_cc_6_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_7/design_1_auto_cc_7_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_7/design_1_auto_cc_7_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_8/design_1_auto_cc_8_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_8/design_1_auto_cc_8_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_9/design_1_auto_cc_9_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_9/design_1_auto_cc_9_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_10/design_1_auto_cc_10_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_10/design_1_auto_cc_10_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_11/design_1_auto_cc_11_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m07_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_11/design_1_auto_cc_11_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m07_couplers/auto_cc/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 412 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 12 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 387 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:01:42 ; elapsed = 00:03:06 . Memory (MB): peak = 1961.875 ; gain = 1050.352 ; free physical = 1065 ; free virtual = 5696
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -166 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2001.895 ; gain = 32.016 ; free physical = 1064 ; free virtual = 5695
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1e0b15b76

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 139 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24a90a132

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2001.895 ; gain = 0.000 ; free physical = 1048 ; free virtual = 5681

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 39 inverter(s) to 74 load pin(s).
INFO: [Opt 31-10] Eliminated 2518 cells.
Phase 2 Constant Propagation | Checksum: b2891ec8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2001.895 ; gain = 0.000 ; free physical = 1047 ; free virtual = 5680

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 13793 unconnected nets.
INFO: [Opt 31-11] Eliminated 3061 unconnected cells.
Phase 3 Sweep | Checksum: 1e806641a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2001.895 ; gain = 0.000 ; free physical = 1047 ; free virtual = 5680

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2001.895 ; gain = 0.000 ; free physical = 1047 ; free virtual = 5680
Ending Logic Optimization Task | Checksum: 1e806641a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2001.895 ; gain = 0.000 ; free physical = 1047 ; free virtual = 5680

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 45 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 90
Ending PowerOpt Patch Enables Task | Checksum: 1e806641a

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 673 ; free virtual = 5315
Ending Power Optimization Task | Checksum: 1e806641a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2420.941 ; gain = 419.047 ; free physical = 672 ; free virtual = 5315
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:56 . Memory (MB): peak = 2420.941 ; gain = 459.066 ; free physical = 672 ; free virtual = 5315
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 670 ; free virtual = 5315
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 650 ; free virtual = 5314
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 650 ; free virtual = 5313
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -166 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 648 ; free virtual = 5313
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 648 ; free virtual = 5313

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 647 ; free virtual = 5313
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 644 ; free virtual = 5312

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 644 ; free virtual = 5312

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 6022dc61

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 644 ; free virtual = 5312
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d88ed27c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 644 ; free virtual = 5312

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 22f2ca63c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 634 ; free virtual = 5304
Phase 1.2.1 Place Init Design | Checksum: 1a87ea144

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 589 ; free virtual = 5310
Phase 1.2 Build Placer Netlist Model | Checksum: 1a87ea144

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 589 ; free virtual = 5310

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1a87ea144

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 589 ; free virtual = 5310
Phase 1.3 Constrain Clocks/Macros | Checksum: 1a87ea144

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 589 ; free virtual = 5310
Phase 1 Placer Initialization | Checksum: 1a87ea144

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 589 ; free virtual = 5310

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 23c3eff39

Time (s): cpu = 00:03:07 ; elapsed = 00:01:48 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 484 ; free virtual = 5233

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23c3eff39

Time (s): cpu = 00:03:08 ; elapsed = 00:01:49 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 484 ; free virtual = 5233

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b0dff722

Time (s): cpu = 00:03:55 ; elapsed = 00:02:10 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 466 ; free virtual = 5229

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a8322d2f

Time (s): cpu = 00:03:56 ; elapsed = 00:02:10 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 464 ; free virtual = 5227

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1a8322d2f

Time (s): cpu = 00:03:56 ; elapsed = 00:02:11 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 464 ; free virtual = 5227

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1fa594ede

Time (s): cpu = 00:04:07 ; elapsed = 00:02:15 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 456 ; free virtual = 5223

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1e882c309

Time (s): cpu = 00:04:08 ; elapsed = 00:02:16 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 450 ; free virtual = 5216

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 26577297f

Time (s): cpu = 00:04:32 ; elapsed = 00:02:39 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 389 ; free virtual = 5171
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 26577297f

Time (s): cpu = 00:04:32 ; elapsed = 00:02:39 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 388 ; free virtual = 5170

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 26577297f

Time (s): cpu = 00:04:33 ; elapsed = 00:02:40 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 384 ; free virtual = 5166

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 26577297f

Time (s): cpu = 00:04:34 ; elapsed = 00:02:41 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 381 ; free virtual = 5163
Phase 3.7 Small Shape Detail Placement | Checksum: 26577297f

Time (s): cpu = 00:04:35 ; elapsed = 00:02:41 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 378 ; free virtual = 5160

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1f00485d8

Time (s): cpu = 00:04:38 ; elapsed = 00:02:44 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 373 ; free virtual = 5156
Phase 3 Detail Placement | Checksum: 1f00485d8

Time (s): cpu = 00:04:38 ; elapsed = 00:02:45 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 372 ; free virtual = 5155

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1b4c19c69

Time (s): cpu = 00:05:15 ; elapsed = 00:03:04 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 360 ; free virtual = 5165

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1b4c19c69

Time (s): cpu = 00:05:15 ; elapsed = 00:03:04 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 360 ; free virtual = 5165

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1b4c19c69

Time (s): cpu = 00:05:16 ; elapsed = 00:03:05 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 359 ; free virtual = 5165

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: ef7afe8f

Time (s): cpu = 00:05:16 ; elapsed = 00:03:05 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 358 ; free virtual = 5165
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: ef7afe8f

Time (s): cpu = 00:05:17 ; elapsed = 00:03:06 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 357 ; free virtual = 5165
Phase 4.1.3.1 PCOPT Shape updates | Checksum: ef7afe8f

Time (s): cpu = 00:05:17 ; elapsed = 00:03:06 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 363 ; free virtual = 5176

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 19734896f

Time (s): cpu = 00:05:45 ; elapsed = 00:03:30 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 394 ; free virtual = 5207
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.321. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 19734896f

Time (s): cpu = 00:05:46 ; elapsed = 00:03:30 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 394 ; free virtual = 5207
Phase 4.1.3 Post Placement Optimization | Checksum: 19734896f

Time (s): cpu = 00:05:46 ; elapsed = 00:03:31 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 393 ; free virtual = 5207
Phase 4.1 Post Commit Optimization | Checksum: 19734896f

Time (s): cpu = 00:05:47 ; elapsed = 00:03:31 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 392 ; free virtual = 5206

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 19734896f

Time (s): cpu = 00:05:47 ; elapsed = 00:03:32 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 390 ; free virtual = 5204

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 19734896f

Time (s): cpu = 00:05:48 ; elapsed = 00:03:32 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 390 ; free virtual = 5204

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 19734896f

Time (s): cpu = 00:05:48 ; elapsed = 00:03:33 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 390 ; free virtual = 5204
Phase 4.4 Placer Reporting | Checksum: 19734896f

Time (s): cpu = 00:05:49 ; elapsed = 00:03:33 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 390 ; free virtual = 5204

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1cf83e0ae

Time (s): cpu = 00:05:49 ; elapsed = 00:03:34 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 389 ; free virtual = 5203
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cf83e0ae

Time (s): cpu = 00:05:50 ; elapsed = 00:03:34 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 389 ; free virtual = 5203
Ending Placer Task | Checksum: 1aafc6123

Time (s): cpu = 00:05:50 ; elapsed = 00:03:34 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 389 ; free virtual = 5203
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:59 ; elapsed = 00:03:39 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 389 ; free virtual = 5203
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 302 ; free virtual = 5216
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 387 ; free virtual = 5245
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 387 ; free virtual = 5245
report_utilization: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 387 ; free virtual = 5245
report_control_sets: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 386 ; free virtual = 5245
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -166 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 42 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bdfba68c ConstDB: 0 ShapeSum: ed00ba97 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e3cb80f0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 385 ; free virtual = 5247

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e3cb80f0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 385 ; free virtual = 5248

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e3cb80f0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 384 ; free virtual = 5248
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1109b33fa

Time (s): cpu = 00:01:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 341 ; free virtual = 5205
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.566  | TNS=0.000  | WHS=-0.331 | THS=-990.716|

Phase 2 Router Initialization | Checksum: 16073c401

Time (s): cpu = 00:02:21 ; elapsed = 00:01:01 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 328 ; free virtual = 5193

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 229be15ca

Time (s): cpu = 00:02:50 ; elapsed = 00:01:09 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 328 ; free virtual = 5193

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6062
 Number of Nodes with overlaps = 1085
 Number of Nodes with overlaps = 333
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1df8da30d

Time (s): cpu = 00:04:41 ; elapsed = 00:01:49 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 330 ; free virtual = 5195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.297  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22b7da8cc

Time (s): cpu = 00:04:42 ; elapsed = 00:01:49 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 330 ; free virtual = 5195

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 10085de23

Time (s): cpu = 00:05:35 ; elapsed = 00:02:20 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.134  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10085de23

Time (s): cpu = 00:05:35 ; elapsed = 00:02:20 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196
Phase 4 Rip-up And Reroute | Checksum: 10085de23

Time (s): cpu = 00:05:36 ; elapsed = 00:02:20 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 197d8b00f

Time (s): cpu = 00:05:45 ; elapsed = 00:02:23 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.148  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 197d8b00f

Time (s): cpu = 00:05:46 ; elapsed = 00:02:24 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 197d8b00f

Time (s): cpu = 00:05:46 ; elapsed = 00:02:24 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196
Phase 5 Delay and Skew Optimization | Checksum: 197d8b00f

Time (s): cpu = 00:05:46 ; elapsed = 00:02:24 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1c79d20c8

Time (s): cpu = 00:05:59 ; elapsed = 00:02:28 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.148  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: f84d6ef0

Time (s): cpu = 00:05:59 ; elapsed = 00:02:29 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.8811 %
  Global Horizontal Routing Utilization  = 16.7741 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c3d8a1c5

Time (s): cpu = 00:06:00 ; elapsed = 00:02:29 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c3d8a1c5

Time (s): cpu = 00:06:00 ; elapsed = 00:02:29 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2170a80a1

Time (s): cpu = 00:06:05 ; elapsed = 00:02:34 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.148  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2170a80a1

Time (s): cpu = 00:06:05 ; elapsed = 00:02:34 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:05 ; elapsed = 00:02:34 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:14 ; elapsed = 00:02:39 . Memory (MB): peak = 2420.941 ; gain = 0.000 ; free physical = 315 ; free virtual = 5196
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 2434.941 ; gain = 0.000 ; free physical = 194 ; free virtual = 5194
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2434.941 ; gain = 14.000 ; free physical = 287 ; free virtual = 5195
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2445.941 ; gain = 11.000 ; free physical = 274 ; free virtual = 5183
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:01:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2445.941 ; gain = 0.000 ; free physical = 271 ; free virtual = 5182
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.926 ; gain = 61.984 ; free physical = 213 ; free virtual = 5140
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -166 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/feature_0/inst/feature_Loop_memset_featureHist_proc1_U0/feature_mul_mul_18ns_16s_34_1_U7/feature_mul_mul_18ns_16s_34_1_DSP48_0_U/p input design_1_i/feature_0/inst/feature_Loop_memset_featureHist_proc1_U0/feature_mul_mul_18ns_16s_34_1_U7/feature_mul_mul_18ns_16s_34_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/feature_1/inst/feature_Loop_memset_featureHist_proc1_U0/feature_mul_mul_18ns_16s_34_1_U7/feature_mul_mul_18ns_16s_34_1_DSP48_0_U/p input design_1_i/feature_1/inst/feature_Loop_memset_featureHist_proc1_U0/feature_mul_mul_18ns_16s_34_1_U7/feature_mul_mul_18ns_16s_34_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/feature_2/inst/feature_Loop_memset_featureHist_proc1_U0/feature_mul_mul_18ns_16s_34_1_U7/feature_mul_mul_18ns_16s_34_1_DSP48_0_U/p input design_1_i/feature_2/inst/feature_Loop_memset_featureHist_proc1_U0/feature_mul_mul_18ns_16s_34_1_U7/feature_mul_mul_18ns_16s_34_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fmul_32ns_32ns_32_4_max_dsp_U4/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fmul_32ns_32ns_32_4_max_dsp_U3/bgsub_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 122 Warnings, 48 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 2877.277 ; gain = 369.352 ; free physical = 105 ; free virtual = 4841
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 20:30:15 2018...
