<?xml version="1.0" encoding="UTF-8"?>
<module name="vsl: NCSU_TechLib_FreePDK3 pmos auCdl">
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <scope name="simInfo">
        <forward>
            <mapping src="&lt;unmappedTermOrder&gt;" dst="D G S"/>
            <mapping src="&lt;termOrder&gt;" dst="D G S"/>
        </forward>
        <reverse>
            <mapping src="D G S" dst="&lt;unmappedTermOrder&gt;"/>
        </reverse>
    </scope>
    <master_instances/>
</module>
