{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716747768473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716747768477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 06:22:48 2024 " "Processing started: Mon May 27 06:22:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716747768477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747768477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappyBird -c flappybird " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappyBird -c flappybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747768478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716747769219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716747769219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/powerup_collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/powerup_collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerup_collision-behaviour " "Found design unit 1: powerup_collision-behaviour" {  } { { "../VhdlFiles/powerup_collision.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerup_collision.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776939 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerup_collision " "Found entity 1: powerup_collision" {  } { { "../VhdlFiles/powerup_collision.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerup_collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747776939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/gap_width_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/gap_width_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gap_width_control-rtl " "Found design unit 1: gap_width_control-rtl" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776945 ""} { "Info" "ISGN_ENTITY_NAME" "1 gap_width_control " "Found entity 1: gap_width_control" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747776945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/powerups.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/powerups.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerups-behaviour " "Found design unit 1: powerups-behaviour" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776950 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerups " "Found entity 1: powerups" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747776950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/static_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/static_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_text-behaviour " "Found design unit 1: static_text-behaviour" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776955 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_text " "Found entity 1: static_text" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747776955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/im_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/im_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_rom-Behavioral " "Found design unit 1: image_rom-Behavioral" {  } { { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776960 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_rom " "Found entity 1: image_rom" {  } { { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747776960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/main_fsm_readable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/main_fsm_readable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 new_fsm-Behavioral " "Found design unit 1: new_fsm-Behavioral" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776965 ""} { "Info" "ISGN_ENTITY_NAME" "1 new_fsm " "Found entity 1: new_fsm" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747776965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/speed_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/speed_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_control-rtl " "Found design unit 1: speed_control-rtl" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776970 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_control " "Found entity 1: speed_control" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747776970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/level_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/level_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 level_fsm-Behavioral " "Found design unit 1: level_fsm-Behavioral" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/level_fsm.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776975 ""} { "Info" "ISGN_ENTITY_NAME" "1 level_fsm " "Found entity 1: level_fsm" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/level_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747776975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "../VhdlFiles/score.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776980 ""} { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../VhdlFiles/score.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747776980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/score_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/score_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_display-behaviour " "Found design unit 1: score_display-behaviour" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776985 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747776985 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VhdlFiles/Double_Digit_Counter.vhd " "Can't analyze file -- file ../VhdlFiles/Double_Digit_Counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716747776989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision_module-behaviour " "Found design unit 1: collision_module-behaviour" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776994 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision_module " "Found entity 1: collision_module" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747776994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/testimage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/testimage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testImage-behaviour " "Found design unit 1: testImage-behaviour" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776999 ""} { "Info" "ISGN_ENTITY_NAME" "1 testImage " "Found entity 1: testImage" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747776999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747776999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/lsfr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/lsfr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GaloisLFSR8-Behavioral " "Found design unit 1: GaloisLFSR8-Behavioral" {  } { { "../VhdlFiles/lsfr.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lsfr.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777004 ""} { "Info" "ISGN_ENTITY_NAME" "1 GaloisLFSR8 " "Found entity 1: GaloisLFSR8" {  } { { "../VhdlFiles/lsfr.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lsfr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/miniprojectresources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/miniprojectresources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "../MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/char_rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777009 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/miniprojectresources/bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/miniprojectresources/bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "../MiniprojectResources/BCD_to_7Seg.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777013 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "../MiniprojectResources/BCD_to_7Seg.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/BCD_to_7Seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/lives_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/lives_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lives_display-behaviour " "Found design unit 1: lives_display-behaviour" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777018 ""} { "Info" "ISGN_ENTITY_NAME" "1 lives_display " "Found entity 1: lives_display" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_pipe_pipe-behavior " "Found design unit 1: pipe_pipe_pipe-behavior" {  } { { "../VhdlFiles/pipe.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/pipe.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777023 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_pipe_pipe " "Found entity 1: pipe_pipe_pipe" {  } { { "../VhdlFiles/pipe.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/pipe.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/ground.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/ground.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ground-behavior " "Found design unit 1: ground-behavior" {  } { { "../VhdlFiles/ground.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/ground.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777028 ""} { "Info" "ISGN_ENTITY_NAME" "1 ground " "Found entity 1: ground" {  } { { "../VhdlFiles/ground.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/ground.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/display_priority_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/display_priority_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_priority_controller-behaviour " "Found design unit 1: display_priority_controller-behaviour" {  } { { "../VhdlFiles/display_priority_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/display_priority_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777033 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_priority_controller " "Found entity 1: display_priority_controller" {  } { { "../VhdlFiles/display_priority_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/display_priority_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-behaviour " "Found design unit 1: bird-behaviour" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777038 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/background.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/vhdlfiles/background.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/miniprojectresources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/miniprojectresources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777045 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/miniprojectresources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joelw/desktop/uni/year 3 sem 1/305/mini project/305_proj/fpga testing/imagetesting/miniproject/miniprojectresources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777050 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777054 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flappybird " "Found entity 1: flappybird" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extracomponents.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extracomponents.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 extracomponents " "Found entity 1: extracomponents" {  } { { "extracomponents.bdf" "" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/extracomponents.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappybird " "Elaborating entity \"flappybird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716747777290 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[9..0\] " "Not all bits in bus \"SW\[9..0\]\" are used" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 864 1872 2040 880 "SW\[0\]" "" } { 888 1872 2040 904 "SW\[1\]" "" } { 912 1872 2040 928 "SW\[2\]" "" } { 424 1680 1848 440 "SW\[9\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1716747777297 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[0\] SW0 " "Converted element name(s) from \"SW\[0\]\" to \"SW0\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 864 1872 2040 880 "SW\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777297 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[1\] SW1 " "Converted element name(s) from \"SW\[1\]\" to \"SW1\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 888 1872 2040 904 "SW\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777297 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[2\] SW2 " "Converted element name(s) from \"SW\[2\]\" to \"SW2\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 912 1872 2040 928 "SW\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777297 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[9\] SW9 " "Converted element name(s) from \"SW\[9\]\" to \"SW9\"" {  } { { "flappybird.bdf" "" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 424 1680 1848 440 "SW\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777297 ""}  } { { "flappybird.bdf" "" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 864 1872 2040 880 "SW\[0\]" "" } { 888 1872 2040 904 "SW\[1\]" "" } { 912 1872 2040 928 "SW\[2\]" "" } { 424 1680 1848 440 "SW\[9\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1716747777297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "flappybird.bdf" "inst2" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 616 4096 4320 792 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "flappybird.bdf" "inst" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 272 -392 -232 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst\|pll_0002:pll_inst\"" {  } { { "pll.vhd" "pll_inst" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777366 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716747777368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777369 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716747777369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_priority_controller display_priority_controller:inst1 " "Elaborating entity \"display_priority_controller\" for hierarchy \"display_priority_controller:inst1\"" {  } { { "flappybird.bdf" "inst1" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 648 3536 3760 888 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777376 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "u_char_address display_priority_controller.vhd(31) " "VHDL Signal Declaration warning at display_priority_controller.vhd(31): used implicit default value for signal \"u_char_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VhdlFiles/display_priority_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/display_priority_controller.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716747777377 "|flappybird|display_priority_controller:inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "u_f_row display_priority_controller.vhd(32) " "VHDL Signal Declaration warning at display_priority_controller.vhd(32): used implicit default value for signal \"u_f_row\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VhdlFiles/display_priority_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/display_priority_controller.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716747777377 "|flappybird|display_priority_controller:inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "u_f_col display_priority_controller.vhd(32) " "VHDL Signal Declaration warning at display_priority_controller.vhd(32): used implicit default value for signal \"u_f_col\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VhdlFiles/display_priority_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/display_priority_controller.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716747777377 "|flappybird|display_priority_controller:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_rom_mux_out display_priority_controller.vhd(33) " "Verilog HDL or VHDL warning at display_priority_controller.vhd(33): object \"u_rom_mux_out\" assigned a value but never read" {  } { { "../VhdlFiles/display_priority_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/display_priority_controller.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716747777377 "|flappybird|display_priority_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_rom display_priority_controller:inst1\|image_rom:rom_inst " "Elaborating entity \"image_rom\" for hierarchy \"display_priority_controller:inst1\|image_rom:rom_inst\"" {  } { { "../VhdlFiles/display_priority_controller.vhd" "rom_inst" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/display_priority_controller.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\"" {  } { { "../VhdlFiles/im_rom.vhd" "altsyncram_inst" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst " "Elaborated megafunction instantiation \"display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\"" {  } { { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst " "Instantiated megafunction \"display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file og_flappy_bird.mif " "Parameter \"init_file\" = \"og_flappy_bird.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777457 ""}  } { { "../VhdlFiles/im_rom.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716747777457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0h1 " "Found entity 1: altsyncram_h0h1" {  } { { "db/altsyncram_h0h1.tdf" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_h0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0h1 display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\|altsyncram_h0h1:auto_generated " "Elaborating entity \"altsyncram_h0h1\" for hierarchy \"display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\|altsyncram_h0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:inst90 " "Elaborating entity \"bird\" for hierarchy \"bird:inst90\"" {  } { { "flappybird.bdf" "inst90" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 648 936 1176 824 "inst90" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777581 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bird_x_pos bird.vhd(21) " "VHDL Signal Declaration warning at bird.vhd(21): used explicit default value for signal \"bird_x_pos\" because signal was never assigned a value" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716747777582 "|flappybird|bird:inst90"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_training_state bird.vhd(35) " "VHDL Process Statement warning at bird.vhd(35): signal \"pause_training_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777582 "|flappybird|bird:inst90"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_normal_state bird.vhd(35) " "VHDL Process Statement warning at bird.vhd(35): signal \"pause_normal_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777582 "|flappybird|bird:inst90"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_motion bird.vhd(38) " "VHDL Process Statement warning at bird.vhd(38): signal \"bird_y_motion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/bird.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/bird.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777582 "|flappybird|bird:inst90"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst6 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst6\"" {  } { { "flappybird.bdf" "inst6" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 56 -664 -400 200 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716747777600 "|flappybird|MOUSE:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777600 "|flappybird|MOUSE:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777600 "|flappybird|MOUSE:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777600 "|flappybird|MOUSE:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MiniprojectResources/mouse.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777600 "|flappybird|MOUSE:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_fsm new_fsm:inst31 " "Elaborating entity \"new_fsm\" for hierarchy \"new_fsm:inst31\"" {  } { { "flappybird.bdf" "inst31" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 760 2208 2448 1000 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777603 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset main_fsm_readable.vhd(33) " "VHDL Process Statement warning at main_fsm_readable.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 main_fsm_readable.vhd(46) " "VHDL Process Statement warning at main_fsm_readable.vhd(46): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 main_fsm_readable.vhd(48) " "VHDL Process Statement warning at main_fsm_readable.vhd(48): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 main_fsm_readable.vhd(50) " "VHDL Process Statement warning at main_fsm_readable.vhd(50): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 main_fsm_readable.vhd(81) " "VHDL Process Statement warning at main_fsm_readable.vhd(81): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "witch2 main_fsm_readable.vhd(83) " "VHDL Process Statement warning at main_fsm_readable.vhd(83): signal \"witch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state main_fsm_readable.vhd(39) " "VHDL Process Statement warning at main_fsm_readable.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.dead main_fsm_readable.vhd(39) " "Inferred latch for \"next_state.dead\" at main_fsm_readable.vhd(39)" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.pause_game main_fsm_readable.vhd(39) " "Inferred latch for \"next_state.pause_game\" at main_fsm_readable.vhd(39)" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Settings main_fsm_readable.vhd(39) " "Inferred latch for \"next_state.Settings\" at main_fsm_readable.vhd(39)" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Normal main_fsm_readable.vhd(39) " "Inferred latch for \"next_state.Normal\" at main_fsm_readable.vhd(39)" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Training main_fsm_readable.vhd(39) " "Inferred latch for \"next_state.Training\" at main_fsm_readable.vhd(39)" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Menu main_fsm_readable.vhd(39) " "Inferred latch for \"next_state.Menu\" at main_fsm_readable.vhd(39)" {  } { { "../VhdlFiles/main_fsm_readable.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/main_fsm_readable.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777604 "|flappybird|new_fsm:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_module collision_module:inst8 " "Elaborating entity \"collision_module\" for hierarchy \"collision_module:inst8\"" {  } { { "flappybird.bdf" "inst8" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 448 2240 2472 592 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777607 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_passed Collision.vhd(42) " "VHDL Process Statement warning at Collision.vhd(42): signal \"pipe_passed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777608 "|flappybird|collision_module:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "collision_flag Collision.vhd(45) " "VHDL Process Statement warning at Collision.vhd(45): signal \"collision_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777608 "|flappybird|collision_module:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v_collision_counter Collision.vhd(46) " "VHDL Process Statement warning at Collision.vhd(46): signal \"v_collision_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/Collision.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/Collision.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777608 "|flappybird|collision_module:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerup_collision powerup_collision:inst15 " "Elaborating entity \"powerup_collision\" for hierarchy \"powerup_collision:inst15\"" {  } { { "flappybird.bdf" "inst15" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 504 1528 1816 648 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerups powerups:inst3 " "Elaborating entity \"powerups\" for hierarchy \"powerups:inst3\"" {  } { { "flappybird.bdf" "inst3" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1000 912 1176 1272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777613 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "screen_height powerups.vhd(21) " "Verilog HDL or VHDL warning at powerups.vhd(21): object \"screen_height\" assigned a value but never read" {  } { { "../VhdlFiles/powerups.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716747777614 "|flappybird|powerups:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GaloisLFSR8 powerups:inst3\|GaloisLFSR8:LFSR1 " "Elaborating entity \"GaloisLFSR8\" for hierarchy \"powerups:inst3\|GaloisLFSR8:LFSR1\"" {  } { { "../VhdlFiles/powerups.vhd" "LFSR1" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_control powerups:inst3\|speed_control:SPEED_CHANGER " "Elaborating entity \"speed_control\" for hierarchy \"powerups:inst3\|speed_control:SPEED_CHANGER\"" {  } { { "../VhdlFiles/powerups.vhd" "SPEED_CHANGER" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/powerups.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777631 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normal_state speed_control.vhd(17) " "VHDL Process Statement warning at speed_control.vhd(17): signal \"normal_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "speed speed_control.vhd(15) " "VHDL Process Statement warning at speed_control.vhd(15): inferring latch(es) for signal or variable \"speed\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[0\] speed_control.vhd(15) " "Inferred latch for \"speed\[0\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[1\] speed_control.vhd(15) " "Inferred latch for \"speed\[1\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[2\] speed_control.vhd(15) " "Inferred latch for \"speed\[2\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[3\] speed_control.vhd(15) " "Inferred latch for \"speed\[3\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[4\] speed_control.vhd(15) " "Inferred latch for \"speed\[4\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[5\] speed_control.vhd(15) " "Inferred latch for \"speed\[5\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[6\] speed_control.vhd(15) " "Inferred latch for \"speed\[6\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[7\] speed_control.vhd(15) " "Inferred latch for \"speed\[7\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[8\] speed_control.vhd(15) " "Inferred latch for \"speed\[8\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[9\] speed_control.vhd(15) " "Inferred latch for \"speed\[9\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[10\] speed_control.vhd(15) " "Inferred latch for \"speed\[10\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[11\] speed_control.vhd(15) " "Inferred latch for \"speed\[11\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[12\] speed_control.vhd(15) " "Inferred latch for \"speed\[12\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[13\] speed_control.vhd(15) " "Inferred latch for \"speed\[13\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[14\] speed_control.vhd(15) " "Inferred latch for \"speed\[14\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[15\] speed_control.vhd(15) " "Inferred latch for \"speed\[15\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[16\] speed_control.vhd(15) " "Inferred latch for \"speed\[16\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[17\] speed_control.vhd(15) " "Inferred latch for \"speed\[17\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[18\] speed_control.vhd(15) " "Inferred latch for \"speed\[18\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[19\] speed_control.vhd(15) " "Inferred latch for \"speed\[19\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[20\] speed_control.vhd(15) " "Inferred latch for \"speed\[20\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[21\] speed_control.vhd(15) " "Inferred latch for \"speed\[21\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[22\] speed_control.vhd(15) " "Inferred latch for \"speed\[22\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[23\] speed_control.vhd(15) " "Inferred latch for \"speed\[23\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[24\] speed_control.vhd(15) " "Inferred latch for \"speed\[24\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777632 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[25\] speed_control.vhd(15) " "Inferred latch for \"speed\[25\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777633 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[26\] speed_control.vhd(15) " "Inferred latch for \"speed\[26\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777633 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[27\] speed_control.vhd(15) " "Inferred latch for \"speed\[27\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777633 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[28\] speed_control.vhd(15) " "Inferred latch for \"speed\[28\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777633 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[29\] speed_control.vhd(15) " "Inferred latch for \"speed\[29\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777633 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[30\] speed_control.vhd(15) " "Inferred latch for \"speed\[30\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777633 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed\[31\] speed_control.vhd(15) " "Inferred latch for \"speed\[31\]\" at speed_control.vhd(15)" {  } { { "../VhdlFiles/speed_control.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/speed_control.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777633 "|flappybird|pipe_pipe_pipe:inst76|speed_control:SPEED_CHANGER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_fsm level_fsm:inst20 " "Elaborating entity \"level_fsm\" for hierarchy \"level_fsm:inst20\"" {  } { { "flappybird.bdf" "inst20" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 296 2240 2472 408 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777636 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset level_fsm.vhd(32) " "VHDL Process Statement warning at level_fsm.vhd(32): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/level_fsm.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777636 "|flappybird|level_fsm:inst20"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game_state level_fsm.vhd(68) " "VHDL Process Statement warning at level_fsm.vhd(68): signal \"end_game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/level_fsm.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/level_fsm.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777637 "|flappybird|level_fsm:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:inst35 " "Elaborating entity \"score\" for hierarchy \"score:inst35\"" {  } { { "flappybird.bdf" "inst35" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1408 616 816 1520 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ground ground:inst7 " "Elaborating entity \"ground\" for hierarchy \"ground:inst7\"" {  } { { "flappybird.bdf" "inst7" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 840 928 1144 952 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:inst10 " "Elaborating entity \"score_display\" for hierarchy \"score_display:inst10\"" {  } { { "flappybird.bdf" "inst10" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1408 1256 1488 1552 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777647 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_hundreds score_display.vhd(58) " "VHDL Process Statement warning at score_display.vhd(58): signal \"score_hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens score_display.vhd(72) " "VHDL Process Statement warning at score_display.vhd(72): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones score_display.vhd(86) " "VHDL Process Statement warning at score_display.vhd(86): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_font_row score_display.vhd(48) " "VHDL Process Statement warning at score_display.vhd(48): inferring latch(es) for signal or variable \"u_font_row\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_font_col score_display.vhd(48) " "VHDL Process Statement warning at score_display.vhd(48): inferring latch(es) for signal or variable \"u_font_col\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_ones score_display.vhd(48) " "VHDL Process Statement warning at score_display.vhd(48): inferring latch(es) for signal or variable \"score_ones\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_tens score_display.vhd(48) " "VHDL Process Statement warning at score_display.vhd(48): inferring latch(es) for signal or variable \"score_tens\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_hundreds score_display.vhd(48) " "VHDL Process Statement warning at score_display.vhd(48): inferring latch(es) for signal or variable \"score_hundreds\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address score_display.vhd(48) " "VHDL Process Statement warning at score_display.vhd(48): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] score_display.vhd(48) " "Inferred latch for \"u_char_address\[0\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] score_display.vhd(48) " "Inferred latch for \"u_char_address\[1\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] score_display.vhd(48) " "Inferred latch for \"u_char_address\[2\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] score_display.vhd(48) " "Inferred latch for \"u_char_address\[3\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] score_display.vhd(48) " "Inferred latch for \"u_char_address\[4\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] score_display.vhd(48) " "Inferred latch for \"u_char_address\[5\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[0\] score_display.vhd(48) " "Inferred latch for \"score_hundreds\[0\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[1\] score_display.vhd(48) " "Inferred latch for \"score_hundreds\[1\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[2\] score_display.vhd(48) " "Inferred latch for \"score_hundreds\[2\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_hundreds\[3\] score_display.vhd(48) " "Inferred latch for \"score_hundreds\[3\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[0\] score_display.vhd(48) " "Inferred latch for \"score_tens\[0\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[1\] score_display.vhd(48) " "Inferred latch for \"score_tens\[1\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[2\] score_display.vhd(48) " "Inferred latch for \"score_tens\[2\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_tens\[3\] score_display.vhd(48) " "Inferred latch for \"score_tens\[3\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[0\] score_display.vhd(48) " "Inferred latch for \"score_ones\[0\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[1\] score_display.vhd(48) " "Inferred latch for \"score_ones\[1\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[2\] score_display.vhd(48) " "Inferred latch for \"score_ones\[2\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_ones\[3\] score_display.vhd(48) " "Inferred latch for \"score_ones\[3\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777648 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_col\[0\] score_display.vhd(48) " "Inferred latch for \"u_font_col\[0\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777649 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_col\[1\] score_display.vhd(48) " "Inferred latch for \"u_font_col\[1\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777649 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_col\[2\] score_display.vhd(48) " "Inferred latch for \"u_font_col\[2\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777649 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_row\[0\] score_display.vhd(48) " "Inferred latch for \"u_font_row\[0\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777649 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_row\[1\] score_display.vhd(48) " "Inferred latch for \"u_font_row\[1\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777649 "|flappybird|score_display:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_font_row\[2\] score_display.vhd(48) " "Inferred latch for \"u_font_row\[2\]\" at score_display.vhd(48)" {  } { { "../VhdlFiles/score_display.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777649 "|flappybird|score_display:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom score_display:inst10\|char_rom:char_rom_inst " "Elaborating entity \"char_rom\" for hierarchy \"score_display:inst10\|char_rom:char_rom_inst\"" {  } { { "../VhdlFiles/score_display.vhd" "char_rom_inst" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/score_display.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../MiniprojectResources/char_rom.vhd" "altsyncram_component" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file char.mif " "Parameter \"init_file\" = \"char.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716747777665 ""}  } { { "../MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716747777665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vtf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vtf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vtf1 " "Found entity 1: altsyncram_vtf1" {  } { { "db/altsyncram_vtf1.tdf" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/db/altsyncram_vtf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716747777718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vtf1 score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated " "Elaborating entity \"altsyncram_vtf1\" for hierarchy \"score_display:inst10\|char_rom:char_rom_inst\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testImage testImage:inst37 " "Elaborating entity \"testImage\" for hierarchy \"testImage:inst37\"" {  } { { "flappybird.bdf" "inst37" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1736 544 760 1848 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777747 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address testImage.vhd(43) " "VHDL Process Statement warning at testImage.vhd(43): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777748 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] testImage.vhd(43) " "Inferred latch for \"u_char_address\[0\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777748 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] testImage.vhd(43) " "Inferred latch for \"u_char_address\[1\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777748 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] testImage.vhd(43) " "Inferred latch for \"u_char_address\[2\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777748 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] testImage.vhd(43) " "Inferred latch for \"u_char_address\[3\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777748 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] testImage.vhd(43) " "Inferred latch for \"u_char_address\[4\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777748 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] testImage.vhd(43) " "Inferred latch for \"u_char_address\[5\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777748 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[6\] testImage.vhd(43) " "Inferred latch for \"u_char_address\[6\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777748 "|flappybird|testImage:inst37"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[7\] testImage.vhd(43) " "Inferred latch for \"u_char_address\[7\]\" at testImage.vhd(43)" {  } { { "../VhdlFiles/testImage.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/testImage.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777748 "|flappybird|testImage:inst37"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_text static_text:inst12 " "Elaborating entity \"static_text\" for hierarchy \"static_text:inst12\"" {  } { { "flappybird.bdf" "inst12" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1616 1256 1496 1824 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777774 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "end_game_state static_text.vhd(365) " "VHDL Process Statement warning at static_text.vhd(365): signal \"end_game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_row static_text.vhd(45) " "VHDL Process Statement warning at static_text.vhd(45): inferring latch(es) for signal or variable \"u_f_row\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_col static_text.vhd(45) " "VHDL Process Statement warning at static_text.vhd(45): inferring latch(es) for signal or variable \"u_f_col\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address static_text.vhd(45) " "VHDL Process Statement warning at static_text.vhd(45): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] static_text.vhd(45) " "Inferred latch for \"u_char_address\[0\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] static_text.vhd(45) " "Inferred latch for \"u_char_address\[1\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] static_text.vhd(45) " "Inferred latch for \"u_char_address\[2\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] static_text.vhd(45) " "Inferred latch for \"u_char_address\[3\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] static_text.vhd(45) " "Inferred latch for \"u_char_address\[4\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] static_text.vhd(45) " "Inferred latch for \"u_char_address\[5\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[0\] static_text.vhd(45) " "Inferred latch for \"u_f_col\[0\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[1\] static_text.vhd(45) " "Inferred latch for \"u_f_col\[1\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[2\] static_text.vhd(45) " "Inferred latch for \"u_f_col\[2\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777776 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[0\] static_text.vhd(45) " "Inferred latch for \"u_f_row\[0\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777777 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[1\] static_text.vhd(45) " "Inferred latch for \"u_f_row\[1\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777777 "|flappybird|static_text:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[2\] static_text.vhd(45) " "Inferred latch for \"u_f_row\[2\]\" at static_text.vhd(45)" {  } { { "../VhdlFiles/static_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/static_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777777 "|flappybird|static_text:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lives_display lives_display:inst41 " "Elaborating entity \"lives_display\" for hierarchy \"lives_display:inst41\"" {  } { { "flappybird.bdf" "inst41" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1928 1248 1464 2104 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777802 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_row lives_text.vhd(45) " "VHDL Process Statement warning at lives_text.vhd(45): inferring latch(es) for signal or variable \"u_f_row\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_f_col lives_text.vhd(45) " "VHDL Process Statement warning at lives_text.vhd(45): inferring latch(es) for signal or variable \"u_f_col\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u_char_address lives_text.vhd(45) " "VHDL Process Statement warning at lives_text.vhd(45): inferring latch(es) for signal or variable \"u_char_address\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[0\] lives_text.vhd(45) " "Inferred latch for \"u_char_address\[0\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[1\] lives_text.vhd(45) " "Inferred latch for \"u_char_address\[1\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[2\] lives_text.vhd(45) " "Inferred latch for \"u_char_address\[2\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[3\] lives_text.vhd(45) " "Inferred latch for \"u_char_address\[3\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[4\] lives_text.vhd(45) " "Inferred latch for \"u_char_address\[4\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_char_address\[5\] lives_text.vhd(45) " "Inferred latch for \"u_char_address\[5\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[0\] lives_text.vhd(45) " "Inferred latch for \"u_f_col\[0\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[1\] lives_text.vhd(45) " "Inferred latch for \"u_f_col\[1\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_col\[2\] lives_text.vhd(45) " "Inferred latch for \"u_f_col\[2\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[0\] lives_text.vhd(45) " "Inferred latch for \"u_f_row\[0\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[1\] lives_text.vhd(45) " "Inferred latch for \"u_f_row\[1\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_f_row\[2\] lives_text.vhd(45) " "Inferred latch for \"u_f_row\[2\]\" at lives_text.vhd(45)" {  } { { "../VhdlFiles/lives_text.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/lives_text.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777803 "|flappybird|lives_display:inst41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_pipe_pipe pipe_pipe_pipe:inst17 " "Elaborating entity \"pipe_pipe_pipe\" for hierarchy \"pipe_pipe_pipe:inst17\"" {  } { { "flappybird.bdf" "inst17" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 256 840 1096 560 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777828 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pipe3_top pipe.vhd(32) " "VHDL Signal Declaration warning at pipe.vhd(32): used implicit default value for signal \"pipe3_top\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VhdlFiles/pipe.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/pipe.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716747777829 "|flappybird|pipe_pipe_pipe:inst17"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pipe3_bot pipe.vhd(32) " "VHDL Signal Declaration warning at pipe.vhd(32): used implicit default value for signal \"pipe3_bot\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VhdlFiles/pipe.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/pipe.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716747777829 "|flappybird|pipe_pipe_pipe:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gap_width_control pipe_pipe_pipe:inst17\|gap_width_control:GAP_WIDTH " "Elaborating entity \"gap_width_control\" for hierarchy \"pipe_pipe_pipe:inst17\|gap_width_control:GAP_WIDTH\"" {  } { { "../VhdlFiles/pipe.vhd" "GAP_WIDTH" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/pipe.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716747777852 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "normal_state gap_width_controller.vhd(17) " "VHDL Process Statement warning at gap_width_controller.vhd(17): signal \"normal_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gap_half_width gap_width_controller.vhd(15) " "VHDL Process Statement warning at gap_width_controller.vhd(15): inferring latch(es) for signal or variable \"gap_half_width\", which holds its previous value in one or more paths through the process" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[0\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[0\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[1\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[1\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[2\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[2\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[3\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[3\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[4\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[4\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[5\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[5\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[6\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[6\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[7\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[7\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[8\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[8\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[9\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[9\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[10\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[10\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[11\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[11\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[12\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[12\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[13\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[13\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[14\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[14\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[15\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[15\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[16\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[16\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[17\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[17\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[18\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[18\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[19\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[19\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[20\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[20\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[21\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[21\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[22\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[22\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[23\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[23\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[24\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[24\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[25\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[25\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[26\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[26\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777853 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[27\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[27\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777854 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[28\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[28\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777854 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[29\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[29\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777854 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[30\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[30\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777854 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_half_width\[31\] gap_width_controller.vhd(15) " "Inferred latch for \"gap_half_width\[31\]\" at gap_width_controller.vhd(15)" {  } { { "../VhdlFiles/gap_width_controller.vhd" "" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/gap_width_controller.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747777854 "|flappybird|pipe_pipe_pipe:inst69|gap_width_control:GAP_WIDTH"}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[10\] altsyncram display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst " "Port \"address_a\[10\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\"." {  } { { "../VhdlFiles/im_rom.vhd" "altsyncram_inst" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 49 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716747777904 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[11\] altsyncram display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst " "Port \"address_a\[11\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\"." {  } { { "../VhdlFiles/im_rom.vhd" "altsyncram_inst" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 49 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716747777904 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[8\] altsyncram display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst " "Port \"address_a\[8\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\"." {  } { { "../VhdlFiles/im_rom.vhd" "altsyncram_inst" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 49 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716747777904 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[9\] altsyncram display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst " "Port \"address_a\[9\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\"." {  } { { "../VhdlFiles/im_rom.vhd" "altsyncram_inst" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 49 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716747777904 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[10\] altsyncram display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst " "Port \"address_a\[10\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\"." {  } { { "../VhdlFiles/im_rom.vhd" "altsyncram_inst" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 49 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716747777906 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[11\] altsyncram display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst " "Port \"address_a\[11\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\"." {  } { { "../VhdlFiles/im_rom.vhd" "altsyncram_inst" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 49 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716747777906 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[8\] altsyncram display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst " "Port \"address_a\[8\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\"." {  } { { "../VhdlFiles/im_rom.vhd" "altsyncram_inst" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 49 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716747777906 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[9\] altsyncram display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst " "Port \"address_a\[9\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"display_priority_controller:inst1\|image_rom:rom_inst\|altsyncram:altsyncram_inst\"." {  } { { "../VhdlFiles/im_rom.vhd" "altsyncram_inst" { Text "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/VhdlFiles/im_rom.vhd" 49 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716747777906 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "pipe_on " "Node \"pipe_on\" is missing source" {  } { { "flappybird.bdf" "pipe_on" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 672 3320 3488 689 "pipe_on" "" } { 544 2096 2216 561 " pipe_on" "" } { 264 1280 1365 281 "pipe_on" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716747777956 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "piped_pass " "Node \"piped_pass\" is missing source" {  } { { "flappybird.bdf" "piped_pass" { Schematic "C:/Users/joelw/Desktop/UNI/Year 3 Sem 1/305/Mini Project/305_proj/FPGA Testing/ImageTesting/MiniProject/Quartus/flappybird.bdf" { { 1464 440 584 1481 "piped_pass" "" } { 568 2072 2232 585 "piped_pass" "" } { 280 1296 1362 304 "piped_pass" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716747777956 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716747777956 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 66 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716747778138 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 27 06:22:58 2024 " "Processing ended: Mon May 27 06:22:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716747778138 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716747778138 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716747778138 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747778138 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 66 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 66 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716747778742 ""}
