Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:16:32 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postplace_timing_max.rpt
| Design       : diffeq_paj_convert
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.495ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 4.934ns (65.144%)  route 2.640ns (34.856%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 9.717 - 7.500 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.779ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.711ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.820     2.767    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.207     2.974 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.974    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.071 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.071    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[11]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.721 f  temp__0/temp/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     3.721    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[19]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.779 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     3.779    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.336 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.336    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[19]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.407 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, estimated)        0.002     4.409    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.901 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.901    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[3]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.011 r  temp__1/temp/DSP_OUTPUT_INST/P[3]
                         net (fo=2, estimated)        0.550     5.561    n_102_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[4]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.786 r  u_var2_i_22__0/O[7]
                         net (fo=6, estimated)        0.472     6.258    in[23]
    SLICE_X48Y162                                                     r  u_var2_i_31/I1
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.037     6.295 r  u_var2_i_31/O
                         net (fo=1, routed)           0.000     6.295    n_0_u_var2_i_31
    SLICE_X48Y162                                                     r  u_var2_i_3/S[7]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.473 r  u_var2_i_3/CO[7]
                         net (fo=1, estimated)        0.000     6.473    n_0_u_var2_i_3
    SLICE_X48Y163                                                     r  u_var2_i_2__0/CI
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.578 f  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     6.932    u_var2/u_var2/B[7]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     7.107 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     7.107    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.173 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     7.173    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[7]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.627 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     7.627    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.727 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.727    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.264 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     8.264    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.335 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, estimated)        0.397     8.732    n_99_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_38/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.767 r  u_var[31]_i_38/O
                         net (fo=1, routed)           0.000     8.767    n_0_u_var[31]_i_38
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[7]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.945 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, estimated)        0.000     8.945    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/CI
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     9.079 f  u_var_reg[31]_i_18/O[1]
                         net (fo=3, estimated)        0.163     9.242    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164                                                     f  u_var[31]_i_7/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.132     9.374 r  u_var[31]_i_7/O
                         net (fo=1, estimated)        0.214     9.588    n_0_u_var[31]_i_7
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/DI[2]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.230     9.818 r  u_var_reg[31]_i_2/O[4]
                         net (fo=1, estimated)        0.174     9.992    u_var0[28]
    SLICE_X44Y165                                                     r  u_var[28]_i_1/I0
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.035    10.027 r  u_var[28]_i_1/O
                         net (fo=2, estimated)        0.314    10.341    temp/temp/B[11]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     8.040    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.099 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.618     9.717    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.457    10.174    
                         clock uncertainty           -0.035    10.139    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[11])
                                                     -0.293     9.846    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 -0.495    

Slack (VIOLATED) :        -0.480ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 4.973ns (65.288%)  route 2.644ns (34.712%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 9.717 - 7.500 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.779ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.711ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.820     2.767    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.207     2.974 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.974    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.071 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.071    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[11]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.721 f  temp__0/temp/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     3.721    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[19]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.779 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     3.779    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.336 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.336    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[19]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.407 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, estimated)        0.002     4.409    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.901 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.901    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[3]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.011 r  temp__1/temp/DSP_OUTPUT_INST/P[3]
                         net (fo=2, estimated)        0.550     5.561    n_102_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[4]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.786 r  u_var2_i_22__0/O[7]
                         net (fo=6, estimated)        0.472     6.258    in[23]
    SLICE_X48Y162                                                     r  u_var2_i_31/I1
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.037     6.295 r  u_var2_i_31/O
                         net (fo=1, routed)           0.000     6.295    n_0_u_var2_i_31
    SLICE_X48Y162                                                     r  u_var2_i_3/S[7]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.473 r  u_var2_i_3/CO[7]
                         net (fo=1, estimated)        0.000     6.473    n_0_u_var2_i_3
    SLICE_X48Y163                                                     r  u_var2_i_2__0/CI
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.578 f  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     6.932    u_var2/u_var2/B[7]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     7.107 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     7.107    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.173 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     7.173    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[7]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.627 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     7.627    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.727 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.727    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.264 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     8.264    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.335 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, estimated)        0.397     8.732    n_99_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_38/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.767 r  u_var[31]_i_38/O
                         net (fo=1, routed)           0.000     8.767    n_0_u_var[31]_i_38
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[7]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.945 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, estimated)        0.000     8.945    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/CI
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     9.079 f  u_var_reg[31]_i_18/O[1]
                         net (fo=3, estimated)        0.163     9.242    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164                                                     f  u_var[31]_i_7/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.132     9.374 r  u_var[31]_i_7/O
                         net (fo=1, estimated)        0.214     9.588    n_0_u_var[31]_i_7
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/DI[2]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[7])
                                                      0.269     9.857 r  u_var_reg[31]_i_2/O[7]
                         net (fo=1, estimated)        0.226    10.083    u_var0[31]
    SLICE_X43Y165                                                     r  u_var[31]_i_1/I0
    SLICE_X43Y165        LUT3 (Prop_LUT3_I0_O)        0.035    10.118 r  u_var[31]_i_1/O
                         net (fo=2, estimated)        0.266    10.384    temp/temp/B[14]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     8.040    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.099 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.618     9.717    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.457    10.174    
                         clock uncertainty           -0.035    10.139    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[14])
                                                     -0.235     9.904    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 -0.480    

Slack (VIOLATED) :        -0.473ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 4.965ns (65.744%)  route 2.587ns (34.256%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 9.717 - 7.500 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.779ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.711ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.820     2.767    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.207     2.974 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.974    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.071 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.071    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[11]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.721 f  temp__0/temp/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     3.721    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[19]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.779 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     3.779    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.336 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.336    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[19]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.407 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, estimated)        0.002     4.409    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.901 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.901    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[3]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.011 r  temp__1/temp/DSP_OUTPUT_INST/P[3]
                         net (fo=2, estimated)        0.550     5.561    n_102_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[4]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.786 r  u_var2_i_22__0/O[7]
                         net (fo=6, estimated)        0.472     6.258    in[23]
    SLICE_X48Y162                                                     r  u_var2_i_31/I1
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.037     6.295 r  u_var2_i_31/O
                         net (fo=1, routed)           0.000     6.295    n_0_u_var2_i_31
    SLICE_X48Y162                                                     r  u_var2_i_3/S[7]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.473 r  u_var2_i_3/CO[7]
                         net (fo=1, estimated)        0.000     6.473    n_0_u_var2_i_3
    SLICE_X48Y163                                                     r  u_var2_i_2__0/CI
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.578 f  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     6.932    u_var2/u_var2/B[7]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     7.107 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     7.107    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.173 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     7.173    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[7]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.627 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     7.627    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.727 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.727    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.264 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     8.264    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.335 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, estimated)        0.397     8.732    n_99_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_38/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.767 r  u_var[31]_i_38/O
                         net (fo=1, routed)           0.000     8.767    n_0_u_var[31]_i_38
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[7]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.945 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, estimated)        0.000     8.945    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/CI
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     9.079 f  u_var_reg[31]_i_18/O[1]
                         net (fo=3, estimated)        0.163     9.242    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164                                                     f  u_var[31]_i_7/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.132     9.374 r  u_var[31]_i_7/O
                         net (fo=1, estimated)        0.214     9.588    n_0_u_var[31]_i_7
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/DI[2]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.260     9.848 r  u_var_reg[31]_i_2/O[5]
                         net (fo=1, estimated)        0.172    10.020    u_var0[29]
    SLICE_X44Y166                                                     r  u_var[29]_i_1/I0
    SLICE_X44Y166        LUT3 (Prop_LUT3_I0_O)        0.036    10.056 r  u_var[29]_i_1/O
                         net (fo=2, estimated)        0.263    10.319    temp/temp/B[12]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     8.040    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.099 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.618     9.717    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.457    10.174    
                         clock uncertainty           -0.035    10.139    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[12])
                                                     -0.293     9.846    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 4.970ns (66.099%)  route 2.549ns (33.901%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 9.717 - 7.500 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.779ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.711ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.820     2.767    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.207     2.974 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.974    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.071 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.071    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[11]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.721 f  temp__0/temp/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     3.721    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[19]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.779 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     3.779    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.336 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.336    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[19]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.407 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, estimated)        0.002     4.409    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.901 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.901    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[3]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.011 r  temp__1/temp/DSP_OUTPUT_INST/P[3]
                         net (fo=2, estimated)        0.550     5.561    n_102_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[4]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.786 r  u_var2_i_22__0/O[7]
                         net (fo=6, estimated)        0.472     6.258    in[23]
    SLICE_X48Y162                                                     r  u_var2_i_31/I1
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.037     6.295 r  u_var2_i_31/O
                         net (fo=1, routed)           0.000     6.295    n_0_u_var2_i_31
    SLICE_X48Y162                                                     r  u_var2_i_3/S[7]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.473 r  u_var2_i_3/CO[7]
                         net (fo=1, estimated)        0.000     6.473    n_0_u_var2_i_3
    SLICE_X48Y163                                                     r  u_var2_i_2__0/CI
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     6.607 f  u_var2_i_2__0/O[1]
                         net (fo=1, estimated)        0.352     6.959    u_var2/u_var2/B[8]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[8]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.181     7.140 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     7.140    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[8]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.078     7.218 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     7.218    u_var2/u_var2/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[8]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[8])
                                                      0.538     7.756 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     7.756    u_var2/u_var2/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[8]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[8]_V_DATA[8])
                                                      0.104     7.860 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     7.860    u_var2/u_var2/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[8]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[8]_ALU_OUT[8])
                                                      0.514     8.374 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     8.374    u_var2/u_var2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[8]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.074     8.448 r  u_var2/u_var2/DSP_OUTPUT_INST/P[8]
                         net (fo=1, estimated)        0.391     8.839    n_97_u_var2/u_var2
    SLICE_X46Y164                                                     r  u_var[31]_i_28/I1
    SLICE_X46Y164        LUT2 (Prop_LUT2_I1_O)        0.036     8.875 r  u_var[31]_i_28/O
                         net (fo=1, routed)           0.000     8.875    n_0_u_var[31]_i_28
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/S[1]
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.246     9.121 r  u_var_reg[31]_i_18/O[4]
                         net (fo=3, estimated)        0.355     9.476    n_11_u_var_reg[31]_i_18
    SLICE_X44Y163                                                     r  u_var[31]_i_13/I1
    SLICE_X44Y163        LUT6 (Prop_LUT6_I1_O)        0.101     9.577 r  u_var[31]_i_13/O
                         net (fo=1, routed)           0.001     9.578    n_0_u_var[31]_i_13
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/S[4]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.245     9.823 r  u_var_reg[31]_i_2/O[6]
                         net (fo=1, estimated)        0.226    10.049    u_var0[30]
    SLICE_X43Y164                                                     r  u_var[30]_i_1/I0
    SLICE_X43Y164        LUT3 (Prop_LUT3_I0_O)        0.037    10.086 r  u_var[30]_i_1/O
                         net (fo=2, estimated)        0.200    10.286    temp/temp/B[13]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     8.040    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.099 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.618     9.717    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.457    10.174    
                         clock uncertainty           -0.035    10.139    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[13])
                                                     -0.291     9.848    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 5.100ns (68.613%)  route 2.333ns (31.387%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 9.717 - 7.500 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.779ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.711ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.820     2.767    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.190     2.957 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     2.957    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     3.055 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     3.055    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[0]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.553 f  temp__0/temp/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     3.553    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[5]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.656 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     3.656    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[5]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.190 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     4.190    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.261 r  temp__0/temp/DSP_OUTPUT_INST/P[6]
                         net (fo=6, estimated)        0.363     4.624    n_99_temp__0/temp
    SLICE_X48Y161                                                     r  u_var2_i_10__1/I0
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.062     4.686 r  u_var2_i_10__1/O
                         net (fo=1, routed)           0.002     4.688    n_0_u_var2_i_10__1
    SLICE_X48Y161                                                     r  u_var2_i_1/S[0]
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.057 r  u_var2_i_1/CO[7]
                         net (fo=1, estimated)        0.000     5.057    n_0_u_var2_i_1
    SLICE_X48Y162                                                     r  u_var2_i_3/CI
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.162 f  u_var2_i_3/O[0]
                         net (fo=1, estimated)        0.409     5.571    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64                                                     f  u_var2__1/u_var2/DSP_A_B_DATA_INST/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.248     5.819 r  u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     5.819    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64                                                     r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.918 r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     5.918    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64                                                     r  u_var2__1/u_var2/DSP_MULTIPLIER_INST/A2A1[16]
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.545 f  u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     6.545    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64                                                     f  u_var2__1/u_var2/DSP_M_DATA_INST/U[29]
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.606 r  u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     6.606    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64                                                     r  u_var2__1/u_var2/DSP_ALU_INST/U_DATA[29]
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     7.147 f  u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.147    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64                                                     f  u_var2__1/u_var2/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.223 r  u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, estimated)        0.019     7.242    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65                                                     r  u_var2__2/u_var2/DSP_ALU_INST/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.631 f  u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.631    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65                                                     f  u_var2__2/u_var2/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.786 r  u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, estimated)        0.440     8.226    n_105_u_var2__2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_44/I0
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.062     8.288 r  u_var[31]_i_44/O
                         net (fo=1, routed)           0.000     8.288    n_0_u_var[31]_i_44
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[1]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.281     8.569 f  u_var_reg[31]_i_20/O[5]
                         net (fo=3, estimated)        0.401     8.970    n_10_u_var_reg[31]_i_20
    SLICE_X45Y162                                                     f  u_var[23]_i_4/I0
    SLICE_X45Y162        LUT3 (Prop_LUT3_I0_O)        0.062     9.032 r  u_var[23]_i_4/O
                         net (fo=1, estimated)        0.234     9.266    n_0_u_var[23]_i_4
    SLICE_X44Y162                                                     r  u_var_reg[23]_i_2/DI[6]
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     9.427 r  u_var_reg[23]_i_2/CO[7]
                         net (fo=1, estimated)        0.000     9.427    n_0_u_var_reg[23]_i_2
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/CI
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     9.561 r  u_var_reg[31]_i_2/O[1]
                         net (fo=1, estimated)        0.228     9.789    u_var0[25]
    SLICE_X44Y165                                                     r  u_var[25]_i_1/I0
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.174     9.963 r  u_var[25]_i_1/O
                         net (fo=2, estimated)        0.237    10.200    temp/temp/B[8]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     8.040    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.099 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.618     9.717    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.457    10.174    
                         clock uncertainty           -0.035    10.139    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[8])
                                                     -0.223     9.916    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 4.907ns (66.043%)  route 2.523ns (33.957%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 9.717 - 7.500 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.779ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.711ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.820     2.767    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.207     2.974 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.974    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.071 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.071    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[11]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.721 f  temp__0/temp/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     3.721    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[19]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.779 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     3.779    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.336 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.336    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[19]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.407 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, estimated)        0.002     4.409    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.901 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.901    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[3]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.011 r  temp__1/temp/DSP_OUTPUT_INST/P[3]
                         net (fo=2, estimated)        0.550     5.561    n_102_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[4]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.786 r  u_var2_i_22__0/O[7]
                         net (fo=6, estimated)        0.472     6.258    in[23]
    SLICE_X48Y162                                                     r  u_var2_i_31/I1
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.037     6.295 r  u_var2_i_31/O
                         net (fo=1, routed)           0.000     6.295    n_0_u_var2_i_31
    SLICE_X48Y162                                                     r  u_var2_i_3/S[7]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.473 r  u_var2_i_3/CO[7]
                         net (fo=1, estimated)        0.000     6.473    n_0_u_var2_i_3
    SLICE_X48Y163                                                     r  u_var2_i_2__0/CI
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.578 f  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     6.932    u_var2/u_var2/B[7]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     7.107 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     7.107    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.173 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     7.173    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[7]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.627 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     7.627    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.727 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.727    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.264 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     8.264    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.335 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, estimated)        0.397     8.732    n_99_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_38/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.767 r  u_var[31]_i_38/O
                         net (fo=1, routed)           0.000     8.767    n_0_u_var[31]_i_38
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[7]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.945 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, estimated)        0.000     8.945    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/CI
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     9.079 f  u_var_reg[31]_i_18/O[1]
                         net (fo=3, estimated)        0.163     9.242    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164                                                     f  u_var[31]_i_7/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.132     9.374 r  u_var[31]_i_7/O
                         net (fo=1, estimated)        0.214     9.588    n_0_u_var[31]_i_7
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/DI[2]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.176     9.764 r  u_var_reg[31]_i_2/O[3]
                         net (fo=1, estimated)        0.172     9.936    u_var0[27]
    SLICE_X44Y165                                                     r  u_var[27]_i_1/I0
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.062     9.998 r  u_var[27]_i_1/O
                         net (fo=2, estimated)        0.199    10.197    temp/temp/B[10]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     8.040    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.099 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.618     9.717    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.457    10.174    
                         clock uncertainty           -0.035    10.139    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[10])
                                                     -0.198     9.941    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 4.771ns (65.428%)  route 2.521ns (34.572%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 9.717 - 7.500 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.779ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.711ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.820     2.767    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.207     2.974 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.974    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.071 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.071    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[11]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.721 f  temp__0/temp/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     3.721    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[19]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.779 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     3.779    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.336 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.336    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[19]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.407 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, estimated)        0.002     4.409    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.901 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.901    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[3]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.011 r  temp__1/temp/DSP_OUTPUT_INST/P[3]
                         net (fo=2, estimated)        0.550     5.561    n_102_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[4]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.786 r  u_var2_i_22__0/O[7]
                         net (fo=6, estimated)        0.472     6.258    in[23]
    SLICE_X48Y162                                                     r  u_var2_i_31/I1
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.037     6.295 r  u_var2_i_31/O
                         net (fo=1, routed)           0.000     6.295    n_0_u_var2_i_31
    SLICE_X48Y162                                                     r  u_var2_i_3/S[7]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.473 r  u_var2_i_3/CO[7]
                         net (fo=1, estimated)        0.000     6.473    n_0_u_var2_i_3
    SLICE_X48Y163                                                     r  u_var2_i_2__0/CI
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.578 f  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     6.932    u_var2/u_var2/B[7]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     7.107 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     7.107    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.173 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     7.173    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[7]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.627 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     7.627    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.727 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.727    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.264 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     8.264    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.335 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, estimated)        0.397     8.732    n_99_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_38/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.767 r  u_var[31]_i_38/O
                         net (fo=1, routed)           0.000     8.767    n_0_u_var[31]_i_38
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[7]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.945 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, estimated)        0.000     8.945    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/CI
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     9.050 f  u_var_reg[31]_i_18/O[0]
                         net (fo=3, estimated)        0.218     9.268    n_15_u_var_reg[31]_i_18
    SLICE_X44Y164                                                     f  u_var[31]_i_8/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.062     9.330 r  u_var[31]_i_8/O
                         net (fo=1, estimated)        0.165     9.495    n_0_u_var[31]_i_8
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/DI[1]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.166     9.661 r  u_var_reg[31]_i_2/O[2]
                         net (fo=1, estimated)        0.177     9.838    u_var0[26]
    SLICE_X44Y165                                                     r  u_var[26]_i_1/I0
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.035     9.873 r  u_var[26]_i_1/O
                         net (fo=2, estimated)        0.186    10.059    temp/temp/B[9]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     8.040    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.099 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.618     9.717    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.457    10.174    
                         clock uncertainty           -0.035    10.139    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[9])
                                                     -0.207     9.932    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 4.934ns (67.645%)  route 2.360ns (32.355%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 9.717 - 7.500 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.779ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.711ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.820     2.767    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.190     2.957 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     2.957    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     3.055 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     3.055    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[0]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.553 f  temp__0/temp/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     3.553    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[5]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.656 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     3.656    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[5]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.190 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     4.190    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.261 r  temp__0/temp/DSP_OUTPUT_INST/P[6]
                         net (fo=6, estimated)        0.363     4.624    n_99_temp__0/temp
    SLICE_X48Y161                                                     r  u_var2_i_10__1/I0
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.062     4.686 r  u_var2_i_10__1/O
                         net (fo=1, routed)           0.002     4.688    n_0_u_var2_i_10__1
    SLICE_X48Y161                                                     r  u_var2_i_1/S[0]
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.057 r  u_var2_i_1/CO[7]
                         net (fo=1, estimated)        0.000     5.057    n_0_u_var2_i_1
    SLICE_X48Y162                                                     r  u_var2_i_3/CI
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.162 f  u_var2_i_3/O[0]
                         net (fo=1, estimated)        0.409     5.571    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64                                                     f  u_var2__1/u_var2/DSP_A_B_DATA_INST/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.248     5.819 r  u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     5.819    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64                                                     r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.918 r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     5.918    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64                                                     r  u_var2__1/u_var2/DSP_MULTIPLIER_INST/A2A1[16]
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.545 f  u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     6.545    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64                                                     f  u_var2__1/u_var2/DSP_M_DATA_INST/U[29]
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.606 r  u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     6.606    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64                                                     r  u_var2__1/u_var2/DSP_ALU_INST/U_DATA[29]
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     7.147 f  u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.147    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64                                                     f  u_var2__1/u_var2/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.223 r  u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, estimated)        0.019     7.242    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65                                                     r  u_var2__2/u_var2/DSP_ALU_INST/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.631 f  u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.631    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65                                                     f  u_var2__2/u_var2/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.786 r  u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, estimated)        0.440     8.226    n_105_u_var2__2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_44/I0
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.062     8.288 r  u_var[31]_i_44/O
                         net (fo=1, routed)           0.000     8.288    n_0_u_var[31]_i_44
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[1]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.281     8.569 f  u_var_reg[31]_i_20/O[5]
                         net (fo=3, estimated)        0.401     8.970    n_10_u_var_reg[31]_i_20
    SLICE_X45Y162                                                     f  u_var[23]_i_4/I0
    SLICE_X45Y162        LUT3 (Prop_LUT3_I0_O)        0.062     9.032 r  u_var[23]_i_4/O
                         net (fo=1, estimated)        0.234     9.266    n_0_u_var[23]_i_4
    SLICE_X44Y162                                                     r  u_var_reg[23]_i_2/DI[6]
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     9.427 r  u_var_reg[23]_i_2/CO[7]
                         net (fo=1, estimated)        0.000     9.427    n_0_u_var_reg[23]_i_2
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/CI
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     9.532 r  u_var_reg[31]_i_2/O[0]
                         net (fo=1, estimated)        0.232     9.764    u_var0[24]
    SLICE_X42Y163                                                     r  u_var[24]_i_1/I0
    SLICE_X42Y163        LUT3 (Prop_LUT3_I0_O)        0.037     9.801 r  u_var[24]_i_1/O
                         net (fo=2, estimated)        0.260    10.061    temp/temp/B[7]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     8.040    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.099 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.618     9.717    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.457    10.174    
                         clock uncertainty           -0.035    10.139    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[7])
                                                     -0.193     9.946    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 4.955ns (69.127%)  route 2.213ns (30.873%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 9.717 - 7.500 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.779ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.711ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.820     2.767    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.190     2.957 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     2.957    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     3.055 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     3.055    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[0]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.553 f  temp__0/temp/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     3.553    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[5]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.656 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     3.656    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[5]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.190 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     4.190    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.261 r  temp__0/temp/DSP_OUTPUT_INST/P[6]
                         net (fo=6, estimated)        0.363     4.624    n_99_temp__0/temp
    SLICE_X48Y161                                                     r  u_var2_i_10__1/I0
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.062     4.686 r  u_var2_i_10__1/O
                         net (fo=1, routed)           0.002     4.688    n_0_u_var2_i_10__1
    SLICE_X48Y161                                                     r  u_var2_i_1/S[0]
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     5.057 r  u_var2_i_1/CO[7]
                         net (fo=1, estimated)        0.000     5.057    n_0_u_var2_i_1
    SLICE_X48Y162                                                     r  u_var2_i_3/CI
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.162 f  u_var2_i_3/O[0]
                         net (fo=1, estimated)        0.409     5.571    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64                                                     f  u_var2__1/u_var2/DSP_A_B_DATA_INST/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.248     5.819 r  u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000     5.819    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64                                                     r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.918 r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000     5.918    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64                                                     r  u_var2__1/u_var2/DSP_MULTIPLIER_INST/A2A1[16]
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.545 f  u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     6.545    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64                                                     f  u_var2__1/u_var2/DSP_M_DATA_INST/U[29]
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.606 r  u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     6.606    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64                                                     r  u_var2__1/u_var2/DSP_ALU_INST/U_DATA[29]
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     7.147 f  u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.147    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64                                                     f  u_var2__1/u_var2/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.223 r  u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, estimated)        0.019     7.242    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65                                                     r  u_var2__2/u_var2/DSP_ALU_INST/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.631 f  u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.631    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65                                                     f  u_var2__2/u_var2/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.786 r  u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, estimated)        0.440     8.226    n_105_u_var2__2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_44/I0
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.062     8.288 r  u_var[31]_i_44/O
                         net (fo=1, routed)           0.000     8.288    n_0_u_var[31]_i_44
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[1]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     8.466 f  u_var_reg[31]_i_20/O[2]
                         net (fo=3, estimated)        0.169     8.635    n_13_u_var_reg[31]_i_20
    SLICE_X46Y162                                                     f  u_var[23]_i_7/I0
    SLICE_X46Y162        LUT3 (Prop_LUT3_I0_O)        0.062     8.697 r  u_var[23]_i_7/O
                         net (fo=1, estimated)        0.213     8.910    n_0_u_var[23]_i_7
    SLICE_X44Y162                                                     r  u_var_reg[23]_i_2/DI[3]
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[3]_O[5])
                                                      0.252     9.162 r  u_var_reg[23]_i_2/O[5]
                         net (fo=1, estimated)        0.361     9.523    u_var0[21]
    SLICE_X44Y165                                                     r  u_var[21]_i_1/I0
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.175     9.698 r  u_var[21]_i_1/O
                         net (fo=2, estimated)        0.237     9.935    temp/temp/B[4]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     8.040    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.099 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.618     9.717    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.457    10.174    
                         clock uncertainty           -0.035    10.139    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[4])
                                                     -0.212     9.927    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.394ns  (logic 4.973ns (67.257%)  route 2.421ns (32.743%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns = ( 9.726 - 7.500 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.779ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.711ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.820     2.767    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.207     2.974 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.974    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.071 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.071    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[11]
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.721 f  temp__0/temp/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     3.721    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_M_DATA_INST/U[19]
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.779 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     3.779    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[19]
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.336 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.336    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[19]
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.407 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, estimated)        0.002     4.409    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.901 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.901    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[3]
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.011 r  temp__1/temp/DSP_OUTPUT_INST/P[3]
                         net (fo=2, estimated)        0.550     5.561    n_102_temp__1/temp
    SLICE_X48Y164                                                     r  u_var2_i_22__0/DI[4]
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.786 r  u_var2_i_22__0/O[7]
                         net (fo=6, estimated)        0.472     6.258    in[23]
    SLICE_X48Y162                                                     r  u_var2_i_31/I1
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.037     6.295 r  u_var2_i_31/O
                         net (fo=1, routed)           0.000     6.295    n_0_u_var2_i_31
    SLICE_X48Y162                                                     r  u_var2_i_3/S[7]
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.473 r  u_var2_i_3/CO[7]
                         net (fo=1, estimated)        0.000     6.473    n_0_u_var2_i_3
    SLICE_X48Y163                                                     r  u_var2_i_2__0/CI
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.578 f  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     6.932    u_var2/u_var2/B[7]
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_A_B_DATA_INST/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     7.107 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     7.107    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.173 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     7.173    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[7]
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.627 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     7.627    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.727 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.727    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67                                                     r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.264 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     8.264    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67                                                     f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.335 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, estimated)        0.397     8.732    n_99_u_var2/u_var2
    SLICE_X46Y163                                                     r  u_var[31]_i_38/I1
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.767 r  u_var[31]_i_38/O
                         net (fo=1, routed)           0.000     8.767    n_0_u_var[31]_i_38
    SLICE_X46Y163                                                     r  u_var_reg[31]_i_20/S[7]
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.945 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, estimated)        0.000     8.945    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164                                                     r  u_var_reg[31]_i_18/CI
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     9.079 f  u_var_reg[31]_i_18/O[1]
                         net (fo=3, estimated)        0.163     9.242    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164                                                     f  u_var[31]_i_7/I0
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.132     9.374 r  u_var[31]_i_7/O
                         net (fo=1, estimated)        0.214     9.588    n_0_u_var[31]_i_7
    SLICE_X44Y163                                                     r  u_var_reg[31]_i_2/DI[2]
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[7])
                                                      0.269     9.857 r  u_var_reg[31]_i_2/O[7]
                         net (fo=1, estimated)        0.226    10.083    u_var0[31]
    SLICE_X43Y165                                                     r  u_var[31]_i_1/I0
    SLICE_X43Y165        LUT3 (Prop_LUT3_I0_O)        0.035    10.118 r  u_var[31]_i_1/O
                         net (fo=2, routed)           0.043    10.161    u_var[31]
    SLICE_X43Y165        FDRE                                         r  u_var_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     8.040    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.099 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.627     9.726    clk_IBUF_BUFG
    SLICE_X43Y165                                                     r  u_var_reg[31]/C
                         clock pessimism              0.457    10.183    
                         clock uncertainty           -0.035    10.148    
    SLICE_X43Y165        FDRE (Setup_FDRE_C_D)        0.047    10.195    u_var_reg[31]
  -------------------------------------------------------------------
                         required time                         10.195    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  0.034    




