// Seed: 3888829634
module module_0 #(
    parameter id_4 = 32'd96
) (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  type_6(
      1, "", 1'b0
  );
  logic _id_4;
  assign id_4[id_4] = 1 && 1 && 1'b0;
  assign id_2 = id_4 && 1;
  type_0 id_5 (
      .id_0(1),
      .id_1(id_2)
  );
  always @(posedge id_1) begin
    id_3 <= id_3 == 1;
  end
endmodule
