// Seed: 140180445
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout id_9;
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  inout id_2;
  output id_1;
  logic id_9;
  assign id_8 = 1;
  logic id_10;
  logic id_11;
  tri0  id_12;
  assign id_10 = id_5;
  logic id_13 = id_7;
  type_19 id_14 (
      (1),
      id_12[1],
      1 - id_9
  );
  assign id_9 = 1;
endmodule
