#
# ------------------------------------------------------------
# Copyright (c) All rights reserved
# SiLab, Institute of Physics, University of Bonn
# ------------------------------------------------------------
#

import yaml
import basil
from basil.dut import Dut
import logging
logging.getLogger().setLevel(logging.DEBUG)
import os
import numpy as np
import time 
import bitarray

from numba import jit, njit



@njit
def _interpret_raw_data(data, pix_data):
    irec = 0
    prev_bcid = 0
    bcid = 0
    lv1id = 0
    
    col = 0
    row = 0
    rowp = 0
    totB = 0
    totT = 0
    
    for inx in range(data.shape[0]):
        if (data[inx] & 0x800000):
            bcid = data[inx] & 0x7fffff
            if(prev_bcid + 1 != bcid):
                lv1id = 0
            else:
                lv1id += 1
            prev_bcid = bcid
        else:
            col = (data[inx] & 0b111100000000000000000) >> 17
            row = (data[inx] & 0b11111100000000000) >>11
            rowp = (data[inx] & 0b10000000000) >> 10
            totB = (data[inx] & 0b11110000) >> 4
            totT = (data[inx] & 0b1111)
            
            #print col, row, rowp, totT, totB
            
            #| rowp = 1 | rowp = 0 |
            #| totL_T   | totR_T   |
            #| totL_B   | totR_B   |
            
            if rowp == 1:
                if(totT != 15):
                    pix_data[irec].bcid = bcid
                    pix_data[irec].lv1id = lv1id
                    if row < 32:
                        pix_data[irec].row = (row % 32) * 2 + 1
                    else:
                        pix_data[irec].row = 63 -((row % 32) * 2)
                    pix_data[irec].col = col * 4 + (row / 32) * 2 
                    pix_data[irec].tot = totT
                    irec += 1

                if(totB != 15):
                    pix_data[irec].bcid = bcid
                    pix_data[irec].lv1id = lv1id
                    if row < 32:
                        pix_data[irec].row = (row % 32) * 2
                    else:
                        pix_data[irec].row = 63 - ((row % 32) * 2 + 1)
                    
                    pix_data[irec].col = col * 4 + (row / 32) * 2
                    
                    pix_data[irec].tot = totB
                    irec += 1
            else:
                if(totT != 15):
                    pix_data[irec].bcid = bcid
                    pix_data[irec].lv1id = lv1id
                    if row < 32:
                        pix_data[irec].row = (row % 32) * 2 + 1
                    else:
                        pix_data[irec].row = 63 - (row % 32) * 2
                    pix_data[irec].col = col * 4 + (row / 32) * 2 + 1
                    pix_data[irec].tot = totT
                    irec += 1
                    
                if(totB != 15):
                    pix_data[irec].bcid = bcid
                    pix_data[irec].lv1id = lv1id
                    if row < 32:
                        pix_data[irec].row = (row % 32) * 2
                    else:
                        pix_data[irec].row = 63 - ((row % 32) * 2 +1)
                        
                    pix_data[irec].col = col * 4 + (row / 32) * 2 + 1
                    pix_data[irec].tot = totB
                    irec += 1
            
    return pix_data[:irec]
    
class fe65p2(Dut):

    def __init__(self,conf=None):
        
        if conf==None:
            conf = os.path.dirname(os.path.abspath(__file__)) + os.sep + "fe65p2.yaml"
        
        logging.info("Loading configuration file from %s" % conf)
        
        conf = self._preprocess_conf(conf)
        super(fe65p2, self).__init__(conf)
    
    def init(self):
        super(fe65p2, self).init()

    def _preprocess_conf(self, conf):
        return conf
        
    def write_global(self):
    
        #size of global register
        self['global_conf'].set_size(145)
        
        #write + start
        self['global_conf'].write()
        
        #wait for finish
        while not self['global_conf'].is_ready:
            pass
    
    def mask_sr(self, mask):
        """
        63 -> 124    63(127) -> 126  |  63(191) -> 0(128)     63(255) -> 2(130)
        62 -> 125    62(126) -> 127  |  62(190) -> 1(129)     62(254) -> 3(131)
                                        61(189) -> 4(132)     61(253) -> 6(134)
        3 -> 4       3(67)   -> 6    |  60(187) -> 5(133)     60(252) -> 7(135)
        2 -> 5       2(66)   -> 7    |  
        1 -> 0       1(65)   -> 2    |  1(129) -> 124(252)       1(193) -> 126(254)
        0 -> 1       0(64)   -> 3    |  0(128) -> 125(253)       0(192) -> 127(255)
        
        """
        conf_array_mcol = np.reshape(mask, (16,64*4))
        mask = np.empty([16,64*4], dtype = np.bool)
        
        for mcol in range(16):
            for i in range(256):
                if( i<64 ):
                    o =  (i - 1) * 2 + 3 * ((i + 1) % 2)  #(i - 1) * 2 #o = 1 + i/2
                elif (i<128):
                    o = (i - 64) * 2  + 3  * ((i - 64 + 1) % 2)
                elif (i<192):
                    o = 125 - (( (i-128)/2 ) * 4 + (i-128) % 2 ) + 128
                else:
                    o = 127 - (( (i-192)/2 ) * 4 + (i-192) % 2 ) + 128
                
                mask[mcol][o] =  conf_array_mcol[mcol][i]


        mask_1d =  np.ravel(mask)
        lmask = mask_1d.tolist()
        bv_mask = bitarray.bitarray(lmask)
        return bv_mask
            
    def write_pixel(self, mask = None, ld = False):
    
        if mask is not None:
            mask_gen = self.mask_sr(mask)
            self['pixel_conf'][:]  = mask_gen
                
        #pixels in multi_column
        self['pixel_conf'].set_size(16*4*64)
    
        #enable writing pixels
        self['control']['GATE_EN_PIX_SR'] = 1
        self['control'].write()
        
        self['pixel_conf'].write()
        
        while not self['pixel_conf'].is_ready:
            pass
        
        self['control']['GATE_EN_PIX_SR'] = 0
        self['control'].write()
        
        if(ld):
            self['control']['LD'] = 1
            self['control'].write()
            self['control']['LD'] = 0
            self['control'].write()
        
    def write_pixel_col(self, ld = False):
    
        #pixels in multi_column
        self['pixel_conf'].set_size(4*64)
    
        #enable writing pixels
        self['control']['GATE_EN_PIX_SR'] = 1
        self['control'].write()
        
        self['pixel_conf'].write(4*64/8)
        
        while not self['pixel_conf'].is_ready:
            pass
        
        self['control']['GATE_EN_PIX_SR'] = 0
        self['control'].write()
        
        if(ld):
            self['control']['LD'] = 1
            self['control'].write()
            self['control']['LD'] = 0
            self['control'].write()
    
    def write_en_mask(self, mask):
        self.write_pixel(mask)
        self['global_conf']['PixConfLd'] = 0b11
        self.write_global()
        self['global_conf']['PixConfLd'] = 0b00

    def write_inj_mask(self, mask):
        self.write_pixel(mask)
        self['global_conf']['InjEnLd'] = 0b1
        self.write_global()
        self['global_conf']['InjEnLd'] = 0b0

        
    def write_tune_mask(self, mask):
            # 1  -> Sign = 1, TDac = 15 1111(lowest)
            # ...
            # 15 -> Sign = 1, TDac = 0  0000
            # 16 -> Sign = 0, TDac = 0  0001
            # ...
            # 31 -> Sign = 0, TDac = 15 1111
            
            mask_out = np.copy(mask)
            mask_bits = np.unpackbits(mask_out)
            mask_bits_array = np.reshape(mask_bits, (64,64,8))
            mask_out[mask_bits_array[:,:,3] == 0] = 16 - mask_out[mask_bits_array[:,:,3] == 0]#15
            #investigate here how to set 0 to 0
            mask_bits = np.unpackbits(mask_out)
            mask_bits_array = np.reshape(mask_bits, (64,64,8)).astype(np.bool)
            mask_bits_array[:,:,3] = ~mask_bits_array[:,:,3]
             
            for bit in range(4):
                mask_bits_sel = mask_bits_array[:,:,7-bit]
                self.write_pixel(mask_bits_sel)
                self['global_conf']['TDacLd'][bit] = 1
                self.write_global()
                self['global_conf']['TDacLd'][bit] = 0
            
            mask_bits_sel = mask_bits_array[:,:,3]
            self.write_pixel(mask_bits_sel)
            self['global_conf']['SignLd'] = 1
            self.write_global()
            self['global_conf']['SignLd'] = 0
            
    def interpret_raw_data(self, raw_data, meta_data = []):
        data_type = {'names':['bcid','col','row','tot', 'lv1id','scan_param_id'], 'formats':['uint32','uint8','uint8','uint8','uint8', 'uint16']}
        ret = []
        if len(meta_data):
            param, index = np.unique(meta_data['scan_param_id'], return_index=True)
            index = index[1:]
            index = np.append(index, meta_data.shape[0])
            index = index - 1
            stops = meta_data['index_stop'][index]
            split = np.split(raw_data, stops)
            for i in range(len(split[:-1])):
                #print param[i], stops[i], len(split[i]), split[i]
                int_pix_data = self.interpret_raw_data(split[i])
                int_pix_data['scan_param_id'][:] = param[i]
                if len(ret):
                    ret = np.hstack((ret, int_pix_data))
                else:
                    ret = int_pix_data
        else:
            pix_data = np.recarray((raw_data.shape[0] * 2), dtype=data_type)
            ret = _interpret_raw_data(raw_data, pix_data)
        return ret
                
    def power_up(self):
    
        self['VDDA'].set_current_limit(200, unit='mA')
        self['VDDA'].set_voltage(1.2, unit='V')
        self['VDDA'].set_enable(True)
        
        self['VDDD'].set_voltage(1.2, unit='V')
        self['VDDD'].set_enable(True)
        
        self['VAUX'].set_voltage(1.2, unit='V')
        self['VAUX'].set_enable(True)

    def power_down(self):

        self['VDDA'].set_enable(False)
        self['VDDD'].set_enable(False)
        self['VAUX'].set_enable(False)


    def power_status(self):
        staus = {}
       
        staus['VDDD[V]'] =  self['VDDD'].get_voltage(unit='V')
        staus['VDDD[mA]'] = self['VDDD'].get_current(unit='mA')
        staus['VDDA[V]'] = self['VDDA'].get_voltage(unit='V')
        staus['VDDA[mA]'] = self['VDDA'].get_current(unit='mA')
        staus['VAUX[V]'] = self['VAUX'].get_voltage(unit='V')
        staus['VAUX[mA]'] = self['VAUX'].get_current(unit='mA')
        
        return staus
    
    def dac_status(self):
        staus = {}

        dac_names = ['PrmpVbpDac', 'vthin1Dac', 'vthin2Dac', 'vffDac', 'PrmpVbnFolDac', 'vbnLccDac', 'compVbnDac', 'preCompVbnDac']
        for dac in  dac_names:
            staus[dac] = int(str(self['global_conf'][dac]), 2)
        
        return staus

if __name__=="__main__":
    chip = fe65p2()
    chip.init()
    chip.power_up()
    