The following files were generated for 'Decimator' in directory
E:\Source\BatDroidV2\SourceFPGA\Simulation\TestFIR\ipcore_dir\

Opens the IP Customization GUI:
   Allows the user to customize or recustomize the IP instance.

   * Decimator.mif

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * Decimator.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * Decimator.mif_0
   * Decimator.mif_1
   * Decimator.ngc
   * Decimator.vhd
   * Decimator.vho
   * DecimatorCOEFF_auto0_0.mif
   * DecimatorCOEFF_auto1_0.mif
   * Decimatorfilt_decode_rom.mif

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * Decimator.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * Decimator.asy
   * Decimator.mif

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * Decimator.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * Decimator_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * Decimator.gise
   * Decimator.xise
   * _xmsgs/pn_parser.xmsgs

Deliver Readme:
   Readme file for the IP.

   * Decimator_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * Decimator_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

