/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Mar 23 10:01:33 2009
 *                 MD5 Checksum         39db7382cfc6d56476b4578f59380093
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_ftm_phy.h $
 * 
 * Hydra_Software_Devel/2   3/23/09 12:56p yuxiaz
 * PR53430: Update RDB header files.
 *
 ***************************************************************************/

#ifndef BCHP_FTM_PHY_H__
#define BCHP_FTM_PHY_H__

/***************************************************************************
 *FTM_PHY - FTM PHY Register Set
 ***************************************************************************/
#define BCHP_FTM_PHY_RST                         0x01400100 /* FTM Reset */
#define BCHP_FTM_PHY_BYP                         0x01400104 /* Bypass Control */
#define BCHP_FTM_PHY_CTL                         0x01400108 /* FTM Control */
#define BCHP_FTM_PHY_TX_CTL                      0x0140010c /* TX Control */
#define BCHP_FTM_PHY_TX_MAN                      0x01400110 /* TX Manual Enable and Data */
#define BCHP_FTM_PHY_TX_DEV                      0x01400114 /* TX Frequency Deviation */
#define BCHP_FTM_PHY_TX_FCW                      0x01400118 /* TX Mixer Frequency Control Word */
#define BCHP_FTM_PHY_RX_FCW                      0x0140011c /* RX Mixer Frequency Control Word */
#define BCHP_FTM_PHY_FILT                        0x01400120 /* CIC Decimation and LPF Control */
#define BCHP_FTM_PHY_ADDR                        0x01400124 /* LPF Coefficient Address */
#define BCHP_FTM_PHY_COEF                        0x01400128 /* LPF Coefficient Data */
#define BCHP_FTM_PHY_PHS_CTL                     0x0140012c /* Phase IIR Filter Control */
#define BCHP_FTM_PHY_PHS_INT                     0x01400130 /* Phase IIR Integrator */
#define BCHP_FTM_PHY_DC_CTL                      0x01400134 /* DC IIR Filter Control */
#define BCHP_FTM_PHY_DC_INT                      0x01400138 /* DC IIR Integrator */
#define BCHP_FTM_PHY_RSSI_CTL                    0x0140013c /* RSSI IIR Filter Control */
#define BCHP_FTM_PHY_RSSI_INT                    0x01400140 /* RSSI IIR Integrator */
#define BCHP_FTM_PHY_RSSI_THRES                  0x01400144 /* RSSI Threshold */
#define BCHP_FTM_PHY_SLICE                       0x01400148 /* Slicer Control */
#define BCHP_FTM_PHY_CORR_CTL                    0x0140014c /* Correlator Control */
#define BCHP_FTM_PHY_CORR_TIMEOUT                0x01400150 /* Correlator Timeout */
#define BCHP_FTM_PHY_CORR_THRES                  0x01400154 /* Correlator Thresholds */
#define BCHP_FTM_PHY_CORR_PEAK_QUAL              0x01400158 /* Correlator Peak Qualification */
#define BCHP_FTM_PHY_CORR_PREAMBLE               0x0140015c /* Correlator Preamble */
#define BCHP_FTM_PHY_CORR_IRQ                    0x01400160 /* Correlator Interrupt Setup */
#define BCHP_FTM_PHY_CORR_DC_INT                 0x01400164 /* Correlator DC Offset Integrator */
#define BCHP_FTM_PHY_CORR_DC_FIXED               0x01400168 /* Correlator DC Offset Fixed Value */
#define BCHP_FTM_PHY_CORR_PEAK                   0x0140016c /* Correlator Peak Value */
#define BCHP_FTM_PHY_CORR_STATE                  0x01400170 /* Correletor State Value */
#define BCHP_FTM_PHY_CORR_BYTE_CNT               0x01400174 /* Correlator Byte Count and Preamble */
#define BCHP_FTM_PHY_UART_CRC_CTL                0x01400178 /* UART CRC Control */
#define BCHP_FTM_PHY_UART_CRC_PN                 0x0140017c /* UART CRC Programmable PN */
#define BCHP_FTM_PHY_UART_CRC_TX                 0x01400180 /* UART Transmit CRC */
#define BCHP_FTM_PHY_UART_CRC_RX                 0x01400184 /* UART Receive CRC */
#define BCHP_FTM_PHY_IRQ_MSK                     0x01400188 /* Interrupt Mask */
#define BCHP_FTM_PHY_IRQ_STS                     0x0140018c /* Interrupt Status */
#define BCHP_FTM_PHY_FIRQ_STS                    0x01400190 /* Filtered Interrupt Status */
#define BCHP_FTM_PHY_RSTS                        0x01400194 /* Real Time Status */
#define BCHP_FTM_PHY_TP_CTL                      0x01400198 /* Testport Control */
#define BCHP_FTM_PHY_TP_OUT                      0x0140019c /* Testport Output Read */
#define BCHP_FTM_PHY_LFSR                        0x014001a0 /* Linear Feedback Shift Register */
#define BCHP_FTM_PHY_TIMER1                      0x014001a4 /* Timer1 */
#define BCHP_FTM_PHY_TIMER2                      0x014001a8 /* Timer2 */
#define BCHP_FTM_PHY_TIMER3                      0x014001ac /* Timer3 */
#define BCHP_FTM_PHY_ASSIST_CTL                  0x014001b0 /* Hardware Assist Control */
#define BCHP_FTM_PHY_ASSIST_STS                  0x014001b4 /* Hardware Assist Status */
#define BCHP_FTM_PHY_ASSIST_CNT1                 0x014001b8 /* Hardware Assist Counter1 */
#define BCHP_FTM_PHY_ASSIST_CNT2                 0x014001bc /* Hardware Assist Counter2 */
#define BCHP_FTM_PHY_ASSIST_CNT3                 0x014001c0 /* Hardware Assist Counter3 */
#define BCHP_FTM_PHY_FIR_COEF_MEM_TM             0x014001c4 /* FIR_COEF_MEM_TM */
#define BCHP_FTM_PHY_CORR2_CTL                   0x014001c8 /* CORR2_CTL */
#define BCHP_FTM_PHY_CORR2_THRES                 0x014001cc /* CORR2_THRES */
#define BCHP_FTM_PHY_CORR2_COEF                  0x014001d0 /* CORR2_COEF */
#define BCHP_FTM_PHY_CORR2_MASK                  0x014001d4 /* CORR2_MASK */
#define BCHP_FTM_PHY_CORR2_SQR                   0x014001d8 /* CORR2_SQR */
#define BCHP_FTM_PHY_CORR2_DATA                  0x014001dc /* CORR2_DATA */
#define BCHP_FTM_PHY_TX_RAMP                     0x014001e0 /* TX_RAMP */
#define BCHP_FTM_PHY_ROLL_TIMER_CTL              0x014001e4 /* ROLL_TIMER_CTL */
#define BCHP_FTM_PHY_ROLL_TIMER                  0x014001e8 /* ROLL_TIMER */
#define BCHP_FTM_PHY_ROLL_SNPSHT                 0x014001ec /* ROLL_SNPSHT */
#define BCHP_FTM_PHY_ROLL_CORRECTION             0x014001f0 /* ROLL_CORRECTION */
#define BCHP_FTM_PHY_ANA_MISC                    0x01400200 /* MISC Control */
#define BCHP_FTM_PHY_ANA0_0                      0x01400204 /* Analog Control0_0 */
#define BCHP_FTM_PHY_ANA0_1                      0x01400208 /* Analog Control0_1 */
#define BCHP_FTM_PHY_ANA1_0                      0x0140020c /* Analog Control1_0 */
#define BCHP_FTM_PHY_ANA1_1                      0x01400210 /* Analog Control1_1 */

/***************************************************************************
 *RST - FTM Reset
 ***************************************************************************/
/* FTM_PHY :: RST :: reserved0 [31:15] */
#define BCHP_FTM_PHY_RST_reserved0_MASK                            0xffff8000
#define BCHP_FTM_PHY_RST_reserved0_SHIFT                           15

/* FTM_PHY :: RST :: SKIT_RSTRX [14:14] */
#define BCHP_FTM_PHY_RST_SKIT_RSTRX_MASK                           0x00004000
#define BCHP_FTM_PHY_RST_SKIT_RSTRX_SHIFT                          14

/* FTM_PHY :: RST :: SKIT_RSTTX [13:13] */
#define BCHP_FTM_PHY_RST_SKIT_RSTTX_MASK                           0x00002000
#define BCHP_FTM_PHY_RST_SKIT_RSTTX_SHIFT                          13

/* FTM_PHY :: RST :: STAT_RST [12:12] */
#define BCHP_FTM_PHY_RST_STAT_RST_MASK                             0x00001000
#define BCHP_FTM_PHY_RST_STAT_RST_SHIFT                            12

/* FTM_PHY :: RST :: ASSIST_RST [11:11] */
#define BCHP_FTM_PHY_RST_ASSIST_RST_MASK                           0x00000800
#define BCHP_FTM_PHY_RST_ASSIST_RST_SHIFT                          11

/* FTM_PHY :: RST :: LFSR_RST [10:10] */
#define BCHP_FTM_PHY_RST_LFSR_RST_MASK                             0x00000400
#define BCHP_FTM_PHY_RST_LFSR_RST_SHIFT                            10

/* FTM_PHY :: RST :: AGC_GATE_RST [09:09] */
#define BCHP_FTM_PHY_RST_AGC_GATE_RST_MASK                         0x00000200
#define BCHP_FTM_PHY_RST_AGC_GATE_RST_SHIFT                        9

/* FTM_PHY :: RST :: UART_RST [08:08] */
#define BCHP_FTM_PHY_RST_UART_RST_MASK                             0x00000100
#define BCHP_FTM_PHY_RST_UART_RST_SHIFT                            8

/* FTM_PHY :: RST :: TX_RST [07:07] */
#define BCHP_FTM_PHY_RST_TX_RST_MASK                               0x00000080
#define BCHP_FTM_PHY_RST_TX_RST_SHIFT                              7

/* FTM_PHY :: RST :: RX_RST [06:06] */
#define BCHP_FTM_PHY_RST_RX_RST_MASK                               0x00000040
#define BCHP_FTM_PHY_RST_RX_RST_SHIFT                              6

/* FTM_PHY :: RST :: CORR_RST [05:05] */
#define BCHP_FTM_PHY_RST_CORR_RST_MASK                             0x00000020
#define BCHP_FTM_PHY_RST_CORR_RST_SHIFT                            5

/* FTM_PHY :: RST :: RSSI_IIR_RST [04:04] */
#define BCHP_FTM_PHY_RST_RSSI_IIR_RST_MASK                         0x00000010
#define BCHP_FTM_PHY_RST_RSSI_IIR_RST_SHIFT                        4

/* FTM_PHY :: RST :: DC_IIR_RST [03:03] */
#define BCHP_FTM_PHY_RST_DC_IIR_RST_MASK                           0x00000008
#define BCHP_FTM_PHY_RST_DC_IIR_RST_SHIFT                          3

/* FTM_PHY :: RST :: PHS_IIR_RST [02:02] */
#define BCHP_FTM_PHY_RST_PHS_IIR_RST_MASK                          0x00000004
#define BCHP_FTM_PHY_RST_PHS_IIR_RST_SHIFT                         2

/* FTM_PHY :: RST :: CIC_COMB_RST [01:01] */
#define BCHP_FTM_PHY_RST_CIC_COMB_RST_MASK                         0x00000002
#define BCHP_FTM_PHY_RST_CIC_COMB_RST_SHIFT                        1

/* FTM_PHY :: RST :: CIC_INT_RST [00:00] */
#define BCHP_FTM_PHY_RST_CIC_INT_RST_MASK                          0x00000001
#define BCHP_FTM_PHY_RST_CIC_INT_RST_SHIFT                         0

/***************************************************************************
 *BYP - Bypass Control
 ***************************************************************************/
/* FTM_PHY :: BYP :: reserved0 [31:10] */
#define BCHP_FTM_PHY_BYP_reserved0_MASK                            0xfffffc00
#define BCHP_FTM_PHY_BYP_reserved0_SHIFT                           10

/* FTM_PHY :: BYP :: RX_BYP [09:09] */
#define BCHP_FTM_PHY_BYP_RX_BYP_MASK                               0x00000200
#define BCHP_FTM_PHY_BYP_RX_BYP_SHIFT                              9

/* FTM_PHY :: BYP :: RSSI_MAJ_BYP [08:08] */
#define BCHP_FTM_PHY_BYP_RSSI_MAJ_BYP_MASK                         0x00000100
#define BCHP_FTM_PHY_BYP_RSSI_MAJ_BYP_SHIFT                        8

/* FTM_PHY :: BYP :: DOUT_MAJ_BYP [07:07] */
#define BCHP_FTM_PHY_BYP_DOUT_MAJ_BYP_MASK                         0x00000080
#define BCHP_FTM_PHY_BYP_DOUT_MAJ_BYP_SHIFT                        7

/* FTM_PHY :: BYP :: RSSI_IIR_BYP [06:06] */
#define BCHP_FTM_PHY_BYP_RSSI_IIR_BYP_MASK                         0x00000040
#define BCHP_FTM_PHY_BYP_RSSI_IIR_BYP_SHIFT                        6

/* FTM_PHY :: BYP :: DC_IIR_BYP [05:05] */
#define BCHP_FTM_PHY_BYP_DC_IIR_BYP_MASK                           0x00000020
#define BCHP_FTM_PHY_BYP_DC_IIR_BYP_SHIFT                          5

/* FTM_PHY :: BYP :: PHS_IIR_BYP [04:04] */
#define BCHP_FTM_PHY_BYP_PHS_IIR_BYP_MASK                          0x00000010
#define BCHP_FTM_PHY_BYP_PHS_IIR_BYP_SHIFT                         4

/* FTM_PHY :: BYP :: PHS_UNMAP_BYP [03:03] */
#define BCHP_FTM_PHY_BYP_PHS_UNMAP_BYP_MASK                        0x00000008
#define BCHP_FTM_PHY_BYP_PHS_UNMAP_BYP_SHIFT                       3

/* FTM_PHY :: BYP :: PHS_DERIV_BYP [02:02] */
#define BCHP_FTM_PHY_BYP_PHS_DERIV_BYP_MASK                        0x00000004
#define BCHP_FTM_PHY_BYP_PHS_DERIV_BYP_SHIFT                       2

/* FTM_PHY :: BYP :: LPF_BYP [01:01] */
#define BCHP_FTM_PHY_BYP_LPF_BYP_MASK                              0x00000002
#define BCHP_FTM_PHY_BYP_LPF_BYP_SHIFT                             1

/* FTM_PHY :: BYP :: CIC_BYP [00:00] */
#define BCHP_FTM_PHY_BYP_CIC_BYP_MASK                              0x00000001
#define BCHP_FTM_PHY_BYP_CIC_BYP_SHIFT                             0

/***************************************************************************
 *CTL - FTM Control
 ***************************************************************************/
/* FTM_PHY :: CTL :: SKIT_SEL [31:31] */
#define BCHP_FTM_PHY_CTL_SKIT_SEL_MASK                             0x80000000
#define BCHP_FTM_PHY_CTL_SKIT_SEL_SHIFT                            31

/* FTM_PHY :: CTL :: UART_SKIT_SEL [30:30] */
#define BCHP_FTM_PHY_CTL_UART_SKIT_SEL_MASK                        0x40000000
#define BCHP_FTM_PHY_CTL_UART_SKIT_SEL_SHIFT                       30

/* FTM_PHY :: CTL :: reserved0 [29:28] */
#define BCHP_FTM_PHY_CTL_reserved0_MASK                            0x30000000
#define BCHP_FTM_PHY_CTL_reserved0_SHIFT                           28

/* FTM_PHY :: CTL :: TIMER3_IN_SEL [27:27] */
#define BCHP_FTM_PHY_CTL_TIMER3_IN_SEL_MASK                        0x08000000
#define BCHP_FTM_PHY_CTL_TIMER3_IN_SEL_SHIFT                       27

/* FTM_PHY :: CTL :: TIMER2_IN_SEL [26:26] */
#define BCHP_FTM_PHY_CTL_TIMER2_IN_SEL_MASK                        0x04000000
#define BCHP_FTM_PHY_CTL_TIMER2_IN_SEL_SHIFT                       26

/* FTM_PHY :: CTL :: TWO_STAGE_TIMER_EN [25:25] */
#define BCHP_FTM_PHY_CTL_TWO_STAGE_TIMER_EN_MASK                   0x02000000
#define BCHP_FTM_PHY_CTL_TWO_STAGE_TIMER_EN_SHIFT                  25

/* FTM_PHY :: CTL :: GOOD_PRE_IRQ_SEL [24:24] */
#define BCHP_FTM_PHY_CTL_GOOD_PRE_IRQ_SEL_MASK                     0x01000000
#define BCHP_FTM_PHY_CTL_GOOD_PRE_IRQ_SEL_SHIFT                    24

/* FTM_PHY :: CTL :: SIN_BYP_SEL [23:23] */
#define BCHP_FTM_PHY_CTL_SIN_BYP_SEL_MASK                          0x00800000
#define BCHP_FTM_PHY_CTL_SIN_BYP_SEL_SHIFT                         23

/* FTM_PHY :: CTL :: TIMER1_EN_RSSI_ON [22:22] */
#define BCHP_FTM_PHY_CTL_TIMER1_EN_RSSI_ON_MASK                    0x00400000
#define BCHP_FTM_PHY_CTL_TIMER1_EN_RSSI_ON_SHIFT                   22

/* FTM_PHY :: CTL :: TIMER1_EN_RSSI_OFF [21:21] */
#define BCHP_FTM_PHY_CTL_TIMER1_EN_RSSI_OFF_MASK                   0x00200000
#define BCHP_FTM_PHY_CTL_TIMER1_EN_RSSI_OFF_SHIFT                  21

/* FTM_PHY :: CTL :: TIMER1_EN [20:20] */
#define BCHP_FTM_PHY_CTL_TIMER1_EN_MASK                            0x00100000
#define BCHP_FTM_PHY_CTL_TIMER1_EN_SHIFT                           20

/* FTM_PHY :: CTL :: TIMER2_EN [19:19] */
#define BCHP_FTM_PHY_CTL_TIMER2_EN_MASK                            0x00080000
#define BCHP_FTM_PHY_CTL_TIMER2_EN_SHIFT                           19

/* FTM_PHY :: CTL :: TIMER3_EN [18:18] */
#define BCHP_FTM_PHY_CTL_TIMER3_EN_MASK                            0x00040000
#define BCHP_FTM_PHY_CTL_TIMER3_EN_SHIFT                           18

/* FTM_PHY :: CTL :: TX_DTAM [17:17] */
#define BCHP_FTM_PHY_CTL_TX_DTAM_MASK                              0x00020000
#define BCHP_FTM_PHY_CTL_TX_DTAM_SHIFT                             17

/* FTM_PHY :: CTL :: TX_IN_INV [16:16] */
#define BCHP_FTM_PHY_CTL_TX_IN_INV_MASK                            0x00010000
#define BCHP_FTM_PHY_CTL_TX_IN_INV_SHIFT                           16

/* FTM_PHY :: CTL :: TX_OUT_FORMAT [15:15] */
#define BCHP_FTM_PHY_CTL_TX_OUT_FORMAT_MASK                        0x00008000
#define BCHP_FTM_PHY_CTL_TX_OUT_FORMAT_SHIFT                       15

/* FTM_PHY :: CTL :: TX_OUT_EDGE [14:14] */
#define BCHP_FTM_PHY_CTL_TX_OUT_EDGE_MASK                          0x00004000
#define BCHP_FTM_PHY_CTL_TX_OUT_EDGE_SHIFT                         14

/* FTM_PHY :: CTL :: TX_OUT_SCALE [13:12] */
#define BCHP_FTM_PHY_CTL_TX_OUT_SCALE_MASK                         0x00003000
#define BCHP_FTM_PHY_CTL_TX_OUT_SCALE_SHIFT                        12

/* FTM_PHY :: CTL :: RX_IN_BYP_SEL [11:11] */
#define BCHP_FTM_PHY_CTL_RX_IN_BYP_SEL_MASK                        0x00000800
#define BCHP_FTM_PHY_CTL_RX_IN_BYP_SEL_SHIFT                       11

/* FTM_PHY :: CTL :: RX_AUTO_OFF_DIS [10:10] */
#define BCHP_FTM_PHY_CTL_RX_AUTO_OFF_DIS_MASK                      0x00000400
#define BCHP_FTM_PHY_CTL_RX_AUTO_OFF_DIS_SHIFT                     10

/* FTM_PHY :: CTL :: RX_OUT_SEL [09:09] */
#define BCHP_FTM_PHY_CTL_RX_OUT_SEL_MASK                           0x00000200
#define BCHP_FTM_PHY_CTL_RX_OUT_SEL_SHIFT                          9

/* FTM_PHY :: CTL :: RX_OUT_GATE [08:08] */
#define BCHP_FTM_PHY_CTL_RX_OUT_GATE_MASK                          0x00000100
#define BCHP_FTM_PHY_CTL_RX_OUT_GATE_SHIFT                         8

/* FTM_PHY :: CTL :: RX_OUT_GATE_RSSI [07:07] */
#define BCHP_FTM_PHY_CTL_RX_OUT_GATE_RSSI_MASK                     0x00000080
#define BCHP_FTM_PHY_CTL_RX_OUT_GATE_RSSI_SHIFT                    7

/* FTM_PHY :: CTL :: RX_OUT_GATE_AGC [06:06] */
#define BCHP_FTM_PHY_CTL_RX_OUT_GATE_AGC_MASK                      0x00000040
#define BCHP_FTM_PHY_CTL_RX_OUT_GATE_AGC_SHIFT                     6

/* FTM_PHY :: CTL :: RX_OUT_INV [05:05] */
#define BCHP_FTM_PHY_CTL_RX_OUT_INV_MASK                           0x00000020
#define BCHP_FTM_PHY_CTL_RX_OUT_INV_SHIFT                          5

/* FTM_PHY :: CTL :: UNMAP_INV [04:04] */
#define BCHP_FTM_PHY_CTL_UNMAP_INV_MASK                            0x00000010
#define BCHP_FTM_PHY_CTL_UNMAP_INV_SHIFT                           4

/* FTM_PHY :: CTL :: RX_IN_SEL [03:02] */
#define BCHP_FTM_PHY_CTL_RX_IN_SEL_MASK                            0x0000000c
#define BCHP_FTM_PHY_CTL_RX_IN_SEL_SHIFT                           2

/* FTM_PHY :: CTL :: RX_IN_INV [01:01] */
#define BCHP_FTM_PHY_CTL_RX_IN_INV_MASK                            0x00000002
#define BCHP_FTM_PHY_CTL_RX_IN_INV_SHIFT                           1

/* FTM_PHY :: CTL :: RX_EN [00:00] */
#define BCHP_FTM_PHY_CTL_RX_EN_MASK                                0x00000001
#define BCHP_FTM_PHY_CTL_RX_EN_SHIFT                               0

/***************************************************************************
 *TX_CTL - TX Control
 ***************************************************************************/
/* FTM_PHY :: TX_CTL :: TX_OFFSET_EN [31:31] */
#define BCHP_FTM_PHY_TX_CTL_TX_OFFSET_EN_MASK                      0x80000000
#define BCHP_FTM_PHY_TX_CTL_TX_OFFSET_EN_SHIFT                     31

/* FTM_PHY :: TX_CTL :: TX_OFFSET_POLARITY [30:30] */
#define BCHP_FTM_PHY_TX_CTL_TX_OFFSET_POLARITY_MASK                0x40000000
#define BCHP_FTM_PHY_TX_CTL_TX_OFFSET_POLARITY_SHIFT               30

/* FTM_PHY :: TX_CTL :: TX_OFFSET [29:28] */
#define BCHP_FTM_PHY_TX_CTL_TX_OFFSET_MASK                         0x30000000
#define BCHP_FTM_PHY_TX_CTL_TX_OFFSET_SHIFT                        28

/* FTM_PHY :: TX_CTL :: END_DELAY_LEN [27:24] */
#define BCHP_FTM_PHY_TX_CTL_END_DELAY_LEN_MASK                     0x0f000000
#define BCHP_FTM_PHY_TX_CTL_END_DELAY_LEN_SHIFT                    24

/* FTM_PHY :: TX_CTL :: FRAME_START_LEN [23:16] */
#define BCHP_FTM_PHY_TX_CTL_FRAME_START_LEN_MASK                   0x00ff0000
#define BCHP_FTM_PHY_TX_CTL_FRAME_START_LEN_SHIFT                  16

/* FTM_PHY :: TX_CTL :: PKT_SIZE [15:08] */
#define BCHP_FTM_PHY_TX_CTL_PKT_SIZE_MASK                          0x0000ff00
#define BCHP_FTM_PHY_TX_CTL_PKT_SIZE_SHIFT                         8

/* FTM_PHY :: TX_CTL :: EXT_END_DELAY [07:05] */
#define BCHP_FTM_PHY_TX_CTL_EXT_END_DELAY_MASK                     0x000000e0
#define BCHP_FTM_PHY_TX_CTL_EXT_END_DELAY_SHIFT                    5

/* FTM_PHY :: TX_CTL :: EXT_FRAME_START [04:04] */
#define BCHP_FTM_PHY_TX_CTL_EXT_FRAME_START_MASK                   0x00000010
#define BCHP_FTM_PHY_TX_CTL_EXT_FRAME_START_SHIFT                  4

/* FTM_PHY :: TX_CTL :: QUALIFY_START [03:03] */
#define BCHP_FTM_PHY_TX_CTL_QUALIFY_START_MASK                     0x00000008
#define BCHP_FTM_PHY_TX_CTL_QUALIFY_START_SHIFT                    3

/* FTM_PHY :: TX_CTL :: reserved0 [02:02] */
#define BCHP_FTM_PHY_TX_CTL_reserved0_MASK                         0x00000004
#define BCHP_FTM_PHY_TX_CTL_reserved0_SHIFT                        2

/* FTM_PHY :: TX_CTL :: MAN_CTL [01:01] */
#define BCHP_FTM_PHY_TX_CTL_MAN_CTL_MASK                           0x00000002
#define BCHP_FTM_PHY_TX_CTL_MAN_CTL_SHIFT                          1

/* FTM_PHY :: TX_CTL :: GO [00:00] */
#define BCHP_FTM_PHY_TX_CTL_GO_MASK                                0x00000001
#define BCHP_FTM_PHY_TX_CTL_GO_SHIFT                               0

/***************************************************************************
 *TX_MAN - TX Manual Enable and Data
 ***************************************************************************/
/* FTM_PHY :: TX_MAN :: reserved0 [31:05] */
#define BCHP_FTM_PHY_TX_MAN_reserved0_MASK                         0xffffffe0
#define BCHP_FTM_PHY_TX_MAN_reserved0_SHIFT                        5

/* FTM_PHY :: TX_MAN :: MAN_EN [04:04] */
#define BCHP_FTM_PHY_TX_MAN_MAN_EN_MASK                            0x00000010
#define BCHP_FTM_PHY_TX_MAN_MAN_EN_SHIFT                           4

/* FTM_PHY :: TX_MAN :: reserved1 [03:03] */
#define BCHP_FTM_PHY_TX_MAN_reserved1_MASK                         0x00000008
#define BCHP_FTM_PHY_TX_MAN_reserved1_SHIFT                        3

/* FTM_PHY :: TX_MAN :: MAN_DATA_SEL [02:01] */
#define BCHP_FTM_PHY_TX_MAN_MAN_DATA_SEL_MASK                      0x00000006
#define BCHP_FTM_PHY_TX_MAN_MAN_DATA_SEL_SHIFT                     1

/* FTM_PHY :: TX_MAN :: MAN_DATA [00:00] */
#define BCHP_FTM_PHY_TX_MAN_MAN_DATA_MASK                          0x00000001
#define BCHP_FTM_PHY_TX_MAN_MAN_DATA_SHIFT                         0

/***************************************************************************
 *TX_DEV - TX Frequency Deviation
 ***************************************************************************/
/* FTM_PHY :: TX_DEV :: reserved0 [31:23] */
#define BCHP_FTM_PHY_TX_DEV_reserved0_MASK                         0xff800000
#define BCHP_FTM_PHY_TX_DEV_reserved0_SHIFT                        23

/* FTM_PHY :: TX_DEV :: TX_DEV [22:00] */
#define BCHP_FTM_PHY_TX_DEV_TX_DEV_MASK                            0x007fffff
#define BCHP_FTM_PHY_TX_DEV_TX_DEV_SHIFT                           0

/***************************************************************************
 *TX_FCW - TX Mixer Frequency Control Word
 ***************************************************************************/
/* FTM_PHY :: TX_FCW :: reserved0 [31:24] */
#define BCHP_FTM_PHY_TX_FCW_reserved0_MASK                         0xff000000
#define BCHP_FTM_PHY_TX_FCW_reserved0_SHIFT                        24

/* FTM_PHY :: TX_FCW :: TX_FCW [23:00] */
#define BCHP_FTM_PHY_TX_FCW_TX_FCW_MASK                            0x00ffffff
#define BCHP_FTM_PHY_TX_FCW_TX_FCW_SHIFT                           0

/***************************************************************************
 *RX_FCW - RX Mixer Frequency Control Word
 ***************************************************************************/
/* FTM_PHY :: RX_FCW :: reserved0 [31:24] */
#define BCHP_FTM_PHY_RX_FCW_reserved0_MASK                         0xff000000
#define BCHP_FTM_PHY_RX_FCW_reserved0_SHIFT                        24

/* FTM_PHY :: RX_FCW :: RX_FCW [23:00] */
#define BCHP_FTM_PHY_RX_FCW_RX_FCW_MASK                            0x00ffffff
#define BCHP_FTM_PHY_RX_FCW_RX_FCW_SHIFT                           0

/***************************************************************************
 *FILT - CIC Decimation and LPF Control
 ***************************************************************************/
/* FTM_PHY :: FILT :: reserved0 [31:11] */
#define BCHP_FTM_PHY_FILT_reserved0_MASK                           0xfffff800
#define BCHP_FTM_PHY_FILT_reserved0_SHIFT                          11

/* FTM_PHY :: FILT :: LPF_TAPS [10:04] */
#define BCHP_FTM_PHY_FILT_LPF_TAPS_MASK                            0x000007f0
#define BCHP_FTM_PHY_FILT_LPF_TAPS_SHIFT                           4

/* FTM_PHY :: FILT :: LPF_SCALE [03:02] */
#define BCHP_FTM_PHY_FILT_LPF_SCALE_MASK                           0x0000000c
#define BCHP_FTM_PHY_FILT_LPF_SCALE_SHIFT                          2

/* FTM_PHY :: FILT :: CIC_COMB_FRZ [01:01] */
#define BCHP_FTM_PHY_FILT_CIC_COMB_FRZ_MASK                        0x00000002
#define BCHP_FTM_PHY_FILT_CIC_COMB_FRZ_SHIFT                       1

/* FTM_PHY :: FILT :: CIC_INT_FRZ [00:00] */
#define BCHP_FTM_PHY_FILT_CIC_INT_FRZ_MASK                         0x00000001
#define BCHP_FTM_PHY_FILT_CIC_INT_FRZ_SHIFT                        0

/***************************************************************************
 *ADDR - LPF Coefficient Address
 ***************************************************************************/
/* FTM_PHY :: ADDR :: LPF_COEF_ADDR_INC_EN [31:31] */
#define BCHP_FTM_PHY_ADDR_LPF_COEF_ADDR_INC_EN_MASK                0x80000000
#define BCHP_FTM_PHY_ADDR_LPF_COEF_ADDR_INC_EN_SHIFT               31

/* FTM_PHY :: ADDR :: reserved0 [30:06] */
#define BCHP_FTM_PHY_ADDR_reserved0_MASK                           0x7fffffc0
#define BCHP_FTM_PHY_ADDR_reserved0_SHIFT                          6

/* FTM_PHY :: ADDR :: LPF_COEF_ADDR [05:00] */
#define BCHP_FTM_PHY_ADDR_LPF_COEF_ADDR_MASK                       0x0000003f
#define BCHP_FTM_PHY_ADDR_LPF_COEF_ADDR_SHIFT                      0

/***************************************************************************
 *COEF - LPF Coefficient Data
 ***************************************************************************/
/* FTM_PHY :: COEF :: LPF_COEF_DATA [31:00] */
#define BCHP_FTM_PHY_COEF_LPF_COEF_DATA_MASK                       0xffffffff
#define BCHP_FTM_PHY_COEF_LPF_COEF_DATA_SHIFT                      0

/***************************************************************************
 *PHS_CTL - Phase IIR Filter Control
 ***************************************************************************/
/* FTM_PHY :: PHS_CTL :: reserved0 [31:21] */
#define BCHP_FTM_PHY_PHS_CTL_reserved0_MASK                        0xffe00000
#define BCHP_FTM_PHY_PHS_CTL_reserved0_SHIFT                       21

/* FTM_PHY :: PHS_CTL :: ZERO_SLICE [20:20] */
#define BCHP_FTM_PHY_PHS_CTL_ZERO_SLICE_MASK                       0x00100000
#define BCHP_FTM_PHY_PHS_CTL_ZERO_SLICE_SHIFT                      20

/* FTM_PHY :: PHS_CTL :: reserved1 [19:17] */
#define BCHP_FTM_PHY_PHS_CTL_reserved1_MASK                        0x000e0000
#define BCHP_FTM_PHY_PHS_CTL_reserved1_SHIFT                       17

/* FTM_PHY :: PHS_CTL :: FRZ [16:16] */
#define BCHP_FTM_PHY_PHS_CTL_FRZ_MASK                              0x00010000
#define BCHP_FTM_PHY_PHS_CTL_FRZ_SHIFT                             16

/* FTM_PHY :: PHS_CTL :: reserved2 [15:14] */
#define BCHP_FTM_PHY_PHS_CTL_reserved2_MASK                        0x0000c000
#define BCHP_FTM_PHY_PHS_CTL_reserved2_SHIFT                       14

/* FTM_PHY :: PHS_CTL :: GAIN [13:08] */
#define BCHP_FTM_PHY_PHS_CTL_GAIN_MASK                             0x00003f00
#define BCHP_FTM_PHY_PHS_CTL_GAIN_SHIFT                            8

/* FTM_PHY :: PHS_CTL :: COEF_B [07:04] */
#define BCHP_FTM_PHY_PHS_CTL_COEF_B_MASK                           0x000000f0
#define BCHP_FTM_PHY_PHS_CTL_COEF_B_SHIFT                          4

/* FTM_PHY :: PHS_CTL :: COEF_A [03:00] */
#define BCHP_FTM_PHY_PHS_CTL_COEF_A_MASK                           0x0000000f
#define BCHP_FTM_PHY_PHS_CTL_COEF_A_SHIFT                          0

/***************************************************************************
 *PHS_INT - Phase IIR Integrator
 ***************************************************************************/
/* FTM_PHY :: PHS_INT :: reserved0 [31:24] */
#define BCHP_FTM_PHY_PHS_INT_reserved0_MASK                        0xff000000
#define BCHP_FTM_PHY_PHS_INT_reserved0_SHIFT                       24

/* FTM_PHY :: PHS_INT :: INT [23:00] */
#define BCHP_FTM_PHY_PHS_INT_INT_MASK                              0x00ffffff
#define BCHP_FTM_PHY_PHS_INT_INT_SHIFT                             0

/***************************************************************************
 *DC_CTL - DC IIR Filter Control
 ***************************************************************************/
/* FTM_PHY :: DC_CTL :: reserved0 [31:21] */
#define BCHP_FTM_PHY_DC_CTL_reserved0_MASK                         0xffe00000
#define BCHP_FTM_PHY_DC_CTL_reserved0_SHIFT                        21

/* FTM_PHY :: DC_CTL :: IN_SEL [20:20] */
#define BCHP_FTM_PHY_DC_CTL_IN_SEL_MASK                            0x00100000
#define BCHP_FTM_PHY_DC_CTL_IN_SEL_SHIFT                           20

/* FTM_PHY :: DC_CTL :: EN_UNFRZ_RSSI [19:19] */
#define BCHP_FTM_PHY_DC_CTL_EN_UNFRZ_RSSI_MASK                     0x00080000
#define BCHP_FTM_PHY_DC_CTL_EN_UNFRZ_RSSI_SHIFT                    19

/* FTM_PHY :: DC_CTL :: EN_FRZ_RSSI [18:18] */
#define BCHP_FTM_PHY_DC_CTL_EN_FRZ_RSSI_MASK                       0x00040000
#define BCHP_FTM_PHY_DC_CTL_EN_FRZ_RSSI_SHIFT                      18

/* FTM_PHY :: DC_CTL :: UNFRZ [17:17] */
#define BCHP_FTM_PHY_DC_CTL_UNFRZ_MASK                             0x00020000
#define BCHP_FTM_PHY_DC_CTL_UNFRZ_SHIFT                            17

/* FTM_PHY :: DC_CTL :: FRZ [16:16] */
#define BCHP_FTM_PHY_DC_CTL_FRZ_MASK                               0x00010000
#define BCHP_FTM_PHY_DC_CTL_FRZ_SHIFT                              16

/* FTM_PHY :: DC_CTL :: reserved1 [15:14] */
#define BCHP_FTM_PHY_DC_CTL_reserved1_MASK                         0x0000c000
#define BCHP_FTM_PHY_DC_CTL_reserved1_SHIFT                        14

/* FTM_PHY :: DC_CTL :: GAIN [13:08] */
#define BCHP_FTM_PHY_DC_CTL_GAIN_MASK                              0x00003f00
#define BCHP_FTM_PHY_DC_CTL_GAIN_SHIFT                             8

/* FTM_PHY :: DC_CTL :: COEF_B [07:04] */
#define BCHP_FTM_PHY_DC_CTL_COEF_B_MASK                            0x000000f0
#define BCHP_FTM_PHY_DC_CTL_COEF_B_SHIFT                           4

/* FTM_PHY :: DC_CTL :: COEF_A [03:00] */
#define BCHP_FTM_PHY_DC_CTL_COEF_A_MASK                            0x0000000f
#define BCHP_FTM_PHY_DC_CTL_COEF_A_SHIFT                           0

/***************************************************************************
 *DC_INT - DC IIR Integrator
 ***************************************************************************/
/* FTM_PHY :: DC_INT :: reserved0 [31:24] */
#define BCHP_FTM_PHY_DC_INT_reserved0_MASK                         0xff000000
#define BCHP_FTM_PHY_DC_INT_reserved0_SHIFT                        24

/* FTM_PHY :: DC_INT :: INT [23:00] */
#define BCHP_FTM_PHY_DC_INT_INT_MASK                               0x00ffffff
#define BCHP_FTM_PHY_DC_INT_INT_SHIFT                              0

/***************************************************************************
 *RSSI_CTL - RSSI IIR Filter Control
 ***************************************************************************/
/* FTM_PHY :: RSSI_CTL :: reserved0 [31:29] */
#define BCHP_FTM_PHY_RSSI_CTL_reserved0_MASK                       0xe0000000
#define BCHP_FTM_PHY_RSSI_CTL_reserved0_SHIFT                      29

/* FTM_PHY :: RSSI_CTL :: MAJ_DET_EN [28:28] */
#define BCHP_FTM_PHY_RSSI_CTL_MAJ_DET_EN_MASK                      0x10000000
#define BCHP_FTM_PHY_RSSI_CTL_MAJ_DET_EN_SHIFT                     28

/* FTM_PHY :: RSSI_CTL :: MAJ_DEC_RATIO [27:24] */
#define BCHP_FTM_PHY_RSSI_CTL_MAJ_DEC_RATIO_MASK                   0x0f000000
#define BCHP_FTM_PHY_RSSI_CTL_MAJ_DEC_RATIO_SHIFT                  24

/* FTM_PHY :: RSSI_CTL :: SQR_ABS [23:23] */
#define BCHP_FTM_PHY_RSSI_CTL_SQR_ABS_MASK                         0x00800000
#define BCHP_FTM_PHY_RSSI_CTL_SQR_ABS_SHIFT                        23

/* FTM_PHY :: RSSI_CTL :: SQR_SHFT [22:20] */
#define BCHP_FTM_PHY_RSSI_CTL_SQR_SHFT_MASK                        0x00700000
#define BCHP_FTM_PHY_RSSI_CTL_SQR_SHFT_SHIFT                       20

/* FTM_PHY :: RSSI_CTL :: reserved1 [19:17] */
#define BCHP_FTM_PHY_RSSI_CTL_reserved1_MASK                       0x000e0000
#define BCHP_FTM_PHY_RSSI_CTL_reserved1_SHIFT                      17

/* FTM_PHY :: RSSI_CTL :: FRZ [16:16] */
#define BCHP_FTM_PHY_RSSI_CTL_FRZ_MASK                             0x00010000
#define BCHP_FTM_PHY_RSSI_CTL_FRZ_SHIFT                            16

/* FTM_PHY :: RSSI_CTL :: reserved2 [15:13] */
#define BCHP_FTM_PHY_RSSI_CTL_reserved2_MASK                       0x0000e000
#define BCHP_FTM_PHY_RSSI_CTL_reserved2_SHIFT                      13

/* FTM_PHY :: RSSI_CTL :: COEF_B [12:08] */
#define BCHP_FTM_PHY_RSSI_CTL_COEF_B_MASK                          0x00001f00
#define BCHP_FTM_PHY_RSSI_CTL_COEF_B_SHIFT                         8

/* FTM_PHY :: RSSI_CTL :: reserved3 [07:05] */
#define BCHP_FTM_PHY_RSSI_CTL_reserved3_MASK                       0x000000e0
#define BCHP_FTM_PHY_RSSI_CTL_reserved3_SHIFT                      5

/* FTM_PHY :: RSSI_CTL :: COEF_A [04:00] */
#define BCHP_FTM_PHY_RSSI_CTL_COEF_A_MASK                          0x0000001f
#define BCHP_FTM_PHY_RSSI_CTL_COEF_A_SHIFT                         0

/***************************************************************************
 *RSSI_INT - RSSI IIR Integrator
 ***************************************************************************/
/* FTM_PHY :: RSSI_INT :: reserved0 [31:24] */
#define BCHP_FTM_PHY_RSSI_INT_reserved0_MASK                       0xff000000
#define BCHP_FTM_PHY_RSSI_INT_reserved0_SHIFT                      24

/* FTM_PHY :: RSSI_INT :: INT [23:00] */
#define BCHP_FTM_PHY_RSSI_INT_INT_MASK                             0x00ffffff
#define BCHP_FTM_PHY_RSSI_INT_INT_SHIFT                            0

/***************************************************************************
 *RSSI_THRES - RSSI Threshold
 ***************************************************************************/
/* FTM_PHY :: RSSI_THRES :: reserved0 [31:24] */
#define BCHP_FTM_PHY_RSSI_THRES_reserved0_MASK                     0xff000000
#define BCHP_FTM_PHY_RSSI_THRES_reserved0_SHIFT                    24

/* FTM_PHY :: RSSI_THRES :: THRES [23:00] */
#define BCHP_FTM_PHY_RSSI_THRES_THRES_MASK                         0x00ffffff
#define BCHP_FTM_PHY_RSSI_THRES_THRES_SHIFT                        0

/***************************************************************************
 *SLICE - Slicer Control
 ***************************************************************************/
/* FTM_PHY :: SLICE :: reserved0 [31:30] */
#define BCHP_FTM_PHY_SLICE_reserved0_MASK                          0xc0000000
#define BCHP_FTM_PHY_SLICE_reserved0_SHIFT                         30

/* FTM_PHY :: SLICE :: MAJ_DET_ENBL [29:29] */
#define BCHP_FTM_PHY_SLICE_MAJ_DET_ENBL_MASK                       0x20000000
#define BCHP_FTM_PHY_SLICE_MAJ_DET_ENBL_SHIFT                      29

/* FTM_PHY :: SLICE :: HYST_EN [28:28] */
#define BCHP_FTM_PHY_SLICE_HYST_EN_MASK                            0x10000000
#define BCHP_FTM_PHY_SLICE_HYST_EN_SHIFT                           28

/* FTM_PHY :: SLICE :: reserved1 [27:25] */
#define BCHP_FTM_PHY_SLICE_reserved1_MASK                          0x0e000000
#define BCHP_FTM_PHY_SLICE_reserved1_SHIFT                         25

/* FTM_PHY :: SLICE :: MAJ_LEN [24:20] */
#define BCHP_FTM_PHY_SLICE_MAJ_LEN_MASK                            0x01f00000
#define BCHP_FTM_PHY_SLICE_MAJ_LEN_SHIFT                           20

/* FTM_PHY :: SLICE :: reserved2 [19:18] */
#define BCHP_FTM_PHY_SLICE_reserved2_MASK                          0x000c0000
#define BCHP_FTM_PHY_SLICE_reserved2_SHIFT                         18

/* FTM_PHY :: SLICE :: MAJ_THRES [17:12] */
#define BCHP_FTM_PHY_SLICE_MAJ_THRES_MASK                          0x0003f000
#define BCHP_FTM_PHY_SLICE_MAJ_THRES_SHIFT                         12

/* FTM_PHY :: SLICE :: HYS_THRES [11:00] */
#define BCHP_FTM_PHY_SLICE_HYS_THRES_MASK                          0x00000fff
#define BCHP_FTM_PHY_SLICE_HYS_THRES_SHIFT                         0

/***************************************************************************
 *CORR_CTL - Correlator Control
 ***************************************************************************/
/* FTM_PHY :: CORR_CTL :: reserved0 [31:23] */
#define BCHP_FTM_PHY_CORR_CTL_reserved0_MASK                       0xff800000
#define BCHP_FTM_PHY_CORR_CTL_reserved0_SHIFT                      23

/* FTM_PHY :: CORR_CTL :: PKT_LEN [22:16] */
#define BCHP_FTM_PHY_CORR_CTL_PKT_LEN_MASK                         0x007f0000
#define BCHP_FTM_PHY_CORR_CTL_PKT_LEN_SHIFT                        16

/* FTM_PHY :: CORR_CTL :: DC_AVG_COEF [15:13] */
#define BCHP_FTM_PHY_CORR_CTL_DC_AVG_COEF_MASK                     0x0000e000
#define BCHP_FTM_PHY_CORR_CTL_DC_AVG_COEF_SHIFT                    13

/* FTM_PHY :: CORR_CTL :: FRAME_DET_WINDOW [12:08] */
#define BCHP_FTM_PHY_CORR_CTL_FRAME_DET_WINDOW_MASK                0x00001f00
#define BCHP_FTM_PHY_CORR_CTL_FRAME_DET_WINDOW_SHIFT               8

/* FTM_PHY :: CORR_CTL :: RSSI_AGC [07:07] */
#define BCHP_FTM_PHY_CORR_CTL_RSSI_AGC_MASK                        0x00000080
#define BCHP_FTM_PHY_CORR_CTL_RSSI_AGC_SHIFT                       7

/* FTM_PHY :: CORR_CTL :: RSSI_FALL [06:06] */
#define BCHP_FTM_PHY_CORR_CTL_RSSI_FALL_MASK                       0x00000040
#define BCHP_FTM_PHY_CORR_CTL_RSSI_FALL_SHIFT                      6

/* FTM_PHY :: CORR_CTL :: reserved1 [05:04] */
#define BCHP_FTM_PHY_CORR_CTL_reserved1_MASK                       0x00000030
#define BCHP_FTM_PHY_CORR_CTL_reserved1_SHIFT                      4

/* FTM_PHY :: CORR_CTL :: DC_START_STOP_EN [03:03] */
#define BCHP_FTM_PHY_CORR_CTL_DC_START_STOP_EN_MASK                0x00000008
#define BCHP_FTM_PHY_CORR_CTL_DC_START_STOP_EN_SHIFT               3

/* FTM_PHY :: CORR_CTL :: DC_PRE_EN [02:02] */
#define BCHP_FTM_PHY_CORR_CTL_DC_PRE_EN_MASK                       0x00000004
#define BCHP_FTM_PHY_CORR_CTL_DC_PRE_EN_SHIFT                      2

/* FTM_PHY :: CORR_CTL :: DC_PRE_ERR_DIS [01:01] */
#define BCHP_FTM_PHY_CORR_CTL_DC_PRE_ERR_DIS_MASK                  0x00000002
#define BCHP_FTM_PHY_CORR_CTL_DC_PRE_ERR_DIS_SHIFT                 1

/* FTM_PHY :: CORR_CTL :: CORR_EN [00:00] */
#define BCHP_FTM_PHY_CORR_CTL_CORR_EN_MASK                         0x00000001
#define BCHP_FTM_PHY_CORR_CTL_CORR_EN_SHIFT                        0

/***************************************************************************
 *CORR_TIMEOUT - Correlator Timeout
 ***************************************************************************/
/* FTM_PHY :: CORR_TIMEOUT :: reserved0 [31:17] */
#define BCHP_FTM_PHY_CORR_TIMEOUT_reserved0_MASK                   0xfffe0000
#define BCHP_FTM_PHY_CORR_TIMEOUT_reserved0_SHIFT                  17

/* FTM_PHY :: CORR_TIMEOUT :: RETURN_IDLE_EN [16:16] */
#define BCHP_FTM_PHY_CORR_TIMEOUT_RETURN_IDLE_EN_MASK              0x00010000
#define BCHP_FTM_PHY_CORR_TIMEOUT_RETURN_IDLE_EN_SHIFT             16

/* FTM_PHY :: CORR_TIMEOUT :: START_TIMEOUT_LEN [15:00] */
#define BCHP_FTM_PHY_CORR_TIMEOUT_START_TIMEOUT_LEN_MASK           0x0000ffff
#define BCHP_FTM_PHY_CORR_TIMEOUT_START_TIMEOUT_LEN_SHIFT          0

/***************************************************************************
 *CORR_THRES - Correlator Thresholds
 ***************************************************************************/
/* FTM_PHY :: CORR_THRES :: reserved0 [31:24] */
#define BCHP_FTM_PHY_CORR_THRES_reserved0_MASK                     0xff000000
#define BCHP_FTM_PHY_CORR_THRES_reserved0_SHIFT                    24

/* FTM_PHY :: CORR_THRES :: FRAME_THRES [23:16] */
#define BCHP_FTM_PHY_CORR_THRES_FRAME_THRES_MASK                   0x00ff0000
#define BCHP_FTM_PHY_CORR_THRES_FRAME_THRES_SHIFT                  16

/* FTM_PHY :: CORR_THRES :: START_THRES [15:00] */
#define BCHP_FTM_PHY_CORR_THRES_START_THRES_MASK                   0x0000ffff
#define BCHP_FTM_PHY_CORR_THRES_START_THRES_SHIFT                  0

/***************************************************************************
 *CORR_PEAK_QUAL - Correlator Peak Qualification
 ***************************************************************************/
/* FTM_PHY :: CORR_PEAK_QUAL :: reserved0 [31:21] */
#define BCHP_FTM_PHY_CORR_PEAK_QUAL_reserved0_MASK                 0xffe00000
#define BCHP_FTM_PHY_CORR_PEAK_QUAL_reserved0_SHIFT                21

/* FTM_PHY :: CORR_PEAK_QUAL :: SAMPLE_LEN [20:16] */
#define BCHP_FTM_PHY_CORR_PEAK_QUAL_SAMPLE_LEN_MASK                0x001f0000
#define BCHP_FTM_PHY_CORR_PEAK_QUAL_SAMPLE_LEN_SHIFT               16

/* FTM_PHY :: CORR_PEAK_QUAL :: reserved1 [15:12] */
#define BCHP_FTM_PHY_CORR_PEAK_QUAL_reserved1_MASK                 0x0000f000
#define BCHP_FTM_PHY_CORR_PEAK_QUAL_reserved1_SHIFT                12

/* FTM_PHY :: CORR_PEAK_QUAL :: CLK108_LEN [11:00] */
#define BCHP_FTM_PHY_CORR_PEAK_QUAL_CLK108_LEN_MASK                0x00000fff
#define BCHP_FTM_PHY_CORR_PEAK_QUAL_CLK108_LEN_SHIFT               0

/***************************************************************************
 *CORR_PREAMBLE - Correlator Preamble
 ***************************************************************************/
/* FTM_PHY :: CORR_PREAMBLE :: reserved0 [31:30] */
#define BCHP_FTM_PHY_CORR_PREAMBLE_reserved0_MASK                  0xc0000000
#define BCHP_FTM_PHY_CORR_PREAMBLE_reserved0_SHIFT                 30

/* FTM_PHY :: CORR_PREAMBLE :: ERR [29:28] */
#define BCHP_FTM_PHY_CORR_PREAMBLE_ERR_MASK                        0x30000000
#define BCHP_FTM_PHY_CORR_PREAMBLE_ERR_SHIFT                       28

/* FTM_PHY :: CORR_PREAMBLE :: reserved1 [27:26] */
#define BCHP_FTM_PHY_CORR_PREAMBLE_reserved1_MASK                  0x0c000000
#define BCHP_FTM_PHY_CORR_PREAMBLE_reserved1_SHIFT                 26

/* FTM_PHY :: CORR_PREAMBLE :: PREAMBLE_PSS_THR_EN [25:25] */
#define BCHP_FTM_PHY_CORR_PREAMBLE_PREAMBLE_PSS_THR_EN_MASK        0x02000000
#define BCHP_FTM_PHY_CORR_PREAMBLE_PREAMBLE_PSS_THR_EN_SHIFT       25

/* FTM_PHY :: CORR_PREAMBLE :: PREAMBLE_ERR_DIS [24:24] */
#define BCHP_FTM_PHY_CORR_PREAMBLE_PREAMBLE_ERR_DIS_MASK           0x01000000
#define BCHP_FTM_PHY_CORR_PREAMBLE_PREAMBLE_ERR_DIS_SHIFT          24

/* FTM_PHY :: CORR_PREAMBLE :: PREAMBLE_MAN [23:00] */
#define BCHP_FTM_PHY_CORR_PREAMBLE_PREAMBLE_MAN_MASK               0x00ffffff
#define BCHP_FTM_PHY_CORR_PREAMBLE_PREAMBLE_MAN_SHIFT              0

/***************************************************************************
 *CORR_IRQ - Correlator Interrupt Setup
 ***************************************************************************/
/* FTM_PHY :: CORR_IRQ :: reserved0 [31:12] */
#define BCHP_FTM_PHY_CORR_IRQ_reserved0_MASK                       0xfffff000
#define BCHP_FTM_PHY_CORR_IRQ_reserved0_SHIFT                      12

/* FTM_PHY :: CORR_IRQ :: STATE [11:08] */
#define BCHP_FTM_PHY_CORR_IRQ_STATE_MASK                           0x00000f00
#define BCHP_FTM_PHY_CORR_IRQ_STATE_SHIFT                          8

/* FTM_PHY :: CORR_IRQ :: reserved1 [07:07] */
#define BCHP_FTM_PHY_CORR_IRQ_reserved1_MASK                       0x00000080
#define BCHP_FTM_PHY_CORR_IRQ_reserved1_SHIFT                      7

/* FTM_PHY :: CORR_IRQ :: BYTE [06:00] */
#define BCHP_FTM_PHY_CORR_IRQ_BYTE_MASK                            0x0000007f
#define BCHP_FTM_PHY_CORR_IRQ_BYTE_SHIFT                           0

/***************************************************************************
 *CORR_DC_INT - Correlator DC Offset Integrator
 ***************************************************************************/
/* FTM_PHY :: CORR_DC_INT :: reserved0 [31:16] */
#define BCHP_FTM_PHY_CORR_DC_INT_reserved0_MASK                    0xffff0000
#define BCHP_FTM_PHY_CORR_DC_INT_reserved0_SHIFT                   16

/* FTM_PHY :: CORR_DC_INT :: INT [15:00] */
#define BCHP_FTM_PHY_CORR_DC_INT_INT_MASK                          0x0000ffff
#define BCHP_FTM_PHY_CORR_DC_INT_INT_SHIFT                         0

/***************************************************************************
 *CORR_DC_FIXED - Correlator DC Offset Fixed Value
 ***************************************************************************/
/* FTM_PHY :: CORR_DC_FIXED :: reserved0 [31:16] */
#define BCHP_FTM_PHY_CORR_DC_FIXED_reserved0_MASK                  0xffff0000
#define BCHP_FTM_PHY_CORR_DC_FIXED_reserved0_SHIFT                 16

/* FTM_PHY :: CORR_DC_FIXED :: FIXED [15:00] */
#define BCHP_FTM_PHY_CORR_DC_FIXED_FIXED_MASK                      0x0000ffff
#define BCHP_FTM_PHY_CORR_DC_FIXED_FIXED_SHIFT                     0

/***************************************************************************
 *CORR_PEAK - Correlator Peak Value
 ***************************************************************************/
/* FTM_PHY :: CORR_PEAK :: reserved0 [31:16] */
#define BCHP_FTM_PHY_CORR_PEAK_reserved0_MASK                      0xffff0000
#define BCHP_FTM_PHY_CORR_PEAK_reserved0_SHIFT                     16

/* FTM_PHY :: CORR_PEAK :: PEAK [15:00] */
#define BCHP_FTM_PHY_CORR_PEAK_PEAK_MASK                           0x0000ffff
#define BCHP_FTM_PHY_CORR_PEAK_PEAK_SHIFT                          0

/***************************************************************************
 *CORR_STATE - Correletor State Value
 ***************************************************************************/
/* FTM_PHY :: CORR_STATE :: reserved0 [31:31] */
#define BCHP_FTM_PHY_CORR_STATE_reserved0_MASK                     0x80000000
#define BCHP_FTM_PHY_CORR_STATE_reserved0_SHIFT                    31

/* FTM_PHY :: CORR_STATE :: BYTE_CNT [30:24] */
#define BCHP_FTM_PHY_CORR_STATE_BYTE_CNT_MASK                      0x7f000000
#define BCHP_FTM_PHY_CORR_STATE_BYTE_CNT_SHIFT                     24

/* FTM_PHY :: CORR_STATE :: reserved1 [23:20] */
#define BCHP_FTM_PHY_CORR_STATE_reserved1_MASK                     0x00f00000
#define BCHP_FTM_PHY_CORR_STATE_reserved1_SHIFT                    20

/* FTM_PHY :: CORR_STATE :: STATE [19:16] */
#define BCHP_FTM_PHY_CORR_STATE_STATE_MASK                         0x000f0000
#define BCHP_FTM_PHY_CORR_STATE_STATE_SHIFT                        16

/* FTM_PHY :: CORR_STATE :: TIMEOUT_CNT [15:00] */
#define BCHP_FTM_PHY_CORR_STATE_TIMEOUT_CNT_MASK                   0x0000ffff
#define BCHP_FTM_PHY_CORR_STATE_TIMEOUT_CNT_SHIFT                  0

/***************************************************************************
 *CORR_BYTE_CNT - Correlator Byte Count and Preamble
 ***************************************************************************/
/* FTM_PHY :: CORR_BYTE_CNT :: reserved0 [31:31] */
#define BCHP_FTM_PHY_CORR_BYTE_CNT_reserved0_MASK                  0x80000000
#define BCHP_FTM_PHY_CORR_BYTE_CNT_reserved0_SHIFT                 31

/* FTM_PHY :: CORR_BYTE_CNT :: BYTE_CNT [30:24] */
#define BCHP_FTM_PHY_CORR_BYTE_CNT_BYTE_CNT_MASK                   0x7f000000
#define BCHP_FTM_PHY_CORR_BYTE_CNT_BYTE_CNT_SHIFT                  24

/* FTM_PHY :: CORR_BYTE_CNT :: PREAMBLE [23:00] */
#define BCHP_FTM_PHY_CORR_BYTE_CNT_PREAMBLE_MASK                   0x00ffffff
#define BCHP_FTM_PHY_CORR_BYTE_CNT_PREAMBLE_SHIFT                  0

/***************************************************************************
 *UART_CRC_CTL - UART CRC Control
 ***************************************************************************/
/* FTM_PHY :: UART_CRC_CTL :: reserved0 [31:04] */
#define BCHP_FTM_PHY_UART_CRC_CTL_reserved0_MASK                   0xfffffff0
#define BCHP_FTM_PHY_UART_CRC_CTL_reserved0_SHIFT                  4

/* FTM_PHY :: UART_CRC_CTL :: RX_CRC_EN [03:03] */
#define BCHP_FTM_PHY_UART_CRC_CTL_RX_CRC_EN_MASK                   0x00000008
#define BCHP_FTM_PHY_UART_CRC_CTL_RX_CRC_EN_SHIFT                  3

/* FTM_PHY :: UART_CRC_CTL :: RX_CRC_RST [02:02] */
#define BCHP_FTM_PHY_UART_CRC_CTL_RX_CRC_RST_MASK                  0x00000004
#define BCHP_FTM_PHY_UART_CRC_CTL_RX_CRC_RST_SHIFT                 2

/* FTM_PHY :: UART_CRC_CTL :: TX_CRC_EN [01:01] */
#define BCHP_FTM_PHY_UART_CRC_CTL_TX_CRC_EN_MASK                   0x00000002
#define BCHP_FTM_PHY_UART_CRC_CTL_TX_CRC_EN_SHIFT                  1

/* FTM_PHY :: UART_CRC_CTL :: TX_CRC_RST [00:00] */
#define BCHP_FTM_PHY_UART_CRC_CTL_TX_CRC_RST_MASK                  0x00000001
#define BCHP_FTM_PHY_UART_CRC_CTL_TX_CRC_RST_SHIFT                 0

/***************************************************************************
 *UART_CRC_PN - UART CRC Programmable PN
 ***************************************************************************/
/* FTM_PHY :: UART_CRC_PN :: reserved0 [31:07] */
#define BCHP_FTM_PHY_UART_CRC_PN_reserved0_MASK                    0xffffff80
#define BCHP_FTM_PHY_UART_CRC_PN_reserved0_SHIFT                   7

/* FTM_PHY :: UART_CRC_PN :: UART_CRC_PN [06:00] */
#define BCHP_FTM_PHY_UART_CRC_PN_UART_CRC_PN_MASK                  0x0000007f
#define BCHP_FTM_PHY_UART_CRC_PN_UART_CRC_PN_SHIFT                 0

/***************************************************************************
 *UART_CRC_TX - UART Transmit CRC
 ***************************************************************************/
/* FTM_PHY :: UART_CRC_TX :: reserved0 [31:08] */
#define BCHP_FTM_PHY_UART_CRC_TX_reserved0_MASK                    0xffffff00
#define BCHP_FTM_PHY_UART_CRC_TX_reserved0_SHIFT                   8

/* FTM_PHY :: UART_CRC_TX :: UART_CRC_TX [07:00] */
#define BCHP_FTM_PHY_UART_CRC_TX_UART_CRC_TX_MASK                  0x000000ff
#define BCHP_FTM_PHY_UART_CRC_TX_UART_CRC_TX_SHIFT                 0

/***************************************************************************
 *UART_CRC_RX - UART Receive CRC
 ***************************************************************************/
/* FTM_PHY :: UART_CRC_RX :: reserved0 [31:08] */
#define BCHP_FTM_PHY_UART_CRC_RX_reserved0_MASK                    0xffffff00
#define BCHP_FTM_PHY_UART_CRC_RX_reserved0_SHIFT                   8

/* FTM_PHY :: UART_CRC_RX :: UART_CRC_RX [07:00] */
#define BCHP_FTM_PHY_UART_CRC_RX_UART_CRC_RX_MASK                  0x000000ff
#define BCHP_FTM_PHY_UART_CRC_RX_UART_CRC_RX_SHIFT                 0

/***************************************************************************
 *IRQ_MSK - Interrupt Mask
 ***************************************************************************/
/* FTM_PHY :: IRQ_MSK :: RX_TYPE2_CNT_IM [31:31] */
#define BCHP_FTM_PHY_IRQ_MSK_RX_TYPE2_CNT_IM_MASK                  0x80000000
#define BCHP_FTM_PHY_IRQ_MSK_RX_TYPE2_CNT_IM_SHIFT                 31

/* FTM_PHY :: IRQ_MSK :: RX_TYPE1_CNT_IM [30:30] */
#define BCHP_FTM_PHY_IRQ_MSK_RX_TYPE1_CNT_IM_MASK                  0x40000000
#define BCHP_FTM_PHY_IRQ_MSK_RX_TYPE1_CNT_IM_SHIFT                 30

/* FTM_PHY :: IRQ_MSK :: SER_NUM_CHG_IM [29:29] */
#define BCHP_FTM_PHY_IRQ_MSK_SER_NUM_CHG_IM_MASK                   0x20000000
#define BCHP_FTM_PHY_IRQ_MSK_SER_NUM_CHG_IM_SHIFT                  29

/* FTM_PHY :: IRQ_MSK :: RX_BIT_MASK_CHG_IM [28:28] */
#define BCHP_FTM_PHY_IRQ_MSK_RX_BIT_MASK_CHG_IM_MASK               0x10000000
#define BCHP_FTM_PHY_IRQ_MSK_RX_BIT_MASK_CHG_IM_SHIFT              28

/* FTM_PHY :: IRQ_MSK :: FXCLUDE_CNT_IM [27:27] */
#define BCHP_FTM_PHY_IRQ_MSK_FXCLUDE_CNT_IM_MASK                   0x08000000
#define BCHP_FTM_PHY_IRQ_MSK_FXCLUDE_CNT_IM_SHIFT                  27

/* FTM_PHY :: IRQ_MSK :: FRX_MSK_NM_CNT_IM [26:26] */
#define BCHP_FTM_PHY_IRQ_MSK_FRX_MSK_NM_CNT_IM_MASK                0x04000000
#define BCHP_FTM_PHY_IRQ_MSK_FRX_MSK_NM_CNT_IM_SHIFT               26

/* FTM_PHY :: IRQ_MSK :: FBAD_CRC_CNT_IM [25:25] */
#define BCHP_FTM_PHY_IRQ_MSK_FBAD_CRC_CNT_IM_MASK                  0x02000000
#define BCHP_FTM_PHY_IRQ_MSK_FBAD_CRC_CNT_IM_SHIFT                 25

/* FTM_PHY :: IRQ_MSK :: FPKT_CNT_IM [24:24] */
#define BCHP_FTM_PHY_IRQ_MSK_FPKT_CNT_IM_MASK                      0x01000000
#define BCHP_FTM_PHY_IRQ_MSK_FPKT_CNT_IM_SHIFT                     24

/* FTM_PHY :: IRQ_MSK :: RX_PKT_RDY_CNT_IM [23:23] */
#define BCHP_FTM_PHY_IRQ_MSK_RX_PKT_RDY_CNT_IM_MASK                0x00800000
#define BCHP_FTM_PHY_IRQ_MSK_RX_PKT_RDY_CNT_IM_SHIFT               23

/* FTM_PHY :: IRQ_MSK :: ASSIST_ERR_IM [22:22] */
#define BCHP_FTM_PHY_IRQ_MSK_ASSIST_ERR_IM_MASK                    0x00400000
#define BCHP_FTM_PHY_IRQ_MSK_ASSIST_ERR_IM_SHIFT                   22

/* FTM_PHY :: IRQ_MSK :: SP_PKT_SENT_IM [21:21] */
#define BCHP_FTM_PHY_IRQ_MSK_SP_PKT_SENT_IM_MASK                   0x00200000
#define BCHP_FTM_PHY_IRQ_MSK_SP_PKT_SENT_IM_SHIFT                  21

/* FTM_PHY :: IRQ_MSK :: HB_PKT_SENT_IM [20:20] */
#define BCHP_FTM_PHY_IRQ_MSK_HB_PKT_SENT_IM_MASK                   0x00100000
#define BCHP_FTM_PHY_IRQ_MSK_HB_PKT_SENT_IM_SHIFT                  20

/* FTM_PHY :: IRQ_MSK :: ASSIST_LVL4_IM [19:19] */
#define BCHP_FTM_PHY_IRQ_MSK_ASSIST_LVL4_IM_MASK                   0x00080000
#define BCHP_FTM_PHY_IRQ_MSK_ASSIST_LVL4_IM_SHIFT                  19

/* FTM_PHY :: IRQ_MSK :: ASSIST_LVL3_IM [18:18] */
#define BCHP_FTM_PHY_IRQ_MSK_ASSIST_LVL3_IM_MASK                   0x00040000
#define BCHP_FTM_PHY_IRQ_MSK_ASSIST_LVL3_IM_SHIFT                  18

/* FTM_PHY :: IRQ_MSK :: ASSIST_LVL2_IM [17:17] */
#define BCHP_FTM_PHY_IRQ_MSK_ASSIST_LVL2_IM_MASK                   0x00020000
#define BCHP_FTM_PHY_IRQ_MSK_ASSIST_LVL2_IM_SHIFT                  17

/* FTM_PHY :: IRQ_MSK :: ASSIST_LVL1_IM [16:16] */
#define BCHP_FTM_PHY_IRQ_MSK_ASSIST_LVL1_IM_MASK                   0x00010000
#define BCHP_FTM_PHY_IRQ_MSK_ASSIST_LVL1_IM_SHIFT                  16

/* FTM_PHY :: IRQ_MSK :: RX_PKT_RDY_IM [15:15] */
#define BCHP_FTM_PHY_IRQ_MSK_RX_PKT_RDY_IM_MASK                    0x00008000
#define BCHP_FTM_PHY_IRQ_MSK_RX_PKT_RDY_IM_SHIFT                   15

/* FTM_PHY :: IRQ_MSK :: ASSIST_IDLE_IM [14:14] */
#define BCHP_FTM_PHY_IRQ_MSK_ASSIST_IDLE_IM_MASK                   0x00004000
#define BCHP_FTM_PHY_IRQ_MSK_ASSIST_IDLE_IM_SHIFT                  14

/* FTM_PHY :: IRQ_MSK :: TIMER3_IM [13:13] */
#define BCHP_FTM_PHY_IRQ_MSK_TIMER3_IM_MASK                        0x00002000
#define BCHP_FTM_PHY_IRQ_MSK_TIMER3_IM_SHIFT                       13

/* FTM_PHY :: IRQ_MSK :: TIMER2_IM [12:12] */
#define BCHP_FTM_PHY_IRQ_MSK_TIMER2_IM_MASK                        0x00001000
#define BCHP_FTM_PHY_IRQ_MSK_TIMER2_IM_SHIFT                       12

/* FTM_PHY :: IRQ_MSK :: TIMER1_IM [11:11] */
#define BCHP_FTM_PHY_IRQ_MSK_TIMER1_IM_MASK                        0x00000800
#define BCHP_FTM_PHY_IRQ_MSK_TIMER1_IM_SHIFT                       11

/* FTM_PHY :: IRQ_MSK :: CORR_PREAMBLE_IM [10:10] */
#define BCHP_FTM_PHY_IRQ_MSK_CORR_PREAMBLE_IM_MASK                 0x00000400
#define BCHP_FTM_PHY_IRQ_MSK_CORR_PREAMBLE_IM_SHIFT                10

/* FTM_PHY :: IRQ_MSK :: CORR_AGC_IM [09:09] */
#define BCHP_FTM_PHY_IRQ_MSK_CORR_AGC_IM_MASK                      0x00000200
#define BCHP_FTM_PHY_IRQ_MSK_CORR_AGC_IM_SHIFT                     9

/* FTM_PHY :: IRQ_MSK :: CORR_TIMEOUT_IM [08:08] */
#define BCHP_FTM_PHY_IRQ_MSK_CORR_TIMEOUT_IM_MASK                  0x00000100
#define BCHP_FTM_PHY_IRQ_MSK_CORR_TIMEOUT_IM_SHIFT                 8

/* FTM_PHY :: IRQ_MSK :: CORR_BYTE_IM [07:07] */
#define BCHP_FTM_PHY_IRQ_MSK_CORR_BYTE_IM_MASK                     0x00000080
#define BCHP_FTM_PHY_IRQ_MSK_CORR_BYTE_IM_SHIFT                    7

/* FTM_PHY :: IRQ_MSK :: CORR_STATE_IM [06:06] */
#define BCHP_FTM_PHY_IRQ_MSK_CORR_STATE_IM_MASK                    0x00000040
#define BCHP_FTM_PHY_IRQ_MSK_CORR_STATE_IM_SHIFT                   6

/* FTM_PHY :: IRQ_MSK :: RSSI_FALL_IM [05:05] */
#define BCHP_FTM_PHY_IRQ_MSK_RSSI_FALL_IM_MASK                     0x00000020
#define BCHP_FTM_PHY_IRQ_MSK_RSSI_FALL_IM_SHIFT                    5

/* FTM_PHY :: IRQ_MSK :: RSSI_RISE_IM [04:04] */
#define BCHP_FTM_PHY_IRQ_MSK_RSSI_RISE_IM_MASK                     0x00000010
#define BCHP_FTM_PHY_IRQ_MSK_RSSI_RISE_IM_SHIFT                    4

/* FTM_PHY :: IRQ_MSK :: UART_ERR_IM [03:03] */
#define BCHP_FTM_PHY_IRQ_MSK_UART_ERR_IM_MASK                      0x00000008
#define BCHP_FTM_PHY_IRQ_MSK_UART_ERR_IM_SHIFT                     3

/* FTM_PHY :: IRQ_MSK :: UART_END_IM [02:02] */
#define BCHP_FTM_PHY_IRQ_MSK_UART_END_IM_MASK                      0x00000004
#define BCHP_FTM_PHY_IRQ_MSK_UART_END_IM_SHIFT                     2

/* FTM_PHY :: IRQ_MSK :: UART_TX_IM [01:01] */
#define BCHP_FTM_PHY_IRQ_MSK_UART_TX_IM_MASK                       0x00000002
#define BCHP_FTM_PHY_IRQ_MSK_UART_TX_IM_SHIFT                      1

/* FTM_PHY :: IRQ_MSK :: UART_IM [00:00] */
#define BCHP_FTM_PHY_IRQ_MSK_UART_IM_MASK                          0x00000001
#define BCHP_FTM_PHY_IRQ_MSK_UART_IM_SHIFT                         0

/***************************************************************************
 *IRQ_STS - Interrupt Status
 ***************************************************************************/
/* FTM_PHY :: IRQ_STS :: RX_TYPE2_CNT_IS [31:31] */
#define BCHP_FTM_PHY_IRQ_STS_RX_TYPE2_CNT_IS_MASK                  0x80000000
#define BCHP_FTM_PHY_IRQ_STS_RX_TYPE2_CNT_IS_SHIFT                 31

/* FTM_PHY :: IRQ_STS :: RX_TYPE1_CNT_IS [30:30] */
#define BCHP_FTM_PHY_IRQ_STS_RX_TYPE1_CNT_IS_MASK                  0x40000000
#define BCHP_FTM_PHY_IRQ_STS_RX_TYPE1_CNT_IS_SHIFT                 30

/* FTM_PHY :: IRQ_STS :: SER_NUM_CHG_IS [29:29] */
#define BCHP_FTM_PHY_IRQ_STS_SER_NUM_CHG_IS_MASK                   0x20000000
#define BCHP_FTM_PHY_IRQ_STS_SER_NUM_CHG_IS_SHIFT                  29

/* FTM_PHY :: IRQ_STS :: RX_BIT_MASK_CHG_IS [28:28] */
#define BCHP_FTM_PHY_IRQ_STS_RX_BIT_MASK_CHG_IS_MASK               0x10000000
#define BCHP_FTM_PHY_IRQ_STS_RX_BIT_MASK_CHG_IS_SHIFT              28

/* FTM_PHY :: IRQ_STS :: FXCLUDE_CNT_IS [27:27] */
#define BCHP_FTM_PHY_IRQ_STS_FXCLUDE_CNT_IS_MASK                   0x08000000
#define BCHP_FTM_PHY_IRQ_STS_FXCLUDE_CNT_IS_SHIFT                  27

/* FTM_PHY :: IRQ_STS :: FRX_MSK_NM_CNT_IS [26:26] */
#define BCHP_FTM_PHY_IRQ_STS_FRX_MSK_NM_CNT_IS_MASK                0x04000000
#define BCHP_FTM_PHY_IRQ_STS_FRX_MSK_NM_CNT_IS_SHIFT               26

/* FTM_PHY :: IRQ_STS :: FBAD_CRC_CNT_IS [25:25] */
#define BCHP_FTM_PHY_IRQ_STS_FBAD_CRC_CNT_IS_MASK                  0x02000000
#define BCHP_FTM_PHY_IRQ_STS_FBAD_CRC_CNT_IS_SHIFT                 25

/* FTM_PHY :: IRQ_STS :: FPKT_CNT_IS [24:24] */
#define BCHP_FTM_PHY_IRQ_STS_FPKT_CNT_IS_MASK                      0x01000000
#define BCHP_FTM_PHY_IRQ_STS_FPKT_CNT_IS_SHIFT                     24

/* FTM_PHY :: IRQ_STS :: RX_PKT_RDY_CNT_IS [23:23] */
#define BCHP_FTM_PHY_IRQ_STS_RX_PKT_RDY_CNT_IS_MASK                0x00800000
#define BCHP_FTM_PHY_IRQ_STS_RX_PKT_RDY_CNT_IS_SHIFT               23

/* FTM_PHY :: IRQ_STS :: ASSIST_ERR_IS [22:22] */
#define BCHP_FTM_PHY_IRQ_STS_ASSIST_ERR_IS_MASK                    0x00400000
#define BCHP_FTM_PHY_IRQ_STS_ASSIST_ERR_IS_SHIFT                   22

/* FTM_PHY :: IRQ_STS :: SP_PKT_SENT_IS [21:21] */
#define BCHP_FTM_PHY_IRQ_STS_SP_PKT_SENT_IS_MASK                   0x00200000
#define BCHP_FTM_PHY_IRQ_STS_SP_PKT_SENT_IS_SHIFT                  21

/* FTM_PHY :: IRQ_STS :: HB_PKT_SENT_IS [20:20] */
#define BCHP_FTM_PHY_IRQ_STS_HB_PKT_SENT_IS_MASK                   0x00100000
#define BCHP_FTM_PHY_IRQ_STS_HB_PKT_SENT_IS_SHIFT                  20

/* FTM_PHY :: IRQ_STS :: ASSIST_LVL4_IS [19:19] */
#define BCHP_FTM_PHY_IRQ_STS_ASSIST_LVL4_IS_MASK                   0x00080000
#define BCHP_FTM_PHY_IRQ_STS_ASSIST_LVL4_IS_SHIFT                  19

/* FTM_PHY :: IRQ_STS :: ASSIST_LVL3_IS [18:18] */
#define BCHP_FTM_PHY_IRQ_STS_ASSIST_LVL3_IS_MASK                   0x00040000
#define BCHP_FTM_PHY_IRQ_STS_ASSIST_LVL3_IS_SHIFT                  18

/* FTM_PHY :: IRQ_STS :: ASSIST_LVL2_IS [17:17] */
#define BCHP_FTM_PHY_IRQ_STS_ASSIST_LVL2_IS_MASK                   0x00020000
#define BCHP_FTM_PHY_IRQ_STS_ASSIST_LVL2_IS_SHIFT                  17

/* FTM_PHY :: IRQ_STS :: ASSIST_LVL1_IS [16:16] */
#define BCHP_FTM_PHY_IRQ_STS_ASSIST_LVL1_IS_MASK                   0x00010000
#define BCHP_FTM_PHY_IRQ_STS_ASSIST_LVL1_IS_SHIFT                  16

/* FTM_PHY :: IRQ_STS :: RX_PKT_RDY_IS [15:15] */
#define BCHP_FTM_PHY_IRQ_STS_RX_PKT_RDY_IS_MASK                    0x00008000
#define BCHP_FTM_PHY_IRQ_STS_RX_PKT_RDY_IS_SHIFT                   15

/* FTM_PHY :: IRQ_STS :: ASSIST_IDLE_IS [14:14] */
#define BCHP_FTM_PHY_IRQ_STS_ASSIST_IDLE_IS_MASK                   0x00004000
#define BCHP_FTM_PHY_IRQ_STS_ASSIST_IDLE_IS_SHIFT                  14

/* FTM_PHY :: IRQ_STS :: TIMER3_IS [13:13] */
#define BCHP_FTM_PHY_IRQ_STS_TIMER3_IS_MASK                        0x00002000
#define BCHP_FTM_PHY_IRQ_STS_TIMER3_IS_SHIFT                       13

/* FTM_PHY :: IRQ_STS :: TIMER2_IS [12:12] */
#define BCHP_FTM_PHY_IRQ_STS_TIMER2_IS_MASK                        0x00001000
#define BCHP_FTM_PHY_IRQ_STS_TIMER2_IS_SHIFT                       12

/* FTM_PHY :: IRQ_STS :: TIMER1_IS [11:11] */
#define BCHP_FTM_PHY_IRQ_STS_TIMER1_IS_MASK                        0x00000800
#define BCHP_FTM_PHY_IRQ_STS_TIMER1_IS_SHIFT                       11

/* FTM_PHY :: IRQ_STS :: CORR_PREAMBLE_IS [10:10] */
#define BCHP_FTM_PHY_IRQ_STS_CORR_PREAMBLE_IS_MASK                 0x00000400
#define BCHP_FTM_PHY_IRQ_STS_CORR_PREAMBLE_IS_SHIFT                10

/* FTM_PHY :: IRQ_STS :: CORR_AGC_IS [09:09] */
#define BCHP_FTM_PHY_IRQ_STS_CORR_AGC_IS_MASK                      0x00000200
#define BCHP_FTM_PHY_IRQ_STS_CORR_AGC_IS_SHIFT                     9

/* FTM_PHY :: IRQ_STS :: CORR_TIMEOUT_IS [08:08] */
#define BCHP_FTM_PHY_IRQ_STS_CORR_TIMEOUT_IS_MASK                  0x00000100
#define BCHP_FTM_PHY_IRQ_STS_CORR_TIMEOUT_IS_SHIFT                 8

/* FTM_PHY :: IRQ_STS :: CORR_BYTE_IS [07:07] */
#define BCHP_FTM_PHY_IRQ_STS_CORR_BYTE_IS_MASK                     0x00000080
#define BCHP_FTM_PHY_IRQ_STS_CORR_BYTE_IS_SHIFT                    7

/* FTM_PHY :: IRQ_STS :: CORR_STATE_IS [06:06] */
#define BCHP_FTM_PHY_IRQ_STS_CORR_STATE_IS_MASK                    0x00000040
#define BCHP_FTM_PHY_IRQ_STS_CORR_STATE_IS_SHIFT                   6

/* FTM_PHY :: IRQ_STS :: RSSI_FALL_IS [05:05] */
#define BCHP_FTM_PHY_IRQ_STS_RSSI_FALL_IS_MASK                     0x00000020
#define BCHP_FTM_PHY_IRQ_STS_RSSI_FALL_IS_SHIFT                    5

/* FTM_PHY :: IRQ_STS :: RSSI_RISE_IS [04:04] */
#define BCHP_FTM_PHY_IRQ_STS_RSSI_RISE_IS_MASK                     0x00000010
#define BCHP_FTM_PHY_IRQ_STS_RSSI_RISE_IS_SHIFT                    4

/* FTM_PHY :: IRQ_STS :: UART_ERR_IS [03:03] */
#define BCHP_FTM_PHY_IRQ_STS_UART_ERR_IS_MASK                      0x00000008
#define BCHP_FTM_PHY_IRQ_STS_UART_ERR_IS_SHIFT                     3

/* FTM_PHY :: IRQ_STS :: UART_END_IS [02:02] */
#define BCHP_FTM_PHY_IRQ_STS_UART_END_IS_MASK                      0x00000004
#define BCHP_FTM_PHY_IRQ_STS_UART_END_IS_SHIFT                     2

/* FTM_PHY :: IRQ_STS :: UART_TX_IS [01:01] */
#define BCHP_FTM_PHY_IRQ_STS_UART_TX_IS_MASK                       0x00000002
#define BCHP_FTM_PHY_IRQ_STS_UART_TX_IS_SHIFT                      1

/* FTM_PHY :: IRQ_STS :: UART_IS [00:00] */
#define BCHP_FTM_PHY_IRQ_STS_UART_IS_MASK                          0x00000001
#define BCHP_FTM_PHY_IRQ_STS_UART_IS_SHIFT                         0

/***************************************************************************
 *FIRQ_STS - Filtered Interrupt Status
 ***************************************************************************/
/* FTM_PHY :: FIRQ_STS :: FIRQ_STS [31:00] */
#define BCHP_FTM_PHY_FIRQ_STS_FIRQ_STS_MASK                        0xffffffff
#define BCHP_FTM_PHY_FIRQ_STS_FIRQ_STS_SHIFT                       0

/***************************************************************************
 *RSTS - Real Time Status
 ***************************************************************************/
/* FTM_PHY :: RSTS :: reserved0 [31:04] */
#define BCHP_FTM_PHY_RSTS_reserved0_MASK                           0xfffffff0
#define BCHP_FTM_PHY_RSTS_reserved0_SHIFT                          4

/* FTM_PHY :: RSTS :: RSSI [03:03] */
#define BCHP_FTM_PHY_RSTS_RSSI_MASK                                0x00000008
#define BCHP_FTM_PHY_RSTS_RSSI_SHIFT                               3

/* FTM_PHY :: RSTS :: LEGACY [02:02] */
#define BCHP_FTM_PHY_RSTS_LEGACY_MASK                              0x00000004
#define BCHP_FTM_PHY_RSTS_LEGACY_SHIFT                             2

/* FTM_PHY :: RSTS :: CORR [01:01] */
#define BCHP_FTM_PHY_RSTS_CORR_MASK                                0x00000002
#define BCHP_FTM_PHY_RSTS_CORR_SHIFT                               1

/* FTM_PHY :: RSTS :: TX_IN [00:00] */
#define BCHP_FTM_PHY_RSTS_TX_IN_MASK                               0x00000001
#define BCHP_FTM_PHY_RSTS_TX_IN_SHIFT                              0

/***************************************************************************
 *TP_CTL - Testport Control
 ***************************************************************************/
/* FTM_PHY :: TP_CTL :: TP_OUT_REG_OPT [31:30] */
#define BCHP_FTM_PHY_TP_CTL_TP_OUT_REG_OPT_MASK                    0xc0000000
#define BCHP_FTM_PHY_TP_CTL_TP_OUT_REG_OPT_SHIFT                   30

/* FTM_PHY :: TP_CTL :: reserved0 [29:29] */
#define BCHP_FTM_PHY_TP_CTL_reserved0_MASK                         0x20000000
#define BCHP_FTM_PHY_TP_CTL_reserved0_SHIFT                        29

/* FTM_PHY :: TP_CTL :: TPS_TP_SEL [28:24] */
#define BCHP_FTM_PHY_TP_CTL_TPS_TP_SEL_MASK                        0x1f000000
#define BCHP_FTM_PHY_TP_CTL_TPS_TP_SEL_SHIFT                       24

/* FTM_PHY :: TP_CTL :: reserved1 [23:23] */
#define BCHP_FTM_PHY_TP_CTL_reserved1_MASK                         0x00800000
#define BCHP_FTM_PHY_TP_CTL_reserved1_SHIFT                        23

/* FTM_PHY :: TP_CTL :: UART_TP_SEL [22:20] */
#define BCHP_FTM_PHY_TP_CTL_UART_TP_SEL_MASK                       0x00700000
#define BCHP_FTM_PHY_TP_CTL_UART_TP_SEL_SHIFT                      20

/* FTM_PHY :: TP_CTL :: reserved2 [19:19] */
#define BCHP_FTM_PHY_TP_CTL_reserved2_MASK                         0x00080000
#define BCHP_FTM_PHY_TP_CTL_reserved2_SHIFT                        19

/* FTM_PHY :: TP_CTL :: CORR_TP_SEL [18:16] */
#define BCHP_FTM_PHY_TP_CTL_CORR_TP_SEL_MASK                       0x00070000
#define BCHP_FTM_PHY_TP_CTL_CORR_TP_SEL_SHIFT                      16

/* FTM_PHY :: TP_CTL :: reserved3 [15:15] */
#define BCHP_FTM_PHY_TP_CTL_reserved3_MASK                         0x00008000
#define BCHP_FTM_PHY_TP_CTL_reserved3_SHIFT                        15

/* FTM_PHY :: TP_CTL :: TP_OUT_SEL_REG [14:14] */
#define BCHP_FTM_PHY_TP_CTL_TP_OUT_SEL_REG_MASK                    0x00004000
#define BCHP_FTM_PHY_TP_CTL_TP_OUT_SEL_REG_SHIFT                   14

/* FTM_PHY :: TP_CTL :: TP_OUT_SEL_MSB [13:13] */
#define BCHP_FTM_PHY_TP_CTL_TP_OUT_SEL_MSB_MASK                    0x00002000
#define BCHP_FTM_PHY_TP_CTL_TP_OUT_SEL_MSB_SHIFT                   13

/* FTM_PHY :: TP_CTL :: TP_OUT_SEL_LSB [12:12] */
#define BCHP_FTM_PHY_TP_CTL_TP_OUT_SEL_LSB_MASK                    0x00001000
#define BCHP_FTM_PHY_TP_CTL_TP_OUT_SEL_LSB_SHIFT                   12

/* FTM_PHY :: TP_CTL :: reserved4 [11:11] */
#define BCHP_FTM_PHY_TP_CTL_reserved4_MASK                         0x00000800
#define BCHP_FTM_PHY_TP_CTL_reserved4_SHIFT                        11

/* FTM_PHY :: TP_CTL :: TP_OVERRIDE_BIT [10:08] */
#define BCHP_FTM_PHY_TP_CTL_TP_OVERRIDE_BIT_MASK                   0x00000700
#define BCHP_FTM_PHY_TP_CTL_TP_OVERRIDE_BIT_SHIFT                  8

/* FTM_PHY :: TP_CTL :: TP_OUT_SEL [07:04] */
#define BCHP_FTM_PHY_TP_CTL_TP_OUT_SEL_MASK                        0x000000f0
#define BCHP_FTM_PHY_TP_CTL_TP_OUT_SEL_SHIFT                       4

/* FTM_PHY :: TP_CTL :: TP_IN_SEL [03:00] */
#define BCHP_FTM_PHY_TP_CTL_TP_IN_SEL_MASK                         0x0000000f
#define BCHP_FTM_PHY_TP_CTL_TP_IN_SEL_SHIFT                        0

/***************************************************************************
 *TP_OUT - Testport Output Read
 ***************************************************************************/
/* FTM_PHY :: TP_OUT :: reserved0 [31:24] */
#define BCHP_FTM_PHY_TP_OUT_reserved0_MASK                         0xff000000
#define BCHP_FTM_PHY_TP_OUT_reserved0_SHIFT                        24

/* FTM_PHY :: TP_OUT :: TP_OUT [23:00] */
#define BCHP_FTM_PHY_TP_OUT_TP_OUT_MASK                            0x00ffffff
#define BCHP_FTM_PHY_TP_OUT_TP_OUT_SHIFT                           0

/***************************************************************************
 *LFSR - Linear Feedback Shift Register
 ***************************************************************************/
/* FTM_PHY :: LFSR :: reserved0 [31:08] */
#define BCHP_FTM_PHY_LFSR_reserved0_MASK                           0xffffff00
#define BCHP_FTM_PHY_LFSR_reserved0_SHIFT                          8

/* FTM_PHY :: LFSR :: DATA [07:00] */
#define BCHP_FTM_PHY_LFSR_DATA_MASK                                0x000000ff
#define BCHP_FTM_PHY_LFSR_DATA_SHIFT                               0

/***************************************************************************
 *TIMER1 - Timer1
 ***************************************************************************/
/* FTM_PHY :: TIMER1 :: TIMER_CNT [31:00] */
#define BCHP_FTM_PHY_TIMER1_TIMER_CNT_MASK                         0xffffffff
#define BCHP_FTM_PHY_TIMER1_TIMER_CNT_SHIFT                        0

/***************************************************************************
 *TIMER2 - Timer2
 ***************************************************************************/
/* FTM_PHY :: TIMER2 :: TIMER_CNT [31:00] */
#define BCHP_FTM_PHY_TIMER2_TIMER_CNT_MASK                         0xffffffff
#define BCHP_FTM_PHY_TIMER2_TIMER_CNT_SHIFT                        0

/***************************************************************************
 *TIMER3 - Timer3
 ***************************************************************************/
/* FTM_PHY :: TIMER3 :: TIMER_CNT [31:00] */
#define BCHP_FTM_PHY_TIMER3_TIMER_CNT_MASK                         0xffffffff
#define BCHP_FTM_PHY_TIMER3_TIMER_CNT_SHIFT                        0

/***************************************************************************
 *ASSIST_CTL - Hardware Assist Control
 ***************************************************************************/
/* FTM_PHY :: ASSIST_CTL :: HW_ASSIST_REV_ID [31:24] */
#define BCHP_FTM_PHY_ASSIST_CTL_HW_ASSIST_REV_ID_MASK              0xff000000
#define BCHP_FTM_PHY_ASSIST_CTL_HW_ASSIST_REV_ID_SHIFT             24

/* FTM_PHY :: ASSIST_CTL :: reserved0 [23:03] */
#define BCHP_FTM_PHY_ASSIST_CTL_reserved0_MASK                     0x00fffff8
#define BCHP_FTM_PHY_ASSIST_CTL_reserved0_SHIFT                    3

/* FTM_PHY :: ASSIST_CTL :: LEV_INTR [02:02] */
#define BCHP_FTM_PHY_ASSIST_CTL_LEV_INTR_MASK                      0x00000004
#define BCHP_FTM_PHY_ASSIST_CTL_LEV_INTR_SHIFT                     2

/* FTM_PHY :: ASSIST_CTL :: CONFORM [01:01] */
#define BCHP_FTM_PHY_ASSIST_CTL_CONFORM_MASK                       0x00000002
#define BCHP_FTM_PHY_ASSIST_CTL_CONFORM_SHIFT                      1

/* FTM_PHY :: ASSIST_CTL :: STOP [00:00] */
#define BCHP_FTM_PHY_ASSIST_CTL_STOP_MASK                          0x00000001
#define BCHP_FTM_PHY_ASSIST_CTL_STOP_SHIFT                         0

/***************************************************************************
 *ASSIST_STS - Hardware Assist Status
 ***************************************************************************/
/* FTM_PHY :: ASSIST_STS :: RX_BIT_MASK [31:16] */
#define BCHP_FTM_PHY_ASSIST_STS_RX_BIT_MASK_MASK                   0xffff0000
#define BCHP_FTM_PHY_ASSIST_STS_RX_BIT_MASK_SHIFT                  16

/* FTM_PHY :: ASSIST_STS :: reserved0 [15:10] */
#define BCHP_FTM_PHY_ASSIST_STS_reserved0_MASK                     0x0000fc00
#define BCHP_FTM_PHY_ASSIST_STS_reserved0_SHIFT                    10

/* FTM_PHY :: ASSIST_STS :: PRIOR_PKT_SENT_FLAG [09:09] */
#define BCHP_FTM_PHY_ASSIST_STS_PRIOR_PKT_SENT_FLAG_MASK           0x00000200
#define BCHP_FTM_PHY_ASSIST_STS_PRIOR_PKT_SENT_FLAG_SHIFT          9

/* FTM_PHY :: ASSIST_STS :: HW_ASSIST_STOPPED [08:08] */
#define BCHP_FTM_PHY_ASSIST_STS_HW_ASSIST_STOPPED_MASK             0x00000100
#define BCHP_FTM_PHY_ASSIST_STS_HW_ASSIST_STOPPED_SHIFT            8

/* FTM_PHY :: ASSIST_STS :: SPECIAL [07:07] */
#define BCHP_FTM_PHY_ASSIST_STS_SPECIAL_MASK                       0x00000080
#define BCHP_FTM_PHY_ASSIST_STS_SPECIAL_SHIFT                      7

/* FTM_PHY :: ASSIST_STS :: HEARTBEAT [06:06] */
#define BCHP_FTM_PHY_ASSIST_STS_HEARTBEAT_MASK                     0x00000040
#define BCHP_FTM_PHY_ASSIST_STS_HEARTBEAT_SHIFT                    6

/* FTM_PHY :: ASSIST_STS :: LEVEL4 [05:05] */
#define BCHP_FTM_PHY_ASSIST_STS_LEVEL4_MASK                        0x00000020
#define BCHP_FTM_PHY_ASSIST_STS_LEVEL4_SHIFT                       5

/* FTM_PHY :: ASSIST_STS :: LEVEL3 [04:04] */
#define BCHP_FTM_PHY_ASSIST_STS_LEVEL3_MASK                        0x00000010
#define BCHP_FTM_PHY_ASSIST_STS_LEVEL3_SHIFT                       4

/* FTM_PHY :: ASSIST_STS :: LEVEL2 [03:03] */
#define BCHP_FTM_PHY_ASSIST_STS_LEVEL2_MASK                        0x00000008
#define BCHP_FTM_PHY_ASSIST_STS_LEVEL2_SHIFT                       3

/* FTM_PHY :: ASSIST_STS :: LEVEL1 [02:02] */
#define BCHP_FTM_PHY_ASSIST_STS_LEVEL1_MASK                        0x00000004
#define BCHP_FTM_PHY_ASSIST_STS_LEVEL1_SHIFT                       2

/* FTM_PHY :: ASSIST_STS :: PKTAVA [01:01] */
#define BCHP_FTM_PHY_ASSIST_STS_PKTAVA_MASK                        0x00000002
#define BCHP_FTM_PHY_ASSIST_STS_PKTAVA_SHIFT                       1

/* FTM_PHY :: ASSIST_STS :: IDLE [00:00] */
#define BCHP_FTM_PHY_ASSIST_STS_IDLE_MASK                          0x00000001
#define BCHP_FTM_PHY_ASSIST_STS_IDLE_SHIFT                         0

/***************************************************************************
 *ASSIST_CNT1 - Hardware Assist Counter1
 ***************************************************************************/
/* FTM_PHY :: ASSIST_CNT1 :: reserved0 [31:24] */
#define BCHP_FTM_PHY_ASSIST_CNT1_reserved0_MASK                    0xff000000
#define BCHP_FTM_PHY_ASSIST_CNT1_reserved0_SHIFT                   24

/* FTM_PHY :: ASSIST_CNT1 :: RX_PKT_RDY_CNT [23:16] */
#define BCHP_FTM_PHY_ASSIST_CNT1_RX_PKT_RDY_CNT_MASK               0x00ff0000
#define BCHP_FTM_PHY_ASSIST_CNT1_RX_PKT_RDY_CNT_SHIFT              16

/* FTM_PHY :: ASSIST_CNT1 :: FPKT_CNT [15:00] */
#define BCHP_FTM_PHY_ASSIST_CNT1_FPKT_CNT_MASK                     0x0000ffff
#define BCHP_FTM_PHY_ASSIST_CNT1_FPKT_CNT_SHIFT                    0

/***************************************************************************
 *ASSIST_CNT2 - Hardware Assist Counter2
 ***************************************************************************/
/* FTM_PHY :: ASSIST_CNT2 :: reserved0 [31:24] */
#define BCHP_FTM_PHY_ASSIST_CNT2_reserved0_MASK                    0xff000000
#define BCHP_FTM_PHY_ASSIST_CNT2_reserved0_SHIFT                   24

/* FTM_PHY :: ASSIST_CNT2 :: FXCLUDE_CNT [23:16] */
#define BCHP_FTM_PHY_ASSIST_CNT2_FXCLUDE_CNT_MASK                  0x00ff0000
#define BCHP_FTM_PHY_ASSIST_CNT2_FXCLUDE_CNT_SHIFT                 16

/* FTM_PHY :: ASSIST_CNT2 :: FRX_MSK_NM_CNT [15:08] */
#define BCHP_FTM_PHY_ASSIST_CNT2_FRX_MSK_NM_CNT_MASK               0x0000ff00
#define BCHP_FTM_PHY_ASSIST_CNT2_FRX_MSK_NM_CNT_SHIFT              8

/* FTM_PHY :: ASSIST_CNT2 :: FBAD_CRC_CNT [07:00] */
#define BCHP_FTM_PHY_ASSIST_CNT2_FBAD_CRC_CNT_MASK                 0x000000ff
#define BCHP_FTM_PHY_ASSIST_CNT2_FBAD_CRC_CNT_SHIFT                0

/***************************************************************************
 *ASSIST_CNT3 - Hardware Assist Counter3
 ***************************************************************************/
/* FTM_PHY :: ASSIST_CNT3 :: reserved0 [31:16] */
#define BCHP_FTM_PHY_ASSIST_CNT3_reserved0_MASK                    0xffff0000
#define BCHP_FTM_PHY_ASSIST_CNT3_reserved0_SHIFT                   16

/* FTM_PHY :: ASSIST_CNT3 :: CMD_1_CNT [15:08] */
#define BCHP_FTM_PHY_ASSIST_CNT3_CMD_1_CNT_MASK                    0x0000ff00
#define BCHP_FTM_PHY_ASSIST_CNT3_CMD_1_CNT_SHIFT                   8

/* FTM_PHY :: ASSIST_CNT3 :: CMD_2_CNT [07:00] */
#define BCHP_FTM_PHY_ASSIST_CNT3_CMD_2_CNT_MASK                    0x000000ff
#define BCHP_FTM_PHY_ASSIST_CNT3_CMD_2_CNT_SHIFT                   0

/***************************************************************************
 *FIR_COEF_MEM_TM - FIR_COEF_MEM_TM
 ***************************************************************************/
/* FTM_PHY :: FIR_COEF_MEM_TM :: reserved0 [31:00] */
#define BCHP_FTM_PHY_FIR_COEF_MEM_TM_reserved0_MASK                0xffffffff
#define BCHP_FTM_PHY_FIR_COEF_MEM_TM_reserved0_SHIFT               0

/***************************************************************************
 *CORR2_CTL - CORR2_CTL
 ***************************************************************************/
/* FTM_PHY :: CORR2_CTL :: reserved0 [31:00] */
#define BCHP_FTM_PHY_CORR2_CTL_reserved0_MASK                      0xffffffff
#define BCHP_FTM_PHY_CORR2_CTL_reserved0_SHIFT                     0

/***************************************************************************
 *CORR2_THRES - CORR2_THRES
 ***************************************************************************/
/* FTM_PHY :: CORR2_THRES :: reserved0 [31:00] */
#define BCHP_FTM_PHY_CORR2_THRES_reserved0_MASK                    0xffffffff
#define BCHP_FTM_PHY_CORR2_THRES_reserved0_SHIFT                   0

/***************************************************************************
 *CORR2_COEF - CORR2_COEF
 ***************************************************************************/
/* FTM_PHY :: CORR2_COEF :: reserved0 [31:00] */
#define BCHP_FTM_PHY_CORR2_COEF_reserved0_MASK                     0xffffffff
#define BCHP_FTM_PHY_CORR2_COEF_reserved0_SHIFT                    0

/***************************************************************************
 *CORR2_MASK - CORR2_MASK
 ***************************************************************************/
/* FTM_PHY :: CORR2_MASK :: reserved0 [31:00] */
#define BCHP_FTM_PHY_CORR2_MASK_reserved0_MASK                     0xffffffff
#define BCHP_FTM_PHY_CORR2_MASK_reserved0_SHIFT                    0

/***************************************************************************
 *CORR2_SQR - CORR2_SQR
 ***************************************************************************/
/* FTM_PHY :: CORR2_SQR :: reserved0 [31:00] */
#define BCHP_FTM_PHY_CORR2_SQR_reserved0_MASK                      0xffffffff
#define BCHP_FTM_PHY_CORR2_SQR_reserved0_SHIFT                     0

/***************************************************************************
 *CORR2_DATA - CORR2_DATA
 ***************************************************************************/
/* FTM_PHY :: CORR2_DATA :: reserved0 [31:00] */
#define BCHP_FTM_PHY_CORR2_DATA_reserved0_MASK                     0xffffffff
#define BCHP_FTM_PHY_CORR2_DATA_reserved0_SHIFT                    0

/***************************************************************************
 *TX_RAMP - TX_RAMP
 ***************************************************************************/
/* FTM_PHY :: TX_RAMP :: reserved0 [31:00] */
#define BCHP_FTM_PHY_TX_RAMP_reserved0_MASK                        0xffffffff
#define BCHP_FTM_PHY_TX_RAMP_reserved0_SHIFT                       0

/***************************************************************************
 *ROLL_TIMER_CTL - ROLL_TIMER_CTL
 ***************************************************************************/
/* FTM_PHY :: ROLL_TIMER_CTL :: reserved0 [31:00] */
#define BCHP_FTM_PHY_ROLL_TIMER_CTL_reserved0_MASK                 0xffffffff
#define BCHP_FTM_PHY_ROLL_TIMER_CTL_reserved0_SHIFT                0

/***************************************************************************
 *ROLL_TIMER - ROLL_TIMER
 ***************************************************************************/
/* FTM_PHY :: ROLL_TIMER :: reserved0 [31:00] */
#define BCHP_FTM_PHY_ROLL_TIMER_reserved0_MASK                     0xffffffff
#define BCHP_FTM_PHY_ROLL_TIMER_reserved0_SHIFT                    0

/***************************************************************************
 *ROLL_SNPSHT - ROLL_SNPSHT
 ***************************************************************************/
/* FTM_PHY :: ROLL_SNPSHT :: reserved0 [31:00] */
#define BCHP_FTM_PHY_ROLL_SNPSHT_reserved0_MASK                    0xffffffff
#define BCHP_FTM_PHY_ROLL_SNPSHT_reserved0_SHIFT                   0

/***************************************************************************
 *ROLL_CORRECTION - ROLL_CORRECTION
 ***************************************************************************/
/* FTM_PHY :: ROLL_CORRECTION :: reserved0 [31:00] */
#define BCHP_FTM_PHY_ROLL_CORRECTION_reserved0_MASK                0xffffffff
#define BCHP_FTM_PHY_ROLL_CORRECTION_reserved0_SHIFT               0

/***************************************************************************
 *ANA_MISC - MISC Control
 ***************************************************************************/
/* FTM_PHY :: ANA_MISC :: reserved0 [31:18] */
#define BCHP_FTM_PHY_ANA_MISC_reserved0_MASK                       0xfffc0000
#define BCHP_FTM_PHY_ANA_MISC_reserved0_SHIFT                      18

/* FTM_PHY :: ANA_MISC :: CH0_CH1_DATA_SWP [17:17] */
#define BCHP_FTM_PHY_ANA_MISC_CH0_CH1_DATA_SWP_MASK                0x00020000
#define BCHP_FTM_PHY_ANA_MISC_CH0_CH1_DATA_SWP_SHIFT               17

/* FTM_PHY :: ANA_MISC :: CH0_CH1_CLK_SWP [16:16] */
#define BCHP_FTM_PHY_ANA_MISC_CH0_CH1_CLK_SWP_MASK                 0x00010000
#define BCHP_FTM_PHY_ANA_MISC_CH0_CH1_CLK_SWP_SHIFT                16

/* FTM_PHY :: ANA_MISC :: CH1_FSKPHY_CLK_SEL [15:14] */
#define BCHP_FTM_PHY_ANA_MISC_CH1_FSKPHY_CLK_SEL_MASK              0x0000c000
#define BCHP_FTM_PHY_ANA_MISC_CH1_FSKPHY_CLK_SEL_SHIFT             14

/* FTM_PHY :: ANA_MISC :: CH1_FSKPHY_PWRDN [13:13] */
#define BCHP_FTM_PHY_ANA_MISC_CH1_FSKPHY_PWRDN_MASK                0x00002000
#define BCHP_FTM_PHY_ANA_MISC_CH1_FSKPHY_PWRDN_SHIFT               13

/* FTM_PHY :: ANA_MISC :: CH1_FSKPHY_DAC_EN [12:12] */
#define BCHP_FTM_PHY_ANA_MISC_CH1_FSKPHY_DAC_EN_MASK               0x00001000
#define BCHP_FTM_PHY_ANA_MISC_CH1_FSKPHY_DAC_EN_SHIFT              12

/* FTM_PHY :: ANA_MISC :: CH1_TX_OUT_EDGE [11:11] */
#define BCHP_FTM_PHY_ANA_MISC_CH1_TX_OUT_EDGE_MASK                 0x00000800
#define BCHP_FTM_PHY_ANA_MISC_CH1_TX_OUT_EDGE_SHIFT                11

/* FTM_PHY :: ANA_MISC :: CH1_FTM_SEL [10:10] */
#define BCHP_FTM_PHY_ANA_MISC_CH1_FTM_SEL_MASK                     0x00000400
#define BCHP_FTM_PHY_ANA_MISC_CH1_FTM_SEL_SHIFT                    10

/* FTM_PHY :: ANA_MISC :: CH0_FSKPHY_CLK_SEL [09:08] */
#define BCHP_FTM_PHY_ANA_MISC_CH0_FSKPHY_CLK_SEL_MASK              0x00000300
#define BCHP_FTM_PHY_ANA_MISC_CH0_FSKPHY_CLK_SEL_SHIFT             8

/* FTM_PHY :: ANA_MISC :: CH0_FSKPHY_PWRDN [07:07] */
#define BCHP_FTM_PHY_ANA_MISC_CH0_FSKPHY_PWRDN_MASK                0x00000080
#define BCHP_FTM_PHY_ANA_MISC_CH0_FSKPHY_PWRDN_SHIFT               7

/* FTM_PHY :: ANA_MISC :: CH0_FSKPHY_DAC_EN [06:06] */
#define BCHP_FTM_PHY_ANA_MISC_CH0_FSKPHY_DAC_EN_MASK               0x00000040
#define BCHP_FTM_PHY_ANA_MISC_CH0_FSKPHY_DAC_EN_SHIFT              6

/* FTM_PHY :: ANA_MISC :: CH0_TX_OUT_EDGE [05:05] */
#define BCHP_FTM_PHY_ANA_MISC_CH0_TX_OUT_EDGE_MASK                 0x00000020
#define BCHP_FTM_PHY_ANA_MISC_CH0_TX_OUT_EDGE_SHIFT                5

/* FTM_PHY :: ANA_MISC :: CH0_DISEQC_SEL [04:04] */
#define BCHP_FTM_PHY_ANA_MISC_CH0_DISEQC_SEL_MASK                  0x00000010
#define BCHP_FTM_PHY_ANA_MISC_CH0_DISEQC_SEL_SHIFT                 4

/* FTM_PHY :: ANA_MISC :: reserved1 [03:01] */
#define BCHP_FTM_PHY_ANA_MISC_reserved1_MASK                       0x0000000e
#define BCHP_FTM_PHY_ANA_MISC_reserved1_SHIFT                      1

/* FTM_PHY :: ANA_MISC :: DIGITAL_CLK108_CTL [00:00] */
#define BCHP_FTM_PHY_ANA_MISC_DIGITAL_CLK108_CTL_MASK              0x00000001
#define BCHP_FTM_PHY_ANA_MISC_DIGITAL_CLK108_CTL_SHIFT             0

/***************************************************************************
 *ANA0_0 - Analog Control0_0
 ***************************************************************************/
/* FTM_PHY :: ANA0_0 :: TBD [31:23] */
#define BCHP_FTM_PHY_ANA0_0_TBD_MASK                               0xff800000
#define BCHP_FTM_PHY_ANA0_0_TBD_SHIFT                              23

/* FTM_PHY :: ANA0_0 :: SEL_REF [22:22] */
#define BCHP_FTM_PHY_ANA0_0_SEL_REF_MASK                           0x00400000
#define BCHP_FTM_PHY_ANA0_0_SEL_REF_SHIFT                          22

/* FTM_PHY :: ANA0_0 :: DAC_TDATA [21:14] */
#define BCHP_FTM_PHY_ANA0_0_DAC_TDATA_MASK                         0x003fc000
#define BCHP_FTM_PHY_ANA0_0_DAC_TDATA_SHIFT                        14

/* FTM_PHY :: ANA0_0 :: CLK_EDGE [13:13] */
#define BCHP_FTM_PHY_ANA0_0_CLK_EDGE_MASK                          0x00002000
#define BCHP_FTM_PHY_ANA0_0_CLK_EDGE_SHIFT                         13

/* FTM_PHY :: ANA0_0 :: DAC_FORMAT [12:12] */
#define BCHP_FTM_PHY_ANA0_0_DAC_FORMAT_MASK                        0x00001000
#define BCHP_FTM_PHY_ANA0_0_DAC_FORMAT_SHIFT                       12

/* FTM_PHY :: ANA0_0 :: ADC_FORMAT [11:11] */
#define BCHP_FTM_PHY_ANA0_0_ADC_FORMAT_MASK                        0x00000800
#define BCHP_FTM_PHY_ANA0_0_ADC_FORMAT_SHIFT                       11

/* FTM_PHY :: ANA0_0 :: SAR_AMUX [10:08] */
#define BCHP_FTM_PHY_ANA0_0_SAR_AMUX_MASK                          0x00000700
#define BCHP_FTM_PHY_ANA0_0_SAR_AMUX_SHIFT                         8

/* FTM_PHY :: ANA0_0 :: DSEQ_VMODE [07:07] */
#define BCHP_FTM_PHY_ANA0_0_DSEQ_VMODE_MASK                        0x00000080
#define BCHP_FTM_PHY_ANA0_0_DSEQ_VMODE_SHIFT                       7

/* FTM_PHY :: ANA0_0 :: FSK_VMODE [06:06] */
#define BCHP_FTM_PHY_ANA0_0_FSK_VMODE_MASK                         0x00000040
#define BCHP_FTM_PHY_ANA0_0_FSK_VMODE_SHIFT                        6

/* FTM_PHY :: ANA0_0 :: TX_POWER [05:00] */
#define BCHP_FTM_PHY_ANA0_0_TX_POWER_MASK                          0x0000003f
#define BCHP_FTM_PHY_ANA0_0_TX_POWER_SHIFT                         0

/***************************************************************************
 *ANA0_1 - Analog Control0_1
 ***************************************************************************/
/* FTM_PHY :: ANA0_1 :: TBD [31:00] */
#define BCHP_FTM_PHY_ANA0_1_TBD_MASK                               0xffffffff
#define BCHP_FTM_PHY_ANA0_1_TBD_SHIFT                              0

/***************************************************************************
 *ANA1_0 - Analog Control1_0
 ***************************************************************************/
/* FTM_PHY :: ANA1_0 :: PHY_CONTROL [31:00] */
#define BCHP_FTM_PHY_ANA1_0_PHY_CONTROL_MASK                       0xffffffff
#define BCHP_FTM_PHY_ANA1_0_PHY_CONTROL_SHIFT                      0

/***************************************************************************
 *ANA1_1 - Analog Control1_1
 ***************************************************************************/
/* FTM_PHY :: ANA1_1 :: PHY_CONTROL [31:00] */
#define BCHP_FTM_PHY_ANA1_1_PHY_CONTROL_MASK                       0xffffffff
#define BCHP_FTM_PHY_ANA1_1_PHY_CONTROL_SHIFT                      0

#endif /* #ifndef BCHP_FTM_PHY_H__ */

/* End of File */
