WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/../scripts/impl.tcl
# source ../target.tcl
## set ABS_TOP                         /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3
## set TOP                            z1top
## set FPGA_PART                      xc7z020clg400-1
## set_param general.maxThreads       4
## set_param general.maxBackupLogs    0
## set RTL { /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/button_parser.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/counter.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/dac.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/debouncer.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/edge_detector.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/sq_wave_gen.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/synchronizer.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.v }
## set CONSTRAINTS { /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.xdc }
# open_checkpoint ${ABS_TOP}/build/synth/${TOP}.dcp
Command: open_checkpoint /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/build/synth/z1top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2531.520 ; gain = 0.000 ; free physical = 8921 ; free virtual = 17944
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.719 ; gain = 0.000 ; free physical = 8601 ; free virtual = 17620
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2589.656 ; gain = 0.000 ; free physical = 8092 ; free virtual = 17115
Restored from archive | CPU: 0.150000 secs | Memory: 1.151489 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2589.656 ; gain = 0.000 ; free physical = 8092 ; free virtual = 17115
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2589.656 ; gain = 0.000 ; free physical = 8092 ; free virtual = 17115
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2589.656 ; gain = 58.137 ; free physical = 8091 ; free virtual = 17114
# if {[string trim ${CONSTRAINTS}] ne ""} {
#   read_xdc ${CONSTRAINTS}
# }
Parsing XDC File [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.xdc]
Finished Parsing XDC File [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/src/z1top.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2680.141 ; gain = 90.484 ; free physical = 8078 ; free virtual = 17101

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 211906967

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2734.953 ; gain = 54.812 ; free physical = 8044 ; free virtual = 17067

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c82bf1ad

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2886.953 ; gain = 0.000 ; free physical = 7905 ; free virtual = 16927
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c82bf1ad

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2886.953 ; gain = 0.000 ; free physical = 7905 ; free virtual = 16927
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1edd212d7

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2886.953 ; gain = 0.000 ; free physical = 7905 ; free virtual = 16927
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1edd212d7

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2886.953 ; gain = 0.000 ; free physical = 7905 ; free virtual = 16927
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1edd212d7

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2886.953 ; gain = 0.000 ; free physical = 7905 ; free virtual = 16927
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1edd212d7

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2886.953 ; gain = 0.000 ; free physical = 7905 ; free virtual = 16927
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.953 ; gain = 0.000 ; free physical = 7905 ; free virtual = 16927
Ending Logic Optimization Task | Checksum: 1f007ce42

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2886.953 ; gain = 0.000 ; free physical = 7905 ; free virtual = 16927

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f007ce42

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2886.953 ; gain = 0.000 ; free physical = 7905 ; free virtual = 16927

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f007ce42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.953 ; gain = 0.000 ; free physical = 7905 ; free virtual = 16927

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.953 ; gain = 0.000 ; free physical = 7905 ; free virtual = 16927
Ending Netlist Obfuscation Task | Checksum: 1f007ce42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.953 ; gain = 0.000 ; free physical = 7905 ; free virtual = 16927
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.406 ; gain = 0.000 ; free physical = 7852 ; free virtual = 16874
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 108b8a308

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2984.406 ; gain = 0.000 ; free physical = 7852 ; free virtual = 16874
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.406 ; gain = 0.000 ; free physical = 7852 ; free virtual = 16874

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e68ec0e8

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2984.406 ; gain = 0.000 ; free physical = 7880 ; free virtual = 16902

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1db914f3d

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3008.418 ; gain = 24.012 ; free physical = 7895 ; free virtual = 16917

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1db914f3d

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3008.418 ; gain = 24.012 ; free physical = 7895 ; free virtual = 16917
Phase 1 Placer Initialization | Checksum: 1db914f3d

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3008.418 ; gain = 24.012 ; free physical = 7894 ; free virtual = 16917

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c32a8af2

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3008.418 ; gain = 24.012 ; free physical = 7893 ; free virtual = 16915

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 113585e06

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3008.418 ; gain = 24.012 ; free physical = 7893 ; free virtual = 16915

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.422 ; gain = 0.000 ; free physical = 7877 ; free virtual = 16900

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: a059a884

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7877 ; free virtual = 16900
Phase 2.3 Global Placement Core | Checksum: a7970c2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7876 ; free virtual = 16899
Phase 2 Global Placement | Checksum: a7970c2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7876 ; free virtual = 16899

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cbc38da6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7876 ; free virtual = 16899

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19a694d46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7875 ; free virtual = 16898

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1aaca749e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7875 ; free virtual = 16898

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b39edbe3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7876 ; free virtual = 16898

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1456ad330

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7875 ; free virtual = 16898

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 178a9d37f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7875 ; free virtual = 16898

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17b8e6abe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7875 ; free virtual = 16898
Phase 3 Detail Placement | Checksum: 17b8e6abe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7875 ; free virtual = 16898

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 180a53df3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.070 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19c5ceb6b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3016.422 ; gain = 0.000 ; free physical = 7874 ; free virtual = 16897
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20b3e1027

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3016.422 ; gain = 0.000 ; free physical = 7874 ; free virtual = 16897
Phase 4.1.1.1 BUFG Insertion | Checksum: 180a53df3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7874 ; free virtual = 16897
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.070. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7874 ; free virtual = 16897
Phase 4.1 Post Commit Optimization | Checksum: 1b295e074

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7874 ; free virtual = 16897

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b295e074

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7875 ; free virtual = 16898

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b295e074

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7875 ; free virtual = 16898
Phase 4.3 Placer Reporting | Checksum: 1b295e074

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7875 ; free virtual = 16898

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.422 ; gain = 0.000 ; free physical = 7875 ; free virtual = 16898

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7875 ; free virtual = 16898
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22a9fd4a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7875 ; free virtual = 16898
Ending Placer Task | Checksum: 19bf8d920

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.422 ; gain = 32.016 ; free physical = 7875 ; free virtual = 16898
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3017.426 ; gain = 0.000 ; free physical = 7885 ; free virtual = 16909
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/build/impl/z1top_placed.dcp' has been generated.
# report_utilization -file post_place_utilization.rpt
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: cb977dc2 ConstDB: 0 ShapeSum: d0615b5e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8f8d179b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3086.016 ; gain = 67.688 ; free physical = 7725 ; free virtual = 16746
Post Restoration Checksum: NetGraph: 6d0aed16 NumContArr: 22822a85 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8f8d179b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3086.016 ; gain = 67.688 ; free physical = 7725 ; free virtual = 16746

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8f8d179b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3094.012 ; gain = 75.684 ; free physical = 7705 ; free virtual = 16730

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8f8d179b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3094.012 ; gain = 75.684 ; free physical = 7705 ; free virtual = 16730
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f0c45f49

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7697 ; free virtual = 16721
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.178  | TNS=0.000  | WHS=-0.101 | THS=-1.604 |

Phase 2 Router Initialization | Checksum: 10e44f157

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7695 ; free virtual = 16720

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 186
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 186
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10e44f157

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7695 ; free virtual = 16719
Phase 3 Initial Routing | Checksum: 211bd7401

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16720

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.931  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11107e1a3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16721
Phase 4 Rip-up And Reroute | Checksum: 11107e1a3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16721

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ab83d9a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16721
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.046  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: ab83d9a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16721

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ab83d9a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16721
Phase 5 Delay and Skew Optimization | Checksum: ab83d9a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16721

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 124467146

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16721
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.046  | TNS=0.000  | WHS=0.129  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 81d87452

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16721
Phase 6 Post Hold Fix | Checksum: 81d87452

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16721

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0322046 %
  Global Horizontal Routing Utilization  = 0.0161427 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10ceb328e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16721

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10ceb328e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16720

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13ad06d7f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16720

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.046  | TNS=0.000  | WHS=0.129  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13ad06d7f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7696 ; free virtual = 16721
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3116.895 ; gain = 98.566 ; free physical = 7714 ; free virtual = 16739

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3116.895 ; gain = 99.469 ; free physical = 7714 ; free virtual = 16739
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3127.867 ; gain = 2.969 ; free physical = 7712 ; free virtual = 16738
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/build/impl/z1top_routed.dcp' has been generated.
# write_verilog -force post_route.v
# write_xdc -force post_route.xdc
# report_drc -file post_route_drc.rpt
Command: report_drc -file post_route_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/current/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab3/build/impl/post_route_drc.rpt.
report_drc completed successfully
# report_timing_summary -warn_on_violation -file post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# write_bitstream -force ${TOP}.bit
Command: write_bitstream -force z1top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./z1top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3496.137 ; gain = 302.668 ; free physical = 7650 ; free virtual = 16675
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 09:25:06 2023...
