Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov 15 12:47:47 2020
| Host         : DESKTOP-P441D4V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.064        0.000                      0                29284        0.009        0.000                      0                29284        6.750        0.000                       0                 10124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.000}      16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.064        0.000                      0                27689        0.009        0.000                      0                27689        6.750        0.000                       0                 10124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.206        0.000                      0                 1595        0.584        0.000                      0                 1595  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.311ns  (logic 10.223ns (66.770%)  route 5.088ns (33.230%))
  Logic Levels:           70  (CARRY4=66 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 18.634 - 16.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.646     2.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X48Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.313     3.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/key_n[0]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[259]_i_16/CO[0]
                         net (fo=132, routed)         1.280     9.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/CO[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.373     9.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q[135]_i_19/O
                         net (fo=4, routed)           0.514    10.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/modulus_dot[132]
    SLICE_X51Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.850 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4/O[3]
                         net (fo=2, routed)           1.195    16.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4_n_4
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.306    16.351 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           0.387    16.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X54Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.390    18.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X53Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.455    18.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[4]/C
                         clock pessimism              0.129    18.763    
                         clock uncertainty           -0.243    18.520    
    SLICE_X53Y79         FDCE (Setup_fdce_C_CE)      -0.205    18.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[4]
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.311ns  (logic 10.223ns (66.770%)  route 5.088ns (33.230%))
  Logic Levels:           70  (CARRY4=66 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 18.634 - 16.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.646     2.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X48Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.313     3.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/key_n[0]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[259]_i_16/CO[0]
                         net (fo=132, routed)         1.280     9.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/CO[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.373     9.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q[135]_i_19/O
                         net (fo=4, routed)           0.514    10.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/modulus_dot[132]
    SLICE_X51Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.850 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4/O[3]
                         net (fo=2, routed)           1.195    16.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4_n_4
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.306    16.351 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           0.387    16.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X54Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.390    18.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X53Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.455    18.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[5]/C
                         clock pessimism              0.129    18.763    
                         clock uncertainty           -0.243    18.520    
    SLICE_X53Y79         FDCE (Setup_fdce_C_CE)      -0.205    18.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[5]
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.311ns  (logic 10.223ns (66.770%)  route 5.088ns (33.230%))
  Logic Levels:           70  (CARRY4=66 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 18.634 - 16.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.646     2.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X48Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.313     3.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/key_n[0]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[259]_i_16/CO[0]
                         net (fo=132, routed)         1.280     9.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/CO[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.373     9.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q[135]_i_19/O
                         net (fo=4, routed)           0.514    10.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/modulus_dot[132]
    SLICE_X51Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.850 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4/O[3]
                         net (fo=2, routed)           1.195    16.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4_n_4
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.306    16.351 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           0.387    16.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X54Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.390    18.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X53Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.455    18.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[6]/C
                         clock pessimism              0.129    18.763    
                         clock uncertainty           -0.243    18.520    
    SLICE_X53Y79         FDCE (Setup_fdce_C_CE)      -0.205    18.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[6]
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.311ns  (logic 10.223ns (66.770%)  route 5.088ns (33.230%))
  Logic Levels:           70  (CARRY4=66 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 18.634 - 16.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.646     2.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X48Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.313     3.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/key_n[0]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[259]_i_16/CO[0]
                         net (fo=132, routed)         1.280     9.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/CO[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.373     9.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q[135]_i_19/O
                         net (fo=4, routed)           0.514    10.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/modulus_dot[132]
    SLICE_X51Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.850 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4/O[3]
                         net (fo=2, routed)           1.195    16.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4_n_4
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.306    16.351 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           0.387    16.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X54Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.390    18.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X53Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.455    18.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[7]/C
                         clock pessimism              0.129    18.763    
                         clock uncertainty           -0.243    18.520    
    SLICE_X53Y79         FDCE (Setup_fdce_C_CE)      -0.205    18.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[7]
  -------------------------------------------------------------------
                         required time                         18.315    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.304ns  (logic 10.223ns (66.799%)  route 5.081ns (33.201%))
  Logic Levels:           70  (CARRY4=66 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 18.633 - 16.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.646     2.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X48Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.313     3.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/key_n[0]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[259]_i_16/CO[0]
                         net (fo=132, routed)         1.280     9.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/CO[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.373     9.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q[135]_i_19/O
                         net (fo=4, routed)           0.514    10.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/modulus_dot[132]
    SLICE_X51Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.850 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4/O[3]
                         net (fo=2, routed)           1.195    16.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4_n_4
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.306    16.351 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           0.387    16.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X54Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.383    18.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X53Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.454    18.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]/C
                         clock pessimism              0.129    18.762    
                         clock uncertainty           -0.243    18.519    
    SLICE_X53Y78         FDCE (Setup_fdce_C_CE)      -0.205    18.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.314    
                         arrival time                         -18.244    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.304ns  (logic 10.223ns (66.799%)  route 5.081ns (33.201%))
  Logic Levels:           70  (CARRY4=66 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 18.633 - 16.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.646     2.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X48Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.313     3.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/key_n[0]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[259]_i_16/CO[0]
                         net (fo=132, routed)         1.280     9.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/CO[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.373     9.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q[135]_i_19/O
                         net (fo=4, routed)           0.514    10.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/modulus_dot[132]
    SLICE_X51Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.850 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4/O[3]
                         net (fo=2, routed)           1.195    16.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4_n_4
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.306    16.351 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           0.387    16.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X54Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.383    18.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X53Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.454    18.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[1]/C
                         clock pessimism              0.129    18.762    
                         clock uncertainty           -0.243    18.519    
    SLICE_X53Y78         FDCE (Setup_fdce_C_CE)      -0.205    18.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.314    
                         arrival time                         -18.244    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.304ns  (logic 10.223ns (66.799%)  route 5.081ns (33.201%))
  Logic Levels:           70  (CARRY4=66 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 18.633 - 16.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.646     2.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X48Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.313     3.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/key_n[0]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[259]_i_16/CO[0]
                         net (fo=132, routed)         1.280     9.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/CO[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.373     9.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q[135]_i_19/O
                         net (fo=4, routed)           0.514    10.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/modulus_dot[132]
    SLICE_X51Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.850 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4/O[3]
                         net (fo=2, routed)           1.195    16.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4_n_4
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.306    16.351 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           0.387    16.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X54Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.383    18.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X53Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.454    18.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[2]/C
                         clock pessimism              0.129    18.762    
                         clock uncertainty           -0.243    18.519    
    SLICE_X53Y78         FDCE (Setup_fdce_C_CE)      -0.205    18.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[2]
  -------------------------------------------------------------------
                         required time                         18.314    
                         arrival time                         -18.244    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.304ns  (logic 10.223ns (66.799%)  route 5.081ns (33.201%))
  Logic Levels:           70  (CARRY4=66 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 18.633 - 16.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.646     2.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X48Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.313     3.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/key_n[0]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[259]_i_16/CO[0]
                         net (fo=132, routed)         1.280     9.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/CO[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.373     9.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q[135]_i_19/O
                         net (fo=4, routed)           0.514    10.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/modulus_dot[132]
    SLICE_X51Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.850 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4/O[3]
                         net (fo=2, routed)           1.195    16.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4_n_4
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.306    16.351 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           0.387    16.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X54Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.383    18.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X53Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.454    18.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[3]/C
                         clock pessimism              0.129    18.762    
                         clock uncertainty           -0.243    18.519    
    SLICE_X53Y78         FDCE (Setup_fdce_C_CE)      -0.205    18.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.314    
                         arrival time                         -18.244    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.264ns  (logic 10.223ns (66.977%)  route 5.041ns (33.023%))
  Logic Levels:           70  (CARRY4=66 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 18.638 - 16.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.646     2.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X48Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.313     3.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/key_n[0]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[259]_i_16/CO[0]
                         net (fo=132, routed)         1.280     9.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/CO[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.373     9.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q[135]_i_19/O
                         net (fo=4, routed)           0.514    10.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/modulus_dot[132]
    SLICE_X51Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.850 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4/O[3]
                         net (fo=2, routed)           1.195    16.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4_n_4
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.306    16.351 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           0.387    16.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X54Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.342    18.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X53Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.459    18.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[20]/C
                         clock pessimism              0.129    18.767    
                         clock uncertainty           -0.243    18.524    
    SLICE_X53Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[20]
  -------------------------------------------------------------------
                         required time                         18.319    
                         arrival time                         -18.204    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.264ns  (logic 10.223ns (66.977%)  route 5.041ns (33.023%))
  Logic Levels:           70  (CARRY4=66 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 18.638 - 16.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.646     2.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X48Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=2, routed)           0.313     3.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/key_n[0]
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[3]_i_10_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[7]_i_10_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.593 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[11]_i_10_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.707 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[15]_i_10_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[19]_i_10_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[23]_i_10_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.049    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[27]_i_10_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[31]_i_10_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[35]_i_10_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[39]_i_10_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[43]_i_10_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[47]_i_10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10/CO[3]
                         net (fo=1, routed)           0.009     5.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[51]_i_10_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[55]_i_10_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[59]_i_10_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[63]_i_10_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[67]_i_10_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[71]_i_10_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[75]_i_10_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[79]_i_10_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[83]_i_10_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[87]_i_10_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[91]_i_10_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[95]_i_10_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[99]_i_10_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[103]_i_10_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[107]_i_10_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[111]_i_10_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[115]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[119]_i_10_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[123]_i_10_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[127]_i_10_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q_reg[259]_i_16/CO[0]
                         net (fo=132, routed)         1.280     9.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/CO[0]
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.373     9.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/twos_complement_modulus/q[135]_i_19/O
                         net (fo=4, routed)           0.514    10.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/modulus_dot[132]
    SLICE_X51Y76         LUT5 (Prop_lut5_I1_O)        0.124    10.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11/O
                         net (fo=1, routed)           0.000    10.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q[135]_i_11_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[135]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[139]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[143]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[147]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[151]_i_2_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[155]_i_2_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[159]_i_2_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[163]_i_2_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[167]_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[171]_i_2_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[175]_i_2_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[179]_i_2_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[183]_i_2_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[187]_i_2_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[191]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[195]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[199]_i_2_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[203]_i_2_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[207]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[211]_i_2_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[215]_i_2_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[219]_i_2_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[223]_i_2_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[227]_i_2_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[231]_i_2_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[235]_i_2_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[239]_i_2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[243]_i_2_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[247]_i_2_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[251]_i_2_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[255]_i_2_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[259]_i_2_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.850 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4/O[3]
                         net (fo=2, routed)           1.195    16.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_4_n_4
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.306    16.351 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           0.387    16.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X54Y97         LUT5 (Prop_lut5_I0_O)        0.124    16.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.342    18.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X53Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.459    18.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[21]/C
                         clock pessimism              0.129    18.767    
                         clock uncertainty           -0.243    18.524    
    SLICE_X53Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[21]
  -------------------------------------------------------------------
                         required time                         18.319    
                         arrival time                         -18.204    
  -------------------------------------------------------------------
                         slack                                  0.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1081]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.574     0.910    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X27Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1081]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1081]/Q
                         net (fo=1, routed)           0.219     1.269    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg_n_0_[1081]
    SLICE_X27Y49         LUT3 (Prop_lut3_I0_O)        0.043     1.312 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1081]_i_1/O
                         net (fo=1, routed)           0.000     1.312    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1081]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.860     1.226    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X27Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.107     1.303    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1081]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1080]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.699%)  route 0.204ns (52.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.574     0.910    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X27Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1080]/Q
                         net (fo=1, routed)           0.204     1.255    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg_n_0_[1080]
    SLICE_X27Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.300 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1080]_i_1/O
                         net (fo=1, routed)           0.000     1.300    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1080]_i_1_n_0
    SLICE_X27Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.860     1.226    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X27Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1080]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.092     1.288    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1080]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.488%)  route 0.157ns (51.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X50Y44         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/Q
                         net (fo=1, routed)           0.157     1.199    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[6]
    SLICE_X49Y43         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X49Y43         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.023     1.183    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.366%)  route 0.200ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X45Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.200     1.233    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[17]
    SLICE_X45Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X45Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.047     1.213    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_burst_type_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.807%)  route 0.179ns (52.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X42Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/Q
                         net (fo=1, routed)           0.179     1.235    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[26]
    SLICE_X50Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_burst_type_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.821     1.187    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_burst_type_reg_reg/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.059     1.211    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_burst_type_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.652%)  route 0.196ns (51.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n_reg/Q
                         net (fo=4, routed)           0.196     1.235    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n
    SLICE_X48Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.280 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_push_to_wsc_i_1/O
                         net (fo=1, routed)           0.000     1.280    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg_0
    SLICE_X48Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X48Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.668%)  route 0.212ns (50.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X38Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/Q
                         net (fo=2, routed)           0.212     1.268    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.313 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_3/O
                         net (fo=1, routed)           0.000     1.313    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_cmd_cmplt_last_dbeat
    SLICE_X38Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X38Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.286    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.499%)  route 0.116ns (38.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.659     0.995    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.116     1.252    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[16]
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.297 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.297    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[17]
    SLICE_X29Y99         FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.845     1.211    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y44         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.128    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X10Y44         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X10Y44         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X10Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X13Y34         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.124    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X12Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X12Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.284     0.941    
    SLICE_X12Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.088    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.000      13.424     RAMB36_X2Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X2Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.000      13.424     RAMB36_X3Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.000      13.424     RAMB36_X3Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X54Y30    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X60Y41    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X60Y41    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X60Y41    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X60Y41    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X14Y36    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X14Y36    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X14Y36    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X14Y36    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X14Y36    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X14Y36    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.000       6.750      SLICE_X14Y36    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.000       6.750      SLICE_X14Y36    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X16Y36    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X16Y36    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X42Y22    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X42Y22    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X42Y22    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X42Y22    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X42Y22    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.000       6.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.000       6.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.000       6.750      SLICE_X26Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[137]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 2.211ns (25.027%)  route 6.623ns (74.973%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 18.642 - 16.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.631     2.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X42Y74         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.478     3.403 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/Q
                         net (fo=2, routed)           1.127     4.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_e_d[63]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.296     4.826 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64/O
                         net (fo=1, routed)           0.000     4.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64_n_0
    SLICE_X45Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.043 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30/O
                         net (fo=1, routed)           0.000     5.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30_n_0
    SLICE_X45Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     5.137 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13/O
                         net (fo=1, routed)           1.051     6.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.316     6.503 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9/O
                         net (fo=1, routed)           0.000     6.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9_n_0
    SLICE_X53Y75         MUXF7 (Prop_muxf7_I0_O)      0.238     6.741 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.268     7.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.298     7.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.412     7.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.843 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          2.005     9.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.150     9.999 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         1.761    11.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X50Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[137]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.463    18.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[137]/C
                         clock pessimism              0.129    18.771    
                         clock uncertainty           -0.243    18.528    
    SLICE_X50Y88         FDCE (Recov_fdce_C_CLR)     -0.563    17.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[137]
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[175]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 2.211ns (25.027%)  route 6.623ns (74.973%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 18.642 - 16.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.631     2.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X42Y74         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.478     3.403 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/Q
                         net (fo=2, routed)           1.127     4.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_e_d[63]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.296     4.826 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64/O
                         net (fo=1, routed)           0.000     4.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64_n_0
    SLICE_X45Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.043 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30/O
                         net (fo=1, routed)           0.000     5.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30_n_0
    SLICE_X45Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     5.137 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13/O
                         net (fo=1, routed)           1.051     6.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.316     6.503 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9/O
                         net (fo=1, routed)           0.000     6.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9_n_0
    SLICE_X53Y75         MUXF7 (Prop_muxf7_I0_O)      0.238     6.741 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.268     7.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.298     7.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.412     7.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.843 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          2.005     9.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.150     9.999 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         1.761    11.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X50Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[175]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.463    18.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X50Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[175]/C
                         clock pessimism              0.129    18.771    
                         clock uncertainty           -0.243    18.528    
    SLICE_X50Y88         FDCE (Recov_fdce_C_CLR)     -0.563    17.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[175]
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 2.211ns (25.169%)  route 6.574ns (74.831%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 18.638 - 16.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.631     2.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X42Y74         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.478     3.403 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/Q
                         net (fo=2, routed)           1.127     4.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_e_d[63]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.296     4.826 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64/O
                         net (fo=1, routed)           0.000     4.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64_n_0
    SLICE_X45Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.043 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30/O
                         net (fo=1, routed)           0.000     5.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30_n_0
    SLICE_X45Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     5.137 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13/O
                         net (fo=1, routed)           1.051     6.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.316     6.503 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9/O
                         net (fo=1, routed)           0.000     6.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9_n_0
    SLICE_X53Y75         MUXF7 (Prop_muxf7_I0_O)      0.238     6.741 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.268     7.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.298     7.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.412     7.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.843 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          2.005     9.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.150     9.999 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         1.711    11.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X53Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.459    18.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[20]/C
                         clock pessimism              0.129    18.767    
                         clock uncertainty           -0.243    18.524    
    SLICE_X53Y83         FDCE (Recov_fdce_C_CLR)     -0.607    17.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[20]
  -------------------------------------------------------------------
                         required time                         17.917    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 2.211ns (25.169%)  route 6.574ns (74.831%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 18.638 - 16.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.631     2.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X42Y74         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.478     3.403 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/Q
                         net (fo=2, routed)           1.127     4.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_e_d[63]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.296     4.826 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64/O
                         net (fo=1, routed)           0.000     4.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64_n_0
    SLICE_X45Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.043 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30/O
                         net (fo=1, routed)           0.000     5.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30_n_0
    SLICE_X45Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     5.137 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13/O
                         net (fo=1, routed)           1.051     6.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.316     6.503 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9/O
                         net (fo=1, routed)           0.000     6.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9_n_0
    SLICE_X53Y75         MUXF7 (Prop_muxf7_I0_O)      0.238     6.741 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.268     7.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.298     7.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.412     7.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.843 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          2.005     9.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.150     9.999 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         1.711    11.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X53Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.459    18.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[21]/C
                         clock pessimism              0.129    18.767    
                         clock uncertainty           -0.243    18.524    
    SLICE_X53Y83         FDCE (Recov_fdce_C_CLR)     -0.607    17.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[21]
  -------------------------------------------------------------------
                         required time                         17.917    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 2.211ns (25.169%)  route 6.574ns (74.831%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 18.638 - 16.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.631     2.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X42Y74         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.478     3.403 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/Q
                         net (fo=2, routed)           1.127     4.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_e_d[63]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.296     4.826 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64/O
                         net (fo=1, routed)           0.000     4.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64_n_0
    SLICE_X45Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.043 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30/O
                         net (fo=1, routed)           0.000     5.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30_n_0
    SLICE_X45Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     5.137 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13/O
                         net (fo=1, routed)           1.051     6.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.316     6.503 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9/O
                         net (fo=1, routed)           0.000     6.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9_n_0
    SLICE_X53Y75         MUXF7 (Prop_muxf7_I0_O)      0.238     6.741 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.268     7.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.298     7.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.412     7.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.843 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          2.005     9.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.150     9.999 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         1.711    11.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X53Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.459    18.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[22]/C
                         clock pessimism              0.129    18.767    
                         clock uncertainty           -0.243    18.524    
    SLICE_X53Y83         FDCE (Recov_fdce_C_CLR)     -0.607    17.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[22]
  -------------------------------------------------------------------
                         required time                         17.917    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 2.211ns (25.169%)  route 6.574ns (74.831%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 18.638 - 16.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.631     2.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X42Y74         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.478     3.403 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/Q
                         net (fo=2, routed)           1.127     4.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_e_d[63]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.296     4.826 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64/O
                         net (fo=1, routed)           0.000     4.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64_n_0
    SLICE_X45Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.043 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30/O
                         net (fo=1, routed)           0.000     5.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30_n_0
    SLICE_X45Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     5.137 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13/O
                         net (fo=1, routed)           1.051     6.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.316     6.503 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9/O
                         net (fo=1, routed)           0.000     6.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9_n_0
    SLICE_X53Y75         MUXF7 (Prop_muxf7_I0_O)      0.238     6.741 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.268     7.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.298     7.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.412     7.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.843 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          2.005     9.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.150     9.999 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         1.711    11.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X53Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.459    18.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[23]/C
                         clock pessimism              0.129    18.767    
                         clock uncertainty           -0.243    18.524    
    SLICE_X53Y83         FDCE (Recov_fdce_C_CLR)     -0.607    17.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[23]
  -------------------------------------------------------------------
                         required time                         17.917    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[146]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 2.211ns (25.021%)  route 6.625ns (74.979%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 18.707 - 16.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.631     2.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X42Y74         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.478     3.403 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/Q
                         net (fo=2, routed)           1.127     4.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_e_d[63]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.296     4.826 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64/O
                         net (fo=1, routed)           0.000     4.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64_n_0
    SLICE_X45Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.043 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30/O
                         net (fo=1, routed)           0.000     5.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30_n_0
    SLICE_X45Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     5.137 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13/O
                         net (fo=1, routed)           1.051     6.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.316     6.503 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9/O
                         net (fo=1, routed)           0.000     6.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9_n_0
    SLICE_X53Y75         MUXF7 (Prop_muxf7_I0_O)      0.238     6.741 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.268     7.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.298     7.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.412     7.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.843 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          2.005     9.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.150     9.999 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         1.763    11.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X55Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[146]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.528    18.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X55Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[146]/C
                         clock pessimism              0.129    18.836    
                         clock uncertainty           -0.243    18.593    
    SLICE_X55Y82         FDCE (Recov_fdce_C_CLR)     -0.607    17.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[146]
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[147]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 2.211ns (25.021%)  route 6.625ns (74.979%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 18.707 - 16.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.631     2.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X42Y74         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.478     3.403 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/Q
                         net (fo=2, routed)           1.127     4.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_e_d[63]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.296     4.826 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64/O
                         net (fo=1, routed)           0.000     4.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64_n_0
    SLICE_X45Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.043 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30/O
                         net (fo=1, routed)           0.000     5.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30_n_0
    SLICE_X45Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     5.137 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13/O
                         net (fo=1, routed)           1.051     6.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.316     6.503 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9/O
                         net (fo=1, routed)           0.000     6.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9_n_0
    SLICE_X53Y75         MUXF7 (Prop_muxf7_I0_O)      0.238     6.741 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.268     7.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.298     7.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.412     7.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.843 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          2.005     9.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.150     9.999 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         1.763    11.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X55Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[147]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.528    18.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X55Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[147]/C
                         clock pessimism              0.129    18.836    
                         clock uncertainty           -0.243    18.593    
    SLICE_X55Y82         FDCE (Recov_fdce_C_CLR)     -0.607    17.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[147]
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[154]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 2.211ns (25.021%)  route 6.625ns (74.979%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 18.707 - 16.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.631     2.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X42Y74         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.478     3.403 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/Q
                         net (fo=2, routed)           1.127     4.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_e_d[63]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.296     4.826 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64/O
                         net (fo=1, routed)           0.000     4.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64_n_0
    SLICE_X45Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.043 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30/O
                         net (fo=1, routed)           0.000     5.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30_n_0
    SLICE_X45Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     5.137 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13/O
                         net (fo=1, routed)           1.051     6.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.316     6.503 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9/O
                         net (fo=1, routed)           0.000     6.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9_n_0
    SLICE_X53Y75         MUXF7 (Prop_muxf7_I0_O)      0.238     6.741 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.268     7.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.298     7.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.412     7.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.843 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          2.005     9.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.150     9.999 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         1.763    11.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X55Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[154]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.528    18.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X55Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[154]/C
                         clock pessimism              0.129    18.836    
                         clock uncertainty           -0.243    18.593    
    SLICE_X55Y82         FDCE (Recov_fdce_C_CLR)     -0.607    17.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[154]
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[155]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 2.211ns (25.021%)  route 6.625ns (74.979%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 18.707 - 16.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.631     2.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X42Y74         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.478     3.403 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/Q
                         net (fo=2, routed)           1.127     4.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_e_d[63]
    SLICE_X45Y74         LUT6 (Prop_lut6_I0_O)        0.296     4.826 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64/O
                         net (fo=1, routed)           0.000     4.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_64_n_0
    SLICE_X45Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.043 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30/O
                         net (fo=1, routed)           0.000     5.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_30_n_0
    SLICE_X45Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     5.137 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13/O
                         net (fo=1, routed)           1.051     6.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_13_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.316     6.503 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9/O
                         net (fo=1, routed)           0.000     6.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_9_n_0
    SLICE_X53Y75         MUXF7 (Prop_muxf7_I0_O)      0.238     6.741 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.268     7.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.298     7.308 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.412     7.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.843 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          2.005     9.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X55Y96         LUT4 (Prop_lut4_I0_O)        0.150     9.999 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         1.763    11.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X55Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[155]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.528    18.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X55Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[155]/C
                         clock pessimism              0.129    18.836    
                         clock uncertainty           -0.243    18.593    
    SLICE_X55Y82         FDCE (Recov_fdce_C_CLR)     -0.607    17.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[155]
  -------------------------------------------------------------------
                         required time                         17.986    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  6.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[242]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.212ns (26.336%)  route 0.593ns (73.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.576     0.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/clk
    SLICE_X54Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=19, routed)          0.269     1.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/Q[0]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.048     1.392 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         0.324     1.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X54Y103        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[242]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.931     1.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X54Y103        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[242]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X54Y103        FDCE (Remov_fdce_C_CLR)     -0.129     1.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[242]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[243]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.212ns (26.336%)  route 0.593ns (73.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.576     0.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/clk
    SLICE_X54Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=19, routed)          0.269     1.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/Q[0]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.048     1.392 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         0.324     1.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X54Y103        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[243]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.931     1.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X54Y103        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[243]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X54Y103        FDCE (Remov_fdce_C_CLR)     -0.129     1.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[243]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[232]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.212ns (22.494%)  route 0.730ns (77.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.576     0.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/clk
    SLICE_X54Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=19, routed)          0.269     1.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/Q[0]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.048     1.392 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         0.462     1.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X54Y101        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[232]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.932     1.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X54Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[232]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.129     1.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[232]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[233]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.212ns (22.494%)  route 0.730ns (77.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.576     0.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/clk
    SLICE_X54Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=19, routed)          0.269     1.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/Q[0]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.048     1.392 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         0.462     1.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X54Y101        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[233]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.932     1.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X54Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[233]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.129     1.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[233]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[234]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.212ns (22.494%)  route 0.730ns (77.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.576     0.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/clk
    SLICE_X54Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=19, routed)          0.269     1.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/Q[0]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.048     1.392 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         0.462     1.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X54Y101        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[234]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.932     1.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X54Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[234]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.129     1.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[234]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[235]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.212ns (22.494%)  route 0.730ns (77.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.576     0.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/clk
    SLICE_X54Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=19, routed)          0.269     1.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/Q[0]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.048     1.392 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         0.462     1.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X54Y101        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[235]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.932     1.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X54Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[235]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X54Y101        FDCE (Remov_fdce_C_CLR)     -0.129     1.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[235]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[88]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.212ns (23.407%)  route 0.694ns (76.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.576     0.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/clk
    SLICE_X54Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=19, routed)          0.269     1.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/Q[0]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.048     1.392 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         0.425     1.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X53Y100        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.907     1.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[88]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y100        FDCE (Remov_fdce_C_CLR)     -0.154     1.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[89]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.212ns (23.407%)  route 0.694ns (76.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.576     0.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/clk
    SLICE_X54Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=19, routed)          0.269     1.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/Q[0]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.048     1.392 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         0.425     1.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X53Y100        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[89]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.907     1.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[89]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y100        FDCE (Remov_fdce_C_CLR)     -0.154     1.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[90]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.212ns (23.407%)  route 0.694ns (76.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.576     0.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/clk
    SLICE_X54Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=19, routed)          0.269     1.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/Q[0]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.048     1.392 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         0.425     1.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X53Y100        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.907     1.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[90]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y100        FDCE (Remov_fdce_C_CLR)     -0.154     1.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[91]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.212ns (23.407%)  route 0.694ns (76.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.576     0.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/clk
    SLICE_X54Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]/Q
                         net (fo=19, routed)          0.269     1.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/Q[0]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.048     1.392 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         0.425     1.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X53Y100        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.907     1.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X53Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[91]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y100        FDCE (Remov_fdce_C_CLR)     -0.154     1.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.733    





