# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 10
attribute \src "dut.sv:2.1-18.10"
module \simple_always_ff
  wire $auto$rtlil.cc:2957:Not$4
  wire $auto$rtlil.cc:3004:And$6
  wire width 8 $auto$rtlil.cc:3092:Mux$2
  wire width 8 $auto$rtlil.cc:3092:Mux$8
  attribute \src "dut.sv:11.13-11.19"
  wire $logic_not$dut.sv:11.13-11.19$1_Y
  attribute \src "dut.sv:3.18-3.21"
  wire input 1 \clk
  attribute \src "dut.sv:7.24-7.36"
  wire width 8 output 5 \extra_result
  attribute \src "dut.sv:6.24-6.33"
  wire width 8 input 4 \extra_sum
  attribute \src "dut.sv:5.18-5.22"
  wire input 3 \mode
  attribute \src "dut.sv:4.18-4.23"
  wire input 2 \rst_n
  cell $mux $auto$process.cpp:1000:import_assignment_sync$1
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \extra_result
    connect \S \rst_n
    connect \Y $auto$rtlil.cc:3092:Mux$2
  end
  cell $mux $auto$process.cpp:1000:import_assignment_sync$7
    parameter \WIDTH 8
    connect \A \extra_result
    connect \B \extra_sum
    connect \S $auto$rtlil.cc:3004:And$6
    connect \Y $auto$rtlil.cc:3092:Mux$8
  end
  cell $and $auto$process.cpp:1069:import_if_stmt_sync$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$4
    connect \B \mode
    connect \Y $auto$rtlil.cc:3004:And$6
  end
  attribute \src "dut.sv:11.13-11.19"
  cell $logic_not $logic_not$dut.sv:11.13-11.19$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:11.13-11.19$1_Y
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:10.5-16.8"
  cell $dff $procdff$9
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $auto$rtlil.cc:3092:Mux$8
    connect \Q \extra_result
  end
  connect $auto$rtlil.cc:2957:Not$4 \rst_n
end
