{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633704553093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633704553093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 11:49:12 2021 " "Processing started: Fri Oct 08 11:49:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633704553093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704553093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704553093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633704553536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto1-arquitetura " "Found design unit 1: Projeto1-arquitetura" {  } { { "Projeto1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto1 " "Found entity 1: Projeto1" {  } { { "Projeto1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffertri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffertri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffertri-comportament " "Found design unit 1: buffertri-comportament" {  } { { "buffertri.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/buffertri.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565805 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffertri " "Found entity 1: buffertri" {  } { { "buffertri.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/buffertri.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565807 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod3x8-arch " "Found design unit 1: Decod3x8-arch" {  } { { "Decod3x8.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Decod3x8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod3x8 " "Found entity 1: Decod3x8" {  } { { "Decod3x8.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Decod3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodbinario_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodbinario_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodBinario_7Seg-comportamento " "Found design unit 1: DecodBinario_7Seg-comportamento" {  } { { "DecodBinario_7Seg.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/DecodBinario_7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565810 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodBinario_7Seg " "Found entity 1: DecodBinario_7Seg" {  } { { "DecodBinario_7Seg.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/DecodBinario_7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodinstrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodinstrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodInstrucao-arch " "Found design unit 1: DecodInstrucao-arch" {  } { { "DecodInstrucao.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/DecodInstrucao.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565811 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodInstrucao " "Found entity 1: DecodInstrucao" {  } { { "DecodInstrucao.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/DecodInstrucao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565813 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565813 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-comportamento " "Found design unit 1: FlipFlop-comportamento" {  } { { "FlipFlop.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/FlipFlop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565814 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicaDesvio-arch " "Found design unit 1: LogicaDesvio-arch" {  } { { "LogicaDesvio.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/LogicaDesvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565816 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicaDesvio " "Found entity 1: LogicaDesvio" {  } { { "LogicaDesvio.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/LogicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565817 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565819 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565821 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_PC-comportamento " "Found design unit 1: muxGenerico2x1_PC-comportamento" {  } { { "muxGenerico2x1_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1_PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565823 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_PC " "Found entity 1: muxGenerico2x1_PC" {  } { { "muxGenerico2x1_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565825 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_4b-comportamento " "Found design unit 1: registradorGenerico_4b-comportamento" {  } { { "registradorGenerico_4b.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_4b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565826 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_4b " "Found entity 1: registradorGenerico_4b" {  } { { "registradorGenerico_4b.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_Registradores-comportamento " "Found design unit 1: Banco_Registradores-comportamento" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565828 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banco_Registradores " "Found entity 1: Banco_Registradores" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_PC-comportamento " "Found design unit 1: registradorGenerico_PC-comportamento" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565830 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_PC " "Found entity 1: registradorGenerico_PC" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565831 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/ULASomaSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565833 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/ULASomaSub.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633704565833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto1 " "Elaborating entity \"Projeto1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633704565885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "Projeto1.vhd" "detectorSub0" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 117 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Projeto1.vhd" "CPU" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodInstrucao CPU:CPU\|DecodInstrucao:DECODIFICADOR_INSTRUCAO " "Elaborating entity \"DecodInstrucao\" for hierarchy \"CPU:CPU\|DecodInstrucao:DECODIFICADOR_INSTRUCAO\"" {  } { { "CPU.vhd" "DECODIFICADOR_INSTRUCAO" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_PC CPU:CPU\|registradorGenerico_PC:PC " "Elaborating entity \"registradorGenerico_PC\" for hierarchy \"CPU:CPU\|registradorGenerico_PC:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:SOMADOR " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:SOMADOR\"" {  } { { "CPU.vhd" "SOMADOR" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_Registradores CPU:CPU\|Banco_Registradores:BANCO_REG " "Elaborating entity \"Banco_Registradores\" for hierarchy \"CPU:CPU\|Banco_Registradores:BANCO_REG\"" {  } { { "CPU.vhd" "BANCO_REG" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565912 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Habilita_reg3 Banco_Registradores.vhd(43) " "Inferred latch for \"Habilita_reg3\" at Banco_Registradores.vhd(43)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565913 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Habilita_reg2 Banco_Registradores.vhd(42) " "Inferred latch for \"Habilita_reg2\" at Banco_Registradores.vhd(42)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565913 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Habilita_reg1 Banco_Registradores.vhd(41) " "Inferred latch for \"Habilita_reg1\" at Banco_Registradores.vhd(41)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565913 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Habilita_reg0 Banco_Registradores.vhd(40) " "Inferred latch for \"Habilita_reg0\" at Banco_Registradores.vhd(40)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565913 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[0\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[0\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565913 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[1\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[1\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565913 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[2\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[2\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565913 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[3\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[3\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565913 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[4\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[4\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565913 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[5\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[5\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565913 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[6\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[6\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[7\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[7\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[0\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[0\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[1\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[1\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[2\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[2\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[3\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[3\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[4\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[4\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[5\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[5\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[6\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[6\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[7\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[7\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[0\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[0\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[1\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[1\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[2\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[2\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[3\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[3\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[4\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[4\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[5\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[5\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[6\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[6\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[7\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[7\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[0\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[0\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[1\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[1\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[2\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[2\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[3\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[3\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[4\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[4\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[5\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[5\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[6\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[6\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[7\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[7\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704565914 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|Banco_Registradores:BANCO_REG\|registradorGenerico:REG_0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|Banco_Registradores:BANCO_REG\|registradorGenerico:REG_0\"" {  } { { "Banco_Registradores.vhd" "REG_0" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop CPU:CPU\|FlipFlop:FLAG " "Elaborating entity \"FlipFlop\" for hierarchy \"CPU:CPU\|FlipFlop:FLAG\"" {  } { { "CPU.vhd" "FLAG" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicaDesvio CPU:CPU\|LogicaDesvio:LOGICA_DE_DESVIO " "Elaborating entity \"LogicaDesvio\" for hierarchy \"CPU:CPU\|LogicaDesvio:LOGICA_DE_DESVIO\"" {  } { { "CPU.vhd" "LOGICA_DE_DESVIO" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_PC CPU:CPU\|muxGenerico2x1_PC:MUX2 " "Elaborating entity \"muxGenerico2x1_PC\" for hierarchy \"CPU:CPU\|muxGenerico2x1_PC:MUX2\"" {  } { { "CPU.vhd" "MUX2" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:MEMORIA_INTRUCAO " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:MEMORIA_INTRUCAO\"" {  } { { "Projeto1.vhd" "MEMORIA_INTRUCAO" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:MEMORIA_DADOS " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:MEMORIA_DADOS\"" {  } { { "Projeto1.vhd" "MEMORIA_DADOS" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod3x8 Decod3x8:DECODIFICADOR_3X8_6a8 " "Elaborating entity \"Decod3x8\" for hierarchy \"Decod3x8:DECODIFICADOR_3X8_6a8\"" {  } { { "Projeto1.vhd" "DECODIFICADOR_3X8_6a8" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_4b registradorGenerico_4b:REG_HEX0 " "Elaborating entity \"registradorGenerico_4b\" for hierarchy \"registradorGenerico_4b:REG_HEX0\"" {  } { { "Projeto1.vhd" "REG_HEX0" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodBinario_7Seg DecodBinario_7Seg:DECOD_HEX0 " "Elaborating entity \"DecodBinario_7Seg\" for hierarchy \"DecodBinario_7Seg:DECOD_HEX0\"" {  } { { "Projeto1.vhd" "DECOD_HEX0" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffertri buffertri:FPGA_R " "Elaborating entity \"buffertri\" for hierarchy \"buffertri:FPGA_R\"" {  } { { "Projeto1.vhd" "FPGA_R" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704565943 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:MEMORIA_DADOS\|ram " "RAM logic \"memoriaRAM:MEMORIA_DADOS\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1633704566347 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1633704566347 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[7\]\" " "Converted tri-state node \"Saida_Dados\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633704566351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[6\]\" " "Converted tri-state node \"Saida_Dados\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633704566351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[5\]\" " "Converted tri-state node \"Saida_Dados\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633704566351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[4\]\" " "Converted tri-state node \"Saida_Dados\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633704566351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[3\]\" " "Converted tri-state node \"Saida_Dados\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633704566351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[2\]\" " "Converted tri-state node \"Saida_Dados\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633704566351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[1\]\" " "Converted tri-state node \"Saida_Dados\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633704566351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[0\]\" " "Converted tri-state node \"Saida_Dados\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633704566351 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1633704566351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[0\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567139 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg0 " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567139 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[0\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567139 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg1 " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567140 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[0\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567140 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg2 " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567140 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[0\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567140 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg3 " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567140 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[1\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567140 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[1\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567140 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[1\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567140 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[1\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567140 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[2\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567140 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[2\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567140 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[2\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567141 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[2\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567141 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[3\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567141 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[3\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567141 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[3\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567141 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[3\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567141 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[4\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567141 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[4\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567141 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[4\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567141 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[4\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567141 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[5\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567141 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[5\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567142 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[5\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567142 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[5\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567142 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[6\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567142 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[6\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567142 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[6\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567142 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[6\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567142 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[7\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567142 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[7\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567142 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[7\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567142 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[7\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633704567142 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633704567142 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633704568045 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633704569057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633704569057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1216 " "Implemented 1216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633704569188 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633704569188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1131 " "Implemented 1131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633704569188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633704569188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633704569214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 11:49:29 2021 " "Processing ended: Fri Oct 08 11:49:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633704569214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633704569214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633704569214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633704569214 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1633704570648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633704570649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 11:49:30 2021 " "Processing started: Fri Oct 08 11:49:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633704570649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633704570649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633704570649 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633704570750 ""}
{ "Info" "0" "" "Project  = Projeto1" {  } {  } 0 0 "Project  = Projeto1" 0 0 "Fitter" 0 0 1633704570751 ""}
{ "Info" "0" "" "Revision = Projeto1" {  } {  } 0 0 "Revision = Projeto1" 0 0 "Fitter" 0 0 1633704570751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633704570911 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto1 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Projeto1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633704570925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633704570966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633704570966 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633704571234 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633704571265 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633704571405 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 85 " "No exact pin location assignment(s) for 17 pins of 85 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1633704571598 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1633704576179 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 599 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 599 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1633704576373 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1633704576373 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633704576373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633704576381 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633704576383 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633704576386 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633704576390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633704576390 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633704576392 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1633704577129 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633704577131 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633704577131 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MEMORIA_INTRUCAO\|memROM~62  from: datad  to: combout " "Cell: MEMORIA_INTRUCAO\|memROM~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633704577138 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MEMORIA_INTRUCAO\|memROM~65  from: datad  to: combout " "Cell: MEMORIA_INTRUCAO\|memROM~65  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633704577138 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1633704577138 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1633704577145 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1633704577146 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633704577147 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633704577282 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1633704577284 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633704577284 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633704577370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633704580077 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1633704580552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633704593955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633704601478 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633704604848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633704604848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633704606226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/DesComp/DesignComp-Projeto1/Projeto1/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1633704611862 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633704611862 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1633704638454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1633704646574 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633704646574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:38 " "Fitter routing operations ending: elapsed time is 00:00:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633704646579 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.38 " "Total time spent on timing analysis during the Fitter is 8.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1633704649550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633704649570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633704650863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633704650863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633704652194 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633704658033 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DesComp/DesignComp-Projeto1/Projeto1/output_files/Projeto1.fit.smsg " "Generated suppressed messages file C:/DesComp/DesignComp-Projeto1/Projeto1/output_files/Projeto1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633704658358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6288 " "Peak virtual memory: 6288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633704659129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 11:50:59 2021 " "Processing ended: Fri Oct 08 11:50:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633704659129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633704659129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:01 " "Total CPU time (on all processors): 00:03:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633704659129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633704659129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633704660478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633704660479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 11:51:00 2021 " "Processing started: Fri Oct 08 11:51:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633704660479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633704660479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633704660479 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633704663991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633704664232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 11:51:04 2021 " "Processing ended: Fri Oct 08 11:51:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633704664232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633704664232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633704664232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633704664232 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633704664894 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633704665682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633704665683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 11:51:05 2021 " "Processing started: Fri Oct 08 11:51:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633704665683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1633704665683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto1 -c Projeto1 " "Command: quartus_sta Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1633704665683 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1633704665787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1633704666471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704666512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704666512 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1633704666857 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1633704666907 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704666907 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633704666912 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " "create_clock -period 1.000 -name CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633704666912 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633704666912 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633704666912 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633704666912 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MEMORIA_INTRUCAO\|memROM~62  from: dataf  to: combout " "Cell: MEMORIA_INTRUCAO\|memROM~62  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633704666917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MEMORIA_INTRUCAO\|memROM~65  from: datad  to: combout " "Cell: MEMORIA_INTRUCAO\|memROM~65  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633704666917 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1633704666917 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1633704666919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633704666920 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1633704666921 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1633704666929 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633704667067 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633704667067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.938 " "Worst-case setup slack is -13.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.938            -474.059 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]  " "  -13.938            -474.059 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.531           -4482.789 CLOCK_50  " "  -10.531           -4482.789 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704667084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.621 " "Worst-case hold slack is -2.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.621             -51.225 CLOCK_50  " "   -2.621             -51.225 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.391               0.000 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]  " "    1.391               0.000 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704667102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.594 " "Worst-case recovery slack is -8.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.594              -8.594 KEY\[0\]  " "   -8.594              -8.594 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.564              -8.564 KEY\[1\]  " "   -8.564              -8.564 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704667109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.179 " "Worst-case removal slack is 1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.179               0.000 KEY\[1\]  " "    1.179               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 KEY\[0\]  " "    1.332               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704667117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.246 " "Worst-case minimum pulse width slack is -1.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.246             -97.982 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]  " "   -1.246             -97.982 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -530.381 CLOCK_50  " "   -0.538            -530.381 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.894 KEY\[0\]  " "   -0.538              -0.894 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.875 KEY\[1\]  " "   -0.538              -0.875 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704667121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704667121 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633704667156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1633704667191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1633704668703 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MEMORIA_INTRUCAO\|memROM~62  from: dataf  to: combout " "Cell: MEMORIA_INTRUCAO\|memROM~62  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633704668827 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MEMORIA_INTRUCAO\|memROM~65  from: datad  to: combout " "Cell: MEMORIA_INTRUCAO\|memROM~65  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633704668827 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1633704668827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633704668827 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633704668874 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633704668874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.148 " "Worst-case setup slack is -14.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.148            -473.698 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]  " "  -14.148            -473.698 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.540           -4372.285 CLOCK_50  " "  -10.540           -4372.285 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704668876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.700 " "Worst-case hold slack is -2.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.700             -55.883 CLOCK_50  " "   -2.700             -55.883 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.269               0.000 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]  " "    1.269               0.000 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704668900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.509 " "Worst-case recovery slack is -8.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.509              -8.509 KEY\[0\]  " "   -8.509              -8.509 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.481              -8.481 KEY\[1\]  " "   -8.481              -8.481 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704668907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.062 " "Worst-case removal slack is 1.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 KEY\[1\]  " "    1.062               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.216               0.000 KEY\[0\]  " "    1.216               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704668915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.135 " "Worst-case minimum pulse width slack is -1.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.135             -96.223 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]  " "   -1.135             -96.223 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -470.051 CLOCK_50  " "   -0.538            -470.051 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.921 KEY\[0\]  " "   -0.538              -0.921 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.906 KEY\[1\]  " "   -0.538              -0.906 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704668952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704668952 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1633704668999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1633704669185 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1633704670935 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MEMORIA_INTRUCAO\|memROM~62  from: dataf  to: combout " "Cell: MEMORIA_INTRUCAO\|memROM~62  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633704671077 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MEMORIA_INTRUCAO\|memROM~65  from: datad  to: combout " "Cell: MEMORIA_INTRUCAO\|memROM~65  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633704671077 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1633704671077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633704671078 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633704671098 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633704671098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.109 " "Worst-case setup slack is -7.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.109            -240.415 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]  " "   -7.109            -240.415 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.201           -2183.481 CLOCK_50  " "   -5.201           -2183.481 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704671107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.364 " "Worst-case hold slack is -1.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.364             -26.901 CLOCK_50  " "   -1.364             -26.901 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]  " "    0.772               0.000 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704671128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.593 " "Worst-case recovery slack is -4.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.593              -4.593 KEY\[0\]  " "   -4.593              -4.593 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.418              -4.418 KEY\[1\]  " "   -4.418              -4.418 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704671136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.143 " "Worst-case removal slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 KEY\[1\]  " "    0.143               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 KEY\[0\]  " "    0.404               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704671160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.584 " "Worst-case minimum pulse width slack is -0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.584             -19.951 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]  " "   -0.584             -19.951 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421              -1.239 KEY\[1\]  " "   -0.421              -1.239 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -1.151 KEY\[0\]  " "   -0.412              -1.151 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409            -271.538 CLOCK_50  " "   -0.409            -271.538 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704671164 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633704671208 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MEMORIA_INTRUCAO\|memROM~62  from: dataf  to: combout " "Cell: MEMORIA_INTRUCAO\|memROM~62  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633704671472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MEMORIA_INTRUCAO\|memROM~65  from: datad  to: combout " "Cell: MEMORIA_INTRUCAO\|memROM~65  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1633704671472 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1633704671472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633704671474 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633704671499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633704671499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.457 " "Worst-case setup slack is -6.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.457            -217.746 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]  " "   -6.457            -217.746 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.547           -1882.862 CLOCK_50  " "   -4.547           -1882.862 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704671508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.337 " "Worst-case hold slack is -1.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337             -28.878 CLOCK_50  " "   -1.337             -28.878 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.696               0.000 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]  " "    0.696               0.000 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704671531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.991 " "Worst-case recovery slack is -3.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.991              -3.991 KEY\[0\]  " "   -3.991              -3.991 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.826              -3.826 KEY\[1\]  " "   -3.826              -3.826 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704671538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.059 " "Worst-case removal slack is -0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.059 KEY\[1\]  " "   -0.059              -0.059 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 KEY\[0\]  " "    0.171               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704671545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.495 " "Worst-case minimum pulse width slack is -0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495              -1.507 KEY\[1\]  " "   -0.495              -1.507 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -1.392 KEY\[0\]  " "   -0.465              -1.392 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446            -323.946 CLOCK_50  " "   -0.446            -323.946 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437             -12.451 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\]  " "   -0.437             -12.451 CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633704671552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633704671552 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633704673928 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633704673929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5085 " "Peak virtual memory: 5085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633704674021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 11:51:14 2021 " "Processing ended: Fri Oct 08 11:51:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633704674021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633704674021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633704674021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1633704674021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1633704675235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633704675236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 11:51:15 2021 " "Processing started: Fri Oct 08 11:51:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633704675236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633704675236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633704675236 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto1.vho C:/DesComp/DesignComp-Projeto1/Projeto1/simulation/modelsim/ simulation " "Generated file Projeto1.vho in folder \"C:/DesComp/DesignComp-Projeto1/Projeto1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633704676387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633704676441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 11:51:16 2021 " "Processing ended: Fri Oct 08 11:51:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633704676441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633704676441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633704676441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633704676441 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 92 s " "Quartus Prime Full Compilation was successful. 0 errors, 92 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633704677087 ""}
