;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 112, #263
	SLT 104, 50
	SLT 121, -632
	SUB #72, @201
	SUB @127, 106
	SPL <4, -2
	SPL 0, <402
	SPL <0, @5
	SUB 0, -0
	CMP 20, 501
	SUB 0, 402
	SUB 700, 600
	SPL <121, 103
	SUB @121, 103
	SUB @127, 103
	ADD -0, 6
	ADD -0, 4
	ADD -1, <-20
	ADD -1, <-20
	ADD -1, <-20
	SUB @0, <5
	SUB @0, <5
	SUB <12, @263
	SLT -0, <0
	SUB @127, 106
	ADD 30, 9
	SLT -0, <0
	SLT 30, 9
	CMP @127, 103
	DJN -7, @-20
	ADD -7, <-20
	ADD -7, <-20
	CMP <0, @2
	SUB 20, 501
	ADD 2, 52
	SUB #12, @202
	SPL 0, <402
	ADD 3, 20
	SPL 0, <402
	SPL 0, <-402
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	MOV -7, <-20
	MOV -1, <-20
	SUB 0, -0
	DJN -1, @-20
	JMN 112, #263
