// Seed: 3016124121
module module_0 ();
  wire  id_1;
  wire  id_2;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd5
) (
    _id_1,
    _id_2,
    id_3
);
  input wire id_3;
  input wire _id_2;
  output wire _id_1;
  parameter id_4 = -1;
  time id_5;
  wire id_6;
  assign id_5[1] = id_5 == -1;
  assign id_6 = ~id_6;
  parameter id_7 = -1'b0;
  module_0 modCall_1 ();
  logic [!  id_1 : id_2] id_8;
  logic id_9;
  ;
  wire id_10, id_11;
endmodule
