
centos-preinstalled/sg_decode_sense:     file format elf32-littlearm


Disassembly of section .init:

00010958 <_init@@Base>:
   10958:	push	{r3, lr}
   1095c:	bl	117c8 <strspn@plt+0xd48>
   10960:	pop	{r3, pc}

Disassembly of section .plt:

00010964 <strtol@plt-0x14>:
   10964:	push	{lr}		; (str lr, [sp, #-4]!)
   10968:	ldr	lr, [pc, #4]	; 10974 <_init@@Base+0x1c>
   1096c:	add	lr, pc, lr
   10970:	ldr	pc, [lr, #8]!
   10974:	andeq	r2, r1, ip, lsl #13

00010978 <strtol@plt>:
   10978:	add	ip, pc, #0, 12
   1097c:	add	ip, ip, #73728	; 0x12000
   10980:	ldr	pc, [ip, #1676]!	; 0x68c

00010984 <fgets@plt>:
   10984:	add	ip, pc, #0, 12
   10988:	add	ip, ip, #73728	; 0x12000
   1098c:	ldr	pc, [ip, #1668]!	; 0x684

00010990 <__stack_chk_fail@plt>:
   10990:	add	ip, pc, #0, 12
   10994:	add	ip, ip, #73728	; 0x12000
   10998:	ldr	pc, [ip, #1660]!	; 0x67c

0001099c <perror@plt>:
   1099c:	add	ip, pc, #0, 12
   109a0:	add	ip, ip, #73728	; 0x12000
   109a4:	ldr	pc, [ip, #1652]!	; 0x674

000109a8 <fwrite@plt>:
   109a8:	add	ip, pc, #0, 12
   109ac:	add	ip, ip, #73728	; 0x12000
   109b0:	ldr	pc, [ip, #1644]!	; 0x66c

000109b4 <fread@plt>:
   109b4:	add	ip, pc, #0, 12
   109b8:	add	ip, ip, #73728	; 0x12000
   109bc:	ldr	pc, [ip, #1636]!	; 0x664

000109c0 <puts@plt>:
   109c0:	add	ip, pc, #0, 12
   109c4:	add	ip, ip, #73728	; 0x12000
   109c8:	ldr	pc, [ip, #1628]!	; 0x65c

000109cc <__libc_start_main@plt>:
   109cc:	add	ip, pc, #0, 12
   109d0:	add	ip, ip, #73728	; 0x12000
   109d4:	ldr	pc, [ip, #1620]!	; 0x654

000109d8 <__gmon_start__@plt>:
   109d8:	add	ip, pc, #0, 12
   109dc:	add	ip, ip, #73728	; 0x12000
   109e0:	ldr	pc, [ip, #1612]!	; 0x64c

000109e4 <getopt_long@plt>:
   109e4:	add	ip, pc, #0, 12
   109e8:	add	ip, ip, #73728	; 0x12000
   109ec:	ldr	pc, [ip, #1604]!	; 0x644

000109f0 <__ctype_b_loc@plt>:
   109f0:	add	ip, pc, #0, 12
   109f4:	add	ip, ip, #73728	; 0x12000
   109f8:	ldr	pc, [ip, #1596]!	; 0x63c

000109fc <strlen@plt>:
   109fc:	add	ip, pc, #0, 12
   10a00:	add	ip, ip, #73728	; 0x12000
   10a04:	ldr	pc, [ip, #1588]!	; 0x634

00010a08 <__sprintf_chk@plt>:
   10a08:	add	ip, pc, #0, 12
   10a0c:	add	ip, ip, #73728	; 0x12000
   10a10:	ldr	pc, [ip, #1580]!	; 0x62c

00010a14 <__isoc99_sscanf@plt>:
   10a14:	add	ip, pc, #0, 12
   10a18:	add	ip, ip, #73728	; 0x12000
   10a1c:	ldr	pc, [ip, #1572]!	; 0x624

00010a20 <memset@plt>:
   10a20:	add	ip, pc, #0, 12
   10a24:	add	ip, ip, #73728	; 0x12000
   10a28:	ldr	pc, [ip, #1564]!	; 0x61c

00010a2c <__printf_chk@plt>:
   10a2c:	add	ip, pc, #0, 12
   10a30:	add	ip, ip, #73728	; 0x12000
   10a34:	ldr	pc, [ip, #1556]!	; 0x614

00010a38 <__fprintf_chk@plt>:
   10a38:	add	ip, pc, #0, 12
   10a3c:	add	ip, ip, #73728	; 0x12000
   10a40:	ldr	pc, [ip, #1548]!	; 0x60c

00010a44 <fclose@plt>:
   10a44:	add	ip, pc, #0, 12
   10a48:	add	ip, ip, #73728	; 0x12000
   10a4c:	ldr	pc, [ip, #1540]!	; 0x604

00010a50 <fopen64@plt>:
   10a50:	add	ip, pc, #0, 12
   10a54:	add	ip, ip, #73728	; 0x12000
   10a58:	ldr	pc, [ip, #1532]!	; 0x5fc

00010a5c <sg_get_sense_str@plt>:
   10a5c:	add	ip, pc, #0, 12
   10a60:	add	ip, ip, #73728	; 0x12000
   10a64:	ldr	pc, [ip, #1524]!	; 0x5f4

00010a68 <abort@plt>:
   10a68:	add	ip, pc, #0, 12
   10a6c:	add	ip, ip, #73728	; 0x12000
   10a70:	ldr	pc, [ip, #1516]!	; 0x5ec

00010a74 <sg_get_scsi_status_str@plt>:
   10a74:	add	ip, pc, #0, 12
   10a78:	add	ip, ip, #73728	; 0x12000
   10a7c:	ldr	pc, [ip, #1508]!	; 0x5e4

00010a80 <strspn@plt>:
   10a80:	add	ip, pc, #0, 12
   10a84:	add	ip, ip, #73728	; 0x12000
   10a88:	ldr	pc, [ip, #1500]!	; 0x5dc

Disassembly of section .text:

00010a8c <.text>:
   10a8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10a90:	movw	r5, #12560	; 0x3110
   10a94:	movt	r5, #2
   10a98:	sub	sp, sp, #3680	; 0xe60
   10a9c:	sub	sp, sp, #4
   10aa0:	movw	r2, #1080	; 0x438
   10aa4:	ldr	r3, [r5]
   10aa8:	mov	r4, r0
   10aac:	mov	r6, r1
   10ab0:	add	r0, sp, #36	; 0x24
   10ab4:	mov	r1, #0
   10ab8:	movw	r7, #12584	; 0x3128
   10abc:	str	r3, [sp, #3676]	; 0xe5c
   10ac0:	bl	10a20 <memset@plt>
   10ac4:	add	r0, sp, #1616	; 0x650
   10ac8:	mov	r1, #0
   10acc:	mov	r2, #2048	; 0x800
   10ad0:	add	r0, r0, #12
   10ad4:	bl	10a20 <memset@plt>
   10ad8:	movt	r7, #2
   10adc:	add	r8, sp, #28
   10ae0:	mov	r3, #0
   10ae4:	movw	r2, #6456	; 0x1938
   10ae8:	str	r3, [sp]
   10aec:	movt	r2, #1
   10af0:	movw	r3, #12400	; 0x3070
   10af4:	mov	r0, r4
   10af8:	movt	r3, #2
   10afc:	mov	r1, r6
   10b00:	bl	109e4 <getopt_long@plt>
   10b04:	cmn	r0, #1
   10b08:	beq	11148 <strspn@plt+0x6c8>
   10b0c:	sub	r3, r0, #63	; 0x3f
   10b10:	cmp	r3, #56	; 0x38
   10b14:	ldrls	pc, [pc, r3, lsl #2]
   10b18:	b	10efc <strspn@plt+0x47c>
   10b1c:	andeq	r0, r1, r8, ror #27
   10b20:	strdeq	r0, [r1], -ip
   10b24:	strdeq	r0, [r1], -ip
   10b28:	strdeq	r0, [r1], -ip
   10b2c:	strdeq	r0, [r1], -ip
   10b30:	strdeq	r0, [r1], -ip
   10b34:	strdeq	r0, [r1], -ip
   10b38:	strdeq	r0, [r1], -ip
   10b3c:	strdeq	r0, [r1], -ip
   10b40:	ldrdeq	r0, [r1], -r8
   10b44:	strdeq	r0, [r1], -ip
   10b48:	strdeq	r0, [r1], -ip
   10b4c:	strdeq	r0, [r1], -ip
   10b50:	strdeq	r0, [r1], -ip
   10b54:	strdeq	r0, [r1], -ip
   10b58:	strdeq	r0, [r1], -ip
   10b5c:	strdeq	r0, [r1], -ip
   10b60:	strdeq	r0, [r1], -ip
   10b64:	strdeq	r0, [r1], -ip
   10b68:	strdeq	r0, [r1], -ip
   10b6c:	strdeq	r0, [r1], -ip
   10b70:	strdeq	r0, [r1], -ip
   10b74:	strdeq	r0, [r1], -ip
   10b78:			; <UNDEFINED> instruction: 0x00010cb0
   10b7c:	strdeq	r0, [r1], -ip
   10b80:	strdeq	r0, [r1], -ip
   10b84:	strdeq	r0, [r1], -ip
   10b88:	strdeq	r0, [r1], -ip
   10b8c:	strdeq	r0, [r1], -ip
   10b90:	strdeq	r0, [r1], -ip
   10b94:	strdeq	r0, [r1], -ip
   10b98:	strdeq	r0, [r1], -ip
   10b9c:	strdeq	r0, [r1], -ip
   10ba0:	strdeq	r0, [r1], -ip
   10ba4:	strdeq	r0, [r1], -ip
   10ba8:	andeq	r0, r1, ip, lsl #25
   10bac:	strdeq	r0, [r1], -ip
   10bb0:	strdeq	r0, [r1], -ip
   10bb4:	strdeq	r0, [r1], -ip
   10bb8:	andeq	r0, r1, r8, ror #24
   10bbc:	strdeq	r0, [r1], -ip
   10bc0:	andeq	r0, r1, r8, ror #27
   10bc4:	strdeq	r0, [r1], -ip
   10bc8:	strdeq	r0, [r1], -ip
   10bcc:	strdeq	r0, [r1], -ip
   10bd0:	strdeq	r0, [r1], -ip
   10bd4:	strdeq	r0, [r1], -ip
   10bd8:	andeq	r0, r1, r8, asr ip
   10bdc:	strdeq	r0, [r1], -ip
   10be0:	strdeq	r0, [r1], -ip
   10be4:	strdeq	r0, [r1], -ip
   10be8:	strdeq	r0, [r1], -ip
   10bec:	andeq	r0, r1, ip, lsl ip
   10bf0:	strdeq	r0, [r1], -ip
   10bf4:	strdeq	r0, [r1], -ip
   10bf8:	andeq	r0, r1, ip, lsl #24
   10bfc:	andeq	r0, r1, r0, lsl #24
   10c00:	ldr	r3, [r7]
   10c04:	str	r3, [sp, #76]	; 0x4c
   10c08:	b	10ae0 <strspn@plt+0x60>
   10c0c:	ldr	r3, [sp, #68]	; 0x44
   10c10:	add	r3, r3, #1
   10c14:	str	r3, [sp, #68]	; 0x44
   10c18:	b	10ae0 <strspn@plt+0x60>
   10c1c:	movw	r1, #6528	; 0x1980
   10c20:	ldr	r0, [r7]
   10c24:	movt	r1, #1
   10c28:	mov	r2, r8
   10c2c:	bl	10a14 <__isoc99_sscanf@plt>
   10c30:	cmp	r0, #1
   10c34:	bne	115d0 <strspn@plt+0xb50>
   10c38:	ldr	r3, [sp, #28]
   10c3c:	cmp	r3, #255	; 0xff
   10c40:	bhi	115f4 <strspn@plt+0xb74>
   10c44:	ldr	r2, [sp, #60]	; 0x3c
   10c48:	str	r3, [sp, #64]	; 0x40
   10c4c:	add	r3, r2, #1
   10c50:	str	r3, [sp, #60]	; 0x3c
   10c54:	b	10ae0 <strspn@plt+0x60>
   10c58:	ldr	r3, [sp, #56]	; 0x38
   10c5c:	add	r3, r3, #1
   10c60:	str	r3, [sp, #56]	; 0x38
   10c64:	b	10ae0 <strspn@plt+0x60>
   10c68:	ldr	r3, [sp, #40]	; 0x28
   10c6c:	cmp	r3, #0
   10c70:	bne	11554 <strspn@plt+0xad4>
   10c74:	ldr	r2, [r7]
   10c78:	ldr	r3, [sp, #44]	; 0x2c
   10c7c:	str	r2, [sp, #40]	; 0x28
   10c80:	add	r3, r3, #1
   10c84:	str	r3, [sp, #44]	; 0x2c
   10c88:	b	10ae0 <strspn@plt+0x60>
   10c8c:	ldr	r3, [sp, #40]	; 0x28
   10c90:	cmp	r3, #0
   10c94:	bne	11554 <strspn@plt+0xad4>
   10c98:	ldr	r2, [r7]
   10c9c:	ldr	r3, [sp, #36]	; 0x24
   10ca0:	str	r2, [sp, #40]	; 0x28
   10ca4:	add	r3, r3, #1
   10ca8:	str	r3, [sp, #36]	; 0x24
   10cac:	b	10ae0 <strspn@plt+0x60>
   10cb0:	mov	r3, #1
   10cb4:	str	r3, [sp, #72]	; 0x48
   10cb8:	ldr	ip, [sp, #48]	; 0x30
   10cbc:	cmp	ip, #0
   10cc0:	bne	10f68 <strspn@plt+0x4e8>
   10cc4:	ldr	r6, [sp, #72]	; 0x48
   10cc8:	cmp	r6, #0
   10ccc:	bne	11024 <strspn@plt+0x5a4>
   10cd0:	ldr	r3, [sp, #60]	; 0x3c
   10cd4:	cmp	r3, #0
   10cd8:	bne	10f90 <strspn@plt+0x510>
   10cdc:	ldr	r4, [sp, #1112]	; 0x458
   10ce0:	cmp	r4, #0
   10ce4:	bne	10df4 <strspn@plt+0x374>
   10ce8:	ldr	r9, [sp, #1108]	; 0x454
   10cec:	cmp	r9, #0
   10cf0:	beq	10d74 <strspn@plt+0x2f4>
   10cf4:	bl	109f0 <__ctype_b_loc@plt>
   10cf8:	mov	r7, r9
   10cfc:	mov	r8, r0
   10d00:	b	10d54 <strspn@plt+0x2d4>
   10d04:	ldrb	r2, [r7, #1]
   10d08:	lsl	r2, r2, #1
   10d0c:	ldrh	r3, [r3, r2]
   10d10:	tst	r3, #4096	; 0x1000
   10d14:	beq	10d6c <strspn@plt+0x2ec>
   10d18:	mov	r0, r7
   10d1c:	movw	r1, #8092	; 0x1f9c
   10d20:	add	r2, sp, #28
   10d24:	movt	r1, #1
   10d28:	bl	10a14 <__isoc99_sscanf@plt>
   10d2c:	add	r7, r7, #2
   10d30:	cmp	r0, #1
   10d34:	bne	11120 <strspn@plt+0x6a0>
   10d38:	ldr	r4, [sp, #1112]	; 0x458
   10d3c:	add	r1, sp, #3680	; 0xe60
   10d40:	ldr	r2, [sp, #28]
   10d44:	add	r3, r1, r4
   10d48:	add	r4, r4, #1
   10d4c:	str	r4, [sp, #1112]	; 0x458
   10d50:	strb	r2, [r3, #-3600]	; 0xfffff1f0
   10d54:	ldrb	r2, [r7]
   10d58:	ldr	r3, [r8]
   10d5c:	lsl	r2, r2, #1
   10d60:	ldrh	r2, [r3, r2]
   10d64:	tst	r2, #4096	; 0x1000
   10d68:	bne	10d04 <strspn@plt+0x284>
   10d6c:	cmp	r4, #0
   10d70:	bne	10df4 <strspn@plt+0x374>
   10d74:	ldr	r3, [sp, #36]	; 0x24
   10d78:	cmp	r3, #0
   10d7c:	bne	11050 <strspn@plt+0x5d0>
   10d80:	ldr	r3, [sp, #44]	; 0x2c
   10d84:	cmp	r3, #0
   10d88:	bne	111d8 <strspn@plt+0x758>
   10d8c:	ldr	r3, [sp, #60]	; 0x3c
   10d90:	cmp	r3, #0
   10d94:	bne	10f20 <strspn@plt+0x4a0>
   10d98:	movw	r4, #12572	; 0x311c
   10d9c:	movt	r4, #2
   10da0:	mov	r1, #1
   10da4:	mov	r2, #53	; 0x35
   10da8:	ldr	r3, [r4]
   10dac:	mov	r6, r1
   10db0:	movw	r0, #8128	; 0x1fc0
   10db4:	movt	r0, #1
   10db8:	bl	109a8 <fwrite@plt>
   10dbc:	ldr	r3, [r4]
   10dc0:	movw	r0, #6740	; 0x1a54
   10dc4:	mov	r1, r6
   10dc8:	movw	r2, #1297	; 0x511
   10dcc:	movt	r0, #1
   10dd0:	bl	109a8 <fwrite@plt>
   10dd4:	b	10f20 <strspn@plt+0x4a0>
   10dd8:	ldr	r3, [sp, #52]	; 0x34
   10ddc:	add	r3, r3, #1
   10de0:	str	r3, [sp, #52]	; 0x34
   10de4:	b	10ae0 <strspn@plt+0x60>
   10de8:	mov	r3, #1
   10dec:	str	r3, [sp, #48]	; 0x30
   10df0:	b	10cb8 <strspn@plt+0x238>
   10df4:	ldr	r3, [sp, #36]	; 0x24
   10df8:	cmp	r3, #0
   10dfc:	bne	10f40 <strspn@plt+0x4c0>
   10e00:	ldr	r3, [sp, #44]	; 0x2c
   10e04:	cmp	r3, #0
   10e08:	bne	10f40 <strspn@plt+0x4c0>
   10e0c:	cmp	r4, #0
   10e10:	beq	10f20 <strspn@plt+0x4a0>
   10e14:	ldr	r0, [sp, #76]	; 0x4c
   10e18:	cmp	r0, #0
   10e1c:	beq	10fec <strspn@plt+0x56c>
   10e20:	movw	r1, #8656	; 0x21d0
   10e24:	movt	r1, #1
   10e28:	bl	10a50 <fopen64@plt>
   10e2c:	subs	sl, r0, #0
   10e30:	beq	10fc0 <strspn@plt+0x540>
   10e34:	ldr	r3, [sp, #52]	; 0x34
   10e38:	cmp	r3, #0
   10e3c:	beq	110c8 <strspn@plt+0x648>
   10e40:	ldr	r3, [sp, #1112]	; 0x458
   10e44:	cmp	r3, #0
   10e48:	ble	11114 <strspn@plt+0x694>
   10e4c:	ldrb	r2, [sp, #80]	; 0x50
   10e50:	add	r4, sp, #1104	; 0x450
   10e54:	add	r4, r4, #12
   10e58:	movw	r3, #8660	; 0x21d4
   10e5c:	mov	r1, #1
   10e60:	movt	r3, #1
   10e64:	str	r2, [sp]
   10e68:	mov	r0, r4
   10e6c:	mvn	r2, #0
   10e70:	add	r9, sp, #80	; 0x50
   10e74:	bl	10a08 <__sprintf_chk@plt>
   10e78:	mov	r7, #0
   10e7c:	mov	fp, #10
   10e80:	mov	r8, r0
   10e84:	ldr	r3, [sp, #1112]	; 0x458
   10e88:	add	r7, r7, #1
   10e8c:	cmp	r7, r3
   10e90:	bge	111a8 <strspn@plt+0x728>
   10e94:	ldrb	ip, [r9, #1]!
   10e98:	add	r0, r4, r8
   10e9c:	mvn	r2, #0
   10ea0:	movw	r3, #8660	; 0x21d4
   10ea4:	mov	r1, #1
   10ea8:	movt	r3, #1
   10eac:	str	ip, [sp]
   10eb0:	bl	10a08 <__sprintf_chk@plt>
   10eb4:	asr	r2, r7, #31
   10eb8:	lsr	r2, r2, #28
   10ebc:	add	r3, r7, r2
   10ec0:	and	r3, r3, #15
   10ec4:	rsb	r2, r2, r3
   10ec8:	cmp	r2, #15
   10ecc:	add	r8, r8, r0
   10ed0:	bne	10e84 <strspn@plt+0x404>
   10ed4:	add	r3, sp, #3680	; 0xe60
   10ed8:	add	r2, r8, #1
   10edc:	add	ip, r3, r8
   10ee0:	mov	r0, r4
   10ee4:	mov	r1, #1
   10ee8:	mov	r3, sl
   10eec:	strb	fp, [ip, #-2564]	; 0xfffff5fc
   10ef0:	mov	r8, #0
   10ef4:	bl	109a8 <fwrite@plt>
   10ef8:	b	10e84 <strspn@plt+0x404>
   10efc:	movw	r6, #12572	; 0x311c
   10f00:	movt	r6, #2
   10f04:	ldr	r3, [r6]
   10f08:	movw	r0, #6740	; 0x1a54
   10f0c:	mov	r1, #1
   10f10:	movt	r0, #1
   10f14:	movw	r2, #1297	; 0x511
   10f18:	mov	r6, r1
   10f1c:	bl	109a8 <fwrite@plt>
   10f20:	ldr	r2, [sp, #3676]	; 0xe5c
   10f24:	mov	r0, r6
   10f28:	ldr	r3, [r5]
   10f2c:	cmp	r2, r3
   10f30:	bne	1171c <strspn@plt+0xc9c>
   10f34:	add	sp, sp, #3680	; 0xe60
   10f38:	add	sp, sp, #4
   10f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10f40:	movw	r3, #12572	; 0x311c
   10f44:	movt	r3, #2
   10f48:	mov	r1, #1
   10f4c:	movw	r0, #8184	; 0x1ff8
   10f50:	ldr	r3, [r3]
   10f54:	mov	r2, #59	; 0x3b
   10f58:	movt	r0, #1
   10f5c:	mov	r6, r1
   10f60:	bl	109a8 <fwrite@plt>
   10f64:	b	10f20 <strspn@plt+0x4a0>
   10f68:	movw	r3, #12572	; 0x311c
   10f6c:	movt	r3, #2
   10f70:	movw	r0, #6740	; 0x1a54
   10f74:	mov	r1, #1
   10f78:	ldr	r3, [r3]
   10f7c:	movw	r2, #1297	; 0x511
   10f80:	movt	r0, #1
   10f84:	mov	r6, #0
   10f88:	bl	109a8 <fwrite@plt>
   10f8c:	b	10f20 <strspn@plt+0x4a0>
   10f90:	add	r2, sp, #1616	; 0x650
   10f94:	ldr	r0, [sp, #64]	; 0x40
   10f98:	movw	r1, #2047	; 0x7ff
   10f9c:	add	r2, r2, #12
   10fa0:	bl	10a74 <sg_get_scsi_status_str@plt>
   10fa4:	add	r2, sp, #1616	; 0x650
   10fa8:	movw	r1, #8072	; 0x1f88
   10fac:	add	r2, r2, #12
   10fb0:	movt	r1, #1
   10fb4:	mov	r0, #1
   10fb8:	bl	10a2c <__printf_chk@plt>
   10fbc:	b	10cdc <strspn@plt+0x25c>
   10fc0:	movw	r0, #8712	; 0x2208
   10fc4:	movt	r0, #1
   10fc8:	bl	1099c <perror@plt>
   10fcc:	movw	r3, #12572	; 0x311c
   10fd0:	movt	r3, #2
   10fd4:	movw	r2, #8720	; 0x2210
   10fd8:	mov	r1, #1
   10fdc:	movt	r2, #1
   10fe0:	ldr	r0, [r3]
   10fe4:	ldr	r3, [sp, #76]	; 0x4c
   10fe8:	bl	10a38 <__fprintf_chk@plt>
   10fec:	add	r3, sp, #1616	; 0x650
   10ff0:	add	r1, sp, #80	; 0x50
   10ff4:	add	r3, r3, #12
   10ff8:	mov	r0, #0
   10ffc:	str	r3, [sp, #4]
   11000:	movw	r3, #2047	; 0x7ff
   11004:	ldr	r2, [sp, #1112]	; 0x458
   11008:	str	r3, [sp]
   1100c:	ldr	r3, [sp, #68]	; 0x44
   11010:	bl	10a5c <sg_get_sense_str@plt>
   11014:	add	r0, sp, #1616	; 0x650
   11018:	add	r0, r0, #12
   1101c:	bl	109c0 <puts@plt>
   11020:	b	10f20 <strspn@plt+0x4a0>
   11024:	movw	r1, #12572	; 0x311c
   11028:	movt	r1, #2
   1102c:	movw	r2, #8040	; 0x1f68
   11030:	movw	r3, #8056	; 0x1f78
   11034:	ldr	r0, [r1]
   11038:	movt	r2, #1
   1103c:	movt	r3, #1
   11040:	mov	r1, #1
   11044:	mov	r6, ip
   11048:	bl	10a38 <__fprintf_chk@plt>
   1104c:	b	10f20 <strspn@plt+0x4a0>
   11050:	ldr	r3, [sp, #44]	; 0x2c
   11054:	cmp	r3, #0
   11058:	bne	11444 <strspn@plt+0x9c4>
   1105c:	movw	r1, #8308	; 0x2074
   11060:	ldr	r0, [sp, #40]	; 0x28
   11064:	movt	r1, #1
   11068:	bl	10a50 <fopen64@plt>
   1106c:	subs	r7, r0, #0
   11070:	beq	11578 <strspn@plt+0xaf8>
   11074:	mov	r1, #1
   11078:	mov	r2, #1024	; 0x400
   1107c:	mov	r3, r7
   11080:	add	r0, sp, #80	; 0x50
   11084:	bl	109b4 <fread@plt>
   11088:	mov	r4, r0
   1108c:	mov	r0, r7
   11090:	bl	10a44 <fclose@plt>
   11094:	cmp	r4, #0
   11098:	strne	r4, [sp, #1112]	; 0x458
   1109c:	bne	10e0c <strspn@plt+0x38c>
   110a0:	movw	r3, #12572	; 0x311c
   110a4:	movt	r3, #2
   110a8:	mov	r1, #1
   110ac:	movw	r2, #8340	; 0x2094
   110b0:	ldr	r0, [r3]
   110b4:	movt	r2, #1
   110b8:	ldr	r3, [sp, #40]	; 0x28
   110bc:	mov	r6, r1
   110c0:	bl	10a38 <__fprintf_chk@plt>
   110c4:	b	10f20 <strspn@plt+0x4a0>
   110c8:	mov	r3, sl
   110cc:	add	r0, sp, #80	; 0x50
   110d0:	mov	r1, #1
   110d4:	ldr	r2, [sp, #1112]	; 0x458
   110d8:	bl	109a8 <fwrite@plt>
   110dc:	ldr	r3, [sp, #1112]	; 0x458
   110e0:	cmp	r0, r3
   110e4:	beq	11114 <strspn@plt+0x694>
   110e8:	ldr	ip, [sp, #76]	; 0x4c
   110ec:	movw	r1, #12572	; 0x311c
   110f0:	movt	r1, #2
   110f4:	str	r3, [sp]
   110f8:	movw	r2, #8668	; 0x21dc
   110fc:	mov	r3, r0
   11100:	movt	r2, #1
   11104:	ldr	r0, [r1]
   11108:	str	ip, [sp, #4]
   1110c:	mov	r1, #1
   11110:	bl	10a38 <__fprintf_chk@plt>
   11114:	mov	r0, sl
   11118:	bl	10a44 <fclose@plt>
   1111c:	b	10fec <strspn@plt+0x56c>
   11120:	movw	r1, #12572	; 0x311c
   11124:	movt	r1, #2
   11128:	mov	r3, r9
   1112c:	movw	r2, #8096	; 0x1fa0
   11130:	ldr	r0, [r1]
   11134:	movt	r2, #1
   11138:	mov	r1, #1
   1113c:	mov	r6, r1
   11140:	bl	10a38 <__fprintf_chk@plt>
   11144:	b	10f20 <strspn@plt+0x4a0>
   11148:	movw	r7, #12568	; 0x3118
   1114c:	movt	r7, #2
   11150:	mov	r9, r7
   11154:	ldr	r3, [r7]
   11158:	cmp	r4, r3
   1115c:	ble	10cb8 <strspn@plt+0x238>
   11160:	ldr	r1, [sp, #56]	; 0x38
   11164:	add	r2, r3, #1
   11168:	ldr	r8, [r6, r3, lsl #2]
   1116c:	cmp	r1, #0
   11170:	str	r2, [r9]
   11174:	beq	113e4 <strspn@plt+0x964>
   11178:	ldr	r3, [sp, #1108]	; 0x454
   1117c:	cmp	r3, #0
   11180:	beq	1143c <strspn@plt+0x9bc>
   11184:	movw	r6, #12572	; 0x311c
   11188:	movt	r6, #2
   1118c:	mov	r3, r8
   11190:	movw	r2, #6608	; 0x19d0
   11194:	ldr	r0, [r6]
   11198:	movt	r2, #1
   1119c:	mov	r1, #1
   111a0:	bl	10a38 <__fprintf_chk@plt>
   111a4:	b	10f04 <strspn@plt+0x484>
   111a8:	cmp	r8, #0
   111ac:	ble	11114 <strspn@plt+0x694>
   111b0:	add	r1, sp, #3680	; 0xe60
   111b4:	mov	r0, r4
   111b8:	add	ip, r1, r8
   111bc:	add	r2, r8, #1
   111c0:	mov	r1, #1
   111c4:	mov	r3, sl
   111c8:	mov	lr, #10
   111cc:	strb	lr, [ip, #-2564]	; 0xfffff5fc
   111d0:	bl	109a8 <fwrite@plt>
   111d4:	b	11114 <strspn@plt+0x694>
   111d8:	ldr	r4, [sp, #40]	; 0x28
   111dc:	ldr	r3, [sp, #56]	; 0x38
   111e0:	cmp	r4, #0
   111e4:	str	r3, [sp, #8]
   111e8:	beq	113a4 <strspn@plt+0x924>
   111ec:	mov	r0, r4
   111f0:	bl	109fc <strlen@plt>
   111f4:	cmp	r0, #0
   111f8:	beq	113a4 <strspn@plt+0x924>
   111fc:	cmp	r0, #1
   11200:	bne	11210 <strspn@plt+0x790>
   11204:	ldrb	r3, [r4]
   11208:	cmp	r3, #45	; 0x2d
   1120c:	beq	1169c <strspn@plt+0xc1c>
   11210:	movw	r1, #8308	; 0x2074
   11214:	mov	r0, r4
   11218:	movt	r1, #1
   1121c:	bl	10a50 <fopen64@plt>
   11220:	cmp	r0, #0
   11224:	str	r0, [sp, #16]
   11228:	beq	116f8 <strspn@plt+0xc78>
   1122c:	add	r4, sp, #1104	; 0x450
   11230:	str	r6, [sp, #20]
   11234:	add	r4, r4, #12
   11238:	mov	r7, #0
   1123c:	mov	r8, r7
   11240:	movw	r9, #1023	; 0x3ff
   11244:	mov	r6, r4
   11248:	ldr	r4, [sp, #16]
   1124c:	str	r5, [sp, #12]
   11250:	mov	r0, r6
   11254:	mov	r1, #512	; 0x200
   11258:	mov	r2, r4
   1125c:	bl	10984 <fgets@plt>
   11260:	cmp	r0, #0
   11264:	beq	11388 <strspn@plt+0x908>
   11268:	mov	r0, r6
   1126c:	bl	109fc <strlen@plt>
   11270:	subs	r5, r0, #0
   11274:	ble	113d8 <strspn@plt+0x958>
   11278:	sub	r0, r5, #1
   1127c:	add	r2, sp, #3680	; 0xe60
   11280:	add	r1, r2, r0
   11284:	ldrb	ip, [r1, #-2564]	; 0xfffff5fc
   11288:	cmp	ip, #10
   1128c:	beq	113cc <strspn@plt+0x94c>
   11290:	mov	sl, #0
   11294:	b	1129c <strspn@plt+0x81c>
   11298:	add	sl, sl, #1
   1129c:	ldrb	r1, [r6, sl]
   112a0:	add	fp, r6, sl
   112a4:	cmp	r1, #32
   112a8:	beq	11298 <strspn@plt+0x818>
   112ac:	cmp	r1, #9
   112b0:	beq	11298 <strspn@plt+0x818>
   112b4:	cmp	r5, sl
   112b8:	beq	1137c <strspn@plt+0x8fc>
   112bc:	cmp	r1, #35	; 0x23
   112c0:	beq	1137c <strspn@plt+0x8fc>
   112c4:	movw	r1, #8400	; 0x20d0
   112c8:	mov	r0, fp
   112cc:	movt	r1, #1
   112d0:	bl	10a80 <strspn@plt>
   112d4:	rsb	r2, sl, r5
   112d8:	cmp	r2, r0
   112dc:	ble	112ec <strspn@plt+0x86c>
   112e0:	ldrb	r2, [fp, r0]
   112e4:	cmp	r2, #35	; 0x23
   112e8:	bne	11720 <strspn@plt+0xca0>
   112ec:	ldr	r3, [sp, #8]
   112f0:	cmp	r3, #0
   112f4:	beq	1146c <strspn@plt+0x9ec>
   112f8:	bl	109f0 <__ctype_b_loc@plt>
   112fc:	mov	r5, #0
   11300:	mov	sl, r0
   11304:	b	11360 <strspn@plt+0x8e0>
   11308:	ldrb	r2, [fp, #1]
   1130c:	lsl	r2, r2, #1
   11310:	ldrh	r3, [r3, r2]
   11314:	tst	r3, #4096	; 0x1000
   11318:	beq	11378 <strspn@plt+0x8f8>
   1131c:	movw	r1, #8092	; 0x1f9c
   11320:	mov	r0, fp
   11324:	movt	r1, #1
   11328:	add	r2, sp, #32
   1132c:	bl	10a14 <__isoc99_sscanf@plt>
   11330:	cmp	r0, #1
   11334:	bne	11618 <strspn@plt+0xb98>
   11338:	add	r3, r5, r7
   1133c:	cmp	r3, r9
   11340:	bgt	115a0 <strspn@plt+0xb20>
   11344:	add	r1, sp, #36	; 0x24
   11348:	ldr	r2, [sp, #32]
   1134c:	add	r3, r1, r7
   11350:	add	fp, fp, #2
   11354:	add	r3, r3, r5
   11358:	add	r5, r5, #1
   1135c:	strb	r2, [r3, #44]	; 0x2c
   11360:	ldrb	r2, [fp]
   11364:	ldr	r3, [sl]
   11368:	lsl	r2, r2, #1
   1136c:	ldrh	r2, [r3, r2]
   11370:	tst	r2, #4096	; 0x1000
   11374:	bne	11308 <strspn@plt+0x888>
   11378:	add	r7, r7, r5
   1137c:	add	r8, r8, #1
   11380:	cmp	r8, #512	; 0x200
   11384:	bne	11250 <strspn@plt+0x7d0>
   11388:	ldr	r0, [sp, #16]
   1138c:	ldr	r6, [sp, #20]
   11390:	ldr	r5, [sp, #12]
   11394:	str	r7, [sp, #1112]	; 0x458
   11398:	bl	10a44 <fclose@plt>
   1139c:	ldr	r4, [sp, #1112]	; 0x458
   113a0:	b	10e0c <strspn@plt+0x38c>
   113a4:	movw	r6, #12572	; 0x311c
   113a8:	movt	r6, #2
   113ac:	mov	r1, #1
   113b0:	ldr	r0, [r6]
   113b4:	movw	r2, #8744	; 0x2228
   113b8:	ldr	r3, [sp, #40]	; 0x28
   113bc:	movt	r2, #1
   113c0:	mov	r6, r1
   113c4:	bl	10a38 <__fprintf_chk@plt>
   113c8:	b	10f20 <strspn@plt+0x4a0>
   113cc:	mov	r5, r0
   113d0:	mov	r3, #0
   113d4:	strb	r3, [r1, #-2564]	; 0xfffff5fc
   113d8:	cmp	r5, #0
   113dc:	beq	1137c <strspn@plt+0x8fc>
   113e0:	b	11290 <strspn@plt+0x810>
   113e4:	mov	r0, r8
   113e8:	add	r1, sp, #32
   113ec:	mov	r2, #16
   113f0:	bl	10978 <strtol@plt>
   113f4:	ldrb	r3, [r8]
   113f8:	cmp	r3, #0
   113fc:	beq	116b0 <strspn@plt+0xc30>
   11400:	ldr	r3, [sp, #32]
   11404:	ldrb	r3, [r3]
   11408:	cmp	r3, #0
   1140c:	bne	116b0 <strspn@plt+0xc30>
   11410:	cmp	r0, #255	; 0xff
   11414:	bhi	116b0 <strspn@plt+0xc30>
   11418:	ldr	r3, [sp, #1112]	; 0x458
   1141c:	cmp	r3, #1024	; 0x400
   11420:	bgt	116d4 <strspn@plt+0xc54>
   11424:	add	r1, sp, #3680	; 0xe60
   11428:	add	r2, r1, r3
   1142c:	add	r3, r3, #1
   11430:	str	r3, [sp, #1112]	; 0x458
   11434:	strb	r0, [r2, #-3600]	; 0xfffff1f0
   11438:	b	11154 <strspn@plt+0x6d4>
   1143c:	str	r8, [sp, #1108]	; 0x454
   11440:	b	11154 <strspn@plt+0x6d4>
   11444:	movw	r3, #12572	; 0x311c
   11448:	movt	r3, #2
   1144c:	mov	r1, #1
   11450:	movw	r0, #8244	; 0x2034
   11454:	ldr	r3, [r3]
   11458:	mov	r2, #63	; 0x3f
   1145c:	movt	r0, #1
   11460:	mov	r6, r1
   11464:	bl	109a8 <fwrite@plt>
   11468:	b	10f20 <strspn@plt+0x4a0>
   1146c:	add	r2, sp, #36	; 0x24
   11470:	ldr	r5, [sp, #8]
   11474:	add	sl, r2, r7
   11478:	movw	r1, #6528	; 0x1980
   1147c:	mov	r0, fp
   11480:	movt	r1, #1
   11484:	add	r2, sp, #32
   11488:	bl	10a14 <__isoc99_sscanf@plt>
   1148c:	cmp	r0, #1
   11490:	bne	11650 <strspn@plt+0xbd0>
   11494:	ldr	r2, [sp, #32]
   11498:	cmp	r2, #255	; 0xff
   1149c:	bhi	11664 <strspn@plt+0xbe4>
   114a0:	add	r3, r5, r7
   114a4:	cmp	r3, r9
   114a8:	bgt	115a0 <strspn@plt+0xb20>
   114ac:	ldrb	r3, [fp]
   114b0:	add	r1, sl, r5
   114b4:	cmp	r3, #0
   114b8:	strb	r2, [r1, #44]	; 0x2c
   114bc:	beq	11508 <strspn@plt+0xa88>
   114c0:	cmp	r3, #32
   114c4:	beq	11514 <strspn@plt+0xa94>
   114c8:	cmp	r3, #44	; 0x2c
   114cc:	beq	11514 <strspn@plt+0xa94>
   114d0:	cmp	r3, #9
   114d4:	beq	11514 <strspn@plt+0xa94>
   114d8:	add	r2, fp, #1
   114dc:	b	114f8 <strspn@plt+0xa78>
   114e0:	cmp	r3, #32
   114e4:	beq	11514 <strspn@plt+0xa94>
   114e8:	cmp	r3, #44	; 0x2c
   114ec:	beq	11514 <strspn@plt+0xa94>
   114f0:	cmp	r3, #9
   114f4:	beq	11514 <strspn@plt+0xa94>
   114f8:	mov	fp, r2
   114fc:	ldrb	r3, [r2], #1
   11500:	cmp	r3, #0
   11504:	bne	114e0 <strspn@plt+0xa60>
   11508:	add	ip, r5, #1
   1150c:	add	r7, r7, ip
   11510:	b	1137c <strspn@plt+0x8fc>
   11514:	mov	r2, fp
   11518:	mov	fp, r2
   1151c:	add	r2, r2, #1
   11520:	ldrb	r3, [fp]
   11524:	cmp	r3, #32
   11528:	beq	11518 <strspn@plt+0xa98>
   1152c:	cmp	r3, #44	; 0x2c
   11530:	beq	11518 <strspn@plt+0xa98>
   11534:	cmp	r3, #9
   11538:	beq	11518 <strspn@plt+0xa98>
   1153c:	cmp	r3, #0
   11540:	beq	11508 <strspn@plt+0xa88>
   11544:	add	r5, r5, #1
   11548:	cmp	r5, #1024	; 0x400
   1154c:	bne	11478 <strspn@plt+0x9f8>
   11550:	b	11508 <strspn@plt+0xa88>
   11554:	movw	r6, #12572	; 0x311c
   11558:	movt	r6, #2
   1155c:	movw	r0, #6472	; 0x1948
   11560:	mov	r1, #1
   11564:	ldr	r3, [r6]
   11568:	mov	r2, #52	; 0x34
   1156c:	movt	r0, #1
   11570:	bl	109a8 <fwrite@plt>
   11574:	b	10f04 <strspn@plt+0x484>
   11578:	movw	r3, #12572	; 0x311c
   1157c:	movt	r3, #2
   11580:	mov	r1, #1
   11584:	movw	r2, #8312	; 0x2078
   11588:	ldr	r0, [r3]
   1158c:	movt	r2, #1
   11590:	ldr	r3, [sp, #40]	; 0x28
   11594:	mov	r6, r1
   11598:	bl	10a38 <__fprintf_chk@plt>
   1159c:	b	10f20 <strspn@plt+0x4a0>
   115a0:	movw	r6, #12572	; 0x311c
   115a4:	movt	r6, #2
   115a8:	mov	r1, r0
   115ac:	mov	r2, #33	; 0x21
   115b0:	movw	r0, #8520	; 0x2148
   115b4:	ldr	r3, [r6]
   115b8:	movt	r0, #1
   115bc:	ldr	r5, [sp, #12]
   115c0:	bl	109a8 <fwrite@plt>
   115c4:	ldr	r0, [sp, #16]
   115c8:	bl	10a44 <fclose@plt>
   115cc:	b	113ac <strspn@plt+0x92c>
   115d0:	movw	r6, #12572	; 0x311c
   115d4:	movt	r6, #2
   115d8:	movw	r0, #6532	; 0x1984
   115dc:	mov	r1, #1
   115e0:	ldr	r3, [r6]
   115e4:	mov	r2, #35	; 0x23
   115e8:	movt	r0, #1
   115ec:	bl	109a8 <fwrite@plt>
   115f0:	b	10f04 <strspn@plt+0x484>
   115f4:	movw	r6, #12572	; 0x311c
   115f8:	movt	r6, #2
   115fc:	mov	r1, r0
   11600:	mov	r2, #36	; 0x24
   11604:	movw	r0, #6568	; 0x19a8
   11608:	ldr	r3, [r6]
   1160c:	movt	r0, #1
   11610:	bl	109a8 <fwrite@plt>
   11614:	b	10f04 <strspn@plt+0x484>
   11618:	mov	r4, r6
   1161c:	movw	r6, #12572	; 0x311c
   11620:	movt	r6, #2
   11624:	rsb	r2, r4, fp
   11628:	add	r2, r2, #1
   1162c:	add	r3, r8, #1
   11630:	ldr	r0, [r6]
   11634:	mov	r1, #1
   11638:	str	r2, [sp]
   1163c:	movw	r2, #8472	; 0x2118
   11640:	movt	r2, #1
   11644:	ldr	r5, [sp, #12]
   11648:	bl	10a38 <__fprintf_chk@plt>
   1164c:	b	115c4 <strspn@plt+0xb44>
   11650:	ldrb	r2, [fp]
   11654:	cmp	r2, #35	; 0x23
   11658:	bne	11754 <strspn@plt+0xcd4>
   1165c:	sub	r5, r5, #1
   11660:	b	11508 <strspn@plt+0xa88>
   11664:	mov	r4, r6
   11668:	movw	r6, #12572	; 0x311c
   1166c:	movt	r6, #2
   11670:	rsb	r3, r4, fp
   11674:	add	r2, r3, #1
   11678:	mov	r1, r0
   1167c:	str	r2, [sp]
   11680:	add	r3, r8, #1
   11684:	movw	r2, #8556	; 0x216c
   11688:	ldr	r0, [r6]
   1168c:	movt	r2, #1
   11690:	ldr	r5, [sp, #12]
   11694:	bl	10a38 <__fprintf_chk@plt>
   11698:	b	115c4 <strspn@plt+0xb44>
   1169c:	movw	r3, #12576	; 0x3120
   116a0:	movt	r3, #2
   116a4:	ldr	r3, [r3]
   116a8:	str	r3, [sp, #16]
   116ac:	b	1122c <strspn@plt+0x7ac>
   116b0:	movw	r6, #12572	; 0x311c
   116b4:	movt	r6, #2
   116b8:	mov	r3, r8
   116bc:	movw	r2, #6680	; 0x1a18
   116c0:	ldr	r0, [r6]
   116c4:	movt	r2, #1
   116c8:	mov	r1, #1
   116cc:	bl	10a38 <__fprintf_chk@plt>
   116d0:	b	10f04 <strspn@plt+0x484>
   116d4:	movw	r6, #12572	; 0x311c
   116d8:	movt	r6, #2
   116dc:	movw	r2, #6700	; 0x1a2c
   116e0:	mov	r1, #1
   116e4:	ldr	r0, [r6]
   116e8:	movt	r2, #1
   116ec:	mov	r3, #1024	; 0x400
   116f0:	bl	10a38 <__fprintf_chk@plt>
   116f4:	b	10f04 <strspn@plt+0x484>
   116f8:	movw	r6, #12572	; 0x311c
   116fc:	movt	r6, #2
   11700:	mov	r3, r4
   11704:	movw	r2, #8368	; 0x20b0
   11708:	ldr	r0, [r6]
   1170c:	movt	r2, #1
   11710:	mov	r1, #1
   11714:	bl	10a38 <__fprintf_chk@plt>
   11718:	b	113ac <strspn@plt+0x92c>
   1171c:	bl	10990 <__stack_chk_fail@plt>
   11720:	movw	r6, #12572	; 0x311c
   11724:	movt	r6, #2
   11728:	add	r2, sl, r0
   1172c:	add	r3, r8, #1
   11730:	add	r2, r2, #1
   11734:	ldr	r0, [r6]
   11738:	mov	r1, #1
   1173c:	str	r2, [sp]
   11740:	movw	r2, #8428	; 0x20ec
   11744:	movt	r2, #1
   11748:	ldr	r5, [sp, #12]
   1174c:	bl	10a38 <__fprintf_chk@plt>
   11750:	b	115c4 <strspn@plt+0xb44>
   11754:	mov	r4, r6
   11758:	movw	r6, #12572	; 0x311c
   1175c:	movt	r6, #2
   11760:	rsb	r2, r4, fp
   11764:	add	r2, r2, #1
   11768:	add	r3, r8, #1
   1176c:	ldr	r0, [r6]
   11770:	mov	r1, #1
   11774:	str	r2, [sp]
   11778:	movw	r2, #8616	; 0x21a8
   1177c:	movt	r2, #1
   11780:	ldr	r5, [sp, #12]
   11784:	bl	10a38 <__fprintf_chk@plt>
   11788:	b	115c4 <strspn@plt+0xb44>
   1178c:	mov	fp, #0
   11790:	mov	lr, #0
   11794:	pop	{r1}		; (ldr r1, [sp], #4)
   11798:	mov	r2, sp
   1179c:	push	{r2}		; (str r2, [sp, #-4]!)
   117a0:	push	{r0}		; (str r0, [sp, #-4]!)
   117a4:	ldr	ip, [pc, #16]	; 117bc <strspn@plt+0xd3c>
   117a8:	push	{ip}		; (str ip, [sp, #-4]!)
   117ac:	ldr	r0, [pc, #12]	; 117c0 <strspn@plt+0xd40>
   117b0:	ldr	r3, [pc, #12]	; 117c4 <strspn@plt+0xd44>
   117b4:	bl	109cc <__libc_start_main@plt>
   117b8:	bl	10a68 <abort@plt>
   117bc:	andeq	r1, r1, r4, lsr #18
   117c0:	andeq	r0, r1, ip, lsl #21
   117c4:	andeq	r1, r1, r0, asr #17
   117c8:	ldr	r3, [pc, #20]	; 117e4 <strspn@plt+0xd64>
   117cc:	ldr	r2, [pc, #20]	; 117e8 <strspn@plt+0xd68>
   117d0:	add	r3, pc, r3
   117d4:	ldr	r2, [r3, r2]
   117d8:	cmp	r2, #0
   117dc:	bxeq	lr
   117e0:	b	109d8 <__gmon_start__@plt>
   117e4:	andeq	r1, r1, r8, lsr #16
   117e8:	andeq	r0, r0, r8, rrx
   117ec:	push	{r3, lr}
   117f0:	movw	r0, #12560	; 0x3110
   117f4:	ldr	r3, [pc, #36]	; 11820 <strspn@plt+0xda0>
   117f8:	movt	r0, #2
   117fc:	rsb	r3, r0, r3
   11800:	cmp	r3, #6
   11804:	popls	{r3, pc}
   11808:	movw	r3, #0
   1180c:	movt	r3, #0
   11810:	cmp	r3, #0
   11814:	popeq	{r3, pc}
   11818:	blx	r3
   1181c:	pop	{r3, pc}
   11820:	andeq	r3, r2, r3, lsl r1
   11824:	push	{r3, lr}
   11828:	movw	r0, #12560	; 0x3110
   1182c:	movw	r3, #12560	; 0x3110
   11830:	movt	r0, #2
   11834:	movt	r3, #2
   11838:	rsb	r3, r0, r3
   1183c:	asr	r3, r3, #2
   11840:	add	r3, r3, r3, lsr #31
   11844:	asrs	r1, r3, #1
   11848:	popeq	{r3, pc}
   1184c:	movw	r2, #0
   11850:	movt	r2, #0
   11854:	cmp	r2, #0
   11858:	popeq	{r3, pc}
   1185c:	blx	r2
   11860:	pop	{r3, pc}
   11864:	push	{r4, lr}
   11868:	movw	r4, #12588	; 0x312c
   1186c:	movt	r4, #2
   11870:	ldrb	r3, [r4]
   11874:	cmp	r3, #0
   11878:	popne	{r4, pc}
   1187c:	bl	117ec <strspn@plt+0xd6c>
   11880:	mov	r3, #1
   11884:	strb	r3, [r4]
   11888:	pop	{r4, pc}
   1188c:	movw	r0, #12028	; 0x2efc
   11890:	movt	r0, #2
   11894:	push	{r3, lr}
   11898:	ldr	r3, [r0]
   1189c:	cmp	r3, #0
   118a0:	beq	118b8 <strspn@plt+0xe38>
   118a4:	movw	r3, #0
   118a8:	movt	r3, #0
   118ac:	cmp	r3, #0
   118b0:	beq	118b8 <strspn@plt+0xe38>
   118b4:	blx	r3
   118b8:	pop	{r3, lr}
   118bc:	b	11824 <strspn@plt+0xda4>
   118c0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   118c4:	mov	r7, r0
   118c8:	ldr	r6, [pc, #76]	; 1191c <strspn@plt+0xe9c>
   118cc:	mov	r8, r1
   118d0:	ldr	r5, [pc, #72]	; 11920 <strspn@plt+0xea0>
   118d4:	mov	r9, r2
   118d8:	add	r6, pc, r6
   118dc:	bl	10958 <_init@@Base>
   118e0:	add	r5, pc, r5
   118e4:	rsb	r6, r5, r6
   118e8:	asrs	r6, r6, #2
   118ec:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   118f0:	sub	r5, r5, #4
   118f4:	mov	r4, #0
   118f8:	add	r4, r4, #1
   118fc:	ldr	r3, [r5, #4]!
   11900:	mov	r0, r7
   11904:	mov	r1, r8
   11908:	mov	r2, r9
   1190c:	blx	r3
   11910:	cmp	r4, r6
   11914:	bne	118f8 <strspn@plt+0xe78>
   11918:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1191c:	andeq	r1, r1, r8, lsl r6
   11920:	andeq	r1, r1, ip, lsl #12
   11924:	bx	lr

Disassembly of section .fini:

00011928 <_fini@@Base>:
   11928:	push	{r3, lr}
   1192c:	pop	{r3, pc}
