// Seed: 3198379455
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = !id_1;
  logic id_4;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output tri id_2,
    input wire id_3,
    input uwire id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri id_7,
    input uwire id_8,
    input wand id_9,
    input wand id_10,
    output tri id_11,
    input wor id_12,
    input wand id_13,
    input tri id_14,
    output supply1 id_15,
    output wire id_16,
    input wire id_17
);
  wire id_19;
  final $unsigned(76);
  ;
  logic id_20 = id_3;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
endmodule
