#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffde3115a0 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffde2e6a40 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffde2e6a80 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffde2e6ac0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffde2e6b00 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000010000000000000>;
P_0x7fffde2e6b40 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffde2e6b80 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001000>;
P_0x7fffde2e6bc0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010100>;
P_0x7fffde2e6c00 .param/str "TRACE_FILE" 0 2 37, "prog1.mem";
P_0x7fffde2e6c40 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffde341290_0 .var/i "address_file", 31 0;
v0x7fffde341390_0 .var "address_in", 31 0;
v0x7fffde341480_0 .var "clk", 0 0;
v0x7fffde341550_0 .var "data_in", 31 0;
v0x7fffde3415f0_0 .net "data_out", 31 0, v0x7fffde3406c0_0;  1 drivers
v0x7fffde341690_0 .var "enable", 0 0;
v0x7fffde341780_0 .net "hit", 0 0, L_0x7fffde343020;  1 drivers
v0x7fffde341820_0 .var/i "miss_count", 31 0;
v0x7fffde3418c0_0 .var "rst", 0 0;
v0x7fffde3419f0_0 .var/i "scan_file", 31 0;
v0x7fffde341ad0_0 .var/i "total_count", 31 0;
E_0x7fffde2e17c0 .event negedge, v0x7fffde33c140_0;
S_0x7fffde312270 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffde3115a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffde2fb8a0 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffde2fb8e0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffde2fb920 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffde2fb960 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffde2fb9a0 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffde2fb9e0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001000>;
P_0x7fffde2fba20 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010100>;
P_0x7fffde2fba60 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffde3401d0_0 .net *"_ivl_5", 8 0, L_0x7fffde343160;  1 drivers
v0x7fffde3402b0_0 .net "address_in", 31 0, v0x7fffde341390_0;  1 drivers
v0x7fffde340390_0 .net "clk", 0 0, v0x7fffde341480_0;  1 drivers
v0x7fffde340460 .array "data", 0 1;
v0x7fffde340460_0 .net v0x7fffde340460 0, 31 0, L_0x7fffde318780; 1 drivers
v0x7fffde340460_1 .net v0x7fffde340460 1, 31 0, L_0x7fffde342e20; 1 drivers
v0x7fffde340580_0 .net "data_in", 31 0, v0x7fffde341550_0;  1 drivers
v0x7fffde3406c0_0 .var "data_out", 31 0;
v0x7fffde340780_0 .net "enable", 0 0, v0x7fffde341690_0;  1 drivers
v0x7fffde340820_0 .var "enables", 1 0;
v0x7fffde3408e0_0 .net "hit_out", 0 0, L_0x7fffde343020;  alias, 1 drivers
v0x7fffde3409a0_0 .var "hits", 1 0;
v0x7fffde340a60_0 .net "match", 1 0, v0x7fffde3400a0_0;  1 drivers
v0x7fffde340b00_0 .net "rst", 0 0, v0x7fffde3418c0_0;  1 drivers
v0x7fffde340ba0_0 .net "set_idx", 7 0, L_0x7fffde343250;  1 drivers
v0x7fffde340c60_0 .net "tag", 19 0, L_0x7fffde343340;  1 drivers
v0x7fffde340d70 .array "tags", 0 1;
v0x7fffde340d70_0 .net v0x7fffde340d70 0, 19 0, L_0x7fffde3209d0; 1 drivers
v0x7fffde340d70_1 .net v0x7fffde340d70 1, 19 0, L_0x7fffde30f5d0; 1 drivers
v0x7fffde340e50 .array "valids", 0 1;
v0x7fffde340e50_0 .net v0x7fffde340e50 0, 0 0, L_0x7fffde31f6d0; 1 drivers
v0x7fffde340e50_1 .net v0x7fffde340e50 1, 0 0, L_0x7fffde314530; 1 drivers
v0x7fffde340f50_0 .var/i "w", 31 0;
v0x7fffde341100_0 .net "way", 1 0, L_0x7fffde341bb0;  1 drivers
E_0x7fffde2df990 .event edge, v0x7fffde33c060_0, v0x7fffde320b30_0;
E_0x7fffde2dab70 .event edge, v0x7fffde33c200_0, v0x7fffde33dcc0_0;
L_0x7fffde3424d0 .part v0x7fffde340820_0, 0, 1;
L_0x7fffde342f30 .part v0x7fffde340820_0, 1, 1;
L_0x7fffde343020 .reduce/or v0x7fffde3409a0_0;
L_0x7fffde343160 .part v0x7fffde341390_0, 4, 9;
L_0x7fffde343250 .part L_0x7fffde343160, 0, 8;
L_0x7fffde343340 .part v0x7fffde341390_0, 12, 20;
S_0x7fffde312fd0 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffde312270;
 .timescale -9 -12;
S_0x7fffde3073e0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffde312fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffde2a1620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffde2a1660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000001000>;
P_0x7fffde2a16a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffde2f4710_0 .net "clk", 0 0, v0x7fffde341480_0;  alias, 1 drivers
v0x7fffde31ed80 .array/i "counts", 511 0, 31 0;
v0x7fffde320b30_0 .net "enable", 0 0, v0x7fffde341690_0;  alias, 1 drivers
v0x7fffde318920_0 .var/i "i", 31 0;
v0x7fffde313830_0 .var/i "j", 31 0;
v0x7fffde30e8d0_0 .var "min_idx", 7 0;
v0x7fffde33bf80_0 .var "new_idx", 7 0;
v0x7fffde33c060_0 .net "next_out", 1 0, L_0x7fffde341bb0;  alias, 1 drivers
v0x7fffde33c140_0 .net "rst", 0 0, v0x7fffde3418c0_0;  alias, 1 drivers
v0x7fffde33c200_0 .net "set_in", 7 0, L_0x7fffde343250;  alias, 1 drivers
v0x7fffde33c2e0_0 .var/i "tick", 31 0;
v0x7fffde33c3c0_0 .net "way_in", 1 0, v0x7fffde3400a0_0;  alias, 1 drivers
E_0x7fffde320aa0 .event edge, v0x7fffde320b30_0, v0x7fffde33c3c0_0, v0x7fffde33c200_0;
E_0x7fffde310450 .event posedge, v0x7fffde2f4710_0;
L_0x7fffde341bb0 .part v0x7fffde33bf80_0, 0, 2;
S_0x7fffde33c560 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffde312270;
 .timescale -9 -12;
P_0x7fffde33c730 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffde33c7f0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffde33c560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffde33c9d0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffde33ca10 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x7fffde33ca50 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x7fffde31f6d0 .functor BUFZ 1, L_0x7fffde341c50, C4<0>, C4<0>, C4<0>;
L_0x7fffde3209d0 .functor BUFZ 20, L_0x7fffde341f60, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x7fffde318780 .functor BUFZ 32, L_0x7fffde342210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffde33cbc0_0 .net *"_ivl_0", 0 0, L_0x7fffde341c50;  1 drivers
v0x7fffde33ce60_0 .net *"_ivl_10", 9 0, L_0x7fffde342000;  1 drivers
L_0x7f6690e70060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde33cf40_0 .net *"_ivl_13", 1 0, L_0x7f6690e70060;  1 drivers
v0x7fffde33d030_0 .net *"_ivl_16", 31 0, L_0x7fffde342210;  1 drivers
v0x7fffde33d110_0 .net *"_ivl_18", 9 0, L_0x7fffde3422b0;  1 drivers
v0x7fffde33d240_0 .net *"_ivl_2", 9 0, L_0x7fffde341d70;  1 drivers
L_0x7f6690e700a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde33d320_0 .net *"_ivl_21", 1 0, L_0x7f6690e700a8;  1 drivers
L_0x7f6690e70018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde33d400_0 .net *"_ivl_5", 1 0, L_0x7f6690e70018;  1 drivers
v0x7fffde33d4e0_0 .net *"_ivl_8", 19 0, L_0x7fffde341f60;  1 drivers
v0x7fffde33d5c0_0 .var/i "block", 31 0;
v0x7fffde33d6a0_0 .net "clk", 0 0, v0x7fffde341480_0;  alias, 1 drivers
v0x7fffde33d740 .array "data", 0 255, 31 0;
v0x7fffde33d7e0_0 .net "data_in", 31 0, v0x7fffde341550_0;  alias, 1 drivers
v0x7fffde33d8c0_0 .net "data_out", 31 0, L_0x7fffde318780;  alias, 1 drivers
v0x7fffde33d9a0_0 .net "enable", 0 0, L_0x7fffde3424d0;  1 drivers
v0x7fffde33da60_0 .net "index_in", 7 0, L_0x7fffde343250;  alias, 1 drivers
v0x7fffde33db50_0 .net "rst", 0 0, v0x7fffde3418c0_0;  alias, 1 drivers
v0x7fffde33dc20 .array "tag", 0 255, 19 0;
v0x7fffde33dcc0_0 .net "tag_in", 19 0, L_0x7fffde343340;  alias, 1 drivers
v0x7fffde33dd80_0 .net "tag_out", 19 0, L_0x7fffde3209d0;  alias, 1 drivers
v0x7fffde33de60 .array "valid", 0 255, 0 0;
v0x7fffde33df00_0 .net "valid_out", 0 0, L_0x7fffde31f6d0;  alias, 1 drivers
E_0x7fffde2c3b80 .event posedge, v0x7fffde33d9a0_0;
L_0x7fffde341c50 .array/port v0x7fffde33de60, L_0x7fffde341d70;
L_0x7fffde341d70 .concat [ 8 2 0 0], L_0x7fffde343250, L_0x7f6690e70018;
L_0x7fffde341f60 .array/port v0x7fffde33dc20, L_0x7fffde342000;
L_0x7fffde342000 .concat [ 8 2 0 0], L_0x7fffde343250, L_0x7f6690e70060;
L_0x7fffde342210 .array/port v0x7fffde33d740, L_0x7fffde3422b0;
L_0x7fffde3422b0 .concat [ 8 2 0 0], L_0x7fffde343250, L_0x7f6690e700a8;
S_0x7fffde33e0e0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffde312270;
 .timescale -9 -12;
P_0x7fffde33e2c0 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffde33e380 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffde33e0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffde33e560 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffde33e5a0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x7fffde33e5e0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x7fffde314530 .functor BUFZ 1, L_0x7fffde342570, C4<0>, C4<0>, C4<0>;
L_0x7fffde30f5d0 .functor BUFZ 20, L_0x7fffde3427f0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x7fffde342e20 .functor BUFZ 32, L_0x7fffde342c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffde33e780_0 .net *"_ivl_0", 0 0, L_0x7fffde342570;  1 drivers
v0x7fffde33ea20_0 .net *"_ivl_10", 9 0, L_0x7fffde342890;  1 drivers
L_0x7f6690e70138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde33eb00_0 .net *"_ivl_13", 1 0, L_0x7f6690e70138;  1 drivers
v0x7fffde33ebf0_0 .net *"_ivl_16", 31 0, L_0x7fffde342c00;  1 drivers
v0x7fffde33ecd0_0 .net *"_ivl_18", 9 0, L_0x7fffde342ca0;  1 drivers
v0x7fffde33ee00_0 .net *"_ivl_2", 9 0, L_0x7fffde342610;  1 drivers
L_0x7f6690e70180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde33eee0_0 .net *"_ivl_21", 1 0, L_0x7f6690e70180;  1 drivers
L_0x7f6690e700f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde33efc0_0 .net *"_ivl_5", 1 0, L_0x7f6690e700f0;  1 drivers
v0x7fffde33f0a0_0 .net *"_ivl_8", 19 0, L_0x7fffde3427f0;  1 drivers
v0x7fffde33f180_0 .var/i "block", 31 0;
v0x7fffde33f260_0 .net "clk", 0 0, v0x7fffde341480_0;  alias, 1 drivers
v0x7fffde33f300 .array "data", 0 255, 31 0;
v0x7fffde33f3c0_0 .net "data_in", 31 0, v0x7fffde341550_0;  alias, 1 drivers
v0x7fffde33f480_0 .net "data_out", 31 0, L_0x7fffde342e20;  alias, 1 drivers
v0x7fffde33f540_0 .net "enable", 0 0, L_0x7fffde342f30;  1 drivers
v0x7fffde33f600_0 .net "index_in", 7 0, L_0x7fffde343250;  alias, 1 drivers
v0x7fffde33f710_0 .net "rst", 0 0, v0x7fffde3418c0_0;  alias, 1 drivers
v0x7fffde33f800 .array "tag", 0 255, 19 0;
v0x7fffde33f8c0_0 .net "tag_in", 19 0, L_0x7fffde343340;  alias, 1 drivers
v0x7fffde33f980_0 .net "tag_out", 19 0, L_0x7fffde30f5d0;  alias, 1 drivers
v0x7fffde33fa40 .array "valid", 0 255, 0 0;
v0x7fffde33fae0_0 .net "valid_out", 0 0, L_0x7fffde314530;  alias, 1 drivers
E_0x7fffde2ea3c0 .event posedge, v0x7fffde33f540_0;
L_0x7fffde342570 .array/port v0x7fffde33fa40, L_0x7fffde342610;
L_0x7fffde342610 .concat [ 8 2 0 0], L_0x7fffde343250, L_0x7f6690e700f0;
L_0x7fffde3427f0 .array/port v0x7fffde33f800, L_0x7fffde342890;
L_0x7fffde342890 .concat [ 8 2 0 0], L_0x7fffde343250, L_0x7f6690e70138;
L_0x7fffde342c00 .array/port v0x7fffde33f300, L_0x7fffde342ca0;
L_0x7fffde342ca0 .concat [ 8 2 0 0], L_0x7fffde343250, L_0x7f6690e70180;
S_0x7fffde33fd10 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffde312270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffde31fc80 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffde31fcc0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffde33ffa0_0 .net "in", 1 0, v0x7fffde3409a0_0;  1 drivers
v0x7fffde3400a0_0 .var "out", 1 0;
E_0x7fffde2d2e80 .event edge, v0x7fffde33ffa0_0;
    .scope S_0x7fffde3073e0;
T_0 ;
    %wait E_0x7fffde310450;
    %load/vec4 v0x7fffde33c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde33c2e0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffde33bf80_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde318920_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffde318920_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde313830_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffde313830_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffde318920_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffde313830_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffde31ed80, 4, 0;
    %load/vec4 v0x7fffde313830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde313830_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffde318920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde318920_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffde33c2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde33c2e0_0, 0, 32;
    %load/vec4 v0x7fffde33c3c0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffde33c2e0_0;
    %load/vec4 v0x7fffde33c200_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffde33c3c0_0;
    %pad/u 3;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffde31ed80, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffde3073e0;
T_1 ;
    %wait E_0x7fffde320aa0;
    %load/vec4 v0x7fffde320b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffde33c3c0_0;
    %pad/u 8;
    %store/vec4 v0x7fffde33bf80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffde30e8d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde318920_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffde318920_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffde33c200_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffde318920_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffde31ed80, 4;
    %load/vec4 v0x7fffde33c200_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffde30e8d0_0;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffde31ed80, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffde318920_0;
    %pad/s 8;
    %store/vec4 v0x7fffde30e8d0_0, 0, 8;
T_1.4 ;
    %load/vec4 v0x7fffde318920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde318920_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffde33c2e0_0;
    %load/vec4 v0x7fffde33c200_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x7fffde30e8d0_0;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde31ed80, 0, 4;
    %load/vec4 v0x7fffde30e8d0_0;
    %assign/vec4 v0x7fffde33bf80_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffde33c7f0;
T_2 ;
    %wait E_0x7fffde310450;
    %load/vec4 v0x7fffde33db50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde33d5c0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffde33d5c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffde33d5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde33de60, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x7fffde33d5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde33dc20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffde33d5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde33d740, 0, 4;
    %load/vec4 v0x7fffde33d5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde33d5c0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffde33c7f0;
T_3 ;
    %wait E_0x7fffde2c3b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffde33da60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde33de60, 0, 4;
    %load/vec4 v0x7fffde33dcc0_0;
    %load/vec4 v0x7fffde33da60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde33dc20, 0, 4;
    %load/vec4 v0x7fffde33d7e0_0;
    %load/vec4 v0x7fffde33da60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde33d740, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffde33e380;
T_4 ;
    %wait E_0x7fffde310450;
    %load/vec4 v0x7fffde33f710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde33f180_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffde33f180_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffde33f180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde33fa40, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x7fffde33f180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde33f800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffde33f180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde33f300, 0, 4;
    %load/vec4 v0x7fffde33f180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde33f180_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffde33e380;
T_5 ;
    %wait E_0x7fffde2ea3c0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffde33f600_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde33fa40, 0, 4;
    %load/vec4 v0x7fffde33f8c0_0;
    %load/vec4 v0x7fffde33f600_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde33f800, 0, 4;
    %load/vec4 v0x7fffde33f3c0_0;
    %load/vec4 v0x7fffde33f600_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde33f300, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffde33fd10;
T_6 ;
    %wait E_0x7fffde2d2e80;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffde3400a0_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffde3400a0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffde33ffa0_0;
    %load/vec4 v0x7fffde3400a0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffde3400a0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffde3400a0_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffde312270;
T_7 ;
    %wait E_0x7fffde310450;
    %load/vec4 v0x7fffde340b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffde3409a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffde340820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffde3406c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffde340780_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffde341100_0;
    %shiftl 4;
    %assign/vec4 v0x7fffde340820_0, 0;
    %load/vec4 v0x7fffde340780_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffde341100_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffde340a60_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffde340460, 4;
    %assign/vec4 v0x7fffde3406c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde340f50_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffde340f50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffde340c60_0;
    %ix/getv/s 4, v0x7fffde340f50_0;
    %load/vec4a v0x7fffde340d70, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffde340f50_0;
    %load/vec4a v0x7fffde340e50, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffde340f50_0;
    %store/vec4 v0x7fffde3409a0_0, 4, 1;
    %load/vec4 v0x7fffde340f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde340f50_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffde312270;
T_8 ;
    %wait E_0x7fffde2dab70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde340f50_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffde340f50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffde340c60_0;
    %ix/getv/s 4, v0x7fffde340f50_0;
    %load/vec4a v0x7fffde340d70, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffde340f50_0;
    %load/vec4a v0x7fffde340e50, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffde340f50_0;
    %store/vec4 v0x7fffde3409a0_0, 4, 1;
    %load/vec4 v0x7fffde340f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde340f50_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffde312270;
T_9 ;
    %wait E_0x7fffde2df990;
    %load/vec4 v0x7fffde340780_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffde341100_0;
    %shiftl 4;
    %assign/vec4 v0x7fffde340820_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffde3115a0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde341820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde341ad0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffde3115a0;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffde312270 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffde3115a0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde341480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde3418c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde341480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde3418c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde341480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde3418c0_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffde341480_0;
    %inv;
    %store/vec4 v0x7fffde341480_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffde3115a0;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffde2e6c00, "r" {0 0 0};
    %store/vec4 v0x7fffde341290_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffde341290_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffde341290_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffde3115a0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde341690_0, 0;
    %wait E_0x7fffde2e17c0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffde341290_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffde341820_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffde341ad0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffde341820_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffde341ad0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffde2fba60 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffde2fb9e0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffde2fba20 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffde2e6a80 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000010000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffde2e6b40 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffde341290_0, "%x\012", v0x7fffde341390_0 {0 0 0};
    %store/vec4 v0x7fffde3419f0_0, 0, 32;
    %wait E_0x7fffde310450;
    %load/vec4 v0x7fffde341ad0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffde341ad0_0, 0;
    %load/vec4 v0x7fffde341780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffde341820_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffde341820_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffde341550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde341690_0, 0;
T_14.3 ;
    %wait E_0x7fffde310450;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde341690_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
