<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>tb_axiM_github</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./tb_axiM_github.sdb</name><userFileType>SDB</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view></views></hwModel><category>SmartCoreDesignTestBench</category><function>SmartDesignTestBench</function><variation>SmartDesignTestBench</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesignTestBench</type></vendorExtension><vendorExtension><state value="SAVED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl\logictest.vhd" module_class="HdlModule" name="AndOfThree" state="GOOD" type="2"/><module module_class="ComponentModule" name="CLK_GEN_C0::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="COREAXI4INTERCONNECT_C0::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="COREAXI4SRAM_C2::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="RESET_GEN_C1::work" state="GOOD" type="1"/><module file="hdl/axi4_master_github.vhd" id_library="Private" id_name="axi4_master" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="axi4_master" state="GOOD" type="4"/></dependentModules></vendorExtensions></Component>