;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 21.2.2019. 16:11:14
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x0F550000  	3925
0x0008	0x0F4D0000  	3917
0x000C	0x0F4D0000  	3917
0x0010	0x0F4D0000  	3917
0x0014	0x0F4D0000  	3917
0x0018	0x0F4D0000  	3917
0x001C	0x0F4D0000  	3917
0x0020	0x0F4D0000  	3917
0x0024	0x0F4D0000  	3917
0x0028	0x0F4D0000  	3917
0x002C	0x0F4D0000  	3917
0x0030	0x0F4D0000  	3917
0x0034	0x0F4D0000  	3917
0x0038	0x0F4D0000  	3917
0x003C	0x0F4D0000  	3917
0x0040	0x0F4D0000  	3917
0x0044	0x0F4D0000  	3917
0x0048	0x0F4D0000  	3917
0x004C	0x0F4D0000  	3917
0x0050	0x0F4D0000  	3917
0x0054	0x0F4D0000  	3917
0x0058	0x0F4D0000  	3917
0x005C	0x0F4D0000  	3917
0x0060	0x0F4D0000  	3917
0x0064	0x0F4D0000  	3917
0x0068	0x0F4D0000  	3917
0x006C	0x0F4D0000  	3917
0x0070	0x0F4D0000  	3917
0x0074	0x0F4D0000  	3917
0x0078	0x0F4D0000  	3917
0x007C	0x0F4D0000  	3917
0x0080	0x0F4D0000  	3917
0x0084	0x0F4D0000  	3917
0x0088	0x0F4D0000  	3917
0x008C	0x0F4D0000  	3917
0x0090	0x0F4D0000  	3917
0x0094	0x0F4D0000  	3917
0x0098	0x0F4D0000  	3917
0x009C	0x0F4D0000  	3917
0x00A0	0x0F4D0000  	3917
0x00A4	0x0F4D0000  	3917
0x00A8	0x0F4D0000  	3917
0x00AC	0x0F4D0000  	3917
0x00B0	0x0F4D0000  	3917
0x00B4	0x0F4D0000  	3917
0x00B8	0x0F4D0000  	3917
0x00BC	0x0F4D0000  	3917
0x00C0	0x0F4D0000  	3917
0x00C4	0x0F4D0000  	3917
0x00C8	0x0F4D0000  	3917
0x00CC	0x0F4D0000  	3917
0x00D0	0x0F4D0000  	3917
0x00D4	0x0F4D0000  	3917
0x00D8	0x0F4D0000  	3917
0x00DC	0x0F4D0000  	3917
0x00E0	0x0F4D0000  	3917
0x00E4	0x0F4D0000  	3917
0x00E8	0x0F4D0000  	3917
0x00EC	0x0F4D0000  	3917
0x00F0	0x0F4D0000  	3917
0x00F4	0x0F4D0000  	3917
0x00F8	0x0F4D0000  	3917
0x00FC	0x0F4D0000  	3917
0x0100	0x0F4D0000  	3917
0x0104	0x0F4D0000  	3917
0x0108	0x0F4D0000  	3917
0x010C	0x0F4D0000  	3917
0x0110	0x0F4D0000  	3917
0x0114	0x0F4D0000  	3917
0x0118	0x0F4D0000  	3917
0x011C	0x0F4D0000  	3917
0x0120	0x0F4D0000  	3917
0x0124	0x0F4D0000  	3917
0x0128	0x0F4D0000  	3917
0x012C	0x0F4D0000  	3917
0x0130	0x0F4D0000  	3917
0x0134	0x0F4D0000  	3917
0x0138	0x0F4D0000  	3917
0x013C	0x0F4D0000  	3917
0x0140	0x0F4D0000  	3917
0x0144	0x0F4D0000  	3917
0x0148	0x0F4D0000  	3917
0x014C	0x0F4D0000  	3917
; end of ____SysVT
_main:
;Click_DigiVref_STM.c, 57 :: 		void main()
0x0F54	0xF000F80C  BL	3952
0x0F58	0xF000F91A  BL	4496
0x0F5C	0xF7FFFFEC  BL	3896
;Click_DigiVref_STM.c, 59 :: 		systemInit();
0x0F60	0xF7FFFFD6  BL	_systemInit+0
;Click_DigiVref_STM.c, 60 :: 		applicationInit();
0x0F64	0xF7FFFFC4  BL	_applicationInit+0
;Click_DigiVref_STM.c, 62 :: 		while (1)
L_main12:
;Click_DigiVref_STM.c, 64 :: 		applicationTask();
0x0F68	0xF7FFFF66  BL	_applicationTask+0
;Click_DigiVref_STM.c, 65 :: 		}
0x0F6C	0xE7FC    B	L_main12
;Click_DigiVref_STM.c, 66 :: 		}
L_end_main:
L__main_end_loop:
0x0F6E	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x0D78	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x0D7A	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x0D7E	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x0D82	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x0D86	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x0D88	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x0D8C	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x0D8E	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x0D90	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x0D92	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x0D96	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x0D9A	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x0D9C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x0DA0	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x0DA2	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x0DA4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x0DA8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x0DAC	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x0DAE	0xB001    ADD	SP, SP, #4
0x0DB0	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_DigiVref_STM.c, 30 :: 		void systemInit()
0x0F10	0xB081    SUB	SP, SP, #4
0x0F12	0xF8CDE000  STR	LR, [SP, #0]
;Click_DigiVref_STM.c, 32 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x0F16	0x2200    MOVS	R2, #0
0x0F18	0x2102    MOVS	R1, #2
0x0F1A	0x2000    MOVS	R0, #0
0x0F1C	0xF7FFFEC2  BL	_mikrobus_gpioInit+0
;Click_DigiVref_STM.c, 33 :: 		mikrobus_spiInit( _MIKROBUS1, &_DIGIVREF_SPI_CFG[0] );
0x0F20	0x4804    LDR	R0, [PC, #16]
0x0F22	0x4601    MOV	R1, R0
0x0F24	0x2000    MOVS	R0, #0
0x0F26	0xF7FFFEDF  BL	_mikrobus_spiInit+0
;Click_DigiVref_STM.c, 34 :: 		}
L_end_systemInit:
0x0F2A	0xF8DDE000  LDR	LR, [SP, #0]
0x0F2E	0xB001    ADD	SP, SP, #4
0x0F30	0x4770    BX	LR
0x0F32	0xBF00    NOP
0x0F34	0x11800000  	__DIGIVREF_SPI_CFG+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_STM32F107VC.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x0CA4	0xB081    SUB	SP, SP, #4
0x0CA6	0xF8CDE000  STR	LR, [SP, #0]
0x0CAA	0xFA5FF981  UXTB	R9, R1
0x0CAE	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;easymx_v7_STM32F107VC.c, 164 :: 		switch( bus )
0x0CB2	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x0CB4	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x0CB8	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x0CBC	0xF7FFFE04  BL	easymx_v7_STM32F107VC__gpioInit_1+0
0x0CC0	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x0CC2	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x0CC6	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x0CCA	0xF7FFFED9  BL	easymx_v7_STM32F107VC__gpioInit_2+0
0x0CCE	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x0CD0	0x2001    MOVS	R0, #1
0x0CD2	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x0CD4	0x2800    CMP	R0, #0
0x0CD6	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x0CD8	0x2801    CMP	R0, #1
0x0CDA	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x0CDC	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_STM32F107VC.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x0CDE	0xF8DDE000  LDR	LR, [SP, #0]
0x0CE2	0xB001    ADD	SP, SP, #4
0x0CE4	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_STM32F107VC__gpioInit_1:
;__em_f107vc_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x08C8	0xB081    SUB	SP, SP, #4
0x08CA	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 83 :: 		switch( pin )
0x08CE	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_10
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_easymx_v7_STM32F107VC__gpioInit_12:
0x08D0	0x2901    CMP	R1, #1
0x08D2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_13
; dir end address is: 4 (R1)
0x08D4	0xF2400110  MOVW	R1, #16
0x08D8	0x4865    LDR	R0, [PC, #404]
0x08DA	0xF7FFFF0F  BL	_GPIO_Digital_Input+0
0x08DE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_14
L_easymx_v7_STM32F107VC__gpioInit_13:
0x08E0	0xF2400110  MOVW	R1, #16
0x08E4	0x4862    LDR	R0, [PC, #392]
0x08E6	0xF7FFFEFB  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_14:
0x08EA	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_easymx_v7_STM32F107VC__gpioInit_15:
; dir start address is: 4 (R1)
0x08EC	0x2901    CMP	R1, #1
0x08EE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_16
; dir end address is: 4 (R1)
0x08F0	0xF2400104  MOVW	R1, #4
0x08F4	0x485F    LDR	R0, [PC, #380]
0x08F6	0xF7FFFF01  BL	_GPIO_Digital_Input+0
0x08FA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_17
L_easymx_v7_STM32F107VC__gpioInit_16:
0x08FC	0xF2400104  MOVW	R1, #4
0x0900	0x485C    LDR	R0, [PC, #368]
0x0902	0xF7FFFEED  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_17:
0x0906	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_easymx_v7_STM32F107VC__gpioInit_18:
; dir start address is: 4 (R1)
0x0908	0x2901    CMP	R1, #1
0x090A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_19
; dir end address is: 4 (R1)
0x090C	0xF2420100  MOVW	R1, #8192
0x0910	0x4859    LDR	R0, [PC, #356]
0x0912	0xF7FFFEF3  BL	_GPIO_Digital_Input+0
0x0916	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_110
L_easymx_v7_STM32F107VC__gpioInit_19:
0x0918	0xF2420100  MOVW	R1, #8192
0x091C	0x4856    LDR	R0, [PC, #344]
0x091E	0xF7FFFEDF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_110:
0x0922	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_111:
; dir start address is: 4 (R1)
0x0924	0x2901    CMP	R1, #1
0x0926	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_112
; dir end address is: 4 (R1)
0x0928	0xF2404100  MOVW	R1, #1024
0x092C	0x4851    LDR	R0, [PC, #324]
0x092E	0xF7FFFEE5  BL	_GPIO_Digital_Input+0
0x0932	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_113
L_easymx_v7_STM32F107VC__gpioInit_112:
0x0934	0xF2404100  MOVW	R1, #1024
0x0938	0x484E    LDR	R0, [PC, #312]
0x093A	0xF7FFFED1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_113:
0x093E	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_114:
; dir start address is: 4 (R1)
0x0940	0x2901    CMP	R1, #1
0x0942	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_115
; dir end address is: 4 (R1)
0x0944	0xF6400100  MOVW	R1, #2048
0x0948	0x484A    LDR	R0, [PC, #296]
0x094A	0xF7FFFED7  BL	_GPIO_Digital_Input+0
0x094E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_116
L_easymx_v7_STM32F107VC__gpioInit_115:
0x0950	0xF6400100  MOVW	R1, #2048
0x0954	0x4847    LDR	R0, [PC, #284]
0x0956	0xF7FFFEC3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_116:
0x095A	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_117:
; dir start address is: 4 (R1)
0x095C	0x2901    CMP	R1, #1
0x095E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_118
; dir end address is: 4 (R1)
0x0960	0xF2410100  MOVW	R1, #4096
0x0964	0x4843    LDR	R0, [PC, #268]
0x0966	0xF7FFFEC9  BL	_GPIO_Digital_Input+0
0x096A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_119
L_easymx_v7_STM32F107VC__gpioInit_118:
0x096C	0xF2410100  MOVW	R1, #4096
0x0970	0x4840    LDR	R0, [PC, #256]
0x0972	0xF7FFFEB5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_119:
0x0976	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 ); break;
L_easymx_v7_STM32F107VC__gpioInit_120:
; dir start address is: 4 (R1)
0x0978	0x2901    CMP	R1, #1
0x097A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_121
; dir end address is: 4 (R1)
0x097C	0xF2400101  MOVW	R1, #1
0x0980	0x483B    LDR	R0, [PC, #236]
0x0982	0xF7FFFEBB  BL	_GPIO_Digital_Input+0
0x0986	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_122
L_easymx_v7_STM32F107VC__gpioInit_121:
0x0988	0xF2400101  MOVW	R1, #1
0x098C	0x4838    LDR	R0, [PC, #224]
0x098E	0xF7FFFEA7  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_122:
0x0992	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_123:
; dir start address is: 4 (R1)
0x0994	0x2901    CMP	R1, #1
0x0996	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_124
; dir end address is: 4 (R1)
0x0998	0xF2404100  MOVW	R1, #1024
0x099C	0x4836    LDR	R0, [PC, #216]
0x099E	0xF7FFFEAD  BL	_GPIO_Digital_Input+0
0x09A2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_125
L_easymx_v7_STM32F107VC__gpioInit_124:
0x09A4	0xF2404100  MOVW	R1, #1024
0x09A8	0x4833    LDR	R0, [PC, #204]
0x09AA	0xF7FFFE99  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_125:
0x09AE	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_easymx_v7_STM32F107VC__gpioInit_126:
; dir start address is: 4 (R1)
0x09B0	0x2901    CMP	R1, #1
0x09B2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_127
; dir end address is: 4 (R1)
0x09B4	0xF2402100  MOVW	R1, #512
0x09B8	0x482F    LDR	R0, [PC, #188]
0x09BA	0xF7FFFE9F  BL	_GPIO_Digital_Input+0
0x09BE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_128
L_easymx_v7_STM32F107VC__gpioInit_127:
0x09C0	0xF2402100  MOVW	R1, #512
0x09C4	0x482C    LDR	R0, [PC, #176]
0x09C6	0xF7FFFE8B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_128:
0x09CA	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_easymx_v7_STM32F107VC__gpioInit_129:
; dir start address is: 4 (R1)
0x09CC	0x2901    CMP	R1, #1
0x09CE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_130
; dir end address is: 4 (R1)
0x09D0	0xF2401100  MOVW	R1, #256
0x09D4	0x4828    LDR	R0, [PC, #160]
0x09D6	0xF7FFFE91  BL	_GPIO_Digital_Input+0
0x09DA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_131
L_easymx_v7_STM32F107VC__gpioInit_130:
0x09DC	0xF2401100  MOVW	R1, #256
0x09E0	0x4825    LDR	R0, [PC, #148]
0x09E2	0xF7FFFE7D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_131:
0x09E6	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_132:
; dir start address is: 4 (R1)
0x09E8	0x2901    CMP	R1, #1
0x09EA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_133
; dir end address is: 4 (R1)
0x09EC	0xF2400140  MOVW	R1, #64
0x09F0	0x4822    LDR	R0, [PC, #136]
0x09F2	0xF7FFFE83  BL	_GPIO_Digital_Input+0
0x09F6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_134
L_easymx_v7_STM32F107VC__gpioInit_133:
0x09F8	0xF2400140  MOVW	R1, #64
0x09FC	0x481F    LDR	R0, [PC, #124]
0x09FE	0xF7FFFE6F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_134:
0x0A02	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_135:
; dir start address is: 4 (R1)
0x0A04	0x2901    CMP	R1, #1
0x0A06	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_136
; dir end address is: 4 (R1)
0x0A08	0xF2400180  MOVW	R1, #128
0x0A0C	0x481B    LDR	R0, [PC, #108]
0x0A0E	0xF7FFFE75  BL	_GPIO_Digital_Input+0
0x0A12	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_137
L_easymx_v7_STM32F107VC__gpioInit_136:
0x0A14	0xF2400180  MOVW	R1, #128
0x0A18	0x4818    LDR	R0, [PC, #96]
0x0A1A	0xF7FFFE61  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_137:
0x0A1E	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_138:
0x0A20	0x2001    MOVS	R0, #1
0x0A22	0xE020    B	L_end__gpioInit_1
;__em_f107vc_gpio.c, 98 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0A24	0x2800    CMP	R0, #0
0x0A26	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_12
0x0A2A	0x2801    CMP	R0, #1
0x0A2C	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_15
0x0A30	0x2802    CMP	R0, #2
0x0A32	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_18
0x0A36	0x2803    CMP	R0, #3
0x0A38	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_111
0x0A3C	0x2804    CMP	R0, #4
0x0A3E	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_114
0x0A42	0x2805    CMP	R0, #5
0x0A44	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_117
0x0A48	0x2806    CMP	R0, #6
0x0A4A	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_120
0x0A4E	0x2807    CMP	R0, #7
0x0A50	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_123
0x0A52	0x2808    CMP	R0, #8
0x0A54	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_126
0x0A56	0x2809    CMP	R0, #9
0x0A58	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_129
0x0A5A	0x280A    CMP	R0, #10
0x0A5C	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_132
0x0A5E	0x280B    CMP	R0, #11
0x0A60	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x0A62	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_138
L_easymx_v7_STM32F107VC__gpioInit_11:
;__em_f107vc_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x0A64	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x0A66	0xF8DDE000  LDR	LR, [SP, #0]
0x0A6A	0xB001    ADD	SP, SP, #4
0x0A6C	0x4770    BX	LR
0x0A6E	0xBF00    NOP
0x0A70	0x08004001  	GPIOA_BASE+0
0x0A74	0x10004001  	GPIOC_BASE+0
0x0A78	0x14004001  	GPIOD_BASE+0
0x0A7C	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x06FC	0xB081    SUB	SP, SP, #4
0x06FE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x0702	0xF04F0242  MOV	R2, #66
0x0706	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0708	0xF7FFFDC6  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x070C	0xF8DDE000  LDR	LR, [SP, #0]
0x0710	0xB001    ADD	SP, SP, #4
0x0712	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0298	0xB081    SUB	SP, SP, #4
0x029A	0xF8CDE000  STR	LR, [SP, #0]
0x029E	0xB28C    UXTH	R4, R1
0x02A0	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x02A2	0x4B77    LDR	R3, [PC, #476]
0x02A4	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x02A8	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x02AA	0x4618    MOV	R0, R3
0x02AC	0xF7FFFF9C  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x02B0	0xF1B40FFF  CMP	R4, #255
0x02B4	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x02B6	0x4B73    LDR	R3, [PC, #460]
0x02B8	0x429D    CMP	R5, R3
0x02BA	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x02BC	0xF04F3333  MOV	R3, #858993459
0x02C0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x02C2	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x02C4	0x2D42    CMP	R5, #66
0x02C6	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x02C8	0xF04F3344  MOV	R3, #1145324612
0x02CC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x02CE	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x02D0	0xF64F73FF  MOVW	R3, #65535
0x02D4	0x429C    CMP	R4, R3
0x02D6	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x02D8	0x4B6A    LDR	R3, [PC, #424]
0x02DA	0x429D    CMP	R5, R3
0x02DC	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x02DE	0xF04F3333  MOV	R3, #858993459
0x02E2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x02E4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02E6	0xF04F3333  MOV	R3, #858993459
0x02EA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x02EC	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x02EE	0x2D42    CMP	R5, #66
0x02F0	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x02F2	0xF04F3344  MOV	R3, #1145324612
0x02F6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x02F8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02FA	0xF04F3344  MOV	R3, #1145324612
0x02FE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0300	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0302	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0304	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0306	0xF0050301  AND	R3, R5, #1
0x030A	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x030C	0x2100    MOVS	R1, #0
0x030E	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0310	0xF0050302  AND	R3, R5, #2
0x0314	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0316	0xF40573C0  AND	R3, R5, #384
0x031A	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x031C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x031E	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0320	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0322	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0324	0xF0050304  AND	R3, R5, #4
0x0328	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x032A	0xF0050320  AND	R3, R5, #32
0x032E	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0330	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0332	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0334	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0336	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0338	0xF0050308  AND	R3, R5, #8
0x033C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x033E	0xF0050320  AND	R3, R5, #32
0x0342	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0344	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0346	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0348	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x034A	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x034C	0x4B4E    LDR	R3, [PC, #312]
0x034E	0xEA050303  AND	R3, R5, R3, LSL #0
0x0352	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0354	0x2003    MOVS	R0, #3
0x0356	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0358	0xF4057300  AND	R3, R5, #512
0x035C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x035E	0x2002    MOVS	R0, #2
0x0360	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0362	0xF4056380  AND	R3, R5, #1024
0x0366	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0368	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x036A	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x036C	0xF005030C  AND	R3, R5, #12
0x0370	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0372	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0374	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0376	0xF00403FF  AND	R3, R4, #255
0x037A	0xB29B    UXTH	R3, R3
0x037C	0x2B00    CMP	R3, #0
0x037E	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0380	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0382	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0384	0xFA1FF884  UXTH	R8, R4
0x0388	0x4632    MOV	R2, R6
0x038A	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x038C	0x2808    CMP	R0, #8
0x038E	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0390	0xF04F0301  MOV	R3, #1
0x0394	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0398	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x039C	0x42A3    CMP	R3, R4
0x039E	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x03A0	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x03A2	0xF04F030F  MOV	R3, #15
0x03A6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x03A8	0x43DB    MVN	R3, R3
0x03AA	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x03AE	0xFA01F305  LSL	R3, R1, R5
0x03B2	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x03B6	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x03B8	0xF4067381  AND	R3, R6, #258
0x03BC	0xF5B37F81  CMP	R3, #258
0x03C0	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x03C2	0xF2020414  ADDW	R4, R2, #20
0x03C6	0xF04F0301  MOV	R3, #1
0x03CA	0x4083    LSLS	R3, R0
0x03CC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x03CE	0xF0060382  AND	R3, R6, #130
0x03D2	0x2B82    CMP	R3, #130
0x03D4	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x03D6	0xF2020410  ADDW	R4, R2, #16
0x03DA	0xF04F0301  MOV	R3, #1
0x03DE	0x4083    LSLS	R3, R0
0x03E0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x03E2	0x462F    MOV	R7, R5
0x03E4	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x03E6	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x03E8	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x03EA	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x03EC	0xFA1FF088  UXTH	R0, R8
0x03F0	0x460F    MOV	R7, R1
0x03F2	0x4631    MOV	R1, R6
0x03F4	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x03F6	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x03F8	0x460F    MOV	R7, R1
0x03FA	0x4629    MOV	R1, R5
0x03FC	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03FE	0xF1B00FFF  CMP	R0, #255
0x0402	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0404	0x1D33    ADDS	R3, R6, #4
0x0406	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x040A	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x040C	0x2A08    CMP	R2, #8
0x040E	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0410	0xF2020408  ADDW	R4, R2, #8
0x0414	0xF04F0301  MOV	R3, #1
0x0418	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x041C	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0420	0x42A3    CMP	R3, R4
0x0422	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0424	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0426	0xF04F030F  MOV	R3, #15
0x042A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x042C	0x43DB    MVN	R3, R3
0x042E	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0432	0xFA07F305  LSL	R3, R7, R5
0x0436	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x043A	0xF4017381  AND	R3, R1, #258
0x043E	0xF5B37F81  CMP	R3, #258
0x0442	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0444	0xF2060514  ADDW	R5, R6, #20
0x0448	0xF2020408  ADDW	R4, R2, #8
0x044C	0xF04F0301  MOV	R3, #1
0x0450	0x40A3    LSLS	R3, R4
0x0452	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0454	0xF0010382  AND	R3, R1, #130
0x0458	0x2B82    CMP	R3, #130
0x045A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x045C	0xF2060510  ADDW	R5, R6, #16
0x0460	0xF2020408  ADDW	R4, R2, #8
0x0464	0xF04F0301  MOV	R3, #1
0x0468	0x40A3    LSLS	R3, R4
0x046A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x046C	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x046E	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0470	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0472	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0474	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0478	0xF8DDE000  LDR	LR, [SP, #0]
0x047C	0xB001    ADD	SP, SP, #4
0x047E	0x4770    BX	LR
0x0480	0xFC00FFFF  	#-1024
0x0484	0x00140008  	#524308
0x0488	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x01E8	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x01EA	0x4919    LDR	R1, [PC, #100]
0x01EC	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x01F0	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x01F2	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x01F4	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x01F6	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01F8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x01FA	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01FC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x01FE	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0200	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0202	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0204	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0206	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0208	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x020A	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x020C	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x020E	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0212	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0214	0x490F    LDR	R1, [PC, #60]
0x0216	0x4288    CMP	R0, R1
0x0218	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x021A	0x490F    LDR	R1, [PC, #60]
0x021C	0x4288    CMP	R0, R1
0x021E	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0220	0x490E    LDR	R1, [PC, #56]
0x0222	0x4288    CMP	R0, R1
0x0224	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0226	0x490E    LDR	R1, [PC, #56]
0x0228	0x4288    CMP	R0, R1
0x022A	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x022C	0x490D    LDR	R1, [PC, #52]
0x022E	0x4288    CMP	R0, R1
0x0230	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0232	0x490D    LDR	R1, [PC, #52]
0x0234	0x4288    CMP	R0, R1
0x0236	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0238	0x490C    LDR	R1, [PC, #48]
0x023A	0x4288    CMP	R0, R1
0x023C	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x023E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0240	0x490B    LDR	R1, [PC, #44]
0x0242	0x6809    LDR	R1, [R1, #0]
0x0244	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0248	0x4909    LDR	R1, [PC, #36]
0x024A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x024C	0xB001    ADD	SP, SP, #4
0x024E	0x4770    BX	LR
0x0250	0xFC00FFFF  	#-1024
0x0254	0x08004001  	#1073809408
0x0258	0x0C004001  	#1073810432
0x025C	0x10004001  	#1073811456
0x0260	0x14004001  	#1073812480
0x0264	0x18004001  	#1073813504
0x0268	0x1C004001  	#1073814528
0x026C	0x20004001  	#1073815552
0x0270	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x06E0	0xB081    SUB	SP, SP, #4
0x06E2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x06E6	0x4A04    LDR	R2, [PC, #16]
0x06E8	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x06EA	0xF7FFFDD5  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x06EE	0xF8DDE000  LDR	LR, [SP, #0]
0x06F2	0xB001    ADD	SP, SP, #4
0x06F4	0x4770    BX	LR
0x06F6	0xBF00    NOP
0x06F8	0x00140008  	#524308
; end of _GPIO_Digital_Output
easymx_v7_STM32F107VC__gpioInit_2:
;__em_f107vc_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0A80	0xB081    SUB	SP, SP, #4
0x0A82	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 104 :: 		switch( pin )
0x0A86	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_239
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_241:
0x0A88	0x2901    CMP	R1, #1
0x0A8A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_242
; dir end address is: 4 (R1)
0x0A8C	0xF2400120  MOVW	R1, #32
0x0A90	0x4865    LDR	R0, [PC, #404]
0x0A92	0xF7FFFE33  BL	_GPIO_Digital_Input+0
0x0A96	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_243
L_easymx_v7_STM32F107VC__gpioInit_242:
0x0A98	0xF2400120  MOVW	R1, #32
0x0A9C	0x4862    LDR	R0, [PC, #392]
0x0A9E	0xF7FFFE1F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_243:
0x0AA2	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_easymx_v7_STM32F107VC__gpioInit_244:
; dir start address is: 4 (R1)
0x0AA4	0x2901    CMP	R1, #1
0x0AA6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_245
; dir end address is: 4 (R1)
0x0AA8	0xF2400108  MOVW	R1, #8
0x0AAC	0x485F    LDR	R0, [PC, #380]
0x0AAE	0xF7FFFE25  BL	_GPIO_Digital_Input+0
0x0AB2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_246
L_easymx_v7_STM32F107VC__gpioInit_245:
0x0AB4	0xF2400108  MOVW	R1, #8
0x0AB8	0x485C    LDR	R0, [PC, #368]
0x0ABA	0xF7FFFE11  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_246:
0x0ABE	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_easymx_v7_STM32F107VC__gpioInit_247:
; dir start address is: 4 (R1)
0x0AC0	0x2901    CMP	R1, #1
0x0AC2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_248
; dir end address is: 4 (R1)
0x0AC4	0xF2440100  MOVW	R1, #16384
0x0AC8	0x4859    LDR	R0, [PC, #356]
0x0ACA	0xF7FFFE17  BL	_GPIO_Digital_Input+0
0x0ACE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_249
L_easymx_v7_STM32F107VC__gpioInit_248:
0x0AD0	0xF2440100  MOVW	R1, #16384
0x0AD4	0x4856    LDR	R0, [PC, #344]
0x0AD6	0xF7FFFE03  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_249:
0x0ADA	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_250:
; dir start address is: 4 (R1)
0x0ADC	0x2901    CMP	R1, #1
0x0ADE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_251
; dir end address is: 4 (R1)
0x0AE0	0xF2404100  MOVW	R1, #1024
0x0AE4	0x4851    LDR	R0, [PC, #324]
0x0AE6	0xF7FFFE09  BL	_GPIO_Digital_Input+0
0x0AEA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_252
L_easymx_v7_STM32F107VC__gpioInit_251:
0x0AEC	0xF2404100  MOVW	R1, #1024
0x0AF0	0x484E    LDR	R0, [PC, #312]
0x0AF2	0xF7FFFDF5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_252:
0x0AF6	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_253:
; dir start address is: 4 (R1)
0x0AF8	0x2901    CMP	R1, #1
0x0AFA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_254
; dir end address is: 4 (R1)
0x0AFC	0xF6400100  MOVW	R1, #2048
0x0B00	0x484A    LDR	R0, [PC, #296]
0x0B02	0xF7FFFDFB  BL	_GPIO_Digital_Input+0
0x0B06	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_255
L_easymx_v7_STM32F107VC__gpioInit_254:
0x0B08	0xF6400100  MOVW	R1, #2048
0x0B0C	0x4847    LDR	R0, [PC, #284]
0x0B0E	0xF7FFFDE7  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_255:
0x0B12	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_256:
; dir start address is: 4 (R1)
0x0B14	0x2901    CMP	R1, #1
0x0B16	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_257
; dir end address is: 4 (R1)
0x0B18	0xF2410100  MOVW	R1, #4096
0x0B1C	0x4843    LDR	R0, [PC, #268]
0x0B1E	0xF7FFFDED  BL	_GPIO_Digital_Input+0
0x0B22	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_258
L_easymx_v7_STM32F107VC__gpioInit_257:
0x0B24	0xF2410100  MOVW	R1, #4096
0x0B28	0x4840    LDR	R0, [PC, #256]
0x0B2A	0xF7FFFDD9  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_258:
0x0B2E	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_259:
; dir start address is: 4 (R1)
0x0B30	0x2901    CMP	R1, #1
0x0B32	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_260
; dir end address is: 4 (R1)
0x0B34	0xF2410100  MOVW	R1, #4096
0x0B38	0x483D    LDR	R0, [PC, #244]
0x0B3A	0xF7FFFDDF  BL	_GPIO_Digital_Input+0
0x0B3E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_261
L_easymx_v7_STM32F107VC__gpioInit_260:
0x0B40	0xF2410100  MOVW	R1, #4096
0x0B44	0x483A    LDR	R0, [PC, #232]
0x0B46	0xF7FFFDCB  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_261:
0x0B4A	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_262:
; dir start address is: 4 (R1)
0x0B4C	0x2901    CMP	R1, #1
0x0B4E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_263
; dir end address is: 4 (R1)
0x0B50	0xF6400100  MOVW	R1, #2048
0x0B54	0x4836    LDR	R0, [PC, #216]
0x0B56	0xF7FFFDD1  BL	_GPIO_Digital_Input+0
0x0B5A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_264
L_easymx_v7_STM32F107VC__gpioInit_263:
0x0B5C	0xF6400100  MOVW	R1, #2048
0x0B60	0x4833    LDR	R0, [PC, #204]
0x0B62	0xF7FFFDBD  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_264:
0x0B66	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_265:
; dir start address is: 4 (R1)
0x0B68	0x2901    CMP	R1, #1
0x0B6A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_266
; dir end address is: 4 (R1)
0x0B6C	0xF2400140  MOVW	R1, #64
0x0B70	0x482F    LDR	R0, [PC, #188]
0x0B72	0xF7FFFDC3  BL	_GPIO_Digital_Input+0
0x0B76	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_267
L_easymx_v7_STM32F107VC__gpioInit_266:
0x0B78	0xF2400140  MOVW	R1, #64
0x0B7C	0x482C    LDR	R0, [PC, #176]
0x0B7E	0xF7FFFDAF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_267:
0x0B82	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_268:
; dir start address is: 4 (R1)
0x0B84	0x2901    CMP	R1, #1
0x0B86	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_269
; dir end address is: 4 (R1)
0x0B88	0xF2400120  MOVW	R1, #32
0x0B8C	0x4828    LDR	R0, [PC, #160]
0x0B8E	0xF7FFFDB5  BL	_GPIO_Digital_Input+0
0x0B92	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_270
L_easymx_v7_STM32F107VC__gpioInit_269:
0x0B94	0xF2400120  MOVW	R1, #32
0x0B98	0x4825    LDR	R0, [PC, #148]
0x0B9A	0xF7FFFDA1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_270:
0x0B9E	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_271:
; dir start address is: 4 (R1)
0x0BA0	0x2901    CMP	R1, #1
0x0BA2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_272
; dir end address is: 4 (R1)
0x0BA4	0xF2400140  MOVW	R1, #64
0x0BA8	0x4822    LDR	R0, [PC, #136]
0x0BAA	0xF7FFFDA7  BL	_GPIO_Digital_Input+0
0x0BAE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_273
L_easymx_v7_STM32F107VC__gpioInit_272:
0x0BB0	0xF2400140  MOVW	R1, #64
0x0BB4	0x481F    LDR	R0, [PC, #124]
0x0BB6	0xF7FFFD93  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_273:
0x0BBA	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_274:
; dir start address is: 4 (R1)
0x0BBC	0x2901    CMP	R1, #1
0x0BBE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_275
; dir end address is: 4 (R1)
0x0BC0	0xF2400180  MOVW	R1, #128
0x0BC4	0x481B    LDR	R0, [PC, #108]
0x0BC6	0xF7FFFD99  BL	_GPIO_Digital_Input+0
0x0BCA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_276
L_easymx_v7_STM32F107VC__gpioInit_275:
0x0BCC	0xF2400180  MOVW	R1, #128
0x0BD0	0x4818    LDR	R0, [PC, #96]
0x0BD2	0xF7FFFD85  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_276:
0x0BD6	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_277:
0x0BD8	0x2001    MOVS	R0, #1
0x0BDA	0xE020    B	L_end__gpioInit_2
;__em_f107vc_gpio.c, 119 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0BDC	0x2800    CMP	R0, #0
0x0BDE	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_241
0x0BE2	0x2801    CMP	R0, #1
0x0BE4	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_244
0x0BE8	0x2802    CMP	R0, #2
0x0BEA	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_247
0x0BEE	0x2803    CMP	R0, #3
0x0BF0	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_250
0x0BF4	0x2804    CMP	R0, #4
0x0BF6	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_253
0x0BFA	0x2805    CMP	R0, #5
0x0BFC	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_256
0x0C00	0x2806    CMP	R0, #6
0x0C02	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_259
0x0C06	0x2807    CMP	R0, #7
0x0C08	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_262
0x0C0A	0x2808    CMP	R0, #8
0x0C0C	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_265
0x0C0E	0x2809    CMP	R0, #9
0x0C10	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_268
0x0C12	0x280A    CMP	R0, #10
0x0C14	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_271
0x0C16	0x280B    CMP	R0, #11
0x0C18	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x0C1A	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_277
L_easymx_v7_STM32F107VC__gpioInit_240:
;__em_f107vc_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x0C1C	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x0C1E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C22	0xB001    ADD	SP, SP, #4
0x0C24	0x4770    BX	LR
0x0C26	0xBF00    NOP
0x0C28	0x08004001  	GPIOA_BASE+0
0x0C2C	0x10004001  	GPIOC_BASE+0
0x0C30	0x14004001  	GPIOD_BASE+0
0x0C34	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_2
_mikrobus_spiInit:
;easymx_v7_STM32F107VC.c, 192 :: 		T_mikrobus_ret mikrobus_spiInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x0CE8	0xB081    SUB	SP, SP, #4
0x0CEA	0xF8CDE000  STR	LR, [SP, #0]
0x0CEE	0x468B    MOV	R11, R1
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 44 (R11)
;easymx_v7_STM32F107VC.c, 194 :: 		switch( bus )
0x0CF0	0xE009    B	L_mikrobus_spiInit83
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 197 :: 		case _MIKROBUS1 : return _spiInit_1( cfg );
L_mikrobus_spiInit85:
0x0CF2	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x0CF4	0xF7FFFDD6  BL	easymx_v7_STM32F107VC__spiInit_1+0
0x0CF8	0xE00A    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 200 :: 		case _MIKROBUS2 : return _spiInit_2( cfg );
L_mikrobus_spiInit86:
; cfg start address is: 44 (R11)
0x0CFA	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x0CFC	0xF7FFFDC0  BL	easymx_v7_STM32F107VC__spiInit_2+0
0x0D00	0xE006    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 214 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_spiInit87:
0x0D02	0x2001    MOVS	R0, #1
0x0D04	0xE004    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 215 :: 		}
L_mikrobus_spiInit83:
; cfg start address is: 44 (R11)
; bus start address is: 0 (R0)
0x0D06	0x2800    CMP	R0, #0
0x0D08	0xD0F3    BEQ	L_mikrobus_spiInit85
0x0D0A	0x2801    CMP	R0, #1
0x0D0C	0xD0F5    BEQ	L_mikrobus_spiInit86
; bus end address is: 0 (R0)
; cfg end address is: 44 (R11)
0x0D0E	0xE7F8    B	L_mikrobus_spiInit87
;easymx_v7_STM32F107VC.c, 217 :: 		}
L_end_mikrobus_spiInit:
0x0D10	0xF8DDE000  LDR	LR, [SP, #0]
0x0D14	0xB001    ADD	SP, SP, #4
0x0D16	0x4770    BX	LR
; end of _mikrobus_spiInit
easymx_v7_STM32F107VC__spiInit_1:
;__em_f107vc_spi.c, 27 :: 		static T_mikrobus_ret _spiInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x08A4	0xB081    SUB	SP, SP, #4
0x08A6	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_spi.c, 29 :: 		SPI3_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI3_PC10_11_12 );
0x08AA	0x1D01    ADDS	R1, R0, #4
0x08AC	0x680A    LDR	R2, [R1, #0]
0x08AE	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x08B0	0xB2C8    UXTB	R0, R1
0x08B2	0x4611    MOV	R1, R2
0x08B4	0x4A03    LDR	R2, [PC, #12]
0x08B6	0xF7FFFEE9  BL	_SPI3_Init_Advanced+0
;__em_f107vc_spi.c, 30 :: 		return _MIKROBUS_OK;
0x08BA	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_spi.c, 31 :: 		}
L_end__spiInit_1:
0x08BC	0xF8DDE000  LDR	LR, [SP, #0]
0x08C0	0xB001    ADD	SP, SP, #4
0x08C2	0x4770    BX	LR
0x08C4	0x10B40000  	__GPIO_MODULE_SPI3_PC10_11_12+0
; end of easymx_v7_STM32F107VC__spiInit_1
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x068C	0xB083    SUB	SP, SP, #12
0x068E	0xF8CDE000  STR	LR, [SP, #0]
0x0692	0xF88D0004  STRB	R0, [SP, #4]
0x0696	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x0698	0x4C0B    LDR	R4, [PC, #44]
0x069A	0x4B0C    LDR	R3, [PC, #48]
0x069C	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x069E	0x4C0C    LDR	R4, [PC, #48]
0x06A0	0x4B0C    LDR	R3, [PC, #48]
0x06A2	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x06A4	0x2401    MOVS	R4, #1
0x06A6	0xB264    SXTB	R4, R4
0x06A8	0x4B0B    LDR	R3, [PC, #44]
0x06AA	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x06AC	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x06AE	0xF7FFFF0F  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x06B2	0x9A02    LDR	R2, [SP, #8]
0x06B4	0xF89D1004  LDRB	R1, [SP, #4]
0x06B8	0x4808    LDR	R0, [PC, #32]
0x06BA	0xF7FFFEE7  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x06BE	0xF8DDE000  LDR	LR, [SP, #0]
0x06C2	0xB003    ADD	SP, SP, #12
0x06C4	0x4770    BX	LR
0x06C6	0xBF00    NOP
0x06C8	0xFFFFFFFF  	_SPI3_Read+0
0x06CC	0x000C2000  	_SPI_Rd_Ptr+0
0x06D0	0x074D0000  	_SPI3_Write+0
0x06D4	0x00102000  	_SPI_Wr_Ptr+0
0x06D8	0x03BC4242  	RCC_APB1ENR+0
0x06DC	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x04D0	0xB081    SUB	SP, SP, #4
0x04D2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x04D6	0x2201    MOVS	R2, #1
0x04D8	0xB252    SXTB	R2, R2
0x04DA	0x493E    LDR	R1, [PC, #248]
0x04DC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x04DE	0xF2000168  ADDW	R1, R0, #104
0x04E2	0x680B    LDR	R3, [R1, #0]
0x04E4	0xF06F6100  MVN	R1, #134217728
0x04E8	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x04EC	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x04EE	0xF0036100  AND	R1, R3, #134217728
0x04F2	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x04F4	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x04F6	0xF0024100  AND	R1, R2, #-2147483648
0x04FA	0xF1B14F00  CMP	R1, #-2147483648
0x04FE	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0500	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0502	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0504	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0506	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0508	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x050A	0xF4042170  AND	R1, R4, #983040
0x050E	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0510	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0512	0xF64F71FF  MOVW	R1, #65535
0x0516	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x051A	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x051C	0xF4041140  AND	R1, R4, #3145728
0x0520	0xF5B11F40  CMP	R1, #3145728
0x0524	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0526	0xF06F6170  MVN	R1, #251658240
0x052A	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x052E	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0530	0x492A    LDR	R1, [PC, #168]
0x0532	0x680A    LDR	R2, [R1, #0]
0x0534	0xF06F6170  MVN	R1, #251658240
0x0538	0x400A    ANDS	R2, R1
0x053A	0x4928    LDR	R1, [PC, #160]
0x053C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x053E	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0540	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0542	0xF4041180  AND	R1, R4, #1048576
0x0546	0xF5B11F80  CMP	R1, #1048576
0x054A	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x054C	0xF04F0103  MOV	R1, #3
0x0550	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0552	0x43C9    MVN	R1, R1
0x0554	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0558	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x055C	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x055E	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0560	0x0D61    LSRS	R1, R4, #21
0x0562	0x0109    LSLS	R1, R1, #4
0x0564	0xFA05F101  LSL	R1, R5, R1
0x0568	0x43C9    MVN	R1, R1
0x056A	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x056C	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0570	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0572	0x0D61    LSRS	R1, R4, #21
0x0574	0x0109    LSLS	R1, R1, #4
0x0576	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x057A	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x057C	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x057E	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0582	0xF1B14F00  CMP	R1, #-2147483648
0x0586	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0588	0x4913    LDR	R1, [PC, #76]
0x058A	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x058C	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x058E	0x4913    LDR	R1, [PC, #76]
0x0590	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0592	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0596	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0598	0xEA4F018A  LSL	R1, R10, #2
0x059C	0xEB090101  ADD	R1, R9, R1, LSL #0
0x05A0	0x6809    LDR	R1, [R1, #0]
0x05A2	0xF1B13FFF  CMP	R1, #-1
0x05A6	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x05A8	0xF1090134  ADD	R1, R9, #52
0x05AC	0xEA4F038A  LSL	R3, R10, #2
0x05B0	0x18C9    ADDS	R1, R1, R3
0x05B2	0x6809    LDR	R1, [R1, #0]
0x05B4	0x460A    MOV	R2, R1
0x05B6	0xEB090103  ADD	R1, R9, R3, LSL #0
0x05BA	0x6809    LDR	R1, [R1, #0]
0x05BC	0x4608    MOV	R0, R1
0x05BE	0x4611    MOV	R1, R2
0x05C0	0xF7FFFDC6  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x05C4	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x05C8	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x05CA	0xF8DDE000  LDR	LR, [SP, #0]
0x05CE	0xB001    ADD	SP, SP, #4
0x05D0	0x4770    BX	LR
0x05D2	0xBF00    NOP
0x05D4	0x03004242  	RCC_APB2ENRbits+0
0x05D8	0x001C4001  	AFIO_MAPR2+0
0x05DC	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0150	0xB083    SUB	SP, SP, #12
0x0152	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0156	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x015A	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x015C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x015E	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0162	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0164	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0166	0x4A19    LDR	R2, [PC, #100]
0x0168	0x9202    STR	R2, [SP, #8]
0x016A	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x016C	0x4A18    LDR	R2, [PC, #96]
0x016E	0x9202    STR	R2, [SP, #8]
0x0170	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0172	0x4A18    LDR	R2, [PC, #96]
0x0174	0x9202    STR	R2, [SP, #8]
0x0176	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0178	0x4A17    LDR	R2, [PC, #92]
0x017A	0x9202    STR	R2, [SP, #8]
0x017C	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x017E	0x4A17    LDR	R2, [PC, #92]
0x0180	0x9202    STR	R2, [SP, #8]
0x0182	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0184	0x4A16    LDR	R2, [PC, #88]
0x0186	0x9202    STR	R2, [SP, #8]
0x0188	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x018A	0x4A16    LDR	R2, [PC, #88]
0x018C	0x9202    STR	R2, [SP, #8]
0x018E	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0190	0x2800    CMP	R0, #0
0x0192	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0194	0x2801    CMP	R0, #1
0x0196	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0198	0x2802    CMP	R0, #2
0x019A	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x019C	0x2803    CMP	R0, #3
0x019E	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x01A0	0x2804    CMP	R0, #4
0x01A2	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x01A4	0x2805    CMP	R0, #5
0x01A6	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x01A8	0x2806    CMP	R0, #6
0x01AA	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x01AC	0x2201    MOVS	R2, #1
0x01AE	0xB212    SXTH	R2, R2
0x01B0	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x01B2	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x01B6	0x9802    LDR	R0, [SP, #8]
0x01B8	0x460A    MOV	R2, R1
0x01BA	0xF8BD1004  LDRH	R1, [SP, #4]
0x01BE	0xF000F86B  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x01C2	0xF8DDE000  LDR	LR, [SP, #0]
0x01C6	0xB003    ADD	SP, SP, #12
0x01C8	0x4770    BX	LR
0x01CA	0xBF00    NOP
0x01CC	0x08004001  	#1073809408
0x01D0	0x0C004001  	#1073810432
0x01D4	0x10004001  	#1073811456
0x01D8	0x14004001  	#1073812480
0x01DC	0x18004001  	#1073813504
0x01E0	0x1C004001  	#1073814528
0x01E4	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x048C	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x048E	0x2300    MOVS	R3, #0
0x0490	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x0492	0x00CB    LSLS	R3, R1, #3
0x0494	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x0496	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x049A	0x6804    LDR	R4, [R0, #0]
0x049C	0xB29B    UXTH	R3, R3
0x049E	0xEA440303  ORR	R3, R4, R3, LSL #0
0x04A2	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x04A4	0x1D05    ADDS	R5, R0, #4
0x04A6	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x04A8	0x461C    MOV	R4, R3
0x04AA	0x682B    LDR	R3, [R5, #0]
0x04AC	0xF3640382  BFI	R3, R4, #2, #1
0x04B0	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x04B2	0xF200051C  ADDW	R5, R0, #28
0x04B6	0x2400    MOVS	R4, #0
0x04B8	0x682B    LDR	R3, [R5, #0]
0x04BA	0xF36423CB  BFI	R3, R4, #11, #1
0x04BE	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x04C0	0x2401    MOVS	R4, #1
0x04C2	0x6803    LDR	R3, [R0, #0]
0x04C4	0xF3641386  BFI	R3, R4, #6, #1
0x04C8	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x04CA	0xB001    ADD	SP, SP, #4
0x04CC	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
easymx_v7_STM32F107VC__spiInit_2:
;__em_f107vc_spi.c, 33 :: 		static T_mikrobus_ret _spiInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x0880	0xB081    SUB	SP, SP, #4
0x0882	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_spi.c, 35 :: 		SPI3_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI3_PC10_11_12 );
0x0886	0x1D01    ADDS	R1, R0, #4
0x0888	0x680A    LDR	R2, [R1, #0]
0x088A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x088C	0xB2C8    UXTB	R0, R1
0x088E	0x4611    MOV	R1, R2
0x0890	0x4A03    LDR	R2, [PC, #12]
0x0892	0xF7FFFEFB  BL	_SPI3_Init_Advanced+0
;__em_f107vc_spi.c, 36 :: 		return _MIKROBUS_OK;
0x0896	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_spi.c, 37 :: 		}
L_end__spiInit_2:
0x0898	0xF8DDE000  LDR	LR, [SP, #0]
0x089C	0xB001    ADD	SP, SP, #4
0x089E	0x4770    BX	LR
0x08A0	0x10B40000  	__GPIO_MODULE_SPI3_PC10_11_12+0
; end of easymx_v7_STM32F107VC__spiInit_2
_applicationInit:
;Click_DigiVref_STM.c, 36 :: 		void applicationInit()
0x0EF0	0xB081    SUB	SP, SP, #4
0x0EF2	0xF8CDE000  STR	LR, [SP, #0]
;Click_DigiVref_STM.c, 38 :: 		digivref_spiDriverInit( (T_DIGIVREF_P)&_MIKROBUS1_GPIO, (T_DIGIVREF_P)&_MIKROBUS1_SPI );
0x0EF6	0x4904    LDR	R1, [PC, #16]
0x0EF8	0x4804    LDR	R0, [PC, #16]
0x0EFA	0xF7FFFF29  BL	_digivref_spiDriverInit+0
;Click_DigiVref_STM.c, 39 :: 		}
L_end_applicationInit:
0x0EFE	0xF8DDE000  LDR	LR, [SP, #0]
0x0F02	0xB001    ADD	SP, SP, #4
0x0F04	0x4770    BX	LR
0x0F06	0xBF00    NOP
0x0F08	0x11880000  	__MIKROBUS1_SPI+0
0x0F0C	0x11200000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_digivref_spiDriverInit:
;__digivref_driver.c, 35 :: 		void digivref_spiDriverInit(T_DIGIVREF_P gpioObj, T_DIGIVREF_P spiObj)
; spiObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x0D50	0xB081    SUB	SP, SP, #4
0x0D52	0xF8CDE000  STR	LR, [SP, #0]
0x0D56	0x4603    MOV	R3, R0
; spiObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; spiObj start address is: 4 (R1)
;__digivref_driver.c, 37 :: 		hal_spiMap( (T_HAL_P)spiObj );
0x0D58	0x4608    MOV	R0, R1
; spiObj end address is: 4 (R1)
0x0D5A	0xF7FFFD2F  BL	__digivref_driver_hal_spiMap+0
;__digivref_driver.c, 38 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x0D5E	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x0D60	0xF7FFFD38  BL	__digivref_driver_hal_gpioMap+0
;__digivref_driver.c, 40 :: 		hal_gpio_csSet( 1 );
0x0D64	0x2001    MOVS	R0, #1
0x0D66	0x4C03    LDR	R4, [PC, #12]
0x0D68	0x6824    LDR	R4, [R4, #0]
0x0D6A	0x47A0    BLX	R4
;__digivref_driver.c, 41 :: 		}
L_end_digivref_spiDriverInit:
0x0D6C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D70	0xB001    ADD	SP, SP, #4
0x0D72	0x4770    BX	LR
0x0D74	0x00002000  	__digivref_driver_hal_gpio_csSet+0
; end of _digivref_spiDriverInit
easymx_v7_STM32F107VC__setAN_1:
;__em_f107vc_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x085C	0x4901    LDR	R1, [PC, #4]
0x085E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x0860	0x4770    BX	LR
0x0862	0xBF00    NOP
0x0864	0x01904221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_1
easymx_v7_STM32F107VC__setRST_1:
;__em_f107vc_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0850	0x4901    LDR	R1, [PC, #4]
0x0852	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x0854	0x4770    BX	LR
0x0856	0xBF00    NOP
0x0858	0x01884222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_1
easymx_v7_STM32F107VC__setCS_1:
;__em_f107vc_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0874	0x4901    LDR	R1, [PC, #4]
0x0876	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x0878	0x4770    BX	LR
0x087A	0xBF00    NOP
0x087C	0x81B44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_1
easymx_v7_STM32F107VC__setSCK_1:
;__em_f107vc_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0868	0x4901    LDR	R1, [PC, #4]
0x086A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x086C	0x4770    BX	LR
0x086E	0xBF00    NOP
0x0870	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_1
easymx_v7_STM32F107VC__setMISO_1:
;__em_f107vc_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C38	0x4901    LDR	R1, [PC, #4]
0x0C3A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x0C3C	0x4770    BX	LR
0x0C3E	0xBF00    NOP
0x0C40	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_1
easymx_v7_STM32F107VC__setMOSI_1:
;__em_f107vc_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C80	0x4901    LDR	R1, [PC, #4]
0x0C82	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x0C84	0x4770    BX	LR
0x0C86	0xBF00    NOP
0x0C88	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_1
easymx_v7_STM32F107VC__setPWM_1:
;__em_f107vc_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C74	0x4901    LDR	R1, [PC, #4]
0x0C76	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x0C78	0x4770    BX	LR
0x0C7A	0xBF00    NOP
0x0C7C	0x01804221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_1
easymx_v7_STM32F107VC__setINT_1:
;__em_f107vc_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C98	0x4901    LDR	R1, [PC, #4]
0x0C9A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x0C9C	0x4770    BX	LR
0x0C9E	0xBF00    NOP
0x0CA0	0x81A84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_1
easymx_v7_STM32F107VC__setRX_1:
;__em_f107vc_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C8C	0x4901    LDR	R1, [PC, #4]
0x0C8E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x0C90	0x4770    BX	LR
0x0C92	0xBF00    NOP
0x0C94	0x81A44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_1
easymx_v7_STM32F107VC__setTX_1:
;__em_f107vc_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C44	0x4901    LDR	R1, [PC, #4]
0x0C46	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x0C48	0x4770    BX	LR
0x0C4A	0xBF00    NOP
0x0C4C	0x81A04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_1
easymx_v7_STM32F107VC__setSCL_1:
;__em_f107vc_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C68	0x4901    LDR	R1, [PC, #4]
0x0C6A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x0C6C	0x4770    BX	LR
0x0C6E	0xBF00    NOP
0x0C70	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_1
easymx_v7_STM32F107VC__setSDA_1:
;__em_f107vc_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C5C	0x4901    LDR	R1, [PC, #4]
0x0C5E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x0C60	0x4770    BX	LR
0x0C62	0xBF00    NOP
0x0C64	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_1
easymx_v7_STM32F107VC__setAN_2:
;__em_f107vc_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0C50	0x4901    LDR	R1, [PC, #4]
0x0C52	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x0C54	0x4770    BX	LR
0x0C56	0xBF00    NOP
0x0C58	0x01944221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_2
easymx_v7_STM32F107VC__setRST_2:
;__em_f107vc_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0798	0x4901    LDR	R1, [PC, #4]
0x079A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x079C	0x4770    BX	LR
0x079E	0xBF00    NOP
0x07A0	0x018C4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_2
easymx_v7_STM32F107VC__setCS_2:
;__em_f107vc_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x07A4	0x4901    LDR	R1, [PC, #4]
0x07A6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x07A8	0x4770    BX	LR
0x07AA	0xBF00    NOP
0x07AC	0x81B84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_2
easymx_v7_STM32F107VC__setSCK_2:
;__em_f107vc_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x07B0	0x4901    LDR	R1, [PC, #4]
0x07B2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x07B4	0x4770    BX	LR
0x07B6	0xBF00    NOP
0x07B8	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_2
easymx_v7_STM32F107VC__setMISO_2:
;__em_f107vc_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x078C	0x4901    LDR	R1, [PC, #4]
0x078E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x0790	0x4770    BX	LR
0x0792	0xBF00    NOP
0x0794	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_2
easymx_v7_STM32F107VC__setMOSI_2:
;__em_f107vc_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0768	0x4901    LDR	R1, [PC, #4]
0x076A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x076C	0x4770    BX	LR
0x076E	0xBF00    NOP
0x0770	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_2
easymx_v7_STM32F107VC__setPWM_2:
;__em_f107vc_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0774	0x4901    LDR	R1, [PC, #4]
0x0776	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x0778	0x4770    BX	LR
0x077A	0xBF00    NOP
0x077C	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_2
easymx_v7_STM32F107VC__setINT_2:
;__em_f107vc_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0780	0x4901    LDR	R1, [PC, #4]
0x0782	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x0784	0x4770    BX	LR
0x0786	0xBF00    NOP
0x0788	0x81AC4222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_2
easymx_v7_STM32F107VC__setRX_2:
;__em_f107vc_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x082C	0x4901    LDR	R1, [PC, #4]
0x082E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x0830	0x4770    BX	LR
0x0832	0xBF00    NOP
0x0834	0x81984222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_2
easymx_v7_STM32F107VC__setTX_2:
;__em_f107vc_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0838	0x4901    LDR	R1, [PC, #4]
0x083A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x083C	0x4770    BX	LR
0x083E	0xBF00    NOP
0x0840	0x81944222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_2
easymx_v7_STM32F107VC__setSCL_2:
;__em_f107vc_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0844	0x4901    LDR	R1, [PC, #4]
0x0846	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x0848	0x4770    BX	LR
0x084A	0xBF00    NOP
0x084C	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_2
easymx_v7_STM32F107VC__setSDA_2:
;__em_f107vc_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0820	0x4901    LDR	R1, [PC, #4]
0x0822	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x0824	0x4770    BX	LR
0x0826	0xBF00    NOP
0x0828	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_2
__digivref_driver_hal_spiMap:
;__hal_stm32.c, 33 :: 		static void hal_spiMap(T_HAL_P spiObj)
; spiObj start address is: 0 (R0)
; spiObj end address is: 0 (R0)
; spiObj start address is: 0 (R0)
;__hal_stm32.c, 37 :: 		fp_spiWrite = tmp->spiWrite;
0x07BC	0x6802    LDR	R2, [R0, #0]
0x07BE	0x4903    LDR	R1, [PC, #12]
0x07C0	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 38 :: 		fp_spiRead  = tmp->spiRead;
0x07C2	0x1D01    ADDS	R1, R0, #4
; spiObj end address is: 0 (R0)
0x07C4	0x680A    LDR	R2, [R1, #0]
0x07C6	0x4902    LDR	R1, [PC, #8]
0x07C8	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 39 :: 		}
L_end_hal_spiMap:
0x07CA	0x4770    BX	LR
0x07CC	0x00042000  	__digivref_driver_fp_spiWrite+0
0x07D0	0x00082000  	__digivref_driver_fp_spiRead+0
; end of __digivref_driver_hal_spiMap
__digivref_driver_hal_gpioMap:
;__digivref_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__digivref_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x07D4	0xF2000108  ADDW	R1, R0, #8
; gpioObj end address is: 0 (R0)
0x07D8	0x680A    LDR	R2, [R1, #0]
0x07DA	0x4901    LDR	R1, [PC, #4]
0x07DC	0x600A    STR	R2, [R1, #0]
;__digivref_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x07DE	0x4770    BX	LR
0x07E0	0x00002000  	__digivref_driver_hal_gpio_csSet+0
; end of __digivref_driver_hal_gpioMap
_applicationTask:
;Click_DigiVref_STM.c, 41 :: 		void applicationTask()
0x0E38	0xB081    SUB	SP, SP, #4
0x0E3A	0xF8CDE000  STR	LR, [SP, #0]
;Click_DigiVref_STM.c, 43 :: 		digivref_setOutputVoltage( _DIGIVREF_REF_VOLTAGE_4096mV );
0x0E3E	0x20F0    MOVS	R0, __DIGIVREF_REF_VOLTAGE_4096mV
0x0E40	0xF7FFFF6A  BL	_digivref_setOutputVoltage+0
;Click_DigiVref_STM.c, 44 :: 		Delay_ms( 3000 );
0x0E44	0xF24507FF  MOVW	R7, #20735
0x0E48	0xF2C02725  MOVT	R7, #549
0x0E4C	0xBF00    NOP
0x0E4E	0xBF00    NOP
L_applicationTask0:
0x0E50	0x1E7F    SUBS	R7, R7, #1
0x0E52	0xD1FD    BNE	L_applicationTask0
0x0E54	0xBF00    NOP
0x0E56	0xBF00    NOP
0x0E58	0xBF00    NOP
;Click_DigiVref_STM.c, 45 :: 		digivref_setOutputVoltage( _DIGIVREF_REF_VOLTAGE_3072mV );
0x0E5A	0x20F2    MOVS	R0, __DIGIVREF_REF_VOLTAGE_3072mV
0x0E5C	0xF7FFFF5C  BL	_digivref_setOutputVoltage+0
;Click_DigiVref_STM.c, 46 :: 		Delay_ms( 3000 );
0x0E60	0xF24507FF  MOVW	R7, #20735
0x0E64	0xF2C02725  MOVT	R7, #549
L_applicationTask2:
0x0E68	0x1E7F    SUBS	R7, R7, #1
0x0E6A	0xD1FD    BNE	L_applicationTask2
0x0E6C	0xBF00    NOP
0x0E6E	0xBF00    NOP
0x0E70	0xBF00    NOP
0x0E72	0xBF00    NOP
0x0E74	0xBF00    NOP
;Click_DigiVref_STM.c, 47 :: 		digivref_setOutputVoltage( _DIGIVREF_REF_VOLTAGE_2048mV );
0x0E76	0x20F4    MOVS	R0, __DIGIVREF_REF_VOLTAGE_2048mV
0x0E78	0xF7FFFF4E  BL	_digivref_setOutputVoltage+0
;Click_DigiVref_STM.c, 48 :: 		Delay_ms( 3000 );
0x0E7C	0xF24507FF  MOVW	R7, #20735
0x0E80	0xF2C02725  MOVT	R7, #549
0x0E84	0xBF00    NOP
0x0E86	0xBF00    NOP
L_applicationTask4:
0x0E88	0x1E7F    SUBS	R7, R7, #1
0x0E8A	0xD1FD    BNE	L_applicationTask4
0x0E8C	0xBF00    NOP
0x0E8E	0xBF00    NOP
0x0E90	0xBF00    NOP
;Click_DigiVref_STM.c, 49 :: 		digivref_setOutputVoltage( _DIGIVREF_REF_VOLTAGE_1024mV );
0x0E92	0x20F6    MOVS	R0, __DIGIVREF_REF_VOLTAGE_1024mV
0x0E94	0xF7FFFF40  BL	_digivref_setOutputVoltage+0
;Click_DigiVref_STM.c, 50 :: 		Delay_ms( 3000 );
0x0E98	0xF24507FF  MOVW	R7, #20735
0x0E9C	0xF2C02725  MOVT	R7, #549
L_applicationTask6:
0x0EA0	0x1E7F    SUBS	R7, R7, #1
0x0EA2	0xD1FD    BNE	L_applicationTask6
0x0EA4	0xBF00    NOP
0x0EA6	0xBF00    NOP
0x0EA8	0xBF00    NOP
0x0EAA	0xBF00    NOP
0x0EAC	0xBF00    NOP
;Click_DigiVref_STM.c, 51 :: 		digivref_setOutputVoltage( _DIGIVREF_REF_VOLTAGE_2048mV );
0x0EAE	0x20F4    MOVS	R0, __DIGIVREF_REF_VOLTAGE_2048mV
0x0EB0	0xF7FFFF32  BL	_digivref_setOutputVoltage+0
;Click_DigiVref_STM.c, 52 :: 		Delay_ms( 3000 );
0x0EB4	0xF24507FF  MOVW	R7, #20735
0x0EB8	0xF2C02725  MOVT	R7, #549
0x0EBC	0xBF00    NOP
0x0EBE	0xBF00    NOP
L_applicationTask8:
0x0EC0	0x1E7F    SUBS	R7, R7, #1
0x0EC2	0xD1FD    BNE	L_applicationTask8
0x0EC4	0xBF00    NOP
0x0EC6	0xBF00    NOP
0x0EC8	0xBF00    NOP
;Click_DigiVref_STM.c, 53 :: 		digivref_setOutputVoltage( _DIGIVREF_REF_VOLTAGE_3072mV );
0x0ECA	0x20F2    MOVS	R0, __DIGIVREF_REF_VOLTAGE_3072mV
0x0ECC	0xF7FFFF24  BL	_digivref_setOutputVoltage+0
;Click_DigiVref_STM.c, 54 :: 		Delay_ms( 3000 );
0x0ED0	0xF24507FF  MOVW	R7, #20735
0x0ED4	0xF2C02725  MOVT	R7, #549
L_applicationTask10:
0x0ED8	0x1E7F    SUBS	R7, R7, #1
0x0EDA	0xD1FD    BNE	L_applicationTask10
0x0EDC	0xBF00    NOP
0x0EDE	0xBF00    NOP
0x0EE0	0xBF00    NOP
0x0EE2	0xBF00    NOP
0x0EE4	0xBF00    NOP
;Click_DigiVref_STM.c, 55 :: 		}
L_end_applicationTask:
0x0EE6	0xF8DDE000  LDR	LR, [SP, #0]
0x0EEA	0xB001    ADD	SP, SP, #4
0x0EEC	0x4770    BX	LR
; end of _applicationTask
_digivref_setOutputVoltage:
;__digivref_driver.c, 65 :: 		void digivref_setOutputVoltage( uint8_t Vref )
; Vref start address is: 0 (R0)
0x0D18	0xB082    SUB	SP, SP, #8
0x0D1A	0xF8CDE000  STR	LR, [SP, #0]
; Vref end address is: 0 (R0)
; Vref start address is: 0 (R0)
;__digivref_driver.c, 69 :: 		tmp[1] = Vref;
0x0D1E	0xAA01    ADD	R2, SP, #4
0x0D20	0x1C51    ADDS	R1, R2, #1
0x0D22	0x7008    STRB	R0, [R1, #0]
; Vref end address is: 0 (R0)
;__digivref_driver.c, 70 :: 		tmp[0] = 0x00;
0x0D24	0x2100    MOVS	R1, #0
0x0D26	0x7011    STRB	R1, [R2, #0]
;__digivref_driver.c, 72 :: 		hal_gpio_csSet(0);
0x0D28	0x2000    MOVS	R0, #0
0x0D2A	0x4C08    LDR	R4, [PC, #32]
0x0D2C	0x6824    LDR	R4, [R4, #0]
0x0D2E	0x47A0    BLX	R4
;__digivref_driver.c, 73 :: 		hal_spiWrite(tmp, 2);
0x0D30	0xA901    ADD	R1, SP, #4
0x0D32	0x4608    MOV	R0, R1
0x0D34	0x2102    MOVS	R1, #2
0x0D36	0xF7FFFD55  BL	__digivref_driver_hal_spiWrite+0
;__digivref_driver.c, 74 :: 		hal_gpio_csSet(1);
0x0D3A	0x2001    MOVS	R0, #1
0x0D3C	0x4C03    LDR	R4, [PC, #12]
0x0D3E	0x6824    LDR	R4, [R4, #0]
0x0D40	0x47A0    BLX	R4
;__digivref_driver.c, 75 :: 		}
L_end_digivref_setOutputVoltage:
0x0D42	0xF8DDE000  LDR	LR, [SP, #0]
0x0D46	0xB002    ADD	SP, SP, #8
0x0D48	0x4770    BX	LR
0x0D4A	0xBF00    NOP
0x0D4C	0x00002000  	__digivref_driver_hal_gpio_csSet+0
; end of _digivref_setOutputVoltage
__digivref_driver_hal_spiWrite:
;__hal_stm32.c, 41 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x07E4	0xB083    SUB	SP, SP, #12
0x07E6	0xF8CDE000  STR	LR, [SP, #0]
0x07EA	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_stm32.c, 43 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x07EC	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0x07EE	0xB290    UXTH	R0, R2
;__hal_stm32.c, 44 :: 		while( nBytes-- )
L___digivref_driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0x07F0	0xB283    UXTH	R3, R0
0x07F2	0x1E42    SUBS	R2, R0, #1
0x07F4	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0x07F6	0xB16B    CBZ	R3, L___digivref_driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_stm32.c, 45 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x07F8	0x780A    LDRB	R2, [R1, #0]
0x07FA	0xB2D4    UXTB	R4, R2
0x07FC	0xF8AD0004  STRH	R0, [SP, #4]
0x0800	0x9102    STR	R1, [SP, #8]
0x0802	0xB2A0    UXTH	R0, R4
0x0804	0x4C05    LDR	R4, [PC, #20]
0x0806	0x6824    LDR	R4, [R4, #0]
0x0808	0x47A0    BLX	R4
0x080A	0x9902    LDR	R1, [SP, #8]
0x080C	0xF8BD0004  LDRH	R0, [SP, #4]
0x0810	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0x0812	0xE7ED    B	L___digivref_driver_hal_spiWrite0
L___digivref_driver_hal_spiWrite1:
;__hal_stm32.c, 46 :: 		}
L_end_hal_spiWrite:
0x0814	0xF8DDE000  LDR	LR, [SP, #0]
0x0818	0xB003    ADD	SP, SP, #12
0x081A	0x4770    BX	LR
0x081C	0x00042000  	__digivref_driver_fp_spiWrite+0
; end of __digivref_driver_hal_spiWrite
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x0654	0xB081    SUB	SP, SP, #4
0x0656	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x065A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x065C	0x4803    LDR	R0, [PC, #12]
0x065E	0xF7FFFE09  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x0662	0xF8DDE000  LDR	LR, [SP, #0]
0x0666	0xB001    ADD	SP, SP, #4
0x0668	0x4770    BX	LR
0x066A	0xBF00    NOP
0x066C	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0274	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0276	0xF200020C  ADDW	R2, R0, #12
0x027A	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x027C	0xF2000208  ADDW	R2, R0, #8
0x0280	0x6813    LDR	R3, [R2, #0]
0x0282	0xF3C30200  UBFX	R2, R3, #0, #1
0x0286	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0288	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x028A	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x028E	0x6812    LDR	R2, [R2, #0]
0x0290	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x0292	0xB001    ADD	SP, SP, #4
0x0294	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x0730	0xB081    SUB	SP, SP, #4
0x0732	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x0736	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0738	0x4803    LDR	R0, [PC, #12]
0x073A	0xF7FFFD9B  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x073E	0xF8DDE000  LDR	LR, [SP, #0]
0x0742	0xB001    ADD	SP, SP, #4
0x0744	0x4770    BX	LR
0x0746	0xBF00    NOP
0x0748	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x074C	0xB081    SUB	SP, SP, #4
0x074E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x0752	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0754	0x4803    LDR	R0, [PC, #12]
0x0756	0xF7FFFD8D  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x075A	0xF8DDE000  LDR	LR, [SP, #0]
0x075E	0xB001    ADD	SP, SP, #4
0x0760	0x4770    BX	LR
0x0762	0xBF00    NOP
0x0764	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0714	0xB081    SUB	SP, SP, #4
0x0716	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x071A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x071C	0x4803    LDR	R0, [PC, #12]
0x071E	0xF7FFFF5F  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x0722	0xF8DDE000  LDR	LR, [SP, #0]
0x0726	0xB001    ADD	SP, SP, #4
0x0728	0x4770    BX	LR
0x072A	0xBF00    NOP
0x072C	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x05E0	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x05E2	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x05E6	0x4601    MOV	R1, R0
0x05E8	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x05EC	0x680B    LDR	R3, [R1, #0]
0x05EE	0xF3C312C0  UBFX	R2, R3, #7, #1
0x05F2	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x05F4	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x05F6	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x05F8	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x05FA	0xB001    ADD	SP, SP, #4
0x05FC	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x061C	0xB081    SUB	SP, SP, #4
0x061E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x0622	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0624	0x4803    LDR	R0, [PC, #12]
0x0626	0xF7FFFFDB  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x062A	0xF8DDE000  LDR	LR, [SP, #0]
0x062E	0xB001    ADD	SP, SP, #4
0x0630	0x4770    BX	LR
0x0632	0xBF00    NOP
0x0634	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x0600	0xB081    SUB	SP, SP, #4
0x0602	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x0606	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0608	0x4803    LDR	R0, [PC, #12]
0x060A	0xF7FFFFE9  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x060E	0xF8DDE000  LDR	LR, [SP, #0]
0x0612	0xB001    ADD	SP, SP, #4
0x0614	0x4770    BX	LR
0x0616	0xBF00    NOP
0x0618	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x0638	0xB081    SUB	SP, SP, #4
0x063A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x063E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0640	0x4803    LDR	R0, [PC, #12]
0x0642	0xF7FFFFCD  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x0646	0xF8DDE000  LDR	LR, [SP, #0]
0x064A	0xB001    ADD	SP, SP, #4
0x064C	0x4770    BX	LR
0x064E	0xBF00    NOP
0x0650	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x0670	0xB081    SUB	SP, SP, #4
0x0672	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x0676	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0678	0x4803    LDR	R0, [PC, #12]
0x067A	0xF7FFFFB1  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x067E	0xF8DDE000  LDR	LR, [SP, #0]
0x0682	0xB001    ADD	SP, SP, #4
0x0684	0x4770    BX	LR
0x0686	0xBF00    NOP
0x0688	0x50004000  	UART5_SR+0
; end of _UART5_Write
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x0DB4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x0DB6	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x0DBA	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x0DBE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x0DC2	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x0DC4	0xB001    ADD	SP, SP, #4
0x0DC6	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 387 :: 		
0x0F70	0xB081    SUB	SP, SP, #4
0x0F72	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 390 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0F76	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 391 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0F78	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 392 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x0F7A	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 393 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F7C	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 400 :: 		
0x0F7E	0xF64B3080  MOVW	R0, #48000
0x0F82	0x4281    CMP	R1, R0
0x0F84	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 401 :: 		
0x0F86	0x4846    LDR	R0, [PC, #280]
0x0F88	0x6800    LDR	R0, [R0, #0]
0x0F8A	0xF0400102  ORR	R1, R0, #2
0x0F8E	0x4844    LDR	R0, [PC, #272]
0x0F90	0x6001    STR	R1, [R0, #0]
0x0F92	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 402 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F94	0xF64550C0  MOVW	R0, #24000
0x0F98	0x4281    CMP	R1, R0
0x0F9A	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 403 :: 		
0x0F9C	0x4840    LDR	R0, [PC, #256]
0x0F9E	0x6800    LDR	R0, [R0, #0]
0x0FA0	0xF0400101  ORR	R1, R0, #1
0x0FA4	0x483E    LDR	R0, [PC, #248]
0x0FA6	0x6001    STR	R1, [R0, #0]
0x0FA8	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 405 :: 		
0x0FAA	0x483D    LDR	R0, [PC, #244]
0x0FAC	0x6801    LDR	R1, [R0, #0]
0x0FAE	0xF06F0007  MVN	R0, #7
0x0FB2	0x4001    ANDS	R1, R0
0x0FB4	0x483A    LDR	R0, [PC, #232]
0x0FB6	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 407 :: 		
0x0FB8	0xF7FFFF06  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 409 :: 		
0x0FBC	0x4839    LDR	R0, [PC, #228]
0x0FBE	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 410 :: 		
0x0FC0	0x4839    LDR	R0, [PC, #228]
0x0FC2	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 411 :: 		
0x0FC4	0x4839    LDR	R0, [PC, #228]
0x0FC6	0xEA020100  AND	R1, R2, R0, LSL #0
0x0FCA	0x4839    LDR	R0, [PC, #228]
0x0FCC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 413 :: 		
0x0FCE	0xF0020001  AND	R0, R2, #1
0x0FD2	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0FD4	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0FD6	0x4836    LDR	R0, [PC, #216]
0x0FD8	0x6800    LDR	R0, [R0, #0]
0x0FDA	0xF0000002  AND	R0, R0, #2
0x0FDE	0x2800    CMP	R0, #0
0x0FE0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 415 :: 		
0x0FE2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0FE4	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 413 :: 		
0x0FE6	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 416 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 418 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0FE8	0xF4023080  AND	R0, R2, #65536
0x0FEC	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x0FEE	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 419 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x0FF0	0x482F    LDR	R0, [PC, #188]
0x0FF2	0x6800    LDR	R0, [R0, #0]
0x0FF4	0xF4003000  AND	R0, R0, #131072
0x0FF8	0x2800    CMP	R0, #0
0x0FFA	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 420 :: 		
0x0FFC	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 421 :: 		
; ulRCC_CR end address is: 8 (R2)
0x0FFE	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 418 :: 		
0x1000	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x1002	0xF0025080  AND	R0, R2, #268435456
0x1006	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 424 :: 		
0x1008	0x4829    LDR	R0, [PC, #164]
0x100A	0x6800    LDR	R0, [R0, #0]
0x100C	0xF0405180  ORR	R1, R0, #268435456
0x1010	0x4827    LDR	R0, [PC, #156]
0x1012	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 425 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1014	0x4826    LDR	R0, [PC, #152]
0x1016	0x6800    LDR	R0, [R0, #0]
0x1018	0xF0005000  AND	R0, R0, #536870912
0x101C	0x2800    CMP	R0, #0
0x101E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 426 :: 		
0x1020	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 427 :: 		
; ulRCC_CR end address is: 8 (R2)
0x1022	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 423 :: 		
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1024	0xF0026080  AND	R0, R2, #67108864
0x1028	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 430 :: 		
0x102A	0x4821    LDR	R0, [PC, #132]
0x102C	0x6800    LDR	R0, [R0, #0]
0x102E	0xF0406180  ORR	R1, R0, #67108864
0x1032	0x481F    LDR	R0, [PC, #124]
0x1034	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1036	0x4611    MOV	R1, R2
0x1038	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 431 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x103A	0x481D    LDR	R0, [PC, #116]
0x103C	0x6800    LDR	R0, [R0, #0]
0x103E	0xF0006000  AND	R0, R0, #134217728
0x1042	0x2800    CMP	R0, #0
0x1044	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 432 :: 		
0x1046	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 433 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1048	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 429 :: 		
0x104A	0x4611    MOV	R1, R2
0x104C	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 435 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x104E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1052	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 436 :: 		
0x1054	0x4816    LDR	R0, [PC, #88]
0x1056	0x6800    LDR	R0, [R0, #0]
0x1058	0xF0407180  ORR	R1, R0, #16777216
0x105C	0x4814    LDR	R0, [PC, #80]
0x105E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1060	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 437 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x1062	0x4813    LDR	R0, [PC, #76]
0x1064	0x6800    LDR	R0, [R0, #0]
0x1066	0xF0007000  AND	R0, R0, #33554432
0x106A	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 438 :: 		
0x106C	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 439 :: 		
0x106E	0x460A    MOV	R2, R1
0x1070	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 435 :: 		
;__Lib_System_105_107.c, 439 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 443 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x1072	0x480C    LDR	R0, [PC, #48]
0x1074	0x6800    LDR	R0, [R0, #0]
0x1076	0xF000010C  AND	R1, R0, #12
0x107A	0x0090    LSLS	R0, R2, #2
0x107C	0xF000000C  AND	R0, R0, #12
0x1080	0x4281    CMP	R1, R0
0x1082	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 444 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1084	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpRCCRCC2:
0x1086	0xF8DDE000  LDR	LR, [SP, #0]
0x108A	0xB001    ADD	SP, SP, #4
0x108C	0x4770    BX	LR
0x108E	0xBF00    NOP
0x1090	0x00810501  	#83951745
0x1094	0x8402001D  	#1934338
0x1098	0x06440001  	#67140
0x109C	0x19400001  	#72000
0x10A0	0x20004002  	FLASH_ACR+0
0x10A4	0x10044002  	RCC_CFGR+0
0x10A8	0x102C4002  	RCC_CFGR2+0
0x10AC	0xFFFF000F  	#1048575
0x10B0	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x0DC8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x0DCA	0x4815    LDR	R0, [PC, #84]
0x0DCC	0x6800    LDR	R0, [R0, #0]
0x0DCE	0xF0400101  ORR	R1, R0, #1
0x0DD2	0x4813    LDR	R0, [PC, #76]
0x0DD4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x0DD6	0x4913    LDR	R1, [PC, #76]
0x0DD8	0x4813    LDR	R0, [PC, #76]
0x0DDA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x0DDC	0x4810    LDR	R0, [PC, #64]
0x0DDE	0x6801    LDR	R1, [R0, #0]
0x0DE0	0x4812    LDR	R0, [PC, #72]
0x0DE2	0x4001    ANDS	R1, R0
0x0DE4	0x480E    LDR	R0, [PC, #56]
0x0DE6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x0DE8	0x480D    LDR	R0, [PC, #52]
0x0DEA	0x6801    LDR	R1, [R0, #0]
0x0DEC	0xF46F2080  MVN	R0, #262144
0x0DF0	0x4001    ANDS	R1, R0
0x0DF2	0x480B    LDR	R0, [PC, #44]
0x0DF4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x0DF6	0x480C    LDR	R0, [PC, #48]
0x0DF8	0x6801    LDR	R1, [R0, #0]
0x0DFA	0xF46F00FE  MVN	R0, #8323072
0x0DFE	0x4001    ANDS	R1, R0
0x0E00	0x4809    LDR	R0, [PC, #36]
0x0E02	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x0E04	0x4806    LDR	R0, [PC, #24]
0x0E06	0x6801    LDR	R1, [R0, #0]
0x0E08	0xF06F50A0  MVN	R0, #335544320
0x0E0C	0x4001    ANDS	R1, R0
0x0E0E	0x4804    LDR	R0, [PC, #16]
0x0E10	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x0E12	0xF04F0100  MOV	R1, #0
0x0E16	0x4806    LDR	R0, [PC, #24]
0x0E18	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x0E1A	0xB001    ADD	SP, SP, #4
0x0E1C	0x4770    BX	LR
0x0E1E	0xBF00    NOP
0x0E20	0x10004002  	RCC_CR+0
0x0E24	0x0000F0FF  	#-251723776
0x0E28	0x10044002  	RCC_CFGR+0
0x0E2C	0xFFFFFEF6  	#-17367041
0x0E30	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 447 :: 		
0x0F38	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 448 :: 		
0x0F3A	0x4902    LDR	R1, [PC, #8]
0x0F3C	0x4802    LDR	R0, [PC, #8]
0x0F3E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 449 :: 		
L_end_InitialSetUpFosc:
0x0F40	0xB001    ADD	SP, SP, #4
0x0F42	0x4770    BX	LR
0x0F44	0x19400001  	#72000
0x0F48	0x00142000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x0F4C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x0F4E	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x0F50	0xB001    ADD	SP, SP, #4
0x0F52	0x4770    BX	LR
; end of ___GenExcept
0x1190	0xB500    PUSH	(R14)
0x1192	0xF8DFB010  LDR	R11, [PC, #16]
0x1196	0xF8DFA010  LDR	R10, [PC, #16]
0x119A	0xF7FFFDED  BL	3448
0x119E	0xBD00    POP	(R15)
0x11A0	0x4770    BX	LR
0x11A2	0xBF00    NOP
0x11A4	0x00002000  	#536870912
0x11A8	0x00182000  	#536870936
;__Lib_GPIO_32F10x_Defs.c,691 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x10B4	0x0000002A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x10B8	0x0000002B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x10BC	0x0000002C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x10C0	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x10C4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x10C8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x10CC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x10D0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x10D4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x10D8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x10DC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x10E0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x10E4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x10E8	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x10EC	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x10F0	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x10F4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x10F8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x10FC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x1100	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x1104	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x1108	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x110C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x1110	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x1114	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x1118	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x111C	0x08201100 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x1120	0x0000085D ;__MIKROBUS1_GPIO+0
0x1124	0x00000851 ;__MIKROBUS1_GPIO+4
0x1128	0x00000875 ;__MIKROBUS1_GPIO+8
0x112C	0x00000869 ;__MIKROBUS1_GPIO+12
0x1130	0x00000C39 ;__MIKROBUS1_GPIO+16
0x1134	0x00000C81 ;__MIKROBUS1_GPIO+20
0x1138	0x00000C75 ;__MIKROBUS1_GPIO+24
0x113C	0x00000C99 ;__MIKROBUS1_GPIO+28
0x1140	0x00000C8D ;__MIKROBUS1_GPIO+32
0x1144	0x00000C45 ;__MIKROBUS1_GPIO+36
0x1148	0x00000C69 ;__MIKROBUS1_GPIO+40
0x114C	0x00000C5D ;__MIKROBUS1_GPIO+44
0x1150	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x1154	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x1158	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x115C	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x1160	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x1164	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x1168	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x116C	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x1170	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x1174	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x1178	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x117C	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_DigiVref_STM.c,3 :: __DIGIVREF_SPI_CFG [8]
0x1180	0x00000006 ;__DIGIVREF_SPI_CFG+0
0x1184	0x00000304 ;__DIGIVREF_SPI_CFG+4
; end of __DIGIVREF_SPI_CFG
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_SPI [8]
0x1188	0x0000074D ;__MIKROBUS1_SPI+0
0x118C	0xFFFFFFFF ;__MIKROBUS1_SPI+4
; end of __MIKROBUS1_SPI
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x01E8     [140]    _GPIO_Clk_Enable
0x0274      [34]    __Lib_SPI_123_SPIx_Read
0x0298     [500]    _GPIO_Config
0x048C      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x04D0     [272]    _GPIO_Alternate_Function_Enable
0x05E0      [30]    __Lib_UART_123_45_UARTx_Write
0x0600      [28]    _UART3_Write
0x061C      [28]    _UART2_Write
0x0638      [28]    _UART4_Write
0x0654      [28]    _SPI1_Write
0x0670      [28]    _UART5_Write
0x068C      [84]    _SPI3_Init_Advanced
0x06E0      [28]    _GPIO_Digital_Output
0x06FC      [24]    _GPIO_Digital_Input
0x0714      [28]    _UART1_Write
0x0730      [28]    _SPI2_Write
0x074C      [28]    _SPI3_Write
0x0768      [12]    easymx_v7_STM32F107VC__setMOSI_2
0x0774      [12]    easymx_v7_STM32F107VC__setPWM_2
0x0780      [12]    easymx_v7_STM32F107VC__setINT_2
0x078C      [12]    easymx_v7_STM32F107VC__setMISO_2
0x0798      [12]    easymx_v7_STM32F107VC__setRST_2
0x07A4      [12]    easymx_v7_STM32F107VC__setCS_2
0x07B0      [12]    easymx_v7_STM32F107VC__setSCK_2
0x07BC      [24]    __digivref_driver_hal_spiMap
0x07D4      [16]    __digivref_driver_hal_gpioMap
0x07E4      [60]    __digivref_driver_hal_spiWrite
0x0820      [12]    easymx_v7_STM32F107VC__setSDA_2
0x082C      [12]    easymx_v7_STM32F107VC__setRX_2
0x0838      [12]    easymx_v7_STM32F107VC__setTX_2
0x0844      [12]    easymx_v7_STM32F107VC__setSCL_2
0x0850      [12]    easymx_v7_STM32F107VC__setRST_1
0x085C      [12]    easymx_v7_STM32F107VC__setAN_1
0x0868      [12]    easymx_v7_STM32F107VC__setSCK_1
0x0874      [12]    easymx_v7_STM32F107VC__setCS_1
0x0880      [36]    easymx_v7_STM32F107VC__spiInit_2
0x08A4      [36]    easymx_v7_STM32F107VC__spiInit_1
0x08C8     [440]    easymx_v7_STM32F107VC__gpioInit_1
0x0A80     [440]    easymx_v7_STM32F107VC__gpioInit_2
0x0C38      [12]    easymx_v7_STM32F107VC__setMISO_1
0x0C44      [12]    easymx_v7_STM32F107VC__setTX_1
0x0C50      [12]    easymx_v7_STM32F107VC__setAN_2
0x0C5C      [12]    easymx_v7_STM32F107VC__setSDA_1
0x0C68      [12]    easymx_v7_STM32F107VC__setSCL_1
0x0C74      [12]    easymx_v7_STM32F107VC__setPWM_1
0x0C80      [12]    easymx_v7_STM32F107VC__setMOSI_1
0x0C8C      [12]    easymx_v7_STM32F107VC__setRX_1
0x0C98      [12]    easymx_v7_STM32F107VC__setINT_1
0x0CA4      [66]    _mikrobus_gpioInit
0x0CE8      [48]    _mikrobus_spiInit
0x0D18      [56]    _digivref_setOutputVoltage
0x0D50      [40]    _digivref_spiDriverInit
0x0D78      [58]    ___FillZeros
0x0DB4      [20]    ___CC2DW
0x0DC8     [108]    __Lib_System_105_107_SystemClockSetDefault
0x0E38     [182]    _applicationTask
0x0EF0      [32]    _applicationInit
0x0F10      [40]    _systemInit
0x0F38      [20]    __Lib_System_105_107_InitialSetUpFosc
0x0F4C       [8]    ___GenExcept
0x0F54      [28]    _main
0x0F70     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    __digivref_driver_hal_gpio_csSet
0x20000004       [4]    __digivref_driver_fp_spiWrite
0x20000008       [4]    __digivref_driver_fp_spiRead
0x2000000C       [4]    _SPI_Rd_Ptr
0x20000010       [4]    _SPI_Wr_Ptr
0x20000014       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x10B4     [108]    __GPIO_MODULE_SPI3_PC10_11_12
0x1120      [96]    __MIKROBUS1_GPIO
0x1180       [8]    __DIGIVREF_SPI_CFG
0x1188       [8]    __MIKROBUS1_SPI
