

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'
================================================================
* Date:           Mon Oct 21 14:06:19 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.429 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read13 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 10 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 11 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.23ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config12>, i16 %p_read_11, i16 %p_read13, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_16, i16 %kernel_data_V_5_17, i16 %kernel_data_V_5_15, i16 %line_buffer_Array_5_0_0, i16 %line_buffer_Array_5_1_0, i16 %line_buffer_Array_5_0_1, i16 %line_buffer_Array_5_1_1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 12 'call' 'call_ln286' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pX_5_load = load i32 %pX_5" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'load' 'pX_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%add_ln313 = add i32 %pX_5_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 14 'add' 'add_ln313' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.42>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer12_out, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sX_5_load = load i32 %sX_5" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'load' 'sX_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.47ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_5_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sY_5_load = load i32 %sY_5" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'load' 'sY_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%pY_5_load = load i32 %pY_5" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 19 'load' 'pY_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %._crit_edge1, void" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 20 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.47ns)   --->   "%icmp_ln289_4 = icmp_eq  i32 %sY_5_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 21 'icmp' 'icmp_ln289_4' <Predicate = (icmp_ln289)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pY_5_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 22 'partselect' 'tmp' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln289_6 = icmp_sgt  i31 %tmp, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 23 'icmp' 'icmp_ln289_6' <Predicate = (icmp_ln289)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pX_5_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 24 'partselect' 'tmp_93' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln289_7 = icmp_sgt  i31 %tmp_93, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 25 'icmp' 'icmp_ln289_7' <Predicate = (icmp_ln289)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289 = and i1 %icmp_ln289_6, i1 %icmp_ln289_7" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 26 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln289_2 = and i1 %and_ln289, i1 %icmp_ln289_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 27 'and' 'and_ln289_2' <Predicate = (icmp_ln289)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_2, void %._crit_edge1, void" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 28 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 29 [7/7] (0.00ns)   --->   "%tmp_s = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_15, i16 %kernel_data_V_5_16" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 29 'call' 'tmp_s' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 14" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 30 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void, void" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 31 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX_5" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 32 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (2.55ns)   --->   "%add_ln328 = add i32 %sX_5_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 33 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 34 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln315 = store i32 0, i32 %pX_5" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 35 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln316 = store i32 0, i32 %sX_5" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 36 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%add_ln317 = add i32 %pY_5_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 37 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.06>
ST_3 : Operation 38 [6/7] (3.99ns)   --->   "%tmp_s = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_15, i16 %kernel_data_V_5_16" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 38 'call' 'tmp_s' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln328 = store i32 %select_ln328, i32 %sX_5" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 39 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 1.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 14" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 41 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void, void" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 42 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY_5" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 43 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_5_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 44 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln323 = add i32 %sY_5_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 45 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.69ns)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 46 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.99>
ST_4 : Operation 47 [5/7] (3.99ns)   --->   "%tmp_s = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_15, i16 %kernel_data_V_5_16" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 47 'call' 'tmp_s' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln323 = store i32 %select_ln323, i32 %sY_5" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 48 'store' 'store_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.58>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.99>
ST_5 : Operation 50 [4/7] (3.99ns)   --->   "%tmp_s = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_15, i16 %kernel_data_V_5_16" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 50 'call' 'tmp_s' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.99>
ST_6 : Operation 51 [3/7] (3.99ns)   --->   "%tmp_s = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_15, i16 %kernel_data_V_5_16" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 51 'call' 'tmp_s' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.99>
ST_7 : Operation 52 [2/7] (3.99ns)   --->   "%tmp_s = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_15, i16 %kernel_data_V_5_16" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 52 'call' 'tmp_s' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.90>
ST_8 : Operation 53 [1/7] (3.90ns)   --->   "%tmp_s = call i32 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>, i16 %kernel_data_V_5_0, i16 %kernel_data_V_5_2, i16 %kernel_data_V_5_3, i16 %kernel_data_V_5_4, i16 %kernel_data_V_5_5, i16 %kernel_data_V_5_6, i16 %kernel_data_V_5_7, i16 %kernel_data_V_5_8, i16 %kernel_data_V_5_9, i16 %kernel_data_V_5_10, i16 %kernel_data_V_5_11, i16 %kernel_data_V_5_12, i16 %kernel_data_V_5_14, i16 %kernel_data_V_5_15, i16 %kernel_data_V_5_16" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 53 'call' 'tmp_s' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%res_out_V_0 = extractvalue i32 %tmp_s" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 54 'extractvalue' 'res_out_V_0' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%res_out_V_1 = extractvalue i32 %tmp_s" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 55 'extractvalue' 'res_out_V_1' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %res_out_V_1, i16 %res_out_V_0" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'bitconcatenate' 'p_0' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (2.18ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %layer12_out, i32 %p_0" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'write' 'write_ln174' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 144> <FIFO>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln310 = br void %._crit_edge1" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 58 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_2)> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln318 = store i32 0, i32 %pY_5" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 59 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.58>
ST_9 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln319 = store i32 0, i32 %sY_5" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 60 'store' 'store_ln319' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.58>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln320 = br void" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 61 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 62 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.23ns
The critical path consists of the following:
	wire read on port 'p_read1' [32]  (0 ns)
	'call' operation ('call_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config12>' [34]  (3.23 ns)

 <State 2>: 4.43ns
The critical path consists of the following:
	'load' operation ('sY_5_load', firmware/nnet_utils/nnet_conv_stream.h:289) on static variable 'sY_5' [37]  (0 ns)
	'icmp' operation ('icmp_ln289_4', firmware/nnet_utils/nnet_conv_stream.h:289) [42]  (2.47 ns)
	'and' operation ('and_ln289_2', firmware/nnet_utils/nnet_conv_stream.h:289) [48]  (0.978 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 4.06ns
The critical path consists of the following:
	'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>' [51]  (3.99 ns)
	blocking operation 0.0702 ns on control path)

 <State 4>: 3.99ns
The critical path consists of the following:
	'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>' [51]  (3.99 ns)

 <State 5>: 3.99ns
The critical path consists of the following:
	'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>' [51]  (3.99 ns)

 <State 6>: 3.99ns
The critical path consists of the following:
	'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>' [51]  (3.99 ns)

 <State 7>: 3.99ns
The critical path consists of the following:
	'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>' [51]  (3.99 ns)

 <State 8>: 3.9ns
The critical path consists of the following:
	'call' operation ('tmp_s', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12_mult>' [51]  (3.9 ns)

 <State 9>: 2.19ns
The critical path consists of the following:
	fifo write on port 'layer12_out' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [55]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
