$date
	Fri Feb 17 14:48:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_flush_tb $end
$scope module DUT $end
$var reg 32 ! \fifo_data_q[0] [31:0] $end
$upscope $end
$upscope $end
$scope module fifo_flush_tb $end
$scope module DUT $end
$var reg 32 " \fifo_data_q[1] [31:0] $end
$upscope $end
$upscope $end
$scope module fifo_flush_tb $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 $ fifo_flush_i $end
$var wire 1 % fifo_rd_valid_i $end
$var wire 4 & fifo_wr_data_i [3:0] $end
$var wire 1 ' fifo_wr_valid_i $end
$var wire 1 ( reset $end
$var reg 1 ) fifo_data_avail_o $end
$var reg 1 * fifo_empty_o $end
$var reg 1 + fifo_flush_done_o $end
$var reg 1 , fifo_full_o $end
$var reg 32 - fifo_rd_data_o [31:0] $end
$var reg 1 . pushed $end
$var reg 5 / wr_ptr [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
0.
bx -
x,
x+
x*
x)
1(
0'
b0 &
0%
0$
1#
bx "
bx !
$end
#5
0#
#10
1#
0(
#15
0#
#20
1.
b1 /
b1010 !
1#
b1010 &
1'
#25
0#
#30
b10 /
b110 "
1#
b110 &
#35
0#
#40
b11 /
1#
b1000 &
#45
0#
#50
1#
0'
#55
0#
#60
b100 /
1#
b1010 &
1$
1'
#65
0#
#70
b101 /
1#
b0 &
#75
0#
#80
b110 /
1#
b1000 &
#85
0#
#90
b111 /
1#
1%
b1010 &
#95
0#
#100
b1000 /
1#
0$
0%
b11 &
#105
0#
#110
1#
0'
#115
0#
#120
1#
#125
0#
#130
1#
1$
#135
0#
#140
1#
1%
#145
0#
#150
1#
#155
0#
#160
1#
#165
0#
#170
1#
#175
0#
#180
1#
#185
0#
#190
1#
#195
0#
#200
1#
#205
0#
#210
1#
#215
0#
#220
1#
#225
0#
#230
1#
#235
0#
#240
1#
#245
0#
#250
1#
