.nh
.TH "PSSBB -- A64" "7" " "  "instruction" "system"
.SS PSSBB
 Physical Speculative Store Bypass Barrier

 Physical Speculative Store Bypass Barrier is a memory barrier which prevents
 speculative loads from bypassing earlier stores to the same physical address.

 The semantics of the Physical Speculative Store Bypass Barrier are:

 When a load to a location appears in program order after the PSSBB, then the
 load does not speculatively read an entry earlier in the coherence order for
 that location than the entry generated by the latest store satisfying all of
 the following conditions:

 When a load to a location appears in program order before the PSSBB, then the
 load does not speculatively read data from any store satisfying all of the
 following conditions:




.SS System - A64 - PSSBB_only_barriers
 
                                                                   
                                                                   
                       21                                          
                     22 |  19    16      12       8 7   5         0
                      | |   |     |       |       | |   |         |
   1 1 0 1 0 1 0 1 0 0|0|0 0|0 1 1|0 0 1 1|0 1 0 0|1|0 0|1 1 1 1 1|
                      | |   |     |       |         |   |
                      | |   `-op1 `-CRn   `-CRm     |   `-Rt
                      | `-op0                       `-opc
                      `-L
  
  
 
.SS System
 
 PSSBB
 
 // No additional decoding required
 
 SpeculativeStoreBypassBarrierToPA();
 


.SS Operation

 SpeculativeStoreBypassBarrierToPA();

