/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Sep 14 16:45:40 2016
 *                 Full Compile MD5 Checksum  2d2ed423991a1e4e4d03ca98bc390b2c
 *                     (minus title and desc)
 *                 MD5 Checksum               8cad5c3953d7e5df4439153720b00628
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_HDMI_RX_0_H__
#define BCHP_HDMI_RX_0_H__

/***************************************************************************
 *HDMI_RX_0 - HDMI Receiver Control Registers
 ***************************************************************************/
#define BCHP_HDMI_RX_0_CORE_REV                  0x000f2000 /* [RW][32] HDMI Core Revision Number */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1   0x000f2004 /* [RW][32] HDMI Receiver Digital Front End Configuration Register */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_2   0x000f2008 /* [RW][32] HDMI Receiver Digital Front End Configuration Register */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL     0x000f200c /* [RW][32] HDMI Receiver Digital Front End Control Register */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG 0x000f2010 /* [RW][32] HDMI Receiver Digital Front End Test Configuration Register */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON 0x000f2014 /* [RO][32] HDMI Receiver Digital Front End Test Monitor Register */
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_0            0x000f2018 /* [RW][32] HDMI Receiver Descrambler LFSR 0 Initial Value Register */
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_1            0x000f201c /* [RW][32] HDMI Receiver Descrambler LFSR 1 Initial Value Register */
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_2            0x000f2020 /* [RW][32] HDMI Receiver Descrambler LFSR 2 Initial Value Register */
#define BCHP_HDMI_RX_0_LFSR_CONTROL              0x000f2024 /* [RW][32] HDMI Receiver Descrambler LFSR Control Register */
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_0     0x000f2028 /* [RW][32] HDMI Receiver TMDS Unscrambled Output for Control 0,1,2 */
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_1     0x000f202c /* [RW][32] HDMI Receiver TMDS Unscrambled Output for Control 3 */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_0     0x000f2030 /* [RW][32] HDMI Receiver Descrambler Control Period Code for SCV 0,1,2 */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_1     0x000f2034 /* [RW][32] HDMI Receiver Descrambler Control Period Code for SCV 3,4,5 */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_2     0x000f2038 /* [RW][32] HDMI Receiver Descrambler Control Period Code for SCV 6,7,8 */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_3     0x000f203c /* [RW][32] HDMI Receiver Descrambler Control Period Code for SCV 9,10,11 */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_4     0x000f2040 /* [RW][32] HDMI Receiver Descrambler Control Period Code for SCV 12,13,14 */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_5     0x000f2044 /* [RW][32] HDMI Receiver Descrambler Control Period Code for SCV 15,16,17 */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_6     0x000f2048 /* [RW][32] HDMI Receiver Descrambler Control Period Code for SCV 18,19,20 */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_7     0x000f204c /* [RW][32] HDMI Receiver Descrambler Control Period Code for SCV 21,22,23 */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_8     0x000f2050 /* [RW][32] HDMI Receiver Descrambler Control Period Code for SCV 24,25,26 */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_9     0x000f2054 /* [RW][32] HDMI Receiver Descrambler Control Period Code for SCV 27,28,29 */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_10    0x000f2058 /* [RW][32] HDMI Receiver Descrambler Control Period Code for SCV 30,31 */
#define BCHP_HDMI_RX_0_VIDEO_GUARD_BAND_8B_CODE  0x000f205c /* [RW][32] HDMI Video Guard Band Code */
#define BCHP_HDMI_RX_0_ISLAND_GUARD_BAND_8B_CODE 0x000f2060 /* [RW][32] HDMI Island Guard Band Code */
#define BCHP_HDMI_RX_0_CHANNEL_ALIGNMENT_MONITOR 0x000f2064 /* [RO][32] Channel alignment monitor */
#define BCHP_HDMI_RX_0_UNSCRAMBLED_CONTROL_LENGTH 0x000f2068 /* [RO][32] Unscrambled control character length received */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0   0x000f206c /* [RW][32] Descrambler check configuration 0 */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1   0x000f2070 /* [RW][32] Descrambler check configuration 1 */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_2   0x000f2074 /* [RW][32] Descrambler check configuration 2 */
#define BCHP_HDMI_RX_0_HDCP_BKSV_0               0x000f2078 /* [RW][32] HDCP BKSV value to be written to the I<sup><small>2</sup></small>C register space */
#define BCHP_HDMI_RX_0_HDCP_BKSV_1               0x000f207c /* [RW][32] HDCP BKSV value to be written to the I<sup><small>2</sup></small>C register space */
#define BCHP_HDMI_RX_0_HDCP_CONFIG               0x000f2080 /* [RW][32] HDCP Configuration Settings */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_0           0x000f2084 /* [RW][32] First of 2 registers used to load the KSV FIFO For HDCP Repeater Applications */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1           0x000f2088 /* [RW][32] Second of 2 registers used to load the KSV FIFO For HDCP Repeater Applications */
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_0   0x000f208c /* [RO][32] KSV FIFO Readback register 0 */
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_1   0x000f2090 /* [RO][32] KSV FIFO Readback register 1 */
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL      0x000f2094 /* [RO][32] HDCP Repeater Control Register */
#define BCHP_HDMI_RX_0_HDCP_KEY_0                0x000f2098 /* [RW][32] Key Load Register for HDCP authentication testing */
#define BCHP_HDMI_RX_0_HDCP_KEY_1                0x000f209c /* [RW][32] Key Load Register for HDCP authentication testing */
#define BCHP_HDMI_RX_0_HDCP_DEBUG                0x000f20a0 /* [RW][32] HDCP Debug Registers */
#define BCHP_HDMI_RX_0_HDCP_STATUS               0x000f20a4 /* [RO][32] HDCP Status information */
#define BCHP_HDMI_RX_0_MISC_CONTROL              0x000f20a8 /* [RW][32] Miscellaneous General Control Bits for the HDMI Rx Core */
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2    0x000f20ac /* [RW][32] HDCP I<sup><small>2</sup></small>C Configuration */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE        0x000f20b0 /* [RW][32] HDCP I<sup><small>2</sup></small>C Initialization and Monitoring */
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR 0x000f20b4 /* [RO][32] Debug visibility into HDCP I<sup><small>2</sup></small>C transactions */
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_0           0x000f20b8 /* [RO][32] Debug visibility into HDCP receiver KSV 31:0 */
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_1           0x000f20bc /* [RO][32] Debug visibility into HDCP receiver KSV 39:32 */
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ            0x000f20c0 /* [RO][32] Debug visibility into HDCP link verification RI and PJ values */
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_0           0x000f20c4 /* [RO][32] Debug visibility into HDCP transmitter KSV 31:0 */
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_1           0x000f20c8 /* [RO][32] Debug visibility into HDCP transmitter KSV 39:32 */
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO            0x000f20cc /* [RO][32] Debug visibility into HDCP transmitter AINFO */
#define BCHP_HDMI_RX_0_HDCP_MON_AN_0             0x000f20d0 /* [RO][32] Debug visibility into HDCP transmitter session random number - AN 31:0 */
#define BCHP_HDMI_RX_0_HDCP_MON_AN_1             0x000f20d4 /* [RO][32] Debug visibility into HDCP transmitter session random number - AN 63:32 */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_0           0x000f20d8 /* [RO][32] Debug visibility into HDCP Verification Value Bits 31:0 - H0 */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_1           0x000f20dc /* [RO][32] Debug visibility into HDCP Verification Value Bits 63:32 - H1 */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_2           0x000f20e0 /* [RO][32] Debug visibility into HDCP Verification Value Bits 95:64 - H2 */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_3           0x000f20e4 /* [RO][32] Debug visibility into HDCP Verification Value Bits 127:96 - H3 */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_4           0x000f20e8 /* [RO][32] Debug visibility into HDCP Verification Value Bits 159:128 - H4 */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS 0x000f20ec /* [RO][32] Debug visibility into HDCP Bcaps and Bstatus */
#define BCHP_HDMI_RX_0_SCDC_I2C_TRANSACTION_MONITOR 0x000f20f0 /* [RO][32] Debug visibility into SCDC I<sup><small>2</sup></small>C transactions */
#define BCHP_HDMI_RX_0_SCDC_CFG_1                0x000f20f4 /* [RW][32] SCDC Configuration Register */
#define BCHP_HDMI_RX_0_SCDC_CFG_2                0x000f20f8 /* [RW][32] SCDC Configuration Register for test features */
#define BCHP_HDMI_RX_0_SCDC_CFG_3                0x000f20fc /* [RW][32] SCDC Configuration Register for test features */
#define BCHP_HDMI_RX_0_SCDC_CFG_4                0x000f2100 /* [RW][32] SCDC Configuration Register for test features */
#define BCHP_HDMI_RX_0_SCDC_CFG_5                0x000f2104 /* [RW][32] SCDC Configuration Register for test features */
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS           0x000f2108 /* [RO][32] SCDC Config Status Register */
#define BCHP_HDMI_RX_0_SCDC_STATUS               0x000f210c /* [RO][32] SCDC Status Register */
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_1     0x000f2110 /* [RO][32] SCDC Error Detection Status Register 1 */
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_2     0x000f2114 /* [RO][32] SCDC Error Detection Status Register 2 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_1   0x000f2118 /* [RW][32] SCDC Manufacturer Specific Register 1 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2   0x000f211c /* [RW][32] SCDC Manufacturer Specific Register 2 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3   0x000f2120 /* [RW][32] SCDC Manufacturer Specific Register 3 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_4   0x000f2124 /* [RW][32] SCDC Manufacturer Specific Register 4 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5   0x000f2128 /* [RW][32] SCDC Manufacturer Specific Register 5 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6   0x000f212c /* [RW][32] SCDC Manufacturer Specific Register 6 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7   0x000f2130 /* [RW][32] SCDC Manufacturer Specific Register 7 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8   0x000f2134 /* [RW][32] SCDC Manufacturer Specific Register 8 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9   0x000f2138 /* [RW][32] SCDC Manufacturer Specific Register 9 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10  0x000f213c /* [RW][32] SCDC Manufacturer Specific Register 10 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11  0x000f2140 /* [RW][32] SCDC Manufacturer Specific Register 11 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12  0x000f2144 /* [RW][32] SCDC Manufacturer Specific Register 12 */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_13  0x000f2148 /* [RW][32] SCDC Manufacturer Specific Register 13 */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG               0x000f214c /* [RW][32] Data Island Error Correction Control Register */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS   0x000f2150 /* [RO][32] Monitor which Packets Updated */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL  0x000f2154 /* [RW][32] Control the Packet RAM */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG  0x000f2158 /* [RW][32] Enable the  PACKET_UPDATE */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE     0x000f215c /* [RW][32] Enable the  PACKET_UPDATE Interrupt */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT   0x000f2160 /* [RW][32] Control Register for Packet Stop Sync Selection */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0 0x000f2164 /* [RW][32] Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1 0x000f2168 /* [RW][32] Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2 0x000f216c /* [RW][32] Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3 0x000f2170 /* [RW][32] Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4 0x000f2174 /* [RW][32] Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5 0x000f2178 /* [RW][32] Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6 0x000f217c /* [RW][32] Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT 0x000f2180 /* [RW][32] Control register to enable the Packet Stop Detection Circuit for each type of packet */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS 0x000f2184 /* [RO][32] Status of Packet Stop Detection Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT  0x000f2188 /* [RW][32] Control to Clear the Stop Detected Bits */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS 0x000f218c /* [RO][32] HDMI Cyclic Time Stamp */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N  0x000f2190 /* [RO][32] HDMI N Value for Computing the Cyclic Time Stamp */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0 0x000f2194 /* [RO][32] Packet Processor: Audio Channel Status Bits 31:0 */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4 0x000f2198 /* [RO][32] Packet Processor: Audio Channel Status Bits 63:32 */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG      0x000f219c /* [RW][32] Packet Processor Configuration register */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_1             0x000f21a0 /* [RW][32] Audio Packet Clock Recovery PKT_ACR_CFG_1 */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_2             0x000f21a4 /* [RW][32] Audio Packet Clock Recovery PKT_ACR_CFG_2 */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3             0x000f21a8 /* [RW][32] Audio Packet Clock Recovery PKT_ACR_CFG_3 */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_4             0x000f21ac /* [RW][32] Audio Packet Clock Recovery PKT_ACR_CFG_4 */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5             0x000f21b0 /* [RW][32] Audio Packet Clock Recovery PKT_ACR_CFG_5 */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_0          0x000f21b4 /* [RO][32] Audio Packet Clock Recovery PKT_ACR_STATUS_0 */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_1          0x000f21b8 /* [RO][32] Audio Packet Clock Recovery PKT_ACR_STATUS_1 */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_2          0x000f21bc /* [RO][32] Audio Packet Clock Recovery PKT_ACR_STATUS_2 */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3          0x000f21c0 /* [RO][32] Audio Packet Clock Recovery PKT_ACR_STATUS_3 */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT 0x000f21c4 /* [RW][32] Packet Processor: Configure MAI Bus output format word */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0        0x000f21c8 /* [RW][32] Ram Packet Type Definitions for 0 - 3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1        0x000f21cc /* [RW][32] Ram Packet Type Definitions for 4 - 7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2        0x000f21d0 /* [RW][32] Ram Packet Type Definitions for 8 - 11 */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3        0x000f21d4 /* [RW][32] Ram Packet Type Definitions for 12 - 15 <FONT COLOR=red>NOTE: 2 NEW, packet 13 is not read only any more</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4        0x000f21d8 /* [RW][32] Ram Packet Type Definitions for 16 - 19 <FONT COLOR=red>NOTE: 4 NEW</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5        0x000f21dc /* [RW][32] Ram Packet Type Definitions for 20 - 23 <FONT COLOR=red>NOTE: 4 NEW</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6        0x000f21e0 /* [RW][32] Ram Packet Type Definitions for 24 - 27 <FONT COLOR=red>NOTE: 4 NEW packet 27 replaces packet 13's functionality</FONT> */
#define BCHP_HDMI_RX_0_PERT_STATUS               0x000f21e4 /* [RO][32] General PERT Status Information */
#define BCHP_HDMI_RX_0_PERT_CONFIG               0x000f21e8 /* [RW][32] PERT Configuration Register */
#define BCHP_HDMI_RX_0_PERT_LFSR_FEEDBACK_ENABLE 0x000f21ec /* [RW][32] PERT LFSR Feedback Mask Register */
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE      0x000f21f0 /* [RW][32] PERT Test Bit Selection Register */
#define BCHP_HDMI_RX_0_PERT_DATA                 0x000f21f4 /* [RW][32] PERT Constant data Register */
#define BCHP_HDMI_RX_0_PERT_PIXEL_COUNT          0x000f21f8 /* [RO][32] PERT Pixel Count Register */
#define BCHP_HDMI_RX_0_PERT_PIXEL_ERROR_COUNT    0x000f21fc /* [RO][32] PERT Pixel Error Count Register */
#define BCHP_HDMI_RX_0_PERT_RED_PIXEL_ERROR_COUNT 0x000f2200 /* [RO][32] PERT Red Pixel Error Count Register */
#define BCHP_HDMI_RX_0_PERT_GREEN_PIXEL_ERROR_COUNT 0x000f2204 /* [RO][32] PERT Green Pixel Error Count  Register */
#define BCHP_HDMI_RX_0_PERT_BLUE_PIXEL_ERROR_COUNT 0x000f2208 /* [RO][32] PERT Blue Pixel Error Count  Register */
#define BCHP_HDMI_RX_0_PRBS_CH_0                 0x000f220c /* [RO][32] PRBS Channel 0 Pixel Count */
#define BCHP_HDMI_RX_0_PRBS_CH_1                 0x000f2210 /* [RO][32] PRBS Channel 1 Pixel Count */
#define BCHP_HDMI_RX_0_PRBS_CH_2                 0x000f2214 /* [RO][32] PRBS Channel 2 Pixel Count */
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS          0x000f2218 /* [RO][32] PRBS Channel 0 Status */
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS          0x000f221c /* [RO][32] PRBS Channel 1 Status */
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS          0x000f2220 /* [RO][32] PRBS Channel 2 Status */
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG        0x000f2224 /* [RW][32] Configure which events are available for counting */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_00     0x000f2228 /* [RW][32] Enable Event Counter 0 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_01     0x000f222c /* [RW][32] Enable Event Counter 0 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_10     0x000f2230 /* [RW][32] Enable Event Counter 1 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_11     0x000f2234 /* [RW][32] Enable Event Counter 1 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_20     0x000f2238 /* [RW][32] Enable Event Counter 2 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_21     0x000f223c /* [RW][32] Enable Event Counter 2 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_30     0x000f2240 /* [RW][32] Enable Event Counter 3 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_31     0x000f2244 /* [RW][32] Enable Event Counter 3 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_40     0x000f2248 /* [RW][32] Enable Event Counter 4 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_41     0x000f224c /* [RW][32] Enable Event Counter 4 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_50     0x000f2250 /* [RW][32] Enable Event Counter 5 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_51     0x000f2254 /* [RW][32] Enable Event Counter 5 Bits */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_0_1_COUNT   0x000f2258 /* [RO][32] Counters 0 and 1 to Monitor Events for Test and Debug */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_2_3_COUNT   0x000f225c /* [RO][32] Counters 2 and 3 to Monitor Events for Test and Debug */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_4_5_COUNT   0x000f2260 /* [RO][32] Counters 4 and 5 to Monitor Events for Test and Debug */
#define BCHP_HDMI_RX_0_SYS_CLK_CNTR              0x000f2264 /* [RO][32] Count system clocks to provide a test time base. */
#define BCHP_HDMI_RX_0_ERROR_INTERRUPT_STATUS    0x000f2268 /* [RO][32] Used to determine which error triggered the error interrupt */
#define BCHP_HDMI_RX_0_MISC_STATUS               0x000f226c /* [RO][32] Miscellaneous Status Info about the HDMI RX Core */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION   0x000f2270 /* [RW][32] Configure which data is output on the test port */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG            0x000f2274 /* [RW][32] Video Format Detection Circuit Configuration Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS  0x000f2278 /* [RO][32] Video Format Detection Circuit Update Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_1 0x000f227c /* [RO][32] Video Format Detection Circuit Update Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR   0x000f2280 /* [RW][32] Video Format Detection Circuit Clear Update Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_1 0x000f2284 /* [RW][32] Video Format Detection Circuit Clear Update Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_1              0x000f2288 /* [RO][32] VID_FORMAT_1  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_2              0x000f228c /* [RO][32] VID_FORMAT_2  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_3              0x000f2290 /* [RO][32] VID_FORMAT_3  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_4              0x000f2294 /* [RO][32] VID_FORMAT_4  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_5              0x000f2298 /* [RO][32] VID_FORMAT_5  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_6              0x000f229c /* [RO][32] VID_FORMAT_6  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_7              0x000f22a0 /* [RO][32] VID_FORMAT_7  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_8              0x000f22a4 /* [RO][32] VID_FORMAT_8  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_9              0x000f22a8 /* [RO][32] VID_FORMAT_9  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_10             0x000f22ac /* [RO][32] VID_FORMAT_10  Register */
#define BCHP_HDMI_RX_0_HSYNC_CNT                 0x000f22b0 /* [RO][32] HSYNC_CNT  Register */
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0          0x000f22b4 /* [RO][32] VSYNC_CNT_FIELD0  Register */
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1          0x000f22b8 /* [RO][32] VSYNC_CNT_FIELD1  Register */
#define BCHP_HDMI_RX_0_VSYNC_PIX_FIELD0          0x000f22bc /* [RO][32] VSYNC_PIX_FIELD0  Register */
#define BCHP_HDMI_RX_0_VSYNC_PIX_FIELD1          0x000f22c0 /* [RO][32] VSYNC_PIX_FIELD1  Register */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_1    0x000f22c4 /* [RW][32] FORMAT_THRESHOLD_CFG_1 - Min Vsync Count */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_2    0x000f22c8 /* [RW][32] FORMAT_THRESHOLD_CFG_2 - Max Vsync Count */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_3    0x000f22cc /* [RW][32] FORMAT_THRESHOLD_CFG_3 - Set Min and Max Hsync Count */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_4    0x000f22d0 /* [RW][32] FORMAT_THRESHOLD_CFG_4 - Set Min and Max Ver. Active Line Count */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_5    0x000f22d4 /* [RW][32] FORMAT_THRESHOLD_CFG_5 - Set Min and Max Hor. Active Pixel Count */
#define BCHP_HDMI_RX_0_PCTR_CLEAN_CLEAR_ERRORS   0x000f22d8 /* [RW][32] PCTR_CLEAN_CLEAR_ERRORS - Control to Clear Status Errors */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS         0x000f22dc /* [RO][32] PCTR_ERROR_STATUS - Status of DVP Format Threshold Monitor Circuit */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1    0x000f22e0 /* [RW][32] Configuration For HDMI 1.3 features */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_2    0x000f22e4 /* [RW][32] Configuration For HDMI 1.3 features */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1 0x000f22e8 /* [RO][32] Status For HDMI 1.3 features */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1 0x000f22ec /* [RO][32] I2C_FREQ_DETECTION_STATUS1 */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2 0x000f22f0 /* [RO][32] I2C_FREQ_DETECTION_STATUS2 */
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS1 0x000f22f4 /* [RO][32] SCDC_I2C_FREQ_DETECTION_STATUS1 */
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS2 0x000f22f8 /* [RO][32] SCDC_I2C_FREQ_DETECTION_STATUS2 */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP         0x000f22fc /* [RW][32] AUDIO_CHANNEL_MAP */
#define BCHP_HDMI_RX_0_CH_REPLACE_ZEROS          0x000f2300 /* [RW][32] CH_REPLACE_ZEROS */
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE         0x000f2304 /* [RW][32] AUDIO_PACKET_TYPE */
#define BCHP_HDMI_RX_0_AUDIO_TEST_DATA           0x000f2308 /* [RW][32] AUDIO_TEST_DATA */
#define BCHP_HDMI_RX_0_AUDIO_TEST_CONFIG         0x000f230c /* [RW][32] AUDIO_TEST_CONFIG */
#define BCHP_HDMI_RX_0_ACR_ERROR                 0x000f2310 /* [RW][32] ACR_ERROR */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG 0x000f2314 /* [RW][32] AUDIO_CHANNEL_STATUS_CONFIG */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG            0x000f2318 /* [RW][32] AUDIO_MUTE_CFG */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG            0x000f231c /* [RW][32] VIDEO_MUTE_CFG */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS         0x000f2320 /* [RO][32] VIDEO_MUTE_STATUS */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR   0x000f2324 /* [RW][32] VIDEO_MUTE_STATUS_CLEAR */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG     0x000f2328 /* [RW][32] AUDIO_PASSTHRU_CONFIG */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS 0x000f232c /* [RO][32] AUDIO_PASSTHRU_CNT_STATUS */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG 0x000f2330 /* [RW][32] AUDIO_MUTE_PASSTHRU_EVENT_CONFIG */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS 0x000f2334 /* [RO][32] AUDIO_MUTE_PASSTHRU_STATUS */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR 0x000f2338 /* [RW][32] AUDIO_MUTE_PASSTHRU_CLEAR */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG 0x000f233c /* [RW][32] AVMUTE_PASSTHRU_EVENT_CONFIG */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS    0x000f2340 /* [RO][32] AVMUTE_PASSTHRU_STATUS */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR     0x000f2344 /* [RW][32] AVMUTE_PASSTHRU_CLEAR */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG 0x000f2348 /* [RW][32] TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS 0x000f234c /* [RO][32] TMDS_SHUTOFF_PASSTHRU_STATUS */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR 0x000f2350 /* [RW][32] TMDS_SHUTOFF_PASSTHRU_CLEAR */
#define BCHP_HDMI_RX_0_ATR_CONFIG                0x000f2354 /* [RW][32] ATR_CONFIG */
#define BCHP_HDMI_RX_0_ATR_TEST_CTS              0x000f2358 /* [RW][32] ATR_TEST_CTS */
#define BCHP_HDMI_RX_0_ATR_TEST_N                0x000f235c /* [RW][32] ATR_TEST_N */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE    0x000f2360 /* [RW][32] MASK_PACKET_AUDIO_MUTE */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER       0x000f2364 /* [RW][32] <FONT COLOR=D08000>RAM Packet 0, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW 0x000f2368 /* [RW][32] RAM Packet 0, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH 0x000f236c /* [RW][32] RAM Packet 0, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW 0x000f2370 /* [RW][32] RAM Packet 0, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH 0x000f2374 /* [RW][32] RAM Packet 0, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW 0x000f2378 /* [RW][32] RAM Packet 0, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH 0x000f237c /* [RW][32] RAM Packet 0, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW 0x000f2380 /* [RW][32] RAM Packet 0, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH 0x000f2384 /* [RW][32] RAM Packet 0, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER       0x000f2388 /* [RW][32] <FONT COLOR=D08000>RAM Packet 1, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW 0x000f238c /* [RW][32] RAM Packet 1, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH 0x000f2390 /* [RW][32] RAM Packet 1, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW 0x000f2394 /* [RW][32] RAM Packet 1, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH 0x000f2398 /* [RW][32] RAM Packet 1, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW 0x000f239c /* [RW][32] RAM Packet 1, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH 0x000f23a0 /* [RW][32] RAM Packet 1, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW 0x000f23a4 /* [RW][32] RAM Packet 1, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH 0x000f23a8 /* [RW][32] RAM Packet 1, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER       0x000f23ac /* [RW][32] <FONT COLOR=D08000>RAM Packet 2, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW 0x000f23b0 /* [RW][32] RAM Packet 2, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH 0x000f23b4 /* [RW][32] RAM Packet 2, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW 0x000f23b8 /* [RW][32] RAM Packet 2, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH 0x000f23bc /* [RW][32] RAM Packet 2, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW 0x000f23c0 /* [RW][32] RAM Packet 2, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH 0x000f23c4 /* [RW][32] RAM Packet 2, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW 0x000f23c8 /* [RW][32] RAM Packet 2, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH 0x000f23cc /* [RW][32] RAM Packet 2, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER       0x000f23d0 /* [RW][32] <FONT COLOR=D08000>RAM Packet 3, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW 0x000f23d4 /* [RW][32] RAM Packet 3, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH 0x000f23d8 /* [RW][32] RAM Packet 3, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW 0x000f23dc /* [RW][32] RAM Packet 3, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH 0x000f23e0 /* [RW][32] RAM Packet 3, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW 0x000f23e4 /* [RW][32] RAM Packet 3, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH 0x000f23e8 /* [RW][32] RAM Packet 3, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW 0x000f23ec /* [RW][32] RAM Packet 3, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH 0x000f23f0 /* [RW][32] RAM Packet 3, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER       0x000f23f4 /* [RW][32] <FONT COLOR=D08000>RAM Packet 4, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW 0x000f23f8 /* [RW][32] RAM Packet 4, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH 0x000f23fc /* [RW][32] RAM Packet 4, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW 0x000f2400 /* [RW][32] RAM Packet 4, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH 0x000f2404 /* [RW][32] RAM Packet 4, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW 0x000f2408 /* [RW][32] RAM Packet 4, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH 0x000f240c /* [RW][32] RAM Packet 4, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW 0x000f2410 /* [RW][32] RAM Packet 4, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH 0x000f2414 /* [RW][32] RAM Packet 4, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER       0x000f2418 /* [RW][32] <FONT COLOR=D08000>RAM Packet 5, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW 0x000f241c /* [RW][32] RAM Packet 5, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH 0x000f2420 /* [RW][32] RAM Packet 5, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW 0x000f2424 /* [RW][32] RAM Packet 5, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH 0x000f2428 /* [RW][32] RAM Packet 5, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW 0x000f242c /* [RW][32] RAM Packet 5, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH 0x000f2430 /* [RW][32] RAM Packet 5, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW 0x000f2434 /* [RW][32] RAM Packet 5, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH 0x000f2438 /* [RW][32] RAM Packet 5, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER       0x000f243c /* [RW][32] <FONT COLOR=D08000>RAM Packet 6, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW 0x000f2440 /* [RW][32] RAM Packet 6, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH 0x000f2444 /* [RW][32] RAM Packet 6, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW 0x000f2448 /* [RW][32] RAM Packet 6, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH 0x000f244c /* [RW][32] RAM Packet 6, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW 0x000f2450 /* [RW][32] RAM Packet 6, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH 0x000f2454 /* [RW][32] RAM Packet 6, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW 0x000f2458 /* [RW][32] RAM Packet 6, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH 0x000f245c /* [RW][32] RAM Packet 6, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER       0x000f2460 /* [RW][32] <FONT COLOR=D08000>RAM Packet 7, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW 0x000f2464 /* [RW][32] RAM Packet 7, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH 0x000f2468 /* [RW][32] RAM Packet 7, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW 0x000f246c /* [RW][32] RAM Packet 7, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH 0x000f2470 /* [RW][32] RAM Packet 7, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW 0x000f2474 /* [RW][32] RAM Packet 7, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH 0x000f2478 /* [RW][32] RAM Packet 7, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW 0x000f247c /* [RW][32] RAM Packet 7, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH 0x000f2480 /* [RW][32] RAM Packet 7, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER       0x000f2484 /* [RW][32] <FONT COLOR=D08000>RAM Packet 8, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW 0x000f2488 /* [RW][32] RAM Packet 8, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH 0x000f248c /* [RW][32] RAM Packet 8, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW 0x000f2490 /* [RW][32] RAM Packet 8, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH 0x000f2494 /* [RW][32] RAM Packet 8, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW 0x000f2498 /* [RW][32] RAM Packet 8, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH 0x000f249c /* [RW][32] RAM Packet 8, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW 0x000f24a0 /* [RW][32] RAM Packet 8, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH 0x000f24a4 /* [RW][32] RAM Packet 8, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER       0x000f24a8 /* [RW][32] <FONT COLOR=D08000>RAM Packet 9, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW 0x000f24ac /* [RW][32] RAM Packet 9, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH 0x000f24b0 /* [RW][32] RAM Packet 9, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW 0x000f24b4 /* [RW][32] RAM Packet 9, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH 0x000f24b8 /* [RW][32] RAM Packet 9, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW 0x000f24bc /* [RW][32] RAM Packet 9, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH 0x000f24c0 /* [RW][32] RAM Packet 9, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW 0x000f24c4 /* [RW][32] RAM Packet 9, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH 0x000f24c8 /* [RW][32] RAM Packet 9, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER      0x000f24cc /* [RW][32] <FONT COLOR=D08000>RAM Packet 10, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW 0x000f24d0 /* [RW][32] RAM Packet 10, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH 0x000f24d4 /* [RW][32] RAM Packet 10, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW 0x000f24d8 /* [RW][32] RAM Packet 10, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH 0x000f24dc /* [RW][32] RAM Packet 10, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW 0x000f24e0 /* [RW][32] RAM Packet 10, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH 0x000f24e4 /* [RW][32] RAM Packet 10, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW 0x000f24e8 /* [RW][32] RAM Packet 10, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH 0x000f24ec /* [RW][32] RAM Packet 10, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER      0x000f24f0 /* [RW][32] <FONT COLOR=D08000>RAM Packet 11, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW 0x000f24f4 /* [RW][32] RAM Packet 11, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH 0x000f24f8 /* [RW][32] RAM Packet 11, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW 0x000f24fc /* [RW][32] RAM Packet 11, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH 0x000f2500 /* [RW][32] RAM Packet 11, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW 0x000f2504 /* [RW][32] RAM Packet 11, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH 0x000f2508 /* [RW][32] RAM Packet 11, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW 0x000f250c /* [RW][32] RAM Packet 11, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH 0x000f2510 /* [RW][32] RAM Packet 11, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER      0x000f2514 /* [RW][32] <FONT COLOR=D08000>RAM Packet 12, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW 0x000f2518 /* [RW][32] RAM Packet 12, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH 0x000f251c /* [RW][32] RAM Packet 12, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW 0x000f2520 /* [RW][32] RAM Packet 12, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH 0x000f2524 /* [RW][32] RAM Packet 12, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW 0x000f2528 /* [RW][32] RAM Packet 12, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH 0x000f252c /* [RW][32] RAM Packet 12, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW 0x000f2530 /* [RW][32] RAM Packet 12, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH 0x000f2534 /* [RW][32] RAM Packet 12, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER      0x000f2538 /* [RW][32] <FONT COLOR=D08000>RAM Packet 13, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW 0x000f253c /* [RW][32] RAM Packet 13, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH 0x000f2540 /* [RW][32] RAM Packet 13, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW 0x000f2544 /* [RW][32] RAM Packet 13, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH 0x000f2548 /* [RW][32] RAM Packet 13, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW 0x000f254c /* [RW][32] RAM Packet 13, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH 0x000f2550 /* [RW][32] RAM Packet 13, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW 0x000f2554 /* [RW][32] RAM Packet 13, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH 0x000f2558 /* [RW][32] RAM Packet 13, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER      0x000f255c /* [RW][32] <FONT COLOR=D08000>RAM Packet 14, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW 0x000f2560 /* [RW][32] RAM Packet 14, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH 0x000f2564 /* [RW][32] RAM Packet 14, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW 0x000f2568 /* [RW][32] RAM Packet 14, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH 0x000f256c /* [RW][32] RAM Packet 14, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW 0x000f2570 /* [RW][32] RAM Packet 14, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH 0x000f2574 /* [RW][32] RAM Packet 14, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW 0x000f2578 /* [RW][32] RAM Packet 14, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH 0x000f257c /* [RW][32] RAM Packet 14, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER      0x000f2580 /* [RW][32] <FONT COLOR=D08000>RAM Packet 15, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW 0x000f2584 /* [RW][32] RAM Packet 15, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH 0x000f2588 /* [RW][32] RAM Packet 15, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW 0x000f258c /* [RW][32] RAM Packet 15, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH 0x000f2590 /* [RW][32] RAM Packet 15, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW 0x000f2594 /* [RW][32] RAM Packet 15, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH 0x000f2598 /* [RW][32] RAM Packet 15, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW 0x000f259c /* [RW][32] RAM Packet 15, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH 0x000f25a0 /* [RW][32] RAM Packet 15, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER      0x000f25a4 /* [RW][32] <FONT COLOR=D08000>RAM Packet 16, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW 0x000f25a8 /* [RW][32] RAM Packet 16, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH 0x000f25ac /* [RW][32] RAM Packet 16, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW 0x000f25b0 /* [RW][32] RAM Packet 16, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH 0x000f25b4 /* [RW][32] RAM Packet 16, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW 0x000f25b8 /* [RW][32] RAM Packet 16, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH 0x000f25bc /* [RW][32] RAM Packet 16, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW 0x000f25c0 /* [RW][32] RAM Packet 16, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH 0x000f25c4 /* [RW][32] RAM Packet 16, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER      0x000f25c8 /* [RW][32] <FONT COLOR=D08000>RAM Packet 17, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW 0x000f25cc /* [RW][32] RAM Packet 17, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH 0x000f25d0 /* [RW][32] RAM Packet 17, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW 0x000f25d4 /* [RW][32] RAM Packet 17, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH 0x000f25d8 /* [RW][32] RAM Packet 17, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW 0x000f25dc /* [RW][32] RAM Packet 17, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH 0x000f25e0 /* [RW][32] RAM Packet 17, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW 0x000f25e4 /* [RW][32] RAM Packet 17, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH 0x000f25e8 /* [RW][32] RAM Packet 17, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER      0x000f25ec /* [RW][32] <FONT COLOR=D08000>RAM Packet 18, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW 0x000f25f0 /* [RW][32] RAM Packet 18, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH 0x000f25f4 /* [RW][32] RAM Packet 18, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW 0x000f25f8 /* [RW][32] RAM Packet 18, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH 0x000f25fc /* [RW][32] RAM Packet 18, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW 0x000f2600 /* [RW][32] RAM Packet 18, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH 0x000f2604 /* [RW][32] RAM Packet 18, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW 0x000f2608 /* [RW][32] RAM Packet 18, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH 0x000f260c /* [RW][32] RAM Packet 18, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER      0x000f2610 /* [RW][32] <FONT COLOR=D08000>RAM Packet 19, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW 0x000f2614 /* [RW][32] RAM Packet 19, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH 0x000f2618 /* [RW][32] RAM Packet 19, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW 0x000f261c /* [RW][32] RAM Packet 19, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH 0x000f2620 /* [RW][32] RAM Packet 19, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW 0x000f2624 /* [RW][32] RAM Packet 19, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH 0x000f2628 /* [RW][32] RAM Packet 19, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW 0x000f262c /* [RW][32] RAM Packet 19, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH 0x000f2630 /* [RW][32] RAM Packet 19, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER      0x000f2634 /* [RW][32] <FONT COLOR=D08000>RAM Packet 20, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW 0x000f2638 /* [RW][32] RAM Packet 20, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH 0x000f263c /* [RW][32] RAM Packet 20, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW 0x000f2640 /* [RW][32] RAM Packet 20, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH 0x000f2644 /* [RW][32] RAM Packet 20, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW 0x000f2648 /* [RW][32] RAM Packet 20, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH 0x000f264c /* [RW][32] RAM Packet 20, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW 0x000f2650 /* [RW][32] RAM Packet 20, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH 0x000f2654 /* [RW][32] RAM Packet 20, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER      0x000f2658 /* [RW][32] <FONT COLOR=D08000>RAM Packet 21, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW 0x000f265c /* [RW][32] RAM Packet 21, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH 0x000f2660 /* [RW][32] RAM Packet 21, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW 0x000f2664 /* [RW][32] RAM Packet 21, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH 0x000f2668 /* [RW][32] RAM Packet 21, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW 0x000f266c /* [RW][32] RAM Packet 21, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH 0x000f2670 /* [RW][32] RAM Packet 21, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW 0x000f2674 /* [RW][32] RAM Packet 21, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH 0x000f2678 /* [RW][32] RAM Packet 21, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER      0x000f267c /* [RW][32] <FONT COLOR=D08000>RAM Packet 22, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW 0x000f2680 /* [RW][32] RAM Packet 22, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH 0x000f2684 /* [RW][32] RAM Packet 22, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW 0x000f2688 /* [RW][32] RAM Packet 22, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH 0x000f268c /* [RW][32] RAM Packet 22, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW 0x000f2690 /* [RW][32] RAM Packet 22, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH 0x000f2694 /* [RW][32] RAM Packet 22, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW 0x000f2698 /* [RW][32] RAM Packet 22, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH 0x000f269c /* [RW][32] RAM Packet 22, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER      0x000f26a0 /* [RW][32] <FONT COLOR=D08000>RAM Packet 23, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW 0x000f26a4 /* [RW][32] RAM Packet 23, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH 0x000f26a8 /* [RW][32] RAM Packet 23, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW 0x000f26ac /* [RW][32] RAM Packet 23, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH 0x000f26b0 /* [RW][32] RAM Packet 23, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW 0x000f26b4 /* [RW][32] RAM Packet 23, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH 0x000f26b8 /* [RW][32] RAM Packet 23, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW 0x000f26bc /* [RW][32] RAM Packet 23, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH 0x000f26c0 /* [RW][32] RAM Packet 23, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER      0x000f26c4 /* [RW][32] <FONT COLOR=D08000>RAM Packet 24, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW 0x000f26c8 /* [RW][32] RAM Packet 24, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH 0x000f26cc /* [RW][32] RAM Packet 24, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW 0x000f26d0 /* [RW][32] RAM Packet 24, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH 0x000f26d4 /* [RW][32] RAM Packet 24, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW 0x000f26d8 /* [RW][32] RAM Packet 24, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH 0x000f26dc /* [RW][32] RAM Packet 24, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW 0x000f26e0 /* [RW][32] RAM Packet 24, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH 0x000f26e4 /* [RW][32] RAM Packet 24, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER      0x000f26e8 /* [RW][32] <FONT COLOR=D08000>RAM Packet 25, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW 0x000f26ec /* [RW][32] RAM Packet 25, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH 0x000f26f0 /* [RW][32] RAM Packet 25, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW 0x000f26f4 /* [RW][32] RAM Packet 25, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH 0x000f26f8 /* [RW][32] RAM Packet 25, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW 0x000f26fc /* [RW][32] RAM Packet 25, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH 0x000f2700 /* [RW][32] RAM Packet 25, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW 0x000f2704 /* [RW][32] RAM Packet 25, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH 0x000f2708 /* [RW][32] RAM Packet 25, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER      0x000f270c /* [RW][32] <FONT COLOR=D08000>RAM Packet 26, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW 0x000f2710 /* [RW][32] RAM Packet 26, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH 0x000f2714 /* [RW][32] RAM Packet 26, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW 0x000f2718 /* [RW][32] RAM Packet 26, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH 0x000f271c /* [RW][32] RAM Packet 26, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW 0x000f2720 /* [RW][32] RAM Packet 26, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH 0x000f2724 /* [RW][32] RAM Packet 26, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW 0x000f2728 /* [RW][32] RAM Packet 26, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH 0x000f272c /* [RW][32] RAM Packet 26, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER      0x000f2730 /* [RW][32] <FONT COLOR=D08000>RAM Packet 27, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW 0x000f2734 /* [RW][32] RAM Packet 27, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH 0x000f2738 /* [RW][32] RAM Packet 27, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW 0x000f273c /* [RW][32] RAM Packet 27, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH 0x000f2740 /* [RW][32] RAM Packet 27, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW 0x000f2744 /* [RW][32] RAM Packet 27, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH 0x000f2748 /* [RW][32] RAM Packet 27, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW 0x000f274c /* [RW][32] RAM Packet 27, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH 0x000f2750 /* [RW][32] RAM Packet 27, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0           0x000f2754 /* [RW][32] CRC Checker Configuration 0 */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1           0x000f2758 /* [RW][32] Checker Configuration 1 */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL             0x000f275c /* [RW][32] CRC Checker Control */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0        0x000f2760 /* [RO][32] CRC Checker Status 0 */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_1        0x000f2764 /* [RO][32] CRC Checker Status 1 */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0       0x000f2768 /* [RW][32] CRC Checker Configuration 0 */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_1       0x000f276c /* [RW][32] Checker Configuration 1 */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL         0x000f2770 /* [RW][32] CRC Checker Control */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_0    0x000f2774 /* [RO][32] CRC Checker Status 0 */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_1    0x000f2778 /* [RO][32] CRC Checker Status 1 */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0      0x000f277c /* [RW][32] CRC Checker Configuration 0 */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_1      0x000f2780 /* [RW][32] Checker Configuration 1 */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL        0x000f2784 /* [RW][32] CRC Checker Control */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_0   0x000f2788 /* [RO][32] CRC Checker Status 0 */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_1   0x000f278c /* [RO][32] CRC Checker Status 1 */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL          0x000f2790 /* [RW][32] Character Error Detection Control */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_STATUS       0x000f2794 /* [RO][32] Character Error Detection Status */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_0 0x000f2798 /* [RO][32] Character Error Detection Status */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_1 0x000f279c /* [RO][32] Character Error Detection Status */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_2 0x000f27a0 /* [RO][32] Character Error Detection Status */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS       0x000f27fc /* [RW][32] Spare Bits For ECO's */

/***************************************************************************
 *CORE_REV - HDMI Core Revision Number
 ***************************************************************************/
/* HDMI_RX_0 :: CORE_REV :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_CORE_REV_reserved0_MASK                     0xff000000
#define BCHP_HDMI_RX_0_CORE_REV_reserved0_SHIFT                    24

/* HDMI_RX_0 :: CORE_REV :: SOFTWARE_REV_NUMBER [23:16] */
#define BCHP_HDMI_RX_0_CORE_REV_SOFTWARE_REV_NUMBER_MASK           0x00ff0000
#define BCHP_HDMI_RX_0_CORE_REV_SOFTWARE_REV_NUMBER_SHIFT          16
#define BCHP_HDMI_RX_0_CORE_REV_SOFTWARE_REV_NUMBER_DEFAULT        0x00000000

/* HDMI_RX_0 :: CORE_REV :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_HDMI_RX_0_CORE_REV_MAJOR_REV_NUMBER_MASK              0x0000ff00
#define BCHP_HDMI_RX_0_CORE_REV_MAJOR_REV_NUMBER_SHIFT             8

/* HDMI_RX_0 :: CORE_REV :: MINOR_REV_NUMBER [07:00] */
#define BCHP_HDMI_RX_0_CORE_REV_MINOR_REV_NUMBER_MASK              0x000000ff
#define BCHP_HDMI_RX_0_CORE_REV_MINOR_REV_NUMBER_SHIFT             0

/***************************************************************************
 *DIGITAL_FRONT_END_CFG_1 - HDMI Receiver Digital Front End Configuration Register
 ***************************************************************************/
/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: HDMI_MODE [31:31] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_MODE_MASK      0x80000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_MODE_SHIFT     31

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: PLL_LOCK_FOR_DFE_EN [30:30] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_PLL_LOCK_FOR_DFE_EN_MASK 0x40000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_PLL_LOCK_FOR_DFE_EN_SHIFT 30
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_PLL_LOCK_FOR_DFE_EN_DEFAULT 0x00000001

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: HIGH_DENSITY_ENABLE [29:29] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_ENABLE_MASK 0x20000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_ENABLE_SHIFT 29
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_ENABLE_DEFAULT 0x00000001

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: HIGH_DENSITY_COUNT [28:25] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_COUNT_MASK 0x1e000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_COUNT_SHIFT 25
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_COUNT_DEFAULT 0x00000007

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: HIGH_DENSITY_THRESHOLD [24:21] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_THRESHOLD_MASK 0x01e00000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_THRESHOLD_SHIFT 21
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_THRESHOLD_DEFAULT 0x0000000c

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: CHANNEL_LOCK_THRESHOLD [20:17] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CHANNEL_LOCK_THRESHOLD_MASK 0x001e0000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CHANNEL_LOCK_THRESHOLD_SHIFT 17
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CHANNEL_LOCK_THRESHOLD_DEFAULT 0x00000001

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: reserved0 [16:16] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_reserved0_MASK      0x00010000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_reserved0_SHIFT     16

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: CLEAR_HDMI_ON_DFE [15:15] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_DFE_MASK 0x00008000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_DFE_SHIFT 15
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_DFE_DEFAULT 0x00000001

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: CLEAR_HDMI_ON_HOTPLUG [14:14] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_HOTPLUG_MASK 0x00004000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_HOTPLUG_SHIFT 14
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_HOTPLUG_DEFAULT 0x00000001

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: BLOCK_HDMI_TO_DVI_TRANSITION [13:13] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_BLOCK_HDMI_TO_DVI_TRANSITION_MASK 0x00002000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_BLOCK_HDMI_TO_DVI_TRANSITION_SHIFT 13
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_BLOCK_HDMI_TO_DVI_TRANSITION_DEFAULT 0x00000000

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: HDMI_TO_DVI_THRESHOLD [12:05] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_TO_DVI_THRESHOLD_MASK 0x00001fe0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_TO_DVI_THRESHOLD_SHIFT 5
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_TO_DVI_THRESHOLD_DEFAULT 0x0000001e

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: DVI_TO_HDMI_THRESHOLD [04:01] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_DVI_TO_HDMI_THRESHOLD_MASK 0x0000001e
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_DVI_TO_HDMI_THRESHOLD_SHIFT 1
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_DVI_TO_HDMI_THRESHOLD_DEFAULT 0x00000001

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: HDMI_DETECT_MODE [00:00] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_DETECT_MODE_MASK 0x00000001
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_DETECT_MODE_SHIFT 0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_DETECT_MODE_DEFAULT 0x00000000

/***************************************************************************
 *DIGITAL_FRONT_END_CFG_2 - HDMI Receiver Digital Front End Configuration Register
 ***************************************************************************/
/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_2 :: SYMBOL_LOSS_THRESHOLD [31:00] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_2_SYMBOL_LOSS_THRESHOLD_MASK 0xffffffff
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_2_SYMBOL_LOSS_THRESHOLD_SHIFT 0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_2_SYMBOL_LOSS_THRESHOLD_DEFAULT 0x00000014

/***************************************************************************
 *DIGITAL_FRONT_END_CTL - HDMI Receiver Digital Front End Control Register
 ***************************************************************************/
/* HDMI_RX_0 :: DIGITAL_FRONT_END_CTL :: reserved0 [31:04] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_reserved0_MASK        0xfffffff0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_reserved0_SHIFT       4

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CTL :: SYMBOL_LOSS_MODE [03:02] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_SYMBOL_LOSS_MODE_MASK 0x0000000c
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_SYMBOL_LOSS_MODE_SHIFT 2
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_SYMBOL_LOSS_MODE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_SYMBOL_LOSS_MODE_PIXEL 0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_SYMBOL_LOSS_MODE_TIMER_1MS 1
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_SYMBOL_LOSS_MODE_DISABLE 2
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_SYMBOL_LOSS_MODE_RESERVED 3

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CTL :: OUT_WAIT_FOR_LOCK [01:01] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_OUT_WAIT_FOR_LOCK_MASK 0x00000002
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_OUT_WAIT_FOR_LOCK_SHIFT 1
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_OUT_WAIT_FOR_LOCK_DEFAULT 0x00000001

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CTL :: CLEAR_HDMI [00:00] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_CLEAR_HDMI_MASK       0x00000001
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_CLEAR_HDMI_SHIFT      0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_CLEAR_HDMI_DEFAULT    0x00000000

/***************************************************************************
 *DIGITAL_FRONT_END_TST_CFG - HDMI Receiver Digital Front End Test Configuration Register
 ***************************************************************************/
/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: reserved0 [31:31] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_reserved0_MASK    0x80000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_reserved0_SHIFT   31

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: LEGACY_DECODER [30:30] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_LEGACY_DECODER_MASK 0x40000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_LEGACY_DECODER_SHIFT 30
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_LEGACY_DECODER_DEFAULT 0x00000000

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: reserved1 [29:28] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_reserved1_MASK    0x30000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_reserved1_SHIFT   28

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: DESCRAMBLING_MODE [27:26] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DESCRAMBLING_MODE_MASK 0x0c000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DESCRAMBLING_MODE_SHIFT 26
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DESCRAMBLING_MODE_DEFAULT 0x00000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DESCRAMBLING_MODE_SCDC 0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DESCRAMBLING_MODE_FORCE_ENABLE 1
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DESCRAMBLING_MODE_FORCE_DISABLE 2
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DESCRAMBLING_MODE_RESERVED 3

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: OUT_DESCRAMBLING_MODE [25:24] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_OUT_DESCRAMBLING_MODE_MASK 0x03000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_OUT_DESCRAMBLING_MODE_SHIFT 24
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_OUT_DESCRAMBLING_MODE_DEFAULT 0x00000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_OUT_DESCRAMBLING_MODE_SCDC 0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_OUT_DESCRAMBLING_MODE_FORCE_ENABLE 1
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_OUT_DESCRAMBLING_MODE_FORCE_DISABLE 2
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_OUT_DESCRAMBLING_MODE_RESERVED 3

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: reserved2 [23:19] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_reserved2_MASK    0x00f80000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_reserved2_SHIFT   19

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: DFE_TEST_PORT_SELECT [18:16] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DFE_TEST_PORT_SELECT_MASK 0x00070000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DFE_TEST_PORT_SELECT_SHIFT 16
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DFE_TEST_PORT_SELECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: SYMBOL_LOCK [15:15] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_SYMBOL_LOCK_MASK  0x00008000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_SYMBOL_LOCK_SHIFT 15

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: TST_FORCE_SYMBOL_BOUNDARY_CH2 [14:11] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH2_MASK 0x00007800
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH2_SHIFT 11
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH2_DEFAULT 0x00000000

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: TST_FORCE_SYMBOL_BOUNDARY_CH1 [10:07] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH1_MASK 0x00000780
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH1_SHIFT 7
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH1_DEFAULT 0x00000000

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: TST_FORCE_SYMBOL_BOUNDARY_CH0 [06:03] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH0_MASK 0x00000078
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH0_SHIFT 3
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH0_DEFAULT 0x00000000

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: TST_FORCE_SYMBOL_BOUNDARY_EN [02:02] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_EN_MASK 0x00000004
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_EN_SHIFT 2
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_EN_DEFAULT 0x00000000

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: TST_USE_TP_IN_DATA [01:01] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_USE_TP_IN_DATA_MASK 0x00000002
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_USE_TP_IN_DATA_SHIFT 1
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_USE_TP_IN_DATA_DEFAULT 0x00000000

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: TST_BYPASS_DIGITAL_FRONT_END [00:00] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_BYPASS_DIGITAL_FRONT_END_MASK 0x00000001
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_BYPASS_DIGITAL_FRONT_END_SHIFT 0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_BYPASS_DIGITAL_FRONT_END_DEFAULT 0x00000000

/***************************************************************************
 *DIGITAL_FRONT_END_TST_MON - HDMI Receiver Digital Front End Test Monitor Register
 ***************************************************************************/
/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: reserved0 [31:21] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_reserved0_MASK    0xffe00000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_reserved0_SHIFT   21

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: HDMI_MODE_COPY [20:20] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_HDMI_MODE_COPY_MASK 0x00100000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_HDMI_MODE_COPY_SHIFT 20

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: DFE_LOCK [19:19] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_DFE_LOCK_MASK     0x00080000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_DFE_LOCK_SHIFT    19

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: SYMBOL_LOCK_2 [18:18] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SYMBOL_LOCK_2_MASK 0x00040000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SYMBOL_LOCK_2_SHIFT 18

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: SYMBOL_LOCK_1 [17:17] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SYMBOL_LOCK_1_MASK 0x00020000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SYMBOL_LOCK_1_SHIFT 17

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: SYMBOL_LOCK_0 [16:16] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SYMBOL_LOCK_0_MASK 0x00010000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SYMBOL_LOCK_0_SHIFT 16

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: SCRAMBLING_LOCK [15:15] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SCRAMBLING_LOCK_MASK 0x00008000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SCRAMBLING_LOCK_SHIFT 15

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: reserved1 [14:14] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_reserved1_MASK    0x00004000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_reserved1_SHIFT   14

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: TST_MONITOR_SYMBOL_BOUNDARY_CH2 [13:10] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_TST_MONITOR_SYMBOL_BOUNDARY_CH2_MASK 0x00003c00
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_TST_MONITOR_SYMBOL_BOUNDARY_CH2_SHIFT 10

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: TST_MONITOR_SYMBOL_BOUNDARY_CH1 [09:06] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_TST_MONITOR_SYMBOL_BOUNDARY_CH1_MASK 0x000003c0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_TST_MONITOR_SYMBOL_BOUNDARY_CH1_SHIFT 6

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: TST_MONITOR_SYMBOL_BOUNDARY_CH0 [05:02] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_TST_MONITOR_SYMBOL_BOUNDARY_CH0_MASK 0x0000003c
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_TST_MONITOR_SYMBOL_BOUNDARY_CH0_SHIFT 2

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: reserved2 [01:00] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_reserved2_MASK    0x00000003
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_reserved2_SHIFT   0

/***************************************************************************
 *LFSR_INIT_CH_0 - HDMI Receiver Descrambler LFSR 0 Initial Value Register
 ***************************************************************************/
/* HDMI_RX_0 :: LFSR_INIT_CH_0 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_0_reserved0_MASK               0xffff0000
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_0_reserved0_SHIFT              16

/* HDMI_RX_0 :: LFSR_INIT_CH_0 :: LFSR_INIT_CH_0 [15:00] */
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_0_LFSR_INIT_CH_0_MASK          0x0000ffff
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_0_LFSR_INIT_CH_0_SHIFT         0
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_0_LFSR_INIT_CH_0_DEFAULT       0x0000ffff

/***************************************************************************
 *LFSR_INIT_CH_1 - HDMI Receiver Descrambler LFSR 1 Initial Value Register
 ***************************************************************************/
/* HDMI_RX_0 :: LFSR_INIT_CH_1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_1_reserved0_MASK               0xffff0000
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_1_reserved0_SHIFT              16

/* HDMI_RX_0 :: LFSR_INIT_CH_1 :: LFSR_INIT_CH_1 [15:00] */
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_1_LFSR_INIT_CH_1_MASK          0x0000ffff
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_1_LFSR_INIT_CH_1_SHIFT         0
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_1_LFSR_INIT_CH_1_DEFAULT       0x0000fffe

/***************************************************************************
 *LFSR_INIT_CH_2 - HDMI Receiver Descrambler LFSR 2 Initial Value Register
 ***************************************************************************/
/* HDMI_RX_0 :: LFSR_INIT_CH_2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_2_reserved0_MASK               0xffff0000
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_2_reserved0_SHIFT              16

/* HDMI_RX_0 :: LFSR_INIT_CH_2 :: LFSR_INIT_CH_2 [15:00] */
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_2_LFSR_INIT_CH_2_MASK          0x0000ffff
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_2_LFSR_INIT_CH_2_SHIFT         0
#define BCHP_HDMI_RX_0_LFSR_INIT_CH_2_LFSR_INIT_CH_2_DEFAULT       0x0000fffd

/***************************************************************************
 *LFSR_CONTROL - HDMI Receiver Descrambler LFSR Control Register
 ***************************************************************************/
/* HDMI_RX_0 :: LFSR_CONTROL :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_LFSR_CONTROL_reserved0_MASK                 0xffff0000
#define BCHP_HDMI_RX_0_LFSR_CONTROL_reserved0_SHIFT                16

/* HDMI_RX_0 :: LFSR_CONTROL :: LFSR_INIT_THRESHOLD [15:12] */
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_INIT_THRESHOLD_MASK       0x0000f000
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_INIT_THRESHOLD_SHIFT      12
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_INIT_THRESHOLD_DEFAULT    0x00000004

/* HDMI_RX_0 :: LFSR_CONTROL :: LFSR_LOW_INDEX [11:08] */
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_LOW_INDEX_MASK            0x00000f00
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_LOW_INDEX_SHIFT           8
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_LOW_INDEX_DEFAULT         0x00000001

/* HDMI_RX_0 :: LFSR_CONTROL :: reserved1 [07:06] */
#define BCHP_HDMI_RX_0_LFSR_CONTROL_reserved1_MASK                 0x000000c0
#define BCHP_HDMI_RX_0_LFSR_CONTROL_reserved1_SHIFT                6

/* HDMI_RX_0 :: LFSR_CONTROL :: LFSR_SWIZZLE [05:04] */
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_SWIZZLE_MASK              0x00000030
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_SWIZZLE_SHIFT             4
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_SWIZZLE_DEFAULT           0x00000000

/* HDMI_RX_0 :: LFSR_CONTROL :: SCV_LFSR_SWIZZLE [03:03] */
#define BCHP_HDMI_RX_0_LFSR_CONTROL_SCV_LFSR_SWIZZLE_MASK          0x00000008
#define BCHP_HDMI_RX_0_LFSR_CONTROL_SCV_LFSR_SWIZZLE_SHIFT         3
#define BCHP_HDMI_RX_0_LFSR_CONTROL_SCV_LFSR_SWIZZLE_DEFAULT       0x00000001

/* HDMI_RX_0 :: LFSR_CONTROL :: LFSR_REVERSE_CH_2 [02:02] */
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_REVERSE_CH_2_MASK         0x00000004
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_REVERSE_CH_2_SHIFT        2
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_REVERSE_CH_2_DEFAULT      0x00000000

/* HDMI_RX_0 :: LFSR_CONTROL :: LFSR_REVERSE_CH_1 [01:01] */
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_REVERSE_CH_1_MASK         0x00000002
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_REVERSE_CH_1_SHIFT        1
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_REVERSE_CH_1_DEFAULT      0x00000000

/* HDMI_RX_0 :: LFSR_CONTROL :: LFSR_REVERSE_CH_0 [00:00] */
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_REVERSE_CH_0_MASK         0x00000001
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_REVERSE_CH_0_SHIFT        0
#define BCHP_HDMI_RX_0_LFSR_CONTROL_LFSR_REVERSE_CH_0_DEFAULT      0x00000000

/***************************************************************************
 *CTL_UNSCRAMBLED_CFG_0 - HDMI Receiver TMDS Unscrambled Output for Control 0,1,2
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_UNSCRAMBLED_CFG_0 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_0_reserved0_MASK        0xc0000000
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_0_reserved0_SHIFT       30

/* HDMI_RX_0 :: CTL_UNSCRAMBLED_CFG_0 :: DATA_2 [29:20] */
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_0_DATA_2_MASK           0x3ff00000
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_0_DATA_2_SHIFT          20
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_0_DATA_2_DEFAULT        0x00000154

/* HDMI_RX_0 :: CTL_UNSCRAMBLED_CFG_0 :: DATA_1 [19:10] */
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_0_DATA_1_MASK           0x000ffc00
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_0_DATA_1_SHIFT          10
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_0_DATA_1_DEFAULT        0x000000ab

/* HDMI_RX_0 :: CTL_UNSCRAMBLED_CFG_0 :: DATA_0 [09:00] */
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_0_DATA_0_MASK           0x000003ff
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_0_DATA_0_SHIFT          0
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_0_DATA_0_DEFAULT        0x00000354

/***************************************************************************
 *CTL_UNSCRAMBLED_CFG_1 - HDMI Receiver TMDS Unscrambled Output for Control 3
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_UNSCRAMBLED_CFG_1 :: reserved0 [31:10] */
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_1_reserved0_MASK        0xfffffc00
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_1_reserved0_SHIFT       10

/* HDMI_RX_0 :: CTL_UNSCRAMBLED_CFG_1 :: DATA_3 [09:00] */
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_1_DATA_3_MASK           0x000003ff
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_1_DATA_3_SHIFT          0
#define BCHP_HDMI_RX_0_CTL_UNSCRAMBLED_CFG_1_DATA_3_DEFAULT        0x000002ab

/***************************************************************************
 *CTL_DESCRAMBLER_CFG_0 - HDMI Receiver Descrambler Control Period Code for SCV 0,1,2
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_0 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_0_reserved0_MASK        0xc0000000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_0_reserved0_SHIFT       30

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_0 :: SCV_CODE_2 [29:20] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_0_SCV_CODE_2_MASK       0x3ff00000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_0_SCV_CODE_2_SHIFT      20
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_0_SCV_CODE_2_DEFAULT    0x0000001b

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_0 :: SCV_CODE_1 [19:10] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_0_SCV_CODE_1_MASK       0x000ffc00
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_0_SCV_CODE_1_SHIFT      10
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_0_SCV_CODE_1_DEFAULT    0x000003e8

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_0 :: SCV_CODE_0 [09:00] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_0_SCV_CODE_0_MASK       0x000003ff
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_0_SCV_CODE_0_SHIFT      0
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_0_SCV_CODE_0_DEFAULT    0x00000017

/***************************************************************************
 *CTL_DESCRAMBLER_CFG_1 - HDMI Receiver Descrambler Control Period Code for SCV 3,4,5
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_1 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_1_reserved0_MASK        0xc0000000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_1_reserved0_SHIFT       30

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_1 :: SCV_CODE_5 [29:20] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_1_SCV_CODE_5_MASK       0x3ff00000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_1_SCV_CODE_5_SHIFT      20
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_1_SCV_CODE_5_DEFAULT    0x000003e2

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_1 :: SCV_CODE_4 [19:10] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_1_SCV_CODE_4_MASK       0x000ffc00
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_1_SCV_CODE_4_SHIFT      10
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_1_SCV_CODE_4_DEFAULT    0x0000001d

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_1 :: SCV_CODE_3 [09:00] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_1_SCV_CODE_3_MASK       0x000003ff
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_1_SCV_CODE_3_SHIFT      0
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_1_SCV_CODE_3_DEFAULT    0x000003e4

/***************************************************************************
 *CTL_DESCRAMBLER_CFG_2 - HDMI Receiver Descrambler Control Period Code for SCV 6,7,8
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_2 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_2_reserved0_MASK        0xc0000000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_2_reserved0_SHIFT       30

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_2 :: SCV_CODE_8 [29:20] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_2_SCV_CODE_8_MASK       0x3ff00000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_2_SCV_CODE_8_SHIFT      20
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_2_SCV_CODE_8_DEFAULT    0x00000027

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_2 :: SCV_CODE_7 [19:10] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_2_SCV_CODE_7_MASK       0x000ffc00
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_2_SCV_CODE_7_SHIFT      10
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_2_SCV_CODE_7_DEFAULT    0x000003e1

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_2 :: SCV_CODE_6 [09:00] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_2_SCV_CODE_6_MASK       0x000003ff
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_2_SCV_CODE_6_SHIFT      0
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_2_SCV_CODE_6_DEFAULT    0x0000001e

/***************************************************************************
 *CTL_DESCRAMBLER_CFG_3 - HDMI Receiver Descrambler Control Period Code for SCV 9,10,11
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_3 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_3_reserved0_MASK        0xc0000000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_3_reserved0_SHIFT       30

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_3 :: SCV_CODE_11 [29:20] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_3_SCV_CODE_11_MASK      0x3ff00000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_3_SCV_CODE_11_SHIFT     20
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_3_SCV_CODE_11_DEFAULT   0x000003cc

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_3 :: SCV_CODE_10 [19:10] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_3_SCV_CODE_10_MASK      0x000ffc00
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_3_SCV_CODE_10_SHIFT     10
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_3_SCV_CODE_10_DEFAULT   0x00000033

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_3 :: SCV_CODE_9 [09:00] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_3_SCV_CODE_9_MASK       0x000003ff
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_3_SCV_CODE_9_SHIFT      0
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_3_SCV_CODE_9_DEFAULT    0x000003d8

/***************************************************************************
 *CTL_DESCRAMBLER_CFG_4 - HDMI Receiver Descrambler Control Period Code for SCV 12,13,14
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_4 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_4_reserved0_MASK        0xc0000000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_4_reserved0_SHIFT       30

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_4 :: SCV_CODE_14 [29:20] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_4_SCV_CODE_14_MASK      0x3ff00000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_4_SCV_CODE_14_SHIFT     20
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_4_SCV_CODE_14_DEFAULT   0x0000003c

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_4 :: SCV_CODE_13 [19:10] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_4_SCV_CODE_13_MASK      0x000ffc00
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_4_SCV_CODE_13_SHIFT     10
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_4_SCV_CODE_13_DEFAULT   0x000003c6

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_4 :: SCV_CODE_12 [09:00] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_4_SCV_CODE_12_MASK      0x000003ff
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_4_SCV_CODE_12_SHIFT     0
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_4_SCV_CODE_12_DEFAULT   0x00000039

/***************************************************************************
 *CTL_DESCRAMBLER_CFG_5 - HDMI Receiver Descrambler Control Period Code for SCV 15,16,17
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_5 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_5_reserved0_MASK        0xc0000000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_5_reserved0_SHIFT       30

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_5 :: SCV_CODE_17 [29:20] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_5_SCV_CODE_17_MASK      0x3ff00000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_5_SCV_CODE_17_SHIFT     20
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_5_SCV_CODE_17_DEFAULT   0x000003b8

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_5 :: SCV_CODE_16 [19:10] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_5_SCV_CODE_16_MASK      0x000ffc00
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_5_SCV_CODE_16_SHIFT     10
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_5_SCV_CODE_16_DEFAULT   0x00000047

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_5 :: SCV_CODE_15 [09:00] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_5_SCV_CODE_15_MASK      0x000003ff
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_5_SCV_CODE_15_SHIFT     0
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_5_SCV_CODE_15_DEFAULT   0x000003c3

/***************************************************************************
 *CTL_DESCRAMBLER_CFG_6 - HDMI Receiver Descrambler Control Period Code for SCV 18,19,20
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_6 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_6_reserved0_MASK        0xc0000000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_6_reserved0_SHIFT       30

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_6 :: SCV_CODE_20 [29:20] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_6_SCV_CODE_20_MASK      0x3ff00000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_6_SCV_CODE_20_SHIFT     20
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_6_SCV_CODE_20_DEFAULT   0x00000071

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_6 :: SCV_CODE_19 [19:10] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_6_SCV_CODE_19_MASK      0x000ffc00
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_6_SCV_CODE_19_SHIFT     10
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_6_SCV_CODE_19_DEFAULT   0x0000039c

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_6 :: SCV_CODE_18 [09:00] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_6_SCV_CODE_18_MASK      0x000003ff
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_6_SCV_CODE_18_SHIFT     0
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_6_SCV_CODE_18_DEFAULT   0x00000063

/***************************************************************************
 *CTL_DESCRAMBLER_CFG_7 - HDMI Receiver Descrambler Control Period Code for SCV 21,22,23
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_7 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_7_reserved0_MASK        0xc0000000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_7_reserved0_SHIFT       30

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_7 :: SCV_CODE_23 [29:20] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_7_SCV_CODE_23_MASK      0x3ff00000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_7_SCV_CODE_23_SHIFT     20
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_7_SCV_CODE_23_DEFAULT   0x00000387

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_7 :: SCV_CODE_22 [19:10] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_7_SCV_CODE_22_MASK      0x000ffc00
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_7_SCV_CODE_22_SHIFT     10
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_7_SCV_CODE_22_DEFAULT   0x00000078

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_7 :: SCV_CODE_21 [09:00] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_7_SCV_CODE_21_MASK      0x000003ff
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_7_SCV_CODE_21_SHIFT     0
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_7_SCV_CODE_21_DEFAULT   0x0000038e

/***************************************************************************
 *CTL_DESCRAMBLER_CFG_8 - HDMI Receiver Descrambler Control Period Code for SCV 24,25,26
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_8 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_8_reserved0_MASK        0xc0000000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_8_reserved0_SHIFT       30

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_8 :: SCV_CODE_26 [29:20] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_8_SCV_CODE_26_MASK      0x3ff00000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_8_SCV_CODE_26_SHIFT     20
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_8_SCV_CODE_26_DEFAULT   0x000000c3

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_8 :: SCV_CODE_25 [19:10] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_8_SCV_CODE_25_MASK      0x000ffc00
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_8_SCV_CODE_25_SHIFT     10
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_8_SCV_CODE_25_DEFAULT   0x00000378

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_8 :: SCV_CODE_24 [09:00] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_8_SCV_CODE_24_MASK      0x000003ff
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_8_SCV_CODE_24_SHIFT     0
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_8_SCV_CODE_24_DEFAULT   0x00000087

/***************************************************************************
 *CTL_DESCRAMBLER_CFG_9 - HDMI Receiver Descrambler Control Period Code for SCV 27,28,29
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_9 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_9_reserved0_MASK        0xc0000000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_9_reserved0_SHIFT       30

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_9 :: SCV_CODE_29 [29:20] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_9_SCV_CODE_29_MASK      0x3ff00000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_9_SCV_CODE_29_SHIFT     20
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_9_SCV_CODE_29_DEFAULT   0x0000031e

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_9 :: SCV_CODE_28 [19:10] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_9_SCV_CODE_28_MASK      0x000ffc00
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_9_SCV_CODE_28_SHIFT     10
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_9_SCV_CODE_28_DEFAULT   0x000000e1

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_9 :: SCV_CODE_27 [09:00] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_9_SCV_CODE_27_MASK      0x000003ff
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_9_SCV_CODE_27_SHIFT     0
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_9_SCV_CODE_27_DEFAULT   0x0000033c

/***************************************************************************
 *CTL_DESCRAMBLER_CFG_10 - HDMI Receiver Descrambler Control Period Code for SCV 30,31
 ***************************************************************************/
/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_10 :: reserved0 [31:20] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_10_reserved0_MASK       0xfff00000
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_10_reserved0_SHIFT      20

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_10 :: SCV_CODE_31 [19:10] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_10_SCV_CODE_31_MASK     0x000ffc00
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_10_SCV_CODE_31_SHIFT    10
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_10_SCV_CODE_31_DEFAULT  0x0000030f

/* HDMI_RX_0 :: CTL_DESCRAMBLER_CFG_10 :: SCV_CODE_30 [09:00] */
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_10_SCV_CODE_30_MASK     0x000003ff
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_10_SCV_CODE_30_SHIFT    0
#define BCHP_HDMI_RX_0_CTL_DESCRAMBLER_CFG_10_SCV_CODE_30_DEFAULT  0x000000f0

/***************************************************************************
 *VIDEO_GUARD_BAND_8B_CODE - HDMI Video Guard Band Code
 ***************************************************************************/
/* HDMI_RX_0 :: VIDEO_GUARD_BAND_8B_CODE :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_VIDEO_GUARD_BAND_8B_CODE_reserved0_MASK     0xff000000
#define BCHP_HDMI_RX_0_VIDEO_GUARD_BAND_8B_CODE_reserved0_SHIFT    24

/* HDMI_RX_0 :: VIDEO_GUARD_BAND_8B_CODE :: CH2 [23:16] */
#define BCHP_HDMI_RX_0_VIDEO_GUARD_BAND_8B_CODE_CH2_MASK           0x00ff0000
#define BCHP_HDMI_RX_0_VIDEO_GUARD_BAND_8B_CODE_CH2_SHIFT          16
#define BCHP_HDMI_RX_0_VIDEO_GUARD_BAND_8B_CODE_CH2_DEFAULT        0x000000ab

/* HDMI_RX_0 :: VIDEO_GUARD_BAND_8B_CODE :: CH1 [15:08] */
#define BCHP_HDMI_RX_0_VIDEO_GUARD_BAND_8B_CODE_CH1_MASK           0x0000ff00
#define BCHP_HDMI_RX_0_VIDEO_GUARD_BAND_8B_CODE_CH1_SHIFT          8
#define BCHP_HDMI_RX_0_VIDEO_GUARD_BAND_8B_CODE_CH1_DEFAULT        0x00000055

/* HDMI_RX_0 :: VIDEO_GUARD_BAND_8B_CODE :: CH0 [07:00] */
#define BCHP_HDMI_RX_0_VIDEO_GUARD_BAND_8B_CODE_CH0_MASK           0x000000ff
#define BCHP_HDMI_RX_0_VIDEO_GUARD_BAND_8B_CODE_CH0_SHIFT          0
#define BCHP_HDMI_RX_0_VIDEO_GUARD_BAND_8B_CODE_CH0_DEFAULT        0x000000ab

/***************************************************************************
 *ISLAND_GUARD_BAND_8B_CODE - HDMI Island Guard Band Code
 ***************************************************************************/
/* HDMI_RX_0 :: ISLAND_GUARD_BAND_8B_CODE :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_ISLAND_GUARD_BAND_8B_CODE_reserved0_MASK    0xffff0000
#define BCHP_HDMI_RX_0_ISLAND_GUARD_BAND_8B_CODE_reserved0_SHIFT   16

/* HDMI_RX_0 :: ISLAND_GUARD_BAND_8B_CODE :: CH2 [15:08] */
#define BCHP_HDMI_RX_0_ISLAND_GUARD_BAND_8B_CODE_CH2_MASK          0x0000ff00
#define BCHP_HDMI_RX_0_ISLAND_GUARD_BAND_8B_CODE_CH2_SHIFT         8
#define BCHP_HDMI_RX_0_ISLAND_GUARD_BAND_8B_CODE_CH2_DEFAULT       0x00000055

/* HDMI_RX_0 :: ISLAND_GUARD_BAND_8B_CODE :: CH1 [07:00] */
#define BCHP_HDMI_RX_0_ISLAND_GUARD_BAND_8B_CODE_CH1_MASK          0x000000ff
#define BCHP_HDMI_RX_0_ISLAND_GUARD_BAND_8B_CODE_CH1_SHIFT         0
#define BCHP_HDMI_RX_0_ISLAND_GUARD_BAND_8B_CODE_CH1_DEFAULT       0x00000055

/***************************************************************************
 *CHANNEL_ALIGNMENT_MONITOR - Channel alignment monitor
 ***************************************************************************/
/* HDMI_RX_0 :: CHANNEL_ALIGNMENT_MONITOR :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_CHANNEL_ALIGNMENT_MONITOR_reserved0_MASK    0xff000000
#define BCHP_HDMI_RX_0_CHANNEL_ALIGNMENT_MONITOR_reserved0_SHIFT   24

/* HDMI_RX_0 :: CHANNEL_ALIGNMENT_MONITOR :: CH2 [23:16] */
#define BCHP_HDMI_RX_0_CHANNEL_ALIGNMENT_MONITOR_CH2_MASK          0x00ff0000
#define BCHP_HDMI_RX_0_CHANNEL_ALIGNMENT_MONITOR_CH2_SHIFT         16

/* HDMI_RX_0 :: CHANNEL_ALIGNMENT_MONITOR :: CH1 [15:08] */
#define BCHP_HDMI_RX_0_CHANNEL_ALIGNMENT_MONITOR_CH1_MASK          0x0000ff00
#define BCHP_HDMI_RX_0_CHANNEL_ALIGNMENT_MONITOR_CH1_SHIFT         8

/* HDMI_RX_0 :: CHANNEL_ALIGNMENT_MONITOR :: CH0 [07:00] */
#define BCHP_HDMI_RX_0_CHANNEL_ALIGNMENT_MONITOR_CH0_MASK          0x000000ff
#define BCHP_HDMI_RX_0_CHANNEL_ALIGNMENT_MONITOR_CH0_SHIFT         0

/***************************************************************************
 *UNSCRAMBLED_CONTROL_LENGTH - Unscrambled control character length received
 ***************************************************************************/
/* HDMI_RX_0 :: UNSCRAMBLED_CONTROL_LENGTH :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_UNSCRAMBLED_CONTROL_LENGTH_reserved0_MASK   0xff000000
#define BCHP_HDMI_RX_0_UNSCRAMBLED_CONTROL_LENGTH_reserved0_SHIFT  24

/* HDMI_RX_0 :: UNSCRAMBLED_CONTROL_LENGTH :: CH2 [23:16] */
#define BCHP_HDMI_RX_0_UNSCRAMBLED_CONTROL_LENGTH_CH2_MASK         0x00ff0000
#define BCHP_HDMI_RX_0_UNSCRAMBLED_CONTROL_LENGTH_CH2_SHIFT        16

/* HDMI_RX_0 :: UNSCRAMBLED_CONTROL_LENGTH :: CH1 [15:08] */
#define BCHP_HDMI_RX_0_UNSCRAMBLED_CONTROL_LENGTH_CH1_MASK         0x0000ff00
#define BCHP_HDMI_RX_0_UNSCRAMBLED_CONTROL_LENGTH_CH1_SHIFT        8

/* HDMI_RX_0 :: UNSCRAMBLED_CONTROL_LENGTH :: CH0 [07:00] */
#define BCHP_HDMI_RX_0_UNSCRAMBLED_CONTROL_LENGTH_CH0_MASK         0x000000ff
#define BCHP_HDMI_RX_0_UNSCRAMBLED_CONTROL_LENGTH_CH0_SHIFT        0

/***************************************************************************
 *DESCRAMBLER_CHECK_CFG_0 - Descrambler check configuration 0
 ***************************************************************************/
/* HDMI_RX_0 :: DESCRAMBLER_CHECK_CFG_0 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_reserved0_MASK      0xfffffe00
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_reserved0_SHIFT     9

/* HDMI_RX_0 :: DESCRAMBLER_CHECK_CFG_0 :: DELAY_MODE [08:08] */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_DELAY_MODE_MASK     0x00000100
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_DELAY_MODE_SHIFT    8
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_DELAY_MODE_DEFAULT  0x00000001
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_DELAY_MODE_TIMER    1
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_DELAY_MODE_PIXEL    0

/* HDMI_RX_0 :: DESCRAMBLER_CHECK_CFG_0 :: reserved1 [07:02] */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_reserved1_MASK      0x000000fc
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_reserved1_SHIFT     2

/* HDMI_RX_0 :: DESCRAMBLER_CHECK_CFG_0 :: CHECK_MODE [01:00] */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_CHECK_MODE_MASK     0x00000003
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_CHECK_MODE_SHIFT    0
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_CHECK_MODE_DEFAULT  0x00000000
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_CHECK_MODE_NORMAL   0
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_CHECK_MODE_FORCE_SET 1
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_CHECK_MODE_FORCE_CLEAR 2
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_0_CHECK_MODE_RESERVED 3

/***************************************************************************
 *DESCRAMBLER_CHECK_CFG_1 - Descrambler check configuration 1
 ***************************************************************************/
/* HDMI_RX_0 :: DESCRAMBLER_CHECK_CFG_1 :: TIMEOUT [31:24] */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1_TIMEOUT_MASK        0xff000000
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1_TIMEOUT_SHIFT       24
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1_TIMEOUT_DEFAULT     0x00000064

/* HDMI_RX_0 :: DESCRAMBLER_CHECK_CFG_1 :: DELAY [23:16] */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1_DELAY_MASK          0x00ff0000
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1_DELAY_SHIFT         16
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1_DELAY_DEFAULT       0x00000002

/* HDMI_RX_0 :: DESCRAMBLER_CHECK_CFG_1 :: UCC_MAX [15:08] */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1_UCC_MAX_MASK        0x0000ff00
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1_UCC_MAX_SHIFT       8
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1_UCC_MAX_DEFAULT     0x0000000a

/* HDMI_RX_0 :: DESCRAMBLER_CHECK_CFG_1 :: UCC_MIN [07:00] */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1_UCC_MIN_MASK        0x000000ff
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1_UCC_MIN_SHIFT       0
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_1_UCC_MIN_DEFAULT     0x00000006

/***************************************************************************
 *DESCRAMBLER_CHECK_CFG_2 - Descrambler check configuration 2
 ***************************************************************************/
/* HDMI_RX_0 :: DESCRAMBLER_CHECK_CFG_2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_2_reserved0_MASK      0xffff0000
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_2_reserved0_SHIFT     16

/* HDMI_RX_0 :: DESCRAMBLER_CHECK_CFG_2 :: HTOTAL_MIN [15:00] */
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_2_HTOTAL_MIN_MASK     0x0000ffff
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_2_HTOTAL_MIN_SHIFT    0
#define BCHP_HDMI_RX_0_DESCRAMBLER_CHECK_CFG_2_HTOTAL_MIN_DEFAULT  0x00000064

/***************************************************************************
 *HDCP_BKSV_0 - HDCP BKSV value to be written to the I<sup><small>2</sup></small>C register space
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_BKSV_0 :: HDCP_RX_BKSV [31:00] */
#define BCHP_HDMI_RX_0_HDCP_BKSV_0_HDCP_RX_BKSV_MASK               0xffffffff
#define BCHP_HDMI_RX_0_HDCP_BKSV_0_HDCP_RX_BKSV_SHIFT              0
#define BCHP_HDMI_RX_0_HDCP_BKSV_0_HDCP_RX_BKSV_DEFAULT            0x00000000

/***************************************************************************
 *HDCP_BKSV_1 - HDCP BKSV value to be written to the I<sup><small>2</sup></small>C register space
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_BKSV_1 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_reserved0_MASK                  0xfffffe00
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_reserved0_SHIFT                 9

/* HDMI_RX_0 :: HDCP_BKSV_1 :: HDCP_RX_BKSV_LOAD_P [08:08] */
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_HDCP_RX_BKSV_LOAD_P_MASK        0x00000100
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_HDCP_RX_BKSV_LOAD_P_SHIFT       8
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_HDCP_RX_BKSV_LOAD_P_DEFAULT     0x00000000

/* HDMI_RX_0 :: HDCP_BKSV_1 :: HDCP_RX_BKSV [07:00] */
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_HDCP_RX_BKSV_MASK               0x000000ff
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_HDCP_RX_BKSV_SHIFT              0
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_HDCP_RX_BKSV_DEFAULT            0x00000000

/***************************************************************************
 *HDCP_CONFIG - HDCP Configuration Settings
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_CONFIG :: reserved0 [31:31] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_reserved0_MASK                  0x80000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_reserved0_SHIFT                 31

/* HDMI_RX_0 :: HDCP_CONFIG :: INIT_HDCP_ON_AUTH_REQ [30:30] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_INIT_HDCP_ON_AUTH_REQ_MASK      0x40000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_INIT_HDCP_ON_AUTH_REQ_SHIFT     30
#define BCHP_HDMI_RX_0_HDCP_CONFIG_INIT_HDCP_ON_AUTH_REQ_DEFAULT   0x00000001

/* HDMI_RX_0 :: HDCP_CONFIG :: ENABLE_AUTO_BLOCK_RI [29:29] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_ENABLE_AUTO_BLOCK_RI_MASK       0x20000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_ENABLE_AUTO_BLOCK_RI_SHIFT      29
#define BCHP_HDMI_RX_0_HDCP_CONFIG_ENABLE_AUTO_BLOCK_RI_DEFAULT    0x00000000

/* HDMI_RX_0 :: HDCP_CONFIG :: RDB_REPEATER [28:28] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_RDB_REPEATER_MASK               0x10000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_RDB_REPEATER_SHIFT              28
#define BCHP_HDMI_RX_0_HDCP_CONFIG_RDB_REPEATER_DEFAULT            0x00000000

/* HDMI_RX_0 :: HDCP_CONFIG :: DISABLE_OTP_REPEATER [27:27] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_OTP_REPEATER_MASK       0x08000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_OTP_REPEATER_SHIFT      27
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_OTP_REPEATER_DEFAULT    0x00000000

/* HDMI_RX_0 :: HDCP_CONFIG :: DISABLE_OTP_BKSV [26:26] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_OTP_BKSV_MASK           0x04000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_OTP_BKSV_SHIFT          26
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_OTP_BKSV_DEFAULT        0x00000000

/* HDMI_RX_0 :: HDCP_CONFIG :: CLEAR_AV_MUTE [25:25] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_CLEAR_AV_MUTE_MASK              0x02000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_CLEAR_AV_MUTE_SHIFT             25
#define BCHP_HDMI_RX_0_HDCP_CONFIG_CLEAR_AV_MUTE_DEFAULT           0x00000000

/* HDMI_RX_0 :: HDCP_CONFIG :: AV_MUTE_MODE [24:24] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_AV_MUTE_MODE_MASK               0x01000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_AV_MUTE_MODE_SHIFT              24
#define BCHP_HDMI_RX_0_HDCP_CONFIG_AV_MUTE_MODE_DEFAULT            0x00000001

/* HDMI_RX_0 :: HDCP_CONFIG :: SYNC_FILTER_THRESHOLD [23:20] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_SYNC_FILTER_THRESHOLD_MASK      0x00f00000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_SYNC_FILTER_THRESHOLD_SHIFT     20
#define BCHP_HDMI_RX_0_HDCP_CONFIG_SYNC_FILTER_THRESHOLD_DEFAULT   0x00000005

/* HDMI_RX_0 :: HDCP_CONFIG :: SYNC_FILTER_ENABLE [19:19] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_SYNC_FILTER_ENABLE_MASK         0x00080000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_SYNC_FILTER_ENABLE_SHIFT        19
#define BCHP_HDMI_RX_0_HDCP_CONFIG_SYNC_FILTER_ENABLE_DEFAULT      0x00000001

/* HDMI_RX_0 :: HDCP_CONFIG :: FORCE_ALWAYS_REKEY [18:18] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FORCE_ALWAYS_REKEY_MASK         0x00040000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FORCE_ALWAYS_REKEY_SHIFT        18
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FORCE_ALWAYS_REKEY_DEFAULT      0x00000000

/* HDMI_RX_0 :: HDCP_CONFIG :: KEY_LOAD_BASE_ADDRESS [17:08] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_KEY_LOAD_BASE_ADDRESS_MASK      0x0003ff00
#define BCHP_HDMI_RX_0_HDCP_CONFIG_KEY_LOAD_BASE_ADDRESS_SHIFT     8
#define BCHP_HDMI_RX_0_HDCP_CONFIG_KEY_LOAD_BASE_ADDRESS_DEFAULT   0x000000c0

/* HDMI_RX_0 :: HDCP_CONFIG :: DISABLE_GCP_WINDOW [07:07] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_GCP_WINDOW_MASK         0x00000080
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_GCP_WINDOW_SHIFT        7
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_GCP_WINDOW_DEFAULT      0x00000000

/* HDMI_RX_0 :: HDCP_CONFIG :: FILT_GCP_EN [06:06] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FILT_GCP_EN_MASK                0x00000040
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FILT_GCP_EN_SHIFT               6
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FILT_GCP_EN_DEFAULT             0x00000001

/* HDMI_RX_0 :: HDCP_CONFIG :: FILT_CTL3_EN [05:05] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FILT_CTL3_EN_MASK               0x00000020
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FILT_CTL3_EN_SHIFT              5
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FILT_CTL3_EN_DEFAULT            0x00000001

/* HDMI_RX_0 :: HDCP_CONFIG :: WIN_OF_OPP_THRESHOLD [04:00] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_WIN_OF_OPP_THRESHOLD_MASK       0x0000001f
#define BCHP_HDMI_RX_0_HDCP_CONFIG_WIN_OF_OPP_THRESHOLD_SHIFT      0
#define BCHP_HDMI_RX_0_HDCP_CONFIG_WIN_OF_OPP_THRESHOLD_DEFAULT    0x0000000a

/***************************************************************************
 *HDCP_KSV_FIFO_0 - First of 2 registers used to load the KSV FIFO For HDCP Repeater Applications
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_KSV_FIFO_0 :: KSV [31:00] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_0_KSV_MASK                    0xffffffff
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_0_KSV_SHIFT                   0
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_0_KSV_DEFAULT                 0x00000000

/***************************************************************************
 *HDCP_KSV_FIFO_1 - Second of 2 registers used to load the KSV FIFO For HDCP Repeater Applications
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_KSV_FIFO_1 :: reserved0 [31:18] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_reserved0_MASK              0xfffc0000
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_reserved0_SHIFT             18

/* HDMI_RX_0 :: HDCP_KSV_FIFO_1 :: AUTH_WITH_0_KSVS [17:17] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_AUTH_WITH_0_KSVS_MASK       0x00020000
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_AUTH_WITH_0_KSVS_SHIFT      17
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_AUTH_WITH_0_KSVS_DEFAULT    0x00000000

/* HDMI_RX_0 :: HDCP_KSV_FIFO_1 :: KSV_FIFO_LOAD [16:16] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_FIFO_LOAD_MASK          0x00010000
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_FIFO_LOAD_SHIFT         16
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_FIFO_LOAD_DEFAULT       0x00000000

/* HDMI_RX_0 :: HDCP_KSV_FIFO_1 :: ENABLE_SW_KSV_FIFO_READ [15:15] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_ENABLE_SW_KSV_FIFO_READ_MASK 0x00008000
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_ENABLE_SW_KSV_FIFO_READ_SHIFT 15
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_ENABLE_SW_KSV_FIFO_READ_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_KSV_FIFO_1 :: KSV_ADDRESS [14:08] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_ADDRESS_MASK            0x00007f00
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_ADDRESS_SHIFT           8
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_ADDRESS_DEFAULT         0x00000000

/* HDMI_RX_0 :: HDCP_KSV_FIFO_1 :: KSV [07:00] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_MASK                    0x000000ff
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_SHIFT                   0
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_DEFAULT                 0x00000000

/***************************************************************************
 *HDCP_RX_KSV_FIFO_VIEW_0 - KSV FIFO Readback register 0
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_RX_KSV_FIFO_VIEW_0 :: KSV_READ [31:00] */
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_0_KSV_READ_MASK       0xffffffff
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_0_KSV_READ_SHIFT      0

/***************************************************************************
 *HDCP_RX_KSV_FIFO_VIEW_1 - KSV FIFO Readback register 1
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_RX_KSV_FIFO_VIEW_1 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_1_reserved0_MASK      0xffffff00
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_1_reserved0_SHIFT     8

/* HDMI_RX_0 :: HDCP_RX_KSV_FIFO_VIEW_1 :: KSV_READ [07:00] */
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_1_KSV_READ_MASK       0x000000ff
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_1_KSV_READ_SHIFT      0

/***************************************************************************
 *HDCP_RX_REPEATER_CTL - HDCP Repeater Control Register
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_RX_REPEATER_CTL :: reserved0 [31:02] */
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL_reserved0_MASK         0xfffffffc
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL_reserved0_SHIFT        2

/* HDMI_RX_0 :: HDCP_RX_REPEATER_CTL :: KSV_FIFO_READY [01:01] */
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL_KSV_FIFO_READY_MASK    0x00000002
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL_KSV_FIFO_READY_SHIFT   1

/* HDMI_RX_0 :: HDCP_RX_REPEATER_CTL :: REPEATER_BUSY [00:00] */
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL_REPEATER_BUSY_MASK     0x00000001
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL_REPEATER_BUSY_SHIFT    0

/***************************************************************************
 *HDCP_KEY_0 - Key Load Register for HDCP authentication testing
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_KEY_0 :: HDCP_RX_KEY [31:00] */
#define BCHP_HDMI_RX_0_HDCP_KEY_0_HDCP_RX_KEY_MASK                 0xffffffff
#define BCHP_HDMI_RX_0_HDCP_KEY_0_HDCP_RX_KEY_SHIFT                0
#define BCHP_HDMI_RX_0_HDCP_KEY_0_HDCP_RX_KEY_DEFAULT              0x00000000

/***************************************************************************
 *HDCP_KEY_1 - Key Load Register for HDCP authentication testing
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_KEY_1 :: HDCP_RX_ENABLE_LOCAL_KEY_LOAD [31:31] */
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_ENABLE_LOCAL_KEY_LOAD_MASK 0x80000000
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_ENABLE_LOCAL_KEY_LOAD_SHIFT 31
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_ENABLE_LOCAL_KEY_LOAD_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_KEY_1 :: HDCP_RX_KEY_LOAD_P [30:30] */
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_LOAD_P_MASK          0x40000000
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_LOAD_P_SHIFT         30
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_LOAD_P_DEFAULT       0x00000000

/* HDMI_RX_0 :: HDCP_KEY_1 :: HDCP_RX_KEY_NUMBER [29:24] */
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_NUMBER_MASK          0x3f000000
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_NUMBER_SHIFT         24
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_NUMBER_DEFAULT       0x00000000

/* HDMI_RX_0 :: HDCP_KEY_1 :: HDCP_RX_KEY [23:00] */
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_MASK                 0x00ffffff
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_SHIFT                0
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_DEFAULT              0x00000000

/***************************************************************************
 *HDCP_DEBUG - HDCP Debug Registers
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_DEBUG :: reserved0 [31:06] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_reserved0_MASK                   0xffffffc0
#define BCHP_HDMI_RX_0_HDCP_DEBUG_reserved0_SHIFT                  6

/* HDMI_RX_0 :: HDCP_DEBUG :: CLEAR_AUTHENTICATED_ON_HOTPLUG [05:05] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_CLEAR_AUTHENTICATED_ON_HOTPLUG_MASK 0x00000020
#define BCHP_HDMI_RX_0_HDCP_DEBUG_CLEAR_AUTHENTICATED_ON_HOTPLUG_SHIFT 5
#define BCHP_HDMI_RX_0_HDCP_DEBUG_CLEAR_AUTHENTICATED_ON_HOTPLUG_DEFAULT 0x00000001

/* HDMI_RX_0 :: HDCP_DEBUG :: CLEAR_RX_AUTHENTICATED_P [04:04] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_CLEAR_RX_AUTHENTICATED_P_MASK    0x00000010
#define BCHP_HDMI_RX_0_HDCP_DEBUG_CLEAR_RX_AUTHENTICATED_P_SHIFT   4
#define BCHP_HDMI_RX_0_HDCP_DEBUG_CLEAR_RX_AUTHENTICATED_P_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_DEBUG :: TST_FORCE_VIDEO_ALL_ONES [03:03] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_VIDEO_ALL_ONES_MASK    0x00000008
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_VIDEO_ALL_ONES_SHIFT   3
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_VIDEO_ALL_ONES_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_DEBUG :: TST_FORCE_ISLAND_ALL_ONES [02:02] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_ISLAND_ALL_ONES_MASK   0x00000004
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_ISLAND_ALL_ONES_SHIFT  2
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_ISLAND_ALL_ONES_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_DEBUG :: TST_FORCE_VIDEO_ALL_ZEROS [01:01] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_VIDEO_ALL_ZEROS_MASK   0x00000002
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_VIDEO_ALL_ZEROS_SHIFT  1
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_VIDEO_ALL_ZEROS_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_DEBUG :: TST_FORCE_ISLAND_ALL_ZEROS [00:00] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_ISLAND_ALL_ZEROS_MASK  0x00000001
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_ISLAND_ALL_ZEROS_SHIFT 0
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_ISLAND_ALL_ZEROS_DEFAULT 0x00000000

/***************************************************************************
 *HDCP_STATUS - HDCP Status information
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_STATUS :: RX_RI [31:16] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_RX_RI_MASK                      0xffff0000
#define BCHP_HDMI_RX_0_HDCP_STATUS_RX_RI_SHIFT                     16

/* HDMI_RX_0 :: HDCP_STATUS :: RX_PJ [15:08] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_RX_PJ_MASK                      0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_STATUS_RX_PJ_SHIFT                     8

/* HDMI_RX_0 :: HDCP_STATUS :: reserved0 [07:05] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_reserved0_MASK                  0x000000e0
#define BCHP_HDMI_RX_0_HDCP_STATUS_reserved0_SHIFT                 5

/* HDMI_RX_0 :: HDCP_STATUS :: HDCP_UNAVAILABLE [04:04] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_HDCP_UNAVAILABLE_MASK           0x00000010
#define BCHP_HDMI_RX_0_HDCP_STATUS_HDCP_UNAVAILABLE_SHIFT          4

/* HDMI_RX_0 :: HDCP_STATUS :: RX_AUTH [03:03] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_RX_AUTH_MASK                    0x00000008
#define BCHP_HDMI_RX_0_HDCP_STATUS_RX_AUTH_SHIFT                   3

/* HDMI_RX_0 :: HDCP_STATUS :: REPEATER_IS_BUSY [02:02] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_REPEATER_IS_BUSY_MASK           0x00000004
#define BCHP_HDMI_RX_0_HDCP_STATUS_REPEATER_IS_BUSY_SHIFT          2

/* HDMI_RX_0 :: HDCP_STATUS :: ALWAYS_REKEY [01:01] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_ALWAYS_REKEY_MASK               0x00000002
#define BCHP_HDMI_RX_0_HDCP_STATUS_ALWAYS_REKEY_SHIFT              1

/* HDMI_RX_0 :: HDCP_STATUS :: AKSV_VALID [00:00] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_AKSV_VALID_MASK                 0x00000001
#define BCHP_HDMI_RX_0_HDCP_STATUS_AKSV_VALID_SHIFT                0

/***************************************************************************
 *MISC_CONTROL - Miscellaneous General Control Bits for the HDMI Rx Core
 ***************************************************************************/
/* HDMI_RX_0 :: MISC_CONTROL :: reserved0 [31:01] */
#define BCHP_HDMI_RX_0_MISC_CONTROL_reserved0_MASK                 0xfffffffe
#define BCHP_HDMI_RX_0_MISC_CONTROL_reserved0_SHIFT                1

/* HDMI_RX_0 :: MISC_CONTROL :: FORMAT_DETECT_INPUT_SELECT [00:00] */
#define BCHP_HDMI_RX_0_MISC_CONTROL_FORMAT_DETECT_INPUT_SELECT_MASK 0x00000001
#define BCHP_HDMI_RX_0_MISC_CONTROL_FORMAT_DETECT_INPUT_SELECT_SHIFT 0
#define BCHP_HDMI_RX_0_MISC_CONTROL_FORMAT_DETECT_INPUT_SELECT_DEFAULT 0x00000000

/***************************************************************************
 *HDCP_RX_I2C_MISC_CFG_2 - HDCP I<sup><small>2</sup></small>C Configuration
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_RX_I2C_MISC_CFG_2 :: reserved0 [31:05] */
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_reserved0_MASK       0xffffffe0
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_reserved0_SHIFT      5

/* HDMI_RX_0 :: HDCP_RX_I2C_MISC_CFG_2 :: ENABLE_SCDC_REGISTER_WRITES [04:04] */
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_ENABLE_SCDC_REGISTER_WRITES_MASK 0x00000010
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_ENABLE_SCDC_REGISTER_WRITES_SHIFT 4
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_ENABLE_SCDC_REGISTER_WRITES_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_RX_I2C_MISC_CFG_2 :: reserved1 [03:03] */
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_reserved1_MASK       0x00000008
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_reserved1_SHIFT      3

/* HDMI_RX_0 :: HDCP_RX_I2C_MISC_CFG_2 :: I2C_SCDC_ENABLE [02:02] */
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_I2C_SCDC_ENABLE_MASK 0x00000004
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_I2C_SCDC_ENABLE_SHIFT 2
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_I2C_SCDC_ENABLE_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_RX_I2C_MISC_CFG_2 :: reserved2 [01:01] */
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_reserved2_MASK       0x00000002
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_reserved2_SHIFT      1

/* HDMI_RX_0 :: HDCP_RX_I2C_MISC_CFG_2 :: I2C_ENABLE [00:00] */
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_I2C_ENABLE_MASK      0x00000001
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_I2C_ENABLE_SHIFT     0
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_I2C_ENABLE_DEFAULT   0x00000000

/***************************************************************************
 *HDCP_I2C_PEEK_POKE - HDCP I<sup><small>2</sup></small>C Initialization and Monitoring
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_READ_DATA [31:24] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_READ_DATA_MASK       0xff000000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_READ_DATA_SHIFT      24
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_READ_DATA_DEFAULT    0x00000000

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: reserved0 [23:21] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_reserved0_MASK           0x00e00000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_reserved0_SHIFT          21

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_BKSV_PEEK_POKE_ENABLE [20:20] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_BKSV_PEEK_POKE_ENABLE_MASK 0x00100000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_BKSV_PEEK_POKE_ENABLE_SHIFT 20
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_BKSV_PEEK_POKE_ENABLE_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_PEEK_POKE_BUSY [19:19] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_PEEK_POKE_BUSY_MASK  0x00080000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_PEEK_POKE_BUSY_SHIFT 19
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_PEEK_POKE_BUSY_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_SIMULATED_TRANSACTION_END_P [18:18] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_SIMULATED_TRANSACTION_END_P_MASK 0x00040000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_SIMULATED_TRANSACTION_END_P_SHIFT 18
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_SIMULATED_TRANSACTION_END_P_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_SIMULATED_TRANSACTION_START_P [17:17] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_SIMULATED_TRANSACTION_START_P_MASK 0x00020000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_SIMULATED_TRANSACTION_START_P_SHIFT 17
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_SIMULATED_TRANSACTION_START_P_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_WRITE_DATA_P [16:16] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_WRITE_DATA_P_MASK    0x00010000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_WRITE_DATA_P_SHIFT   16
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_WRITE_DATA_P_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_WRITE_DATA [15:08] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_WRITE_DATA_MASK      0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_WRITE_DATA_SHIFT     8
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_WRITE_DATA_DEFAULT   0x00000000

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_OFFSET [07:00] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_OFFSET_MASK          0x000000ff
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_OFFSET_SHIFT         0
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_OFFSET_DEFAULT       0x00000000

/***************************************************************************
 *HDCP_I2C_TRANSACTION_MONITOR - Debug visibility into HDCP I<sup><small>2</sup></small>C transactions
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_I2C_TRANSACTION_MONITOR :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_reserved0_MASK 0xff000000
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_reserved0_SHIFT 24

/* HDMI_RX_0 :: HDCP_I2C_TRANSACTION_MONITOR :: I2C_DEBUG_OFFSET [23:16] */
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_I2C_DEBUG_OFFSET_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_I2C_DEBUG_OFFSET_SHIFT 16

/* HDMI_RX_0 :: HDCP_I2C_TRANSACTION_MONITOR :: I2C_DEBUG_READ_DATA [15:08] */
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_I2C_DEBUG_READ_DATA_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_I2C_DEBUG_READ_DATA_SHIFT 8

/* HDMI_RX_0 :: HDCP_I2C_TRANSACTION_MONITOR :: I2C_DEBUG_WRITE_DATA [07:00] */
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_I2C_DEBUG_WRITE_DATA_MASK 0x000000ff
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_I2C_DEBUG_WRITE_DATA_SHIFT 0

/***************************************************************************
 *HDCP_MON_BKSV_0 - Debug visibility into HDCP receiver KSV 31:0
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_BKSV_0 :: HDCP_RX_MON_BKSV [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_0_HDCP_RX_MON_BKSV_MASK       0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_0_HDCP_RX_MON_BKSV_SHIFT      0

/***************************************************************************
 *HDCP_MON_BKSV_1 - Debug visibility into HDCP receiver KSV 39:32
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_BKSV_1 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_1_reserved0_MASK              0xffffff00
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_1_reserved0_SHIFT             8

/* HDMI_RX_0 :: HDCP_MON_BKSV_1 :: HDCP_RX_MON_BKSV [07:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_1_HDCP_RX_MON_BKSV_MASK       0x000000ff
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_1_HDCP_RX_MON_BKSV_SHIFT      0

/***************************************************************************
 *HDCP_MON_RI_PJ - Debug visibility into HDCP link verification RI and PJ values
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RI_PJ :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ_reserved0_MASK               0xff000000
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ_reserved0_SHIFT              24

/* HDMI_RX_0 :: HDCP_MON_RI_PJ :: HDCP_RX_MON_PJ [23:16] */
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ_HDCP_RX_MON_PJ_MASK          0x00ff0000
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ_HDCP_RX_MON_PJ_SHIFT         16

/* HDMI_RX_0 :: HDCP_MON_RI_PJ :: HDCP_RX_MON_RI [15:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ_HDCP_RX_MON_RI_MASK          0x0000ffff
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ_HDCP_RX_MON_RI_SHIFT         0

/***************************************************************************
 *HDCP_MON_AKSV_0 - Debug visibility into HDCP transmitter KSV 31:0
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_AKSV_0 :: HDCP_RX_MON_AKSV [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_0_HDCP_RX_MON_AKSV_MASK       0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_0_HDCP_RX_MON_AKSV_SHIFT      0

/***************************************************************************
 *HDCP_MON_AKSV_1 - Debug visibility into HDCP transmitter KSV 39:32
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_AKSV_1 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_1_reserved0_MASK              0xffffff00
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_1_reserved0_SHIFT             8

/* HDMI_RX_0 :: HDCP_MON_AKSV_1 :: HDCP_RX_MON_AKSV [07:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_1_HDCP_RX_MON_AKSV_MASK       0x000000ff
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_1_HDCP_RX_MON_AKSV_SHIFT      0

/***************************************************************************
 *HDCP_MON_AINFO - Debug visibility into HDCP transmitter AINFO
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_AINFO :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO_reserved0_MASK               0xffff0000
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO_reserved0_SHIFT              16

/* HDMI_RX_0 :: HDCP_MON_AINFO :: HDCP_RX_MON_NEXT_AINFO [15:08] */
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO_HDCP_RX_MON_NEXT_AINFO_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO_HDCP_RX_MON_NEXT_AINFO_SHIFT 8

/* HDMI_RX_0 :: HDCP_MON_AINFO :: HDCP_RX_MON_CURRENT_AINFO [07:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO_HDCP_RX_MON_CURRENT_AINFO_MASK 0x000000ff
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO_HDCP_RX_MON_CURRENT_AINFO_SHIFT 0

/***************************************************************************
 *HDCP_MON_AN_0 - Debug visibility into HDCP transmitter session random number - AN 31:0
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_AN_0 :: HDCP_RX_MON_AN [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_AN_0_HDCP_RX_MON_AN_MASK           0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_AN_0_HDCP_RX_MON_AN_SHIFT          0

/***************************************************************************
 *HDCP_MON_AN_1 - Debug visibility into HDCP transmitter session random number - AN 63:32
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_AN_1 :: HDCP_RX_MON_AN [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_AN_1_HDCP_RX_MON_AN_MASK           0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_AN_1_HDCP_RX_MON_AN_SHIFT          0

/***************************************************************************
 *HDCP_MON_RX_V_0 - Debug visibility into HDCP Verification Value Bits 31:0 - H0
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RX_V_0 :: REPEATER_MON_V_31_0 [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_0_REPEATER_MON_V_31_0_MASK    0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_0_REPEATER_MON_V_31_0_SHIFT   0

/***************************************************************************
 *HDCP_MON_RX_V_1 - Debug visibility into HDCP Verification Value Bits 63:32 - H1
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RX_V_1 :: REPEATER_MON_V_63_32 [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_1_REPEATER_MON_V_63_32_MASK   0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_1_REPEATER_MON_V_63_32_SHIFT  0

/***************************************************************************
 *HDCP_MON_RX_V_2 - Debug visibility into HDCP Verification Value Bits 95:64 - H2
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RX_V_2 :: REPEATER_MON_V_95_64 [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_2_REPEATER_MON_V_95_64_MASK   0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_2_REPEATER_MON_V_95_64_SHIFT  0

/***************************************************************************
 *HDCP_MON_RX_V_3 - Debug visibility into HDCP Verification Value Bits 127:96 - H3
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RX_V_3 :: REPEATER_MON_V_127_96 [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_3_REPEATER_MON_V_127_96_MASK  0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_3_REPEATER_MON_V_127_96_SHIFT 0

/***************************************************************************
 *HDCP_MON_RX_V_4 - Debug visibility into HDCP Verification Value Bits 159:128 - H4
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RX_V_4 :: REPEATER_MON_V_159_128 [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_4_REPEATER_MON_V_159_128_MASK 0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_4_REPEATER_MON_V_159_128_SHIFT 0

/***************************************************************************
 *HDCP_MON_RX_BSTATUS__BCAPS - Debug visibility into HDCP Bcaps and Bstatus
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RX_BSTATUS__BCAPS :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS_reserved0_MASK   0xff000000
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS_reserved0_SHIFT  24

/* HDMI_RX_0 :: HDCP_MON_RX_BSTATUS__BCAPS :: I2C_MON_BCAPS [23:16] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS_I2C_MON_BCAPS_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS_I2C_MON_BCAPS_SHIFT 16

/* HDMI_RX_0 :: HDCP_MON_RX_BSTATUS__BCAPS :: I2C_MON_BSTATUS [15:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS_I2C_MON_BSTATUS_MASK 0x0000ffff
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS_I2C_MON_BSTATUS_SHIFT 0

/***************************************************************************
 *SCDC_I2C_TRANSACTION_MONITOR - Debug visibility into SCDC I<sup><small>2</sup></small>C transactions
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_I2C_TRANSACTION_MONITOR :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_I2C_TRANSACTION_MONITOR_reserved0_MASK 0xff000000
#define BCHP_HDMI_RX_0_SCDC_I2C_TRANSACTION_MONITOR_reserved0_SHIFT 24

/* HDMI_RX_0 :: SCDC_I2C_TRANSACTION_MONITOR :: I2C_DEBUG_OFFSET [23:16] */
#define BCHP_HDMI_RX_0_SCDC_I2C_TRANSACTION_MONITOR_I2C_DEBUG_OFFSET_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_I2C_TRANSACTION_MONITOR_I2C_DEBUG_OFFSET_SHIFT 16

/* HDMI_RX_0 :: SCDC_I2C_TRANSACTION_MONITOR :: I2C_DEBUG_READ_DATA [15:08] */
#define BCHP_HDMI_RX_0_SCDC_I2C_TRANSACTION_MONITOR_I2C_DEBUG_READ_DATA_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_I2C_TRANSACTION_MONITOR_I2C_DEBUG_READ_DATA_SHIFT 8

/* HDMI_RX_0 :: SCDC_I2C_TRANSACTION_MONITOR :: I2C_DEBUG_WRITE_DATA [07:00] */
#define BCHP_HDMI_RX_0_SCDC_I2C_TRANSACTION_MONITOR_I2C_DEBUG_WRITE_DATA_MASK 0x000000ff
#define BCHP_HDMI_RX_0_SCDC_I2C_TRANSACTION_MONITOR_I2C_DEBUG_WRITE_DATA_SHIFT 0

/***************************************************************************
 *SCDC_CFG_1 - SCDC Configuration Register
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_CFG_1 :: UPDATE_1 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_1_MASK                    0xff000000
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_1_SHIFT                   24
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_1_DEFAULT                 0x00000000

/* HDMI_RX_0 :: SCDC_CFG_1 :: UPDATE_0_RSVD [23:19] */
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_0_RSVD_MASK               0x00f80000
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_0_RSVD_SHIFT              19
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_0_RSVD_DEFAULT            0x00000000

/* HDMI_RX_0 :: SCDC_CFG_1 :: UPDATE_0_RR_TEST [18:18] */
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_0_RR_TEST_MASK            0x00040000
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_0_RR_TEST_SHIFT           18
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_0_RR_TEST_DEFAULT         0x00000000

/* HDMI_RX_0 :: SCDC_CFG_1 :: UPDATE_0_CED [17:17] */
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_0_CED_MASK                0x00020000
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_0_CED_SHIFT               17
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_0_CED_DEFAULT             0x00000000

/* HDMI_RX_0 :: SCDC_CFG_1 :: UPDATE_0_STATUS [16:16] */
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_0_STATUS_MASK             0x00010000
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_0_STATUS_SHIFT            16
#define BCHP_HDMI_RX_0_SCDC_CFG_1_UPDATE_0_STATUS_DEFAULT          0x00000000

/* HDMI_RX_0 :: SCDC_CFG_1 :: SINK_VERSION [15:08] */
#define BCHP_HDMI_RX_0_SCDC_CFG_1_SINK_VERSION_MASK                0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_CFG_1_SINK_VERSION_SHIFT               8
#define BCHP_HDMI_RX_0_SCDC_CFG_1_SINK_VERSION_DEFAULT             0x00000000

/* HDMI_RX_0 :: SCDC_CFG_1 :: SPARE [07:00] */
#define BCHP_HDMI_RX_0_SCDC_CFG_1_SPARE_MASK                       0x000000ff
#define BCHP_HDMI_RX_0_SCDC_CFG_1_SPARE_SHIFT                      0
#define BCHP_HDMI_RX_0_SCDC_CFG_1_SPARE_DEFAULT                    0x00000000

/***************************************************************************
 *SCDC_CFG_2 - SCDC Configuration Register for test features
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_CFG_2 :: TEST_CONFIG_4 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_CFG_2_TEST_CONFIG_4_MASK               0xff000000
#define BCHP_HDMI_RX_0_SCDC_CFG_2_TEST_CONFIG_4_SHIFT              24
#define BCHP_HDMI_RX_0_SCDC_CFG_2_TEST_CONFIG_4_DEFAULT            0x00000000

/* HDMI_RX_0 :: SCDC_CFG_2 :: TEST_CONFIG_3 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_CFG_2_TEST_CONFIG_3_MASK               0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_CFG_2_TEST_CONFIG_3_SHIFT              16
#define BCHP_HDMI_RX_0_SCDC_CFG_2_TEST_CONFIG_3_DEFAULT            0x00000000

/* HDMI_RX_0 :: SCDC_CFG_2 :: TEST_CONFIG_2 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_CFG_2_TEST_CONFIG_2_MASK               0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_CFG_2_TEST_CONFIG_2_SHIFT              8
#define BCHP_HDMI_RX_0_SCDC_CFG_2_TEST_CONFIG_2_DEFAULT            0x00000000

/* HDMI_RX_0 :: SCDC_CFG_2 :: TEST_CONFIG_1 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_CFG_2_TEST_CONFIG_1_MASK               0x000000ff
#define BCHP_HDMI_RX_0_SCDC_CFG_2_TEST_CONFIG_1_SHIFT              0
#define BCHP_HDMI_RX_0_SCDC_CFG_2_TEST_CONFIG_1_DEFAULT            0x00000000

/***************************************************************************
 *SCDC_CFG_3 - SCDC Configuration Register for test features
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_CFG_3 :: TEST_CONFIG_8 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_CFG_3_TEST_CONFIG_8_MASK               0xff000000
#define BCHP_HDMI_RX_0_SCDC_CFG_3_TEST_CONFIG_8_SHIFT              24
#define BCHP_HDMI_RX_0_SCDC_CFG_3_TEST_CONFIG_8_DEFAULT            0x00000000

/* HDMI_RX_0 :: SCDC_CFG_3 :: TEST_CONFIG_7 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_CFG_3_TEST_CONFIG_7_MASK               0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_CFG_3_TEST_CONFIG_7_SHIFT              16
#define BCHP_HDMI_RX_0_SCDC_CFG_3_TEST_CONFIG_7_DEFAULT            0x00000000

/* HDMI_RX_0 :: SCDC_CFG_3 :: TEST_CONFIG_6 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_CFG_3_TEST_CONFIG_6_MASK               0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_CFG_3_TEST_CONFIG_6_SHIFT              8
#define BCHP_HDMI_RX_0_SCDC_CFG_3_TEST_CONFIG_6_DEFAULT            0x00000000

/* HDMI_RX_0 :: SCDC_CFG_3 :: TEST_CONFIG_5 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_CFG_3_TEST_CONFIG_5_MASK               0x000000ff
#define BCHP_HDMI_RX_0_SCDC_CFG_3_TEST_CONFIG_5_SHIFT              0
#define BCHP_HDMI_RX_0_SCDC_CFG_3_TEST_CONFIG_5_DEFAULT            0x00000000

/***************************************************************************
 *SCDC_CFG_4 - SCDC Configuration Register for test features
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_CFG_4 :: TEST_CONFIG_12 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_CFG_4_TEST_CONFIG_12_MASK              0xff000000
#define BCHP_HDMI_RX_0_SCDC_CFG_4_TEST_CONFIG_12_SHIFT             24
#define BCHP_HDMI_RX_0_SCDC_CFG_4_TEST_CONFIG_12_DEFAULT           0x00000000

/* HDMI_RX_0 :: SCDC_CFG_4 :: TEST_CONFIG_11 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_CFG_4_TEST_CONFIG_11_MASK              0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_CFG_4_TEST_CONFIG_11_SHIFT             16
#define BCHP_HDMI_RX_0_SCDC_CFG_4_TEST_CONFIG_11_DEFAULT           0x00000000

/* HDMI_RX_0 :: SCDC_CFG_4 :: TEST_CONFIG_10 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_CFG_4_TEST_CONFIG_10_MASK              0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_CFG_4_TEST_CONFIG_10_SHIFT             8
#define BCHP_HDMI_RX_0_SCDC_CFG_4_TEST_CONFIG_10_DEFAULT           0x00000000

/* HDMI_RX_0 :: SCDC_CFG_4 :: TEST_CONFIG_9 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_CFG_4_TEST_CONFIG_9_MASK               0x000000ff
#define BCHP_HDMI_RX_0_SCDC_CFG_4_TEST_CONFIG_9_SHIFT              0
#define BCHP_HDMI_RX_0_SCDC_CFG_4_TEST_CONFIG_9_DEFAULT            0x00000000

/***************************************************************************
 *SCDC_CFG_5 - SCDC Configuration Register for test features
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_CFG_5 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_CFG_5_reserved0_MASK                   0xff000000
#define BCHP_HDMI_RX_0_SCDC_CFG_5_reserved0_SHIFT                  24

/* HDMI_RX_0 :: SCDC_CFG_5 :: TEST_CONFIG_15 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_CFG_5_TEST_CONFIG_15_MASK              0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_CFG_5_TEST_CONFIG_15_SHIFT             16
#define BCHP_HDMI_RX_0_SCDC_CFG_5_TEST_CONFIG_15_DEFAULT           0x00000000

/* HDMI_RX_0 :: SCDC_CFG_5 :: TEST_CONFIG_14 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_CFG_5_TEST_CONFIG_14_MASK              0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_CFG_5_TEST_CONFIG_14_SHIFT             8
#define BCHP_HDMI_RX_0_SCDC_CFG_5_TEST_CONFIG_14_DEFAULT           0x00000000

/* HDMI_RX_0 :: SCDC_CFG_5 :: TEST_CONFIG_13 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_CFG_5_TEST_CONFIG_13_MASK              0x000000ff
#define BCHP_HDMI_RX_0_SCDC_CFG_5_TEST_CONFIG_13_SHIFT             0
#define BCHP_HDMI_RX_0_SCDC_CFG_5_TEST_CONFIG_13_DEFAULT           0x00000000

/***************************************************************************
 *SCDC_CFG_STATUS - SCDC Config Status Register
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_CFG_STATUS :: TEST_CONFIG_0 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_TEST_CONFIG_0_MASK          0xff000000
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_TEST_CONFIG_0_SHIFT         24

/* HDMI_RX_0 :: SCDC_CFG_STATUS :: CONFIG_1 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_CONFIG_1_MASK               0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_CONFIG_1_SHIFT              16

/* HDMI_RX_0 :: SCDC_CFG_STATUS :: CONFIG_0_RSVD [15:09] */
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_CONFIG_0_RSVD_MASK          0x0000fe00
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_CONFIG_0_RSVD_SHIFT         9

/* HDMI_RX_0 :: SCDC_CFG_STATUS :: CONFIG_0_RR_ENABLE [08:08] */
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_CONFIG_0_RR_ENABLE_MASK     0x00000100
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_CONFIG_0_RR_ENABLE_SHIFT    8

/* HDMI_RX_0 :: SCDC_CFG_STATUS :: TMDS_CONFIG_RSVD [07:02] */
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_TMDS_CONFIG_RSVD_MASK       0x000000fc
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_TMDS_CONFIG_RSVD_SHIFT      2

/* HDMI_RX_0 :: SCDC_CFG_STATUS :: TMDS_CONFIG_CLOCK_RATIO [01:01] */
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_TMDS_CONFIG_CLOCK_RATIO_MASK 0x00000002
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_TMDS_CONFIG_CLOCK_RATIO_SHIFT 1
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_TMDS_CONFIG_CLOCK_RATIO_RATIO_DIVIDE_BY_10 0
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_TMDS_CONFIG_CLOCK_RATIO_RATIO_DIVIDE_BY_40 1

/* HDMI_RX_0 :: SCDC_CFG_STATUS :: TMDS_CONFIG_SCRAMBLING_ENABLE [00:00] */
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_TMDS_CONFIG_SCRAMBLING_ENABLE_MASK 0x00000001
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_TMDS_CONFIG_SCRAMBLING_ENABLE_SHIFT 0
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_TMDS_CONFIG_SCRAMBLING_ENABLE_Disabled 0
#define BCHP_HDMI_RX_0_SCDC_CFG_STATUS_TMDS_CONFIG_SCRAMBLING_ENABLE_Enabled 1

/***************************************************************************
 *SCDC_STATUS - SCDC Status Register
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_STATUS :: FLAGS_1 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_STATUS_FLAGS_1_MASK                    0xff000000
#define BCHP_HDMI_RX_0_SCDC_STATUS_FLAGS_1_SHIFT                   24

/* HDMI_RX_0 :: SCDC_STATUS :: FLAGS_0 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_STATUS_FLAGS_0_MASK                    0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_STATUS_FLAGS_0_SHIFT                   16

/* HDMI_RX_0 :: SCDC_STATUS :: SCRAMBLER_RSVD [15:09] */
#define BCHP_HDMI_RX_0_SCDC_STATUS_SCRAMBLER_RSVD_MASK             0x0000fe00
#define BCHP_HDMI_RX_0_SCDC_STATUS_SCRAMBLER_RSVD_SHIFT            9

/* HDMI_RX_0 :: SCDC_STATUS :: SCRAMBLER [08:08] */
#define BCHP_HDMI_RX_0_SCDC_STATUS_SCRAMBLER_MASK                  0x00000100
#define BCHP_HDMI_RX_0_SCDC_STATUS_SCRAMBLER_SHIFT                 8

/* HDMI_RX_0 :: SCDC_STATUS :: SOURCE_VERSION [07:00] */
#define BCHP_HDMI_RX_0_SCDC_STATUS_SOURCE_VERSION_MASK             0x000000ff
#define BCHP_HDMI_RX_0_SCDC_STATUS_SOURCE_VERSION_SHIFT            0

/***************************************************************************
 *SCDC_ERR_DET_STATUS_1 - SCDC Error Detection Status Register 1
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_ERR_DET_STATUS_1 :: ERR_DET_1_H [31:24] */
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_1_ERR_DET_1_H_MASK      0xff000000
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_1_ERR_DET_1_H_SHIFT     24

/* HDMI_RX_0 :: SCDC_ERR_DET_STATUS_1 :: ERR_DET_1_L [23:16] */
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_1_ERR_DET_1_L_MASK      0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_1_ERR_DET_1_L_SHIFT     16

/* HDMI_RX_0 :: SCDC_ERR_DET_STATUS_1 :: ERR_DET_0_H [15:08] */
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_1_ERR_DET_0_H_MASK      0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_1_ERR_DET_0_H_SHIFT     8

/* HDMI_RX_0 :: SCDC_ERR_DET_STATUS_1 :: ERR_DET_0_L [07:00] */
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_1_ERR_DET_0_L_MASK      0x000000ff
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_1_ERR_DET_0_L_SHIFT     0

/***************************************************************************
 *SCDC_ERR_DET_STATUS_2 - SCDC Error Detection Status Register 2
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_ERR_DET_STATUS_2 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_2_reserved0_MASK        0xff000000
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_2_reserved0_SHIFT       24

/* HDMI_RX_0 :: SCDC_ERR_DET_STATUS_2 :: ERR_DET_CHECKSUM [23:16] */
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_2_ERR_DET_CHECKSUM_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_2_ERR_DET_CHECKSUM_SHIFT 16

/* HDMI_RX_0 :: SCDC_ERR_DET_STATUS_2 :: ERR_DET_2_H [15:08] */
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_2_ERR_DET_2_H_MASK      0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_2_ERR_DET_2_H_SHIFT     8

/* HDMI_RX_0 :: SCDC_ERR_DET_STATUS_2 :: ERR_DET_2_L [07:00] */
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_2_ERR_DET_2_L_MASK      0x000000ff
#define BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_2_ERR_DET_2_L_SHIFT     0

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_1 - SCDC Manufacturer Specific Register 1
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_1 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_1_reserved0_MASK      0xff000000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_1_reserved0_SHIFT     24

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_1 :: FIRST_OCTET [23:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_1_FIRST_OCTET_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_1_FIRST_OCTET_SHIFT   16
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_1_FIRST_OCTET_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_1 :: SECOND_OCTET [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_1_SECOND_OCTET_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_1_SECOND_OCTET_SHIFT  8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_1_SECOND_OCTET_DEFAULT 0x00000010

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_1 :: THIRD_OCTET [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_1_THIRD_OCTET_MASK    0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_1_THIRD_OCTET_SHIFT   0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_1_THIRD_OCTET_DEFAULT 0x00000018

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_2 - SCDC Manufacturer Specific Register 2
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_2 :: DEVICE_ID_4 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2_DEVICE_ID_4_MASK    0xff000000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2_DEVICE_ID_4_SHIFT   24
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2_DEVICE_ID_4_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_2 :: DEVICE_ID_3 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2_DEVICE_ID_3_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2_DEVICE_ID_3_SHIFT   16
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2_DEVICE_ID_3_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_2 :: DEVICE_ID_2 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2_DEVICE_ID_2_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2_DEVICE_ID_2_SHIFT   8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2_DEVICE_ID_2_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_2 :: DEVICE_ID_1 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2_DEVICE_ID_1_MASK    0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2_DEVICE_ID_1_SHIFT   0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_2_DEVICE_ID_1_DEFAULT 0x00000000

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_3 - SCDC Manufacturer Specific Register 3
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_3 :: DEVICE_ID_8 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3_DEVICE_ID_8_MASK    0xff000000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3_DEVICE_ID_8_SHIFT   24
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3_DEVICE_ID_8_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_3 :: DEVICE_ID_7 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3_DEVICE_ID_7_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3_DEVICE_ID_7_SHIFT   16
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3_DEVICE_ID_7_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_3 :: DEVICE_ID_6 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3_DEVICE_ID_6_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3_DEVICE_ID_6_SHIFT   8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3_DEVICE_ID_6_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_3 :: DEVICE_ID_5 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3_DEVICE_ID_5_MASK    0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3_DEVICE_ID_5_SHIFT   0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_3_DEVICE_ID_5_DEFAULT 0x00000000

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_4 - SCDC Manufacturer Specific Register 4
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_4 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_4_reserved0_MASK      0xff000000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_4_reserved0_SHIFT     24

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_4 :: SW_MINOR_REV [23:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_4_SW_MINOR_REV_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_4_SW_MINOR_REV_SHIFT  16
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_4_SW_MINOR_REV_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_4 :: SW_MAJOR_REV [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_4_SW_MAJOR_REV_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_4_SW_MAJOR_REV_SHIFT  8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_4_SW_MAJOR_REV_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_4 :: HW_REV [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_4_HW_REV_MASK         0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_4_HW_REV_SHIFT        0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_4_HW_REV_DEFAULT      0x00000000

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_5 - SCDC Manufacturer Specific Register 5
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_5 :: RESERVED_4 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5_RESERVED_4_MASK     0xff000000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5_RESERVED_4_SHIFT    24
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5_RESERVED_4_DEFAULT  0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_5 :: RESERVED_3 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5_RESERVED_3_MASK     0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5_RESERVED_3_SHIFT    16
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5_RESERVED_3_DEFAULT  0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_5 :: RESERVED_2 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5_RESERVED_2_MASK     0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5_RESERVED_2_SHIFT    8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5_RESERVED_2_DEFAULT  0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_5 :: RESERVED_1 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5_RESERVED_1_MASK     0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5_RESERVED_1_SHIFT    0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_5_RESERVED_1_DEFAULT  0x00000000

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_6 - SCDC Manufacturer Specific Register 6
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_6 :: RESERVED_8 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6_RESERVED_8_MASK     0xff000000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6_RESERVED_8_SHIFT    24
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6_RESERVED_8_DEFAULT  0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_6 :: RESERVED_7 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6_RESERVED_7_MASK     0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6_RESERVED_7_SHIFT    16
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6_RESERVED_7_DEFAULT  0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_6 :: RESERVED_6 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6_RESERVED_6_MASK     0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6_RESERVED_6_SHIFT    8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6_RESERVED_6_DEFAULT  0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_6 :: RESERVED_5 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6_RESERVED_5_MASK     0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6_RESERVED_5_SHIFT    0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_6_RESERVED_5_DEFAULT  0x00000000

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_7 - SCDC Manufacturer Specific Register 7
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_7 :: RESERVED_12 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7_RESERVED_12_MASK    0xff000000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7_RESERVED_12_SHIFT   24
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7_RESERVED_12_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_7 :: RESERVED_11 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7_RESERVED_11_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7_RESERVED_11_SHIFT   16
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7_RESERVED_11_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_7 :: RESERVED_10 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7_RESERVED_10_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7_RESERVED_10_SHIFT   8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7_RESERVED_10_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_7 :: RESERVED_9 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7_RESERVED_9_MASK     0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7_RESERVED_9_SHIFT    0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_7_RESERVED_9_DEFAULT  0x00000000

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_8 - SCDC Manufacturer Specific Register 8
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_8 :: RESERVED_16 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8_RESERVED_16_MASK    0xff000000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8_RESERVED_16_SHIFT   24
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8_RESERVED_16_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_8 :: RESERVED_15 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8_RESERVED_15_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8_RESERVED_15_SHIFT   16
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8_RESERVED_15_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_8 :: RESERVED_14 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8_RESERVED_14_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8_RESERVED_14_SHIFT   8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8_RESERVED_14_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_8 :: RESERVED_13 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8_RESERVED_13_MASK    0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8_RESERVED_13_SHIFT   0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_8_RESERVED_13_DEFAULT 0x00000000

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_9 - SCDC Manufacturer Specific Register 9
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_9 :: RESERVED_20 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9_RESERVED_20_MASK    0xff000000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9_RESERVED_20_SHIFT   24
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9_RESERVED_20_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_9 :: RESERVED_19 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9_RESERVED_19_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9_RESERVED_19_SHIFT   16
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9_RESERVED_19_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_9 :: RESERVED_18 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9_RESERVED_18_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9_RESERVED_18_SHIFT   8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9_RESERVED_18_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_9 :: RESERVED_17 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9_RESERVED_17_MASK    0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9_RESERVED_17_SHIFT   0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_9_RESERVED_17_DEFAULT 0x00000000

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_10 - SCDC Manufacturer Specific Register 10
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_10 :: RESERVED_24 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10_RESERVED_24_MASK   0xff000000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10_RESERVED_24_SHIFT  24
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10_RESERVED_24_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_10 :: RESERVED_23 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10_RESERVED_23_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10_RESERVED_23_SHIFT  16
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10_RESERVED_23_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_10 :: RESERVED_22 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10_RESERVED_22_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10_RESERVED_22_SHIFT  8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10_RESERVED_22_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_10 :: RESERVED_21 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10_RESERVED_21_MASK   0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10_RESERVED_21_SHIFT  0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_10_RESERVED_21_DEFAULT 0x00000000

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_11 - SCDC Manufacturer Specific Register 11
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_11 :: RESERVED_28 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11_RESERVED_28_MASK   0xff000000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11_RESERVED_28_SHIFT  24
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11_RESERVED_28_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_11 :: RESERVED_27 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11_RESERVED_27_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11_RESERVED_27_SHIFT  16
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11_RESERVED_27_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_11 :: RESERVED_26 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11_RESERVED_26_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11_RESERVED_26_SHIFT  8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11_RESERVED_26_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_11 :: RESERVED_25 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11_RESERVED_25_MASK   0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11_RESERVED_25_SHIFT  0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_11_RESERVED_25_DEFAULT 0x00000000

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_12 - SCDC Manufacturer Specific Register 12
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_12 :: RESERVED_32 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12_RESERVED_32_MASK   0xff000000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12_RESERVED_32_SHIFT  24
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12_RESERVED_32_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_12 :: RESERVED_31 [23:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12_RESERVED_31_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12_RESERVED_31_SHIFT  16
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12_RESERVED_31_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_12 :: RESERVED_30 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12_RESERVED_30_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12_RESERVED_30_SHIFT  8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12_RESERVED_30_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_12 :: RESERVED_29 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12_RESERVED_29_MASK   0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12_RESERVED_29_SHIFT  0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_12_RESERVED_29_DEFAULT 0x00000000

/***************************************************************************
 *SCDC_MANUFACTURER_CFG_13 - SCDC Manufacturer Specific Register 13
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_13 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_13_reserved0_MASK     0xffff0000
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_13_reserved0_SHIFT    16

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_13 :: RESERVED_34 [15:08] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_13_RESERVED_34_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_13_RESERVED_34_SHIFT  8
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_13_RESERVED_34_DEFAULT 0x00000000

/* HDMI_RX_0 :: SCDC_MANUFACTURER_CFG_13 :: RESERVED_33 [07:00] */
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_13_RESERVED_33_MASK   0x000000ff
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_13_RESERVED_33_SHIFT  0
#define BCHP_HDMI_RX_0_SCDC_MANUFACTURER_CFG_13_RESERVED_33_DEFAULT 0x00000000

/***************************************************************************
 *BCH_ECC_CFG - Data Island Error Correction Control Register
 ***************************************************************************/
/* HDMI_RX_0 :: BCH_ECC_CFG :: BCH_PACKET_ERRORS [31:24] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_PACKET_ERRORS_MASK          0xff000000
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_PACKET_ERRORS_SHIFT         24

/* HDMI_RX_0 :: BCH_ECC_CFG :: PACKET_ERR_THRESHOLD [23:16] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_PACKET_ERR_THRESHOLD_MASK       0x00ff0000
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_PACKET_ERR_THRESHOLD_SHIFT      16
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_PACKET_ERR_THRESHOLD_DEFAULT    0x00000000

/* HDMI_RX_0 :: BCH_ECC_CFG :: RDB_CLEAR_PACKET_ERRORS [15:15] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_RDB_CLEAR_PACKET_ERRORS_MASK    0x00008000
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_RDB_CLEAR_PACKET_ERRORS_SHIFT   15
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_RDB_CLEAR_PACKET_ERRORS_DEFAULT 0x00000000

/* HDMI_RX_0 :: BCH_ECC_CFG :: ENABLE_CLEAR_PACKET_ERRORS_ON_VSYNC [14:14] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_CLEAR_PACKET_ERRORS_ON_VSYNC_MASK 0x00004000
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_CLEAR_PACKET_ERRORS_ON_VSYNC_SHIFT 14
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_CLEAR_PACKET_ERRORS_ON_VSYNC_DEFAULT 0x00000001

/* HDMI_RX_0 :: BCH_ECC_CFG :: ENABLE_CLEAR_PACKET_ERRORS_ON_INTERRUPT [13:13] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_CLEAR_PACKET_ERRORS_ON_INTERRUPT_MASK 0x00002000
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_CLEAR_PACKET_ERRORS_ON_INTERRUPT_SHIFT 13
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_CLEAR_PACKET_ERRORS_ON_INTERRUPT_DEFAULT 0x00000000

/* HDMI_RX_0 :: BCH_ECC_CFG :: COUNT_CORRECTABLE_ERRORS [12:12] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_COUNT_CORRECTABLE_ERRORS_MASK   0x00001000
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_COUNT_CORRECTABLE_ERRORS_SHIFT  12
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_COUNT_CORRECTABLE_ERRORS_DEFAULT 0x00000000

/* HDMI_RX_0 :: BCH_ECC_CFG :: reserved0 [11:06] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_reserved0_MASK                  0x00000fc0
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_reserved0_SHIFT                 6

/* HDMI_RX_0 :: BCH_ECC_CFG :: BCH_BLOCK_SELECT [05:03] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_BLOCK_SELECT_MASK           0x00000038
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_BLOCK_SELECT_SHIFT          3
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_BLOCK_SELECT_DEFAULT        0x00000000

/* HDMI_RX_0 :: BCH_ECC_CFG :: BCH_INT_SEL [02:02] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_INT_SEL_MASK                0x00000004
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_INT_SEL_SHIFT               2
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_INT_SEL_DEFAULT             0x00000000

/* HDMI_RX_0 :: BCH_ECC_CFG :: ENABLE_ECC_TP_INPUT [01:01] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_ECC_TP_INPUT_MASK        0x00000002
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_ECC_TP_INPUT_SHIFT       1
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_ECC_TP_INPUT_DEFAULT     0x00000000

/* HDMI_RX_0 :: BCH_ECC_CFG :: DISABLE_ECC [00:00] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_DISABLE_ECC_MASK                0x00000001
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_DISABLE_ECC_SHIFT               0
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_DISABLE_ECC_DEFAULT             0x00000000

/***************************************************************************
 *PACKET_PROCESSOR_STATUS - Monitor which Packets Updated
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_reserved0_MASK      0xc0000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_reserved0_SHIFT     30

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: AUDIO_FIFO_EMPTY [29:29] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_AUDIO_FIFO_EMPTY_MASK 0x20000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_AUDIO_FIFO_EMPTY_SHIFT 29

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: AUDIO_FIFO_FULL [28:28] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_AUDIO_FIFO_FULL_MASK 0x10000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_AUDIO_FIFO_FULL_SHIFT 28

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_27_LOCKED [27:27] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_27_LOCKED_MASK 0x08000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_27_LOCKED_SHIFT 27

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_26_LOCKED [26:26] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_26_LOCKED_MASK 0x04000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_26_LOCKED_SHIFT 26

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_25_LOCKED [25:25] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_25_LOCKED_MASK 0x02000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_25_LOCKED_SHIFT 25

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_24_LOCKED [24:24] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_24_LOCKED_MASK 0x01000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_24_LOCKED_SHIFT 24

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_23_LOCKED [23:23] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_23_LOCKED_MASK 0x00800000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_23_LOCKED_SHIFT 23

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_22_LOCKED [22:22] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_22_LOCKED_MASK 0x00400000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_22_LOCKED_SHIFT 22

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_21_LOCKED [21:21] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_21_LOCKED_MASK 0x00200000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_21_LOCKED_SHIFT 21

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_20_LOCKED [20:20] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_20_LOCKED_MASK 0x00100000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_20_LOCKED_SHIFT 20

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_19_LOCKED [19:19] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_19_LOCKED_MASK 0x00080000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_19_LOCKED_SHIFT 19

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_18_LOCKED [18:18] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_18_LOCKED_MASK 0x00040000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_18_LOCKED_SHIFT 18

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_17_LOCKED [17:17] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_17_LOCKED_MASK 0x00020000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_17_LOCKED_SHIFT 17

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_16_LOCKED [16:16] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_16_LOCKED_MASK 0x00010000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_16_LOCKED_SHIFT 16

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_15_LOCKED [15:15] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_15_LOCKED_MASK 0x00008000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_15_LOCKED_SHIFT 15

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_14_LOCKED [14:14] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_14_LOCKED_MASK 0x00004000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_14_LOCKED_SHIFT 14

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_13_LOCKED [13:13] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_13_LOCKED_MASK 0x00002000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_13_LOCKED_SHIFT 13

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_12_LOCKED [12:12] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_12_LOCKED_MASK 0x00001000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_12_LOCKED_SHIFT 12

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_11_LOCKED [11:11] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_11_LOCKED_MASK 0x00000800
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_11_LOCKED_SHIFT 11

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_10_LOCKED [10:10] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_10_LOCKED_MASK 0x00000400
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_10_LOCKED_SHIFT 10

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_9_LOCKED [09:09] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_9_LOCKED_MASK 0x00000200
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_9_LOCKED_SHIFT 9

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_8_LOCKED [08:08] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_8_LOCKED_MASK 0x00000100
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_8_LOCKED_SHIFT 8

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_7_LOCKED [07:07] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_7_LOCKED_MASK 0x00000080
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_7_LOCKED_SHIFT 7

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_6_LOCKED [06:06] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_6_LOCKED_MASK 0x00000040
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_6_LOCKED_SHIFT 6

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_5_LOCKED [05:05] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_5_LOCKED_MASK 0x00000020
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_5_LOCKED_SHIFT 5

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_4_LOCKED [04:04] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_4_LOCKED_MASK 0x00000010
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_4_LOCKED_SHIFT 4

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_3_LOCKED [03:03] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_3_LOCKED_MASK 0x00000008
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_3_LOCKED_SHIFT 3

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_2_LOCKED [02:02] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_2_LOCKED_MASK 0x00000004
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_2_LOCKED_SHIFT 2

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_1_LOCKED [01:01] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_1_LOCKED_MASK 0x00000002
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_1_LOCKED_SHIFT 1

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_0_LOCKED [00:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_0_LOCKED_MASK 0x00000001
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_0_LOCKED_SHIFT 0

/***************************************************************************
 *PACKET_PROCESSOR_CONTROL - Control the Packet RAM
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: ENABLE_RAM_PACKET_WRITES [31:31] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_ENABLE_RAM_PACKET_WRITES_MASK 0x80000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_ENABLE_RAM_PACKET_WRITES_SHIFT 31
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_ENABLE_RAM_PACKET_WRITES_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: reserved0 [30:29] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_reserved0_MASK     0x60000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_reserved0_SHIFT    29

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: ENABLE_GCP_WINDOW [28:28] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_ENABLE_GCP_WINDOW_MASK 0x10000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_ENABLE_GCP_WINDOW_SHIFT 28
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_ENABLE_GCP_WINDOW_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_27_LOCKED [27:27] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_27_LOCKED_MASK 0x08000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_27_LOCKED_SHIFT 27
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_27_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_26_LOCKED [26:26] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_26_LOCKED_MASK 0x04000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_26_LOCKED_SHIFT 26
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_26_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_25_LOCKED [25:25] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_25_LOCKED_MASK 0x02000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_25_LOCKED_SHIFT 25
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_25_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_24_LOCKED [24:24] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_24_LOCKED_MASK 0x01000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_24_LOCKED_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_24_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_23_LOCKED [23:23] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_23_LOCKED_MASK 0x00800000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_23_LOCKED_SHIFT 23
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_23_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_22_LOCKED [22:22] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_22_LOCKED_MASK 0x00400000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_22_LOCKED_SHIFT 22
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_22_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_21_LOCKED [21:21] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_21_LOCKED_MASK 0x00200000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_21_LOCKED_SHIFT 21
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_21_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_20_LOCKED [20:20] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_20_LOCKED_MASK 0x00100000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_20_LOCKED_SHIFT 20
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_20_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_19_LOCKED [19:19] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_19_LOCKED_MASK 0x00080000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_19_LOCKED_SHIFT 19
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_19_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_18_LOCKED [18:18] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_18_LOCKED_MASK 0x00040000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_18_LOCKED_SHIFT 18
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_18_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_17_LOCKED [17:17] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_17_LOCKED_MASK 0x00020000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_17_LOCKED_SHIFT 17
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_17_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_16_LOCKED [16:16] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_16_LOCKED_MASK 0x00010000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_16_LOCKED_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_16_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_15_LOCKED [15:15] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_15_LOCKED_MASK 0x00008000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_15_LOCKED_SHIFT 15
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_15_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_14_LOCKED [14:14] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_14_LOCKED_MASK 0x00004000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_14_LOCKED_SHIFT 14
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_14_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_13_LOCKED [13:13] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_13_LOCKED_MASK 0x00002000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_13_LOCKED_SHIFT 13
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_13_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_12_LOCKED [12:12] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_12_LOCKED_MASK 0x00001000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_12_LOCKED_SHIFT 12
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_12_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_11_LOCKED [11:11] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_11_LOCKED_MASK 0x00000800
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_11_LOCKED_SHIFT 11
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_11_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_10_LOCKED [10:10] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_10_LOCKED_MASK 0x00000400
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_10_LOCKED_SHIFT 10
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_10_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_9_LOCKED [09:09] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_9_LOCKED_MASK 0x00000200
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_9_LOCKED_SHIFT 9
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_9_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_8_LOCKED [08:08] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_8_LOCKED_MASK 0x00000100
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_8_LOCKED_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_8_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_7_LOCKED [07:07] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_7_LOCKED_MASK 0x00000080
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_7_LOCKED_SHIFT 7
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_7_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_6_LOCKED [06:06] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_6_LOCKED_MASK 0x00000040
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_6_LOCKED_SHIFT 6
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_6_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_5_LOCKED [05:05] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_5_LOCKED_MASK 0x00000020
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_5_LOCKED_SHIFT 5
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_5_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_4_LOCKED [04:04] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_4_LOCKED_MASK 0x00000010
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_4_LOCKED_SHIFT 4
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_4_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_3_LOCKED [03:03] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_3_LOCKED_MASK 0x00000008
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_3_LOCKED_SHIFT 3
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_3_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_2_LOCKED [02:02] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_2_LOCKED_MASK 0x00000004
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_2_LOCKED_SHIFT 2
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_2_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_1_LOCKED [01:01] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_1_LOCKED_MASK 0x00000002
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_1_LOCKED_SHIFT 1
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_1_LOCKED_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_0_LOCKED [00:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_0_LOCKED_MASK 0x00000001
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_0_LOCKED_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_0_LOCKED_DEFAULT 0x00000000

/***************************************************************************
 *RAM_PACKET_UPDATE_CONFIG - Enable the  PACKET_UPDATE
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_reserved0_MASK     0xf0000000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_reserved0_SHIFT    28

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_27 [27:27] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_27_MASK 0x08000000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_27_SHIFT 27
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_27_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_26 [26:26] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_26_MASK 0x04000000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_26_SHIFT 26
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_26_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_25 [25:25] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_25_MASK 0x02000000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_25_SHIFT 25
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_25_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_24 [24:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_24_MASK 0x01000000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_24_SHIFT 24
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_24_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_23 [23:23] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_23_MASK 0x00800000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_23_SHIFT 23
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_23_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_22 [22:22] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_22_MASK 0x00400000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_22_SHIFT 22
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_22_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_21 [21:21] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_21_MASK 0x00200000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_21_SHIFT 21
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_21_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_20 [20:20] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_20_MASK 0x00100000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_20_SHIFT 20
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_20_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_19 [19:19] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_19_MASK 0x00080000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_19_SHIFT 19
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_19_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_18 [18:18] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_18_MASK 0x00040000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_18_SHIFT 18
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_18_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_17 [17:17] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_17_MASK 0x00020000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_17_SHIFT 17
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_17_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_16 [16:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_16_MASK 0x00010000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_16_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_16_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_15 [15:15] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_15_MASK 0x00008000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_15_SHIFT 15
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_15_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_14 [14:14] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_14_MASK 0x00004000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_14_SHIFT 14
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_14_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_13 [13:13] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_13_MASK 0x00002000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_13_SHIFT 13
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_13_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_12 [12:12] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_12_MASK 0x00001000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_12_SHIFT 12
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_12_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_11 [11:11] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_11_MASK 0x00000800
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_11_SHIFT 11
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_11_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_10 [10:10] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_10_MASK 0x00000400
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_10_SHIFT 10
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_10_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_9 [09:09] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_9_MASK 0x00000200
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_9_SHIFT 9
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_9_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_8 [08:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_8_MASK 0x00000100
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_8_SHIFT 8
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_8_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_7 [07:07] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_7_MASK 0x00000080
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_7_SHIFT 7
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_7_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_6 [06:06] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_6_MASK 0x00000040
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_6_SHIFT 6
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_6_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_5 [05:05] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_5_MASK 0x00000020
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_5_SHIFT 5
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_5_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_4 [04:04] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_4_MASK 0x00000010
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_4_SHIFT 4
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_4_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_3 [03:03] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_3_MASK 0x00000008
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_3_SHIFT 3
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_3_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_2 [02:02] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_2_MASK 0x00000004
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_2_SHIFT 2
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_2_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_1 [01:01] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_1_MASK 0x00000002
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_1_SHIFT 1
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_1_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_0 [00:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_0_MASK 0x00000001
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_0_SHIFT 0
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_0_DEFAULT 0x00000000

/***************************************************************************
 *RAM_PACKET_IRQ_ENABLE - Enable the  PACKET_UPDATE Interrupt
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_reserved0_MASK        0xf0000000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_reserved0_SHIFT       28

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_27 [27:27] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_27_MASK 0x08000000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_27_SHIFT 27
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_27_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_26 [26:26] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_26_MASK 0x04000000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_26_SHIFT 26
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_26_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_25 [25:25] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_25_MASK 0x02000000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_25_SHIFT 25
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_25_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_24 [24:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_24_MASK 0x01000000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_24_SHIFT 24
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_24_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_23 [23:23] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_23_MASK 0x00800000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_23_SHIFT 23
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_23_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_22 [22:22] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_22_MASK 0x00400000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_22_SHIFT 22
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_22_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_21 [21:21] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_21_MASK 0x00200000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_21_SHIFT 21
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_21_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_20 [20:20] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_20_MASK 0x00100000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_20_SHIFT 20
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_20_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_19 [19:19] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_19_MASK 0x00080000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_19_SHIFT 19
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_19_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_18 [18:18] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_18_MASK 0x00040000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_18_SHIFT 18
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_18_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_17 [17:17] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_17_MASK 0x00020000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_17_SHIFT 17
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_17_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_16 [16:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_16_MASK 0x00010000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_16_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_16_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_15 [15:15] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_15_MASK 0x00008000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_15_SHIFT 15
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_15_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_14 [14:14] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_14_MASK 0x00004000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_14_SHIFT 14
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_14_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_13 [13:13] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_13_MASK 0x00002000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_13_SHIFT 13
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_13_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_12 [12:12] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_12_MASK 0x00001000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_12_SHIFT 12
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_12_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_11 [11:11] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_11_MASK 0x00000800
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_11_SHIFT 11
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_11_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_10 [10:10] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_10_MASK 0x00000400
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_10_SHIFT 10
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_10_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_9 [09:09] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_9_MASK 0x00000200
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_9_SHIFT 9
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_9_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_8 [08:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_8_MASK 0x00000100
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_8_SHIFT 8
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_8_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_7 [07:07] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_7_MASK 0x00000080
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_7_SHIFT 7
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_7_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_6 [06:06] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_6_MASK 0x00000040
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_6_SHIFT 6
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_6_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_5 [05:05] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_5_MASK 0x00000020
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_5_SHIFT 5
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_5_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_4 [04:04] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_4_MASK 0x00000010
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_4_SHIFT 4
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_4_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_3 [03:03] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_3_MASK 0x00000008
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_3_SHIFT 3
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_3_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_2 [02:02] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_2_MASK 0x00000004
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_2_SHIFT 2
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_2_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_1 [01:01] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_1_MASK 0x00000002
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_1_SHIFT 1
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_1_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_0 [00:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_0_MASK 0x00000001
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_0_SHIFT 0
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_0_DEFAULT 0x00000000

/***************************************************************************
 *PACKET_STOP_SYNC_SELECT - Control Register for Packet Stop Sync Selection
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_reserved0_MASK      0xf0000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_reserved0_SHIFT     28

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_27_SYNC_SELECT [27:27] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_27_SYNC_SELECT_MASK 0x08000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_27_SYNC_SELECT_SHIFT 27
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_27_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_26_SYNC_SELECT [26:26] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_26_SYNC_SELECT_MASK 0x04000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_26_SYNC_SELECT_SHIFT 26
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_26_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_25_SYNC_SELECT [25:25] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_25_SYNC_SELECT_MASK 0x02000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_25_SYNC_SELECT_SHIFT 25
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_25_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_24_SYNC_SELECT [24:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_24_SYNC_SELECT_MASK 0x01000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_24_SYNC_SELECT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_24_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_23_SYNC_SELECT [23:23] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_23_SYNC_SELECT_MASK 0x00800000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_23_SYNC_SELECT_SHIFT 23
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_23_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_22_SYNC_SELECT [22:22] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_22_SYNC_SELECT_MASK 0x00400000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_22_SYNC_SELECT_SHIFT 22
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_22_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_21_SYNC_SELECT [21:21] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_21_SYNC_SELECT_MASK 0x00200000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_21_SYNC_SELECT_SHIFT 21
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_21_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_20_SYNC_SELECT [20:20] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_20_SYNC_SELECT_MASK 0x00100000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_20_SYNC_SELECT_SHIFT 20
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_20_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_19_SYNC_SELECT [19:19] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_19_SYNC_SELECT_MASK 0x00080000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_19_SYNC_SELECT_SHIFT 19
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_19_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_18_SYNC_SELECT [18:18] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_18_SYNC_SELECT_MASK 0x00040000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_18_SYNC_SELECT_SHIFT 18
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_18_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_17_SYNC_SELECT [17:17] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_17_SYNC_SELECT_MASK 0x00020000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_17_SYNC_SELECT_SHIFT 17
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_17_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_16_SYNC_SELECT [16:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_16_SYNC_SELECT_MASK 0x00010000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_16_SYNC_SELECT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_16_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_15_SYNC_SELECT [15:15] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_15_SYNC_SELECT_MASK 0x00008000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_15_SYNC_SELECT_SHIFT 15
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_15_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_14_SYNC_SELECT [14:14] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_14_SYNC_SELECT_MASK 0x00004000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_14_SYNC_SELECT_SHIFT 14
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_14_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_13_SYNC_SELECT [13:13] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_13_SYNC_SELECT_MASK 0x00002000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_13_SYNC_SELECT_SHIFT 13
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_13_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_12_SYNC_SELECT [12:12] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_12_SYNC_SELECT_MASK 0x00001000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_12_SYNC_SELECT_SHIFT 12
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_12_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_11_SYNC_SELECT [11:11] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_11_SYNC_SELECT_MASK 0x00000800
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_11_SYNC_SELECT_SHIFT 11
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_11_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_10_SYNC_SELECT [10:10] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_10_SYNC_SELECT_MASK 0x00000400
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_10_SYNC_SELECT_SHIFT 10
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_10_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_9_SYNC_SELECT [09:09] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_9_SYNC_SELECT_MASK 0x00000200
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_9_SYNC_SELECT_SHIFT 9
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_9_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_8_SYNC_SELECT [08:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_8_SYNC_SELECT_MASK 0x00000100
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_8_SYNC_SELECT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_8_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_7_SYNC_SELECT [07:07] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_7_SYNC_SELECT_MASK 0x00000080
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_7_SYNC_SELECT_SHIFT 7
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_7_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_6_SYNC_SELECT [06:06] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_6_SYNC_SELECT_MASK 0x00000040
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_6_SYNC_SELECT_SHIFT 6
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_6_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_5_SYNC_SELECT [05:05] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_5_SYNC_SELECT_MASK 0x00000020
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_5_SYNC_SELECT_SHIFT 5
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_5_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_4_SYNC_SELECT [04:04] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_4_SYNC_SELECT_MASK 0x00000010
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_4_SYNC_SELECT_SHIFT 4
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_4_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_3_SYNC_SELECT [03:03] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_3_SYNC_SELECT_MASK 0x00000008
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_3_SYNC_SELECT_SHIFT 3
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_3_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_2_SYNC_SELECT [02:02] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_2_SYNC_SELECT_MASK 0x00000004
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_2_SYNC_SELECT_SHIFT 2
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_2_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_1_SYNC_SELECT [01:01] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_1_SYNC_SELECT_MASK 0x00000002
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_1_SYNC_SELECT_SHIFT 1
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_1_SYNC_SELECT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_0_SYNC_SELECT [00:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_0_SYNC_SELECT_MASK 0x00000001
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_0_SYNC_SELECT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_0_SYNC_SELECT_DEFAULT 0x00000001

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_0 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_0 :: RAM_PACKET_3_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_3_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_3_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_3_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_0 :: RAM_PACKET_2_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_2_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_2_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_2_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_0 :: RAM_PACKET_1_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_1_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_1_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_1_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_0 :: RAM_PACKET_0_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_0_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_0_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_0_MAX_SYNC_COUNT_DEFAULT 0x00000009

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_1 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_1 :: RAM_PACKET_7_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_7_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_7_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_7_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_1 :: RAM_PACKET_6_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_6_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_6_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_6_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_1 :: RAM_PACKET_5_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_5_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_5_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_5_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_1 :: RAM_PACKET_4_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_4_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_4_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_4_MAX_SYNC_COUNT_DEFAULT 0x00000009

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_2 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_2 :: RAM_PACKET_11_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_11_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_11_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_11_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_2 :: RAM_PACKET_10_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_10_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_10_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_10_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_2 :: RAM_PACKET_9_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_9_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_9_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_9_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_2 :: RAM_PACKET_8_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_8_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_8_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_8_MAX_SYNC_COUNT_DEFAULT 0x00000009

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_3 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_3 :: RAM_PACKET_15_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_15_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_15_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_15_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_3 :: RAM_PACKET_14_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_14_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_14_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_14_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_3 :: RAM_PACKET_13_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_13_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_13_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_13_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_3 :: RAM_PACKET_12_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_12_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_12_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_12_MAX_SYNC_COUNT_DEFAULT 0x00000009

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_4 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_4 :: RAM_PACKET_19_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_19_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_19_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_19_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_4 :: RAM_PACKET_18_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_18_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_18_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_18_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_4 :: RAM_PACKET_17_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_17_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_17_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_17_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_4 :: RAM_PACKET_16_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_16_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_16_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_16_MAX_SYNC_COUNT_DEFAULT 0x00000009

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_5 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_5 :: RAM_PACKET_23_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_23_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_23_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_23_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_5 :: RAM_PACKET_22_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_22_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_22_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_22_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_5 :: RAM_PACKET_21_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_21_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_21_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_21_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_5 :: RAM_PACKET_20_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_20_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_20_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_20_MAX_SYNC_COUNT_DEFAULT 0x00000009

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_6 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_6 :: RAM_PACKET_27_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_27_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_27_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_27_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_6 :: RAM_PACKET_26_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_26_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_26_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_26_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_6 :: RAM_PACKET_25_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_25_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_25_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_25_MAX_SYNC_COUNT_DEFAULT 0x00000009

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_6 :: RAM_PACKET_24_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_24_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_24_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_24_MAX_SYNC_COUNT_DEFAULT 0x00000009

/***************************************************************************
 *ENABLE_PACKET_STOP_DETECT - Control register to enable the Packet Stop Detection Circuit for each type of packet
 ***************************************************************************/
/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_reserved0_MASK    0xf0000000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_reserved0_SHIFT   28

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_27_STOP_DETECT [27:27] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_27_STOP_DETECT_MASK 0x08000000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_27_STOP_DETECT_SHIFT 27
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_27_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_26_STOP_DETECT [26:26] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_26_STOP_DETECT_MASK 0x04000000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_26_STOP_DETECT_SHIFT 26
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_26_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_25_STOP_DETECT [25:25] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_25_STOP_DETECT_MASK 0x02000000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_25_STOP_DETECT_SHIFT 25
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_25_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_24_STOP_DETECT [24:24] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_24_STOP_DETECT_MASK 0x01000000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_24_STOP_DETECT_SHIFT 24
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_24_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_23_STOP_DETECT [23:23] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_23_STOP_DETECT_MASK 0x00800000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_23_STOP_DETECT_SHIFT 23
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_23_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_22_STOP_DETECT [22:22] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_22_STOP_DETECT_MASK 0x00400000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_22_STOP_DETECT_SHIFT 22
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_22_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_21_STOP_DETECT [21:21] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_21_STOP_DETECT_MASK 0x00200000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_21_STOP_DETECT_SHIFT 21
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_21_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_20_STOP_DETECT [20:20] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_20_STOP_DETECT_MASK 0x00100000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_20_STOP_DETECT_SHIFT 20
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_20_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_19_STOP_DETECT [19:19] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_19_STOP_DETECT_MASK 0x00080000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_19_STOP_DETECT_SHIFT 19
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_19_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_18_STOP_DETECT [18:18] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_18_STOP_DETECT_MASK 0x00040000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_18_STOP_DETECT_SHIFT 18
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_18_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_17_STOP_DETECT [17:17] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_17_STOP_DETECT_MASK 0x00020000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_17_STOP_DETECT_SHIFT 17
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_17_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_16_STOP_DETECT [16:16] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_16_STOP_DETECT_MASK 0x00010000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_16_STOP_DETECT_SHIFT 16
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_16_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_15_STOP_DETECT [15:15] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_15_STOP_DETECT_MASK 0x00008000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_15_STOP_DETECT_SHIFT 15
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_15_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_14_STOP_DETECT [14:14] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_14_STOP_DETECT_MASK 0x00004000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_14_STOP_DETECT_SHIFT 14
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_14_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_13_STOP_DETECT [13:13] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_13_STOP_DETECT_MASK 0x00002000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_13_STOP_DETECT_SHIFT 13
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_13_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_12_STOP_DETECT [12:12] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_12_STOP_DETECT_MASK 0x00001000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_12_STOP_DETECT_SHIFT 12
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_12_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_11_STOP_DETECT [11:11] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_11_STOP_DETECT_MASK 0x00000800
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_11_STOP_DETECT_SHIFT 11
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_11_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_10_STOP_DETECT [10:10] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_10_STOP_DETECT_MASK 0x00000400
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_10_STOP_DETECT_SHIFT 10
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_10_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_9_STOP_DETECT [09:09] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_9_STOP_DETECT_MASK 0x00000200
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_9_STOP_DETECT_SHIFT 9
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_9_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_8_STOP_DETECT [08:08] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_8_STOP_DETECT_MASK 0x00000100
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_8_STOP_DETECT_SHIFT 8
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_8_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_7_STOP_DETECT [07:07] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_7_STOP_DETECT_MASK 0x00000080
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_7_STOP_DETECT_SHIFT 7
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_7_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_6_STOP_DETECT [06:06] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_6_STOP_DETECT_MASK 0x00000040
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_6_STOP_DETECT_SHIFT 6
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_6_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_5_STOP_DETECT [05:05] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_5_STOP_DETECT_MASK 0x00000020
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_5_STOP_DETECT_SHIFT 5
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_5_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_4_STOP_DETECT [04:04] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_4_STOP_DETECT_MASK 0x00000010
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_4_STOP_DETECT_SHIFT 4
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_4_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_3_STOP_DETECT [03:03] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_3_STOP_DETECT_MASK 0x00000008
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_3_STOP_DETECT_SHIFT 3
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_3_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_2_STOP_DETECT [02:02] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_2_STOP_DETECT_MASK 0x00000004
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_2_STOP_DETECT_SHIFT 2
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_2_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_1_STOP_DETECT [01:01] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_1_STOP_DETECT_MASK 0x00000002
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_1_STOP_DETECT_SHIFT 1
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_1_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_0_STOP_DETECT [00:00] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_0_STOP_DETECT_MASK 0x00000001
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_0_STOP_DETECT_SHIFT 0
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_0_STOP_DETECT_DEFAULT 0x00000000

/***************************************************************************
 *PACKET_STOP_DETECT_STATUS - Status of Packet Stop Detection Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_reserved0_MASK    0xf0000000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_reserved0_SHIFT   28

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_27_STOP_DETECT [27:27] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_27_STOP_DETECT_MASK 0x08000000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_27_STOP_DETECT_SHIFT 27

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_26_STOP_DETECT [26:26] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_26_STOP_DETECT_MASK 0x04000000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_26_STOP_DETECT_SHIFT 26

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_25_STOP_DETECT [25:25] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_25_STOP_DETECT_MASK 0x02000000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_25_STOP_DETECT_SHIFT 25

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_24_STOP_DETECT [24:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_24_STOP_DETECT_MASK 0x01000000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_24_STOP_DETECT_SHIFT 24

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_23_STOP_DETECT [23:23] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_23_STOP_DETECT_MASK 0x00800000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_23_STOP_DETECT_SHIFT 23

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_22_STOP_DETECT [22:22] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_22_STOP_DETECT_MASK 0x00400000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_22_STOP_DETECT_SHIFT 22

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_21_STOP_DETECT [21:21] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_21_STOP_DETECT_MASK 0x00200000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_21_STOP_DETECT_SHIFT 21

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_20_STOP_DETECT [20:20] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_20_STOP_DETECT_MASK 0x00100000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_20_STOP_DETECT_SHIFT 20

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_19_STOP_DETECT [19:19] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_19_STOP_DETECT_MASK 0x00080000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_19_STOP_DETECT_SHIFT 19

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_18_STOP_DETECT [18:18] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_18_STOP_DETECT_MASK 0x00040000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_18_STOP_DETECT_SHIFT 18

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_17_STOP_DETECT [17:17] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_17_STOP_DETECT_MASK 0x00020000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_17_STOP_DETECT_SHIFT 17

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_16_STOP_DETECT [16:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_16_STOP_DETECT_MASK 0x00010000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_16_STOP_DETECT_SHIFT 16

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_15_STOP_DETECT [15:15] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_15_STOP_DETECT_MASK 0x00008000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_15_STOP_DETECT_SHIFT 15

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_14_STOP_DETECT [14:14] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_14_STOP_DETECT_MASK 0x00004000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_14_STOP_DETECT_SHIFT 14

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_13_STOP_DETECT [13:13] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_13_STOP_DETECT_MASK 0x00002000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_13_STOP_DETECT_SHIFT 13

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_12_STOP_DETECT [12:12] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_12_STOP_DETECT_MASK 0x00001000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_12_STOP_DETECT_SHIFT 12

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_11_STOP_DETECT [11:11] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_11_STOP_DETECT_MASK 0x00000800
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_11_STOP_DETECT_SHIFT 11

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_10_STOP_DETECT [10:10] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_10_STOP_DETECT_MASK 0x00000400
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_10_STOP_DETECT_SHIFT 10

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_9_STOP_DETECT [09:09] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_9_STOP_DETECT_MASK 0x00000200
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_9_STOP_DETECT_SHIFT 9

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_8_STOP_DETECT [08:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_8_STOP_DETECT_MASK 0x00000100
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_8_STOP_DETECT_SHIFT 8

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_7_STOP_DETECT [07:07] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_7_STOP_DETECT_MASK 0x00000080
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_7_STOP_DETECT_SHIFT 7

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_6_STOP_DETECT [06:06] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_6_STOP_DETECT_MASK 0x00000040
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_6_STOP_DETECT_SHIFT 6

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_5_STOP_DETECT [05:05] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_5_STOP_DETECT_MASK 0x00000020
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_5_STOP_DETECT_SHIFT 5

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_4_STOP_DETECT [04:04] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_4_STOP_DETECT_MASK 0x00000010
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_4_STOP_DETECT_SHIFT 4

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_3_STOP_DETECT [03:03] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_3_STOP_DETECT_MASK 0x00000008
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_3_STOP_DETECT_SHIFT 3

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_2_STOP_DETECT [02:02] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_2_STOP_DETECT_MASK 0x00000004
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_2_STOP_DETECT_SHIFT 2

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_1_STOP_DETECT [01:01] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_1_STOP_DETECT_MASK 0x00000002
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_1_STOP_DETECT_SHIFT 1

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_0_STOP_DETECT [00:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_0_STOP_DETECT_MASK 0x00000001
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_0_STOP_DETECT_SHIFT 0

/***************************************************************************
 *PACKET_STOP_CLEAR_DETECT - Control to Clear the Stop Detected Bits
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_reserved0_MASK     0xf0000000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_reserved0_SHIFT    28

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_27_STOP_DETECT [27:27] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_27_STOP_DETECT_MASK 0x08000000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_27_STOP_DETECT_SHIFT 27
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_27_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_26_STOP_DETECT [26:26] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_26_STOP_DETECT_MASK 0x04000000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_26_STOP_DETECT_SHIFT 26
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_26_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_25_STOP_DETECT [25:25] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_25_STOP_DETECT_MASK 0x02000000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_25_STOP_DETECT_SHIFT 25
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_25_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_24_STOP_DETECT [24:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_24_STOP_DETECT_MASK 0x01000000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_24_STOP_DETECT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_24_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_23_STOP_DETECT [23:23] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_23_STOP_DETECT_MASK 0x00800000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_23_STOP_DETECT_SHIFT 23
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_23_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_22_STOP_DETECT [22:22] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_22_STOP_DETECT_MASK 0x00400000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_22_STOP_DETECT_SHIFT 22
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_22_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_21_STOP_DETECT [21:21] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_21_STOP_DETECT_MASK 0x00200000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_21_STOP_DETECT_SHIFT 21
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_21_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_20_STOP_DETECT [20:20] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_20_STOP_DETECT_MASK 0x00100000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_20_STOP_DETECT_SHIFT 20
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_20_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_19_STOP_DETECT [19:19] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_19_STOP_DETECT_MASK 0x00080000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_19_STOP_DETECT_SHIFT 19
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_19_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_18_STOP_DETECT [18:18] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_18_STOP_DETECT_MASK 0x00040000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_18_STOP_DETECT_SHIFT 18
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_18_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_17_STOP_DETECT [17:17] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_17_STOP_DETECT_MASK 0x00020000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_17_STOP_DETECT_SHIFT 17
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_17_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_16_STOP_DETECT [16:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_16_STOP_DETECT_MASK 0x00010000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_16_STOP_DETECT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_16_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_15_STOP_DETECT [15:15] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_15_STOP_DETECT_MASK 0x00008000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_15_STOP_DETECT_SHIFT 15
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_15_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_14_STOP_DETECT [14:14] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_14_STOP_DETECT_MASK 0x00004000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_14_STOP_DETECT_SHIFT 14
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_14_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_13_STOP_DETECT [13:13] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_13_STOP_DETECT_MASK 0x00002000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_13_STOP_DETECT_SHIFT 13
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_13_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_12_STOP_DETECT [12:12] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_12_STOP_DETECT_MASK 0x00001000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_12_STOP_DETECT_SHIFT 12
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_12_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_11_STOP_DETECT [11:11] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_11_STOP_DETECT_MASK 0x00000800
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_11_STOP_DETECT_SHIFT 11
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_11_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_10_STOP_DETECT [10:10] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_10_STOP_DETECT_MASK 0x00000400
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_10_STOP_DETECT_SHIFT 10
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_10_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_9_STOP_DETECT [09:09] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_9_STOP_DETECT_MASK 0x00000200
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_9_STOP_DETECT_SHIFT 9
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_9_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_8_STOP_DETECT [08:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_8_STOP_DETECT_MASK 0x00000100
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_8_STOP_DETECT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_8_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_7_STOP_DETECT [07:07] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_7_STOP_DETECT_MASK 0x00000080
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_7_STOP_DETECT_SHIFT 7
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_7_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_6_STOP_DETECT [06:06] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_6_STOP_DETECT_MASK 0x00000040
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_6_STOP_DETECT_SHIFT 6
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_6_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_5_STOP_DETECT [05:05] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_5_STOP_DETECT_MASK 0x00000020
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_5_STOP_DETECT_SHIFT 5
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_5_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_4_STOP_DETECT [04:04] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_4_STOP_DETECT_MASK 0x00000010
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_4_STOP_DETECT_SHIFT 4
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_4_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_3_STOP_DETECT [03:03] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_3_STOP_DETECT_MASK 0x00000008
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_3_STOP_DETECT_SHIFT 3
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_3_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_2_STOP_DETECT [02:02] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_2_STOP_DETECT_MASK 0x00000004
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_2_STOP_DETECT_SHIFT 2
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_2_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_1_STOP_DETECT [01:01] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_1_STOP_DETECT_MASK 0x00000002
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_1_STOP_DETECT_SHIFT 1
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_1_STOP_DETECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_0_STOP_DETECT [00:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_0_STOP_DETECT_MASK 0x00000001
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_0_STOP_DETECT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_0_STOP_DETECT_DEFAULT 0x00000000

/***************************************************************************
 *PACKET_PROCESSOR_AUDIO_CTS - HDMI Cyclic Time Stamp
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_AUDIO_CTS :: reserved0 [31:20] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS_reserved0_MASK   0xfff00000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS_reserved0_SHIFT  20

/* HDMI_RX_0 :: PACKET_PROCESSOR_AUDIO_CTS :: CTS [19:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS_CTS_MASK         0x000fffff
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS_CTS_SHIFT        0
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS_CTS_DEFAULT      0x00000000

/***************************************************************************
 *PACKET_PROCESSOR_AUDIO_N - HDMI N Value for Computing the Cyclic Time Stamp
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_AUDIO_N :: reserved0 [31:20] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N_reserved0_MASK     0xfff00000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N_reserved0_SHIFT    20

/* HDMI_RX_0 :: PACKET_PROCESSOR_AUDIO_N :: N [19:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N_N_MASK             0x000fffff
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N_N_SHIFT            0
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N_N_DEFAULT          0x00000000

/***************************************************************************
 *PACKET_PROCESSOR_CHN_STAT_3_0 - Packet Processor: Audio Channel Status Bits 31:0
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_3_0 :: CHANNEL_STATUS_31_28 [31:28] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_31_28_MASK 0xf0000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_31_28_SHIFT 28

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_3_0 :: CHANNEL_STATUS_27_24_AUDIO_FREQ [27:24] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_27_24_AUDIO_FREQ_MASK 0x0f000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_27_24_AUDIO_FREQ_SHIFT 24

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_3_0 :: CHANNEL_STATUS_23_16 [23:16] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_23_16_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_23_16_SHIFT 16

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_3_0 :: CHANNEL_STATUS_15_8 [15:08] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_15_8_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_15_8_SHIFT 8

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_3_0 :: CHANNEL_STATUS_7_0 [07:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_7_0_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_7_0_SHIFT 0

/***************************************************************************
 *PACKET_PROCESSOR_CHN_STAT_7_4 - Packet Processor: Audio Channel Status Bits 63:32
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_7_4 :: CHANNEL_STATUS_63_56 [31:24] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_63_56_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_63_56_SHIFT 24

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_7_4 :: CHANNEL_STATUS_55_48 [23:16] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_55_48_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_55_48_SHIFT 16

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_7_4 :: CHANNEL_STATUS_47_40 [15:08] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_47_40_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_47_40_SHIFT 8

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_7_4 :: CHANNEL_STATUS_39_32 [07:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_39_32_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_39_32_SHIFT 0

/***************************************************************************
 *PACKET_PROCESSOR_CFG - Packet Processor Configuration register
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: INIT_RAM_PACKET [31:31] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_MASK   0x80000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_SHIFT  31
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: INIT_RAM_PACKET_ON_HOTPLUG [30:30] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_ON_HOTPLUG_MASK 0x40000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_ON_HOTPLUG_SHIFT 30
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_ON_HOTPLUG_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: INIT_RAM_PACKET_ON_HDMI_TO_DVI_TRANSITION [29:29] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_ON_HDMI_TO_DVI_TRANSITION_MASK 0x20000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_ON_HDMI_TO_DVI_TRANSITION_SHIFT 29
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_ON_HDMI_TO_DVI_TRANSITION_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: ZERO_AUDIO_DATA_ON_SAMPLE_PRESENT_ERROR [28:28] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_ZERO_AUDIO_DATA_ON_SAMPLE_PRESENT_ERROR_MASK 0x10000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_ZERO_AUDIO_DATA_ON_SAMPLE_PRESENT_ERROR_SHIFT 28
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_ZERO_AUDIO_DATA_ON_SAMPLE_PRESENT_ERROR_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: SAMPLE_FLAT [27:24] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAMPLE_FLAT_MASK       0x0f000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAMPLE_FLAT_SHIFT      24
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAMPLE_FLAT_DEFAULT    0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: FORCE_SAMPLE_FLAT [23:23] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_SAMPLE_FLAT_MASK 0x00800000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_SAMPLE_FLAT_SHIFT 23
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_SAMPLE_FLAT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: USE_AVMUTE_FOR_MAI_FORMAT_MUTE [22:22] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_USE_AVMUTE_FOR_MAI_FORMAT_MUTE_MASK 0x00400000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_USE_AVMUTE_FOR_MAI_FORMAT_MUTE_SHIFT 22
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_USE_AVMUTE_FOR_MAI_FORMAT_MUTE_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: SMOOTH_MODE [21:21] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SMOOTH_MODE_MASK       0x00200000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SMOOTH_MODE_SHIFT      21
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SMOOTH_MODE_DEFAULT    0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: DISABLE_MAI_BUS [20:20] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_DISABLE_MAI_BUS_MASK   0x00100000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_DISABLE_MAI_BUS_SHIFT  20
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_DISABLE_MAI_BUS_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: REVERSE_MAI_FORMAT [19:19] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_REVERSE_MAI_FORMAT_MASK 0x00080000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_REVERSE_MAI_FORMAT_SHIFT 19
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_REVERSE_MAI_FORMAT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: FORCE_SAMPLE_PRESENT [18:18] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_SAMPLE_PRESENT_MASK 0x00040000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_SAMPLE_PRESENT_SHIFT 18
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_SAMPLE_PRESENT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: SPEAKER_ACTIVE [17:10] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SPEAKER_ACTIVE_MASK    0x0003fc00
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SPEAKER_ACTIVE_SHIFT   10
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SPEAKER_ACTIVE_DEFAULT 0x00000003

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: reserved0 [09:07] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_reserved0_MASK         0x00000380
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_reserved0_SHIFT        7

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: CONFIG_VALIDITY_BIT [06:06] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_CONFIG_VALIDITY_BIT_MASK 0x00000040
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_CONFIG_VALIDITY_BIT_SHIFT 6
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_CONFIG_VALIDITY_BIT_DEFAULT 0x00000001

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: FORCE_LAYOUT_1 [05:05] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_LAYOUT_1_MASK    0x00000020
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_LAYOUT_1_SHIFT   5
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_LAYOUT_1_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: FORCE_LAYOUT_0 [04:04] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_LAYOUT_0_MASK    0x00000010
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_LAYOUT_0_SHIFT   4
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_LAYOUT_0_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: SAVE_CHNL_STAT_EVEN_IF_ERROR [03:03] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAVE_CHNL_STAT_EVEN_IF_ERROR_MASK 0x00000008
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAVE_CHNL_STAT_EVEN_IF_ERROR_SHIFT 3
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAVE_CHNL_STAT_EVEN_IF_ERROR_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: SAVE_PACKETS_EVEN_IF_ERROR [02:02] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAVE_PACKETS_EVEN_IF_ERROR_MASK 0x00000004
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAVE_PACKETS_EVEN_IF_ERROR_SHIFT 2
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAVE_PACKETS_EVEN_IF_ERROR_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: ZERO_AUDIO_ON_SAMPLE_FLAT [01:01] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_ZERO_AUDIO_ON_SAMPLE_FLAT_MASK 0x00000002
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_ZERO_AUDIO_ON_SAMPLE_FLAT_SHIFT 1
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_ZERO_AUDIO_ON_SAMPLE_FLAT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: CHANNEL_STATUS_SELECT [00:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_CHANNEL_STATUS_SELECT_MASK 0x00000001
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_CHANNEL_STATUS_SELECT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_CHANNEL_STATUS_SELECT_DEFAULT 0x00000000

/***************************************************************************
 *PKT_ACR_CFG_1 - Audio Packet Clock Recovery PKT_ACR_CFG_1
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_CFG_1 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_1_reserved0_MASK                0xff000000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_1_reserved0_SHIFT               24

/* HDMI_RX_0 :: PKT_ACR_CFG_1 :: ACQ_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_1_ACQ_COUNT_MASK                0x00ffffff
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_1_ACQ_COUNT_SHIFT               0
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_1_ACQ_COUNT_DEFAULT             0x00080000

/***************************************************************************
 *PKT_ACR_CFG_2 - Audio Packet Clock Recovery PKT_ACR_CFG_2
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_CFG_2 :: NCO_OFFSET [31:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_2_NCO_OFFSET_MASK               0xffffffff
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_2_NCO_OFFSET_SHIFT              0
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_2_NCO_OFFSET_DEFAULT            0x00000000

/***************************************************************************
 *PKT_ACR_CFG_3 - Audio Packet Clock Recovery PKT_ACR_CFG_3
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_CFG_3 :: reserved0 [31:20] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_reserved0_MASK                0xfff00000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_reserved0_SHIFT               20

/* HDMI_RX_0 :: PKT_ACR_CFG_3 :: LAYOUT1_SUB_MASK [19:16] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_LAYOUT1_SUB_MASK_MASK         0x000f0000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_LAYOUT1_SUB_MASK_SHIFT        16
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_LAYOUT1_SUB_MASK_DEFAULT      0x00000001

/* HDMI_RX_0 :: PKT_ACR_CFG_3 :: FIFO_INIT_LIMIT [15:08] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_FIFO_INIT_LIMIT_MASK          0x0000ff00
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_FIFO_INIT_LIMIT_SHIFT         8
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_FIFO_INIT_LIMIT_DEFAULT       0x00000080

/* HDMI_RX_0 :: PKT_ACR_CFG_3 :: FIFO_OFFSET [07:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_FIFO_OFFSET_MASK              0x000000ff
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_FIFO_OFFSET_SHIFT             0
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_FIFO_OFFSET_DEFAULT           0x00000080

/***************************************************************************
 *PKT_ACR_CFG_4 - Audio Packet Clock Recovery PKT_ACR_CFG_4
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_CFG_4 :: reserved0 [31:15] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_4_reserved0_MASK                0xffff8000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_4_reserved0_SHIFT               15

/* HDMI_RX_0 :: PKT_ACR_CFG_4 :: EST_COUNT [14:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_4_EST_COUNT_MASK                0x00007fff
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_4_EST_COUNT_SHIFT               0
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_4_EST_COUNT_DEFAULT             0x00001000

/***************************************************************************
 *PKT_ACR_CFG_5 - Audio Packet Clock Recovery PKT_ACR_CFG_5
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_CFG_5 :: reserved0 [31:21] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_reserved0_MASK                0xffe00000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_reserved0_SHIFT               21

/* HDMI_RX_0 :: PKT_ACR_CFG_5 :: EST_COUNT_SHIFT [20:16] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_EST_COUNT_SHIFT_MASK          0x001f0000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_EST_COUNT_SHIFT_SHIFT         16
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_EST_COUNT_SHIFT_DEFAULT       0x0000000d

/* HDMI_RX_0 :: PKT_ACR_CFG_5 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_reserved1_MASK                0x0000e000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_reserved1_SHIFT               13

/* HDMI_RX_0 :: PKT_ACR_CFG_5 :: ACC_ACQ_COEF [12:08] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_ACC_ACQ_COEF_MASK             0x00001f00
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_ACC_ACQ_COEF_SHIFT            8
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_ACC_ACQ_COEF_DEFAULT          0x00000008

/* HDMI_RX_0 :: PKT_ACR_CFG_5 :: reserved2 [07:05] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_reserved2_MASK                0x000000e0
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_reserved2_SHIFT               5

/* HDMI_RX_0 :: PKT_ACR_CFG_5 :: ACC_TRACK_COEF [04:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_ACC_TRACK_COEF_MASK           0x0000001f
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_ACC_TRACK_COEF_SHIFT          0
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_ACC_TRACK_COEF_DEFAULT        0x00000008

/***************************************************************************
 *PKT_ACR_STATUS_0 - Audio Packet Clock Recovery PKT_ACR_STATUS_0
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_STATUS_0 :: FCW_EST [31:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_0_FCW_EST_MASK               0xffffffff
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_0_FCW_EST_SHIFT              0

/***************************************************************************
 *PKT_ACR_STATUS_1 - Audio Packet Clock Recovery PKT_ACR_STATUS_1
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_STATUS_1 :: ACC_ERROR [31:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_1_ACC_ERROR_MASK             0xffffffff
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_1_ACC_ERROR_SHIFT            0

/***************************************************************************
 *PKT_ACR_STATUS_2 - Audio Packet Clock Recovery PKT_ACR_STATUS_2
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_STATUS_2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_2_reserved0_MASK             0xffff0000
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_2_reserved0_SHIFT            16

/* HDMI_RX_0 :: PKT_ACR_STATUS_2 :: AUDIO_RATE [15:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_2_AUDIO_RATE_MASK            0x0000ffff
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_2_AUDIO_RATE_SHIFT           0

/***************************************************************************
 *PKT_ACR_STATUS_3 - Audio Packet Clock Recovery PKT_ACR_STATUS_3
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_STATUS_3 :: AUDIO_RATE_LOCK [31:31] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_AUDIO_RATE_LOCK_MASK       0x80000000
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_AUDIO_RATE_LOCK_SHIFT      31

/* HDMI_RX_0 :: PKT_ACR_STATUS_3 :: AUDIO_ACTIVE [30:30] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_AUDIO_ACTIVE_MASK          0x40000000
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_AUDIO_ACTIVE_SHIFT         30

/* HDMI_RX_0 :: PKT_ACR_STATUS_3 :: reserved0 [29:09] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_reserved0_MASK             0x3ffffe00
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_reserved0_SHIFT            9

/* HDMI_RX_0 :: PKT_ACR_STATUS_3 :: FIFO_ERROR [08:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_FIFO_ERROR_MASK            0x000001ff
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_FIFO_ERROR_SHIFT           0

/***************************************************************************
 *PACKET_PROCESSOR_MAI_FORMAT - Packet Processor: Configure MAI Bus output format word
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: MUTE_UPDATE_TOGGLE [31:31] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MUTE_UPDATE_TOGGLE_MASK 0x80000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MUTE_UPDATE_TOGGLE_SHIFT 31
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MUTE_UPDATE_TOGGLE_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: MAI_reserved [30:30] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_reserved_MASK 0x40000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_reserved_SHIFT 30

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: MAI_FORMAT_MUTE [29:29] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_FORMAT_MUTE_MASK 0x20000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_FORMAT_MUTE_SHIFT 29
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_FORMAT_MUTE_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: SAMPLE_WIDTH [28:24] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_SAMPLE_WIDTH_MASK 0x1f000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_SAMPLE_WIDTH_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_SAMPLE_WIDTH_DEFAULT 0x00000010

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: AUDIO_FORMAT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_AUDIO_FORMAT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_AUDIO_FORMAT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_AUDIO_FORMAT_DEFAULT 0x000000fe

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: SAMPLE_RATE [15:08] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_SAMPLE_RATE_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_SAMPLE_RATE_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_SAMPLE_RATE_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: STREAM_ID [07:04] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_STREAM_ID_MASK  0x000000f0
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_STREAM_ID_SHIFT 4
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_STREAM_ID_DEFAULT 0x00000000

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: MAI_VERSION [03:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_VERSION_MASK 0x0000000f
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_VERSION_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_VERSION_DEFAULT 0x00000000

/***************************************************************************
 *RAM_PACKET_TYPES_0 - Ram Packet Type Definitions for 0 - 3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_0 :: RAM_PACKET_TYPE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_3_SHIFT  24
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_3_DEFAULT 0x00000003

/* HDMI_RX_0 :: RAM_PACKET_TYPES_0 :: RAM_PACKET_TYPE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_2_SHIFT  16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_2_DEFAULT 0x00000002

/* HDMI_RX_0 :: RAM_PACKET_TYPES_0 :: RAM_PACKET_TYPE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_1_SHIFT  8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_1_DEFAULT 0x00000001

/* HDMI_RX_0 :: RAM_PACKET_TYPES_0 :: RAM_PACKET_TYPE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_0_SHIFT  0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_0_DEFAULT 0x00000000

/***************************************************************************
 *RAM_PACKET_TYPES_1 - Ram Packet Type Definitions for 4 - 7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_1 :: RAM_PACKET_TYPE_7 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_7_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_7_SHIFT  24
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_7_DEFAULT 0x00000085

/* HDMI_RX_0 :: RAM_PACKET_TYPES_1 :: RAM_PACKET_TYPE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_6_SHIFT  16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_6_DEFAULT 0x00000084

/* HDMI_RX_0 :: RAM_PACKET_TYPES_1 :: RAM_PACKET_TYPE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_5_SHIFT  8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_5_DEFAULT 0x00000083

/* HDMI_RX_0 :: RAM_PACKET_TYPES_1 :: RAM_PACKET_TYPE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_4_SHIFT  0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_4_DEFAULT 0x00000082

/***************************************************************************
 *RAM_PACKET_TYPES_2 - Ram Packet Type Definitions for 8 - 11
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_2 :: RAM_PACKET_TYPE_11 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_11_MASK  0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_11_SHIFT 24
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_11_DEFAULT 0x00000007

/* HDMI_RX_0 :: RAM_PACKET_TYPES_2 :: RAM_PACKET_TYPE_10 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_10_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_10_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_10_DEFAULT 0x00000006

/* HDMI_RX_0 :: RAM_PACKET_TYPES_2 :: RAM_PACKET_TYPE_9 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_9_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_9_SHIFT  8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_9_DEFAULT 0x00000005

/* HDMI_RX_0 :: RAM_PACKET_TYPES_2 :: RAM_PACKET_TYPE_8 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_8_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_8_SHIFT  0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_8_DEFAULT 0x00000004

/***************************************************************************
 *RAM_PACKET_TYPES_3 - Ram Packet Type Definitions for 12 - 15 <FONT COLOR=red>NOTE: 2 NEW, packet 13 is not read only any more</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_3 :: RAM_PACKET_TYPE_15 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_15_MASK  0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_15_SHIFT 24
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_15_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_TYPES_3 :: RAM_PACKET_TYPE_14 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_14_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_14_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_14_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_TYPES_3 :: RAM_PACKET_TYPE_13 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_13_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_13_SHIFT 8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_13_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_TYPES_3 :: RAM_PACKET_TYPE_12 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_12_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_12_SHIFT 0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_12_DEFAULT 0x00000000

/***************************************************************************
 *RAM_PACKET_TYPES_4 - Ram Packet Type Definitions for 16 - 19 <FONT COLOR=red>NOTE: 4 NEW</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_4 :: RAM_PACKET_TYPE_19 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_19_MASK  0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_19_SHIFT 24
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_19_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_TYPES_4 :: RAM_PACKET_TYPE_18 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_18_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_18_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_18_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_TYPES_4 :: RAM_PACKET_TYPE_17 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_17_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_17_SHIFT 8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_17_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_TYPES_4 :: RAM_PACKET_TYPE_16 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_16_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_16_SHIFT 0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_16_DEFAULT 0x00000000

/***************************************************************************
 *RAM_PACKET_TYPES_5 - Ram Packet Type Definitions for 20 - 23 <FONT COLOR=red>NOTE: 4 NEW</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_5 :: RAM_PACKET_TYPE_23 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_23_MASK  0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_23_SHIFT 24
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_23_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_TYPES_5 :: RAM_PACKET_TYPE_22 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_22_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_22_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_22_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_TYPES_5 :: RAM_PACKET_TYPE_21 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_21_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_21_SHIFT 8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_21_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_TYPES_5 :: RAM_PACKET_TYPE_20 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_20_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_20_SHIFT 0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_20_DEFAULT 0x00000000

/***************************************************************************
 *RAM_PACKET_TYPES_6 - Ram Packet Type Definitions for 24 - 27 <FONT COLOR=red>NOTE: 4 NEW packet 27 replaces packet 13's functionality</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_6 :: RAM_PACKET_TYPE_27 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_27_MASK  0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_27_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_TYPES_6 :: RAM_PACKET_TYPE_26 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_26_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_26_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_26_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_TYPES_6 :: RAM_PACKET_TYPE_25 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_25_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_25_SHIFT 8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_25_DEFAULT 0x00000000

/* HDMI_RX_0 :: RAM_PACKET_TYPES_6 :: RAM_PACKET_TYPE_24 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_24_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_24_SHIFT 0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_24_DEFAULT 0x00000000

/***************************************************************************
 *PERT_STATUS - General PERT Status Information
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_STATUS :: reserved0 [31:06] */
#define BCHP_HDMI_RX_0_PERT_STATUS_reserved0_MASK                  0xffffffc0
#define BCHP_HDMI_RX_0_PERT_STATUS_reserved0_SHIFT                 6

/* HDMI_RX_0 :: PERT_STATUS :: PERT_STATE [05:02] */
#define BCHP_HDMI_RX_0_PERT_STATUS_PERT_STATE_MASK                 0x0000003c
#define BCHP_HDMI_RX_0_PERT_STATUS_PERT_STATE_SHIFT                2

/* HDMI_RX_0 :: PERT_STATUS :: SERDES_STKY [01:01] */
#define BCHP_HDMI_RX_0_PERT_STATUS_SERDES_STKY_MASK                0x00000002
#define BCHP_HDMI_RX_0_PERT_STATUS_SERDES_STKY_SHIFT               1

/* HDMI_RX_0 :: PERT_STATUS :: PERT_LOCK [00:00] */
#define BCHP_HDMI_RX_0_PERT_STATUS_PERT_LOCK_MASK                  0x00000001
#define BCHP_HDMI_RX_0_PERT_STATUS_PERT_LOCK_SHIFT                 0

/***************************************************************************
 *PERT_CONFIG - PERT Configuration Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_CONFIG :: reserved0 [31:18] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_reserved0_MASK                  0xfffc0000
#define BCHP_HDMI_RX_0_PERT_CONFIG_reserved0_SHIFT                 18

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_SYS_CLK_COUNTER [17:17] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_SYS_CLK_COUNTER_MASK 0x00020000
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_SYS_CLK_COUNTER_SHIFT 17
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_SYS_CLK_COUNTER_DEFAULT 0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTER_5 [16:16] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_5_MASK 0x00010000
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_5_SHIFT 16
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_5_DEFAULT 0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTER_4 [15:15] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_4_MASK 0x00008000
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_4_SHIFT 15
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_4_DEFAULT 0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTER_3 [14:14] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_3_MASK 0x00004000
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_3_SHIFT 14
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_3_DEFAULT 0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTER_2 [13:13] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_2_MASK 0x00002000
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_2_SHIFT 13
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_2_DEFAULT 0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTER_1 [12:12] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_1_MASK 0x00001000
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_1_SHIFT 12
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_1_DEFAULT 0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTER_0 [11:11] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_0_MASK 0x00000800
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_0_SHIFT 11
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_0_DEFAULT 0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTERS [10:10] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTERS_MASK 0x00000400
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTERS_SHIFT 10
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTERS_DEFAULT 0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_COUNTERS [09:09] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_COUNTERS_MASK 0x00000200
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_COUNTERS_SHIFT 9
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_COUNTERS_DEFAULT 0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: SERDES_ERROR_CLEAR [08:08] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_ERROR_CLEAR_MASK         0x00000100
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_ERROR_CLEAR_SHIFT        8
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_ERROR_CLEAR_DEFAULT      0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: reserved1 [07:07] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_reserved1_MASK                  0x00000080
#define BCHP_HDMI_RX_0_PERT_CONFIG_reserved1_SHIFT                 7

/* HDMI_RX_0 :: PERT_CONFIG :: PRBS_FEEDBACK_INVERT [06:06] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_PRBS_FEEDBACK_INVERT_MASK       0x00000040
#define BCHP_HDMI_RX_0_PERT_CONFIG_PRBS_FEEDBACK_INVERT_SHIFT      6
#define BCHP_HDMI_RX_0_PERT_CONFIG_PRBS_FEEDBACK_INVERT_DEFAULT    0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: SERDES_INVERT [05:05] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_INVERT_MASK              0x00000020
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_INVERT_SHIFT             5
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_INVERT_DEFAULT           0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: SERDES_ORDER [04:03] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_ORDER_MASK               0x00000018
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_ORDER_SHIFT              3
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_ORDER_DEFAULT            0x00000000

/* HDMI_RX_0 :: PERT_CONFIG :: MODE_2_0 [02:00] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_MODE_2_0_MASK                   0x00000007
#define BCHP_HDMI_RX_0_PERT_CONFIG_MODE_2_0_SHIFT                  0
#define BCHP_HDMI_RX_0_PERT_CONFIG_MODE_2_0_DEFAULT                0x00000000

/***************************************************************************
 *PERT_LFSR_FEEDBACK_ENABLE - PERT LFSR Feedback Mask Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_LFSR_FEEDBACK_ENABLE :: LFSR_FEEDBACK_ENABLE_31_0 [31:00] */
#define BCHP_HDMI_RX_0_PERT_LFSR_FEEDBACK_ENABLE_LFSR_FEEDBACK_ENABLE_31_0_MASK 0xffffffff
#define BCHP_HDMI_RX_0_PERT_LFSR_FEEDBACK_ENABLE_LFSR_FEEDBACK_ENABLE_31_0_SHIFT 0
#define BCHP_HDMI_RX_0_PERT_LFSR_FEEDBACK_ENABLE_LFSR_FEEDBACK_ENABLE_31_0_DEFAULT 0x00000000

/***************************************************************************
 *PERT_BIT_TEST_ENABLE - PERT Test Bit Selection Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_BIT_TEST_ENABLE :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_reserved0_MASK         0xff000000
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_reserved0_SHIFT        24

/* HDMI_RX_0 :: PERT_BIT_TEST_ENABLE :: RED_CHANNEL [23:16] */
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_RED_CHANNEL_MASK       0x00ff0000
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_RED_CHANNEL_SHIFT      16
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_RED_CHANNEL_DEFAULT    0x000000ff

/* HDMI_RX_0 :: PERT_BIT_TEST_ENABLE :: GREEN_CHANNEL [15:08] */
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_GREEN_CHANNEL_MASK     0x0000ff00
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_GREEN_CHANNEL_SHIFT    8
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_GREEN_CHANNEL_DEFAULT  0x000000ff

/* HDMI_RX_0 :: PERT_BIT_TEST_ENABLE :: BLUE_CHANNEL [07:00] */
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_BLUE_CHANNEL_MASK      0x000000ff
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_BLUE_CHANNEL_SHIFT     0
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_BLUE_CHANNEL_DEFAULT   0x000000ff

/***************************************************************************
 *PERT_DATA - PERT Constant data Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_DATA :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PERT_DATA_reserved0_MASK                    0xff000000
#define BCHP_HDMI_RX_0_PERT_DATA_reserved0_SHIFT                   24

/* HDMI_RX_0 :: PERT_DATA :: DATA_23_0 [23:00] */
#define BCHP_HDMI_RX_0_PERT_DATA_DATA_23_0_MASK                    0x00ffffff
#define BCHP_HDMI_RX_0_PERT_DATA_DATA_23_0_SHIFT                   0
#define BCHP_HDMI_RX_0_PERT_DATA_DATA_23_0_DEFAULT                 0x00000000

/***************************************************************************
 *PERT_PIXEL_COUNT - PERT Pixel Count Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_PIXEL_COUNT :: PIXEL_COUNT [31:00] */
#define BCHP_HDMI_RX_0_PERT_PIXEL_COUNT_PIXEL_COUNT_MASK           0xffffffff
#define BCHP_HDMI_RX_0_PERT_PIXEL_COUNT_PIXEL_COUNT_SHIFT          0

/***************************************************************************
 *PERT_PIXEL_ERROR_COUNT - PERT Pixel Error Count Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_PIXEL_ERROR_COUNT :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PERT_PIXEL_ERROR_COUNT_reserved0_MASK       0xff000000
#define BCHP_HDMI_RX_0_PERT_PIXEL_ERROR_COUNT_reserved0_SHIFT      24

/* HDMI_RX_0 :: PERT_PIXEL_ERROR_COUNT :: PIXEL_ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PERT_PIXEL_ERROR_COUNT_PIXEL_ERROR_COUNT_MASK 0x00ffffff
#define BCHP_HDMI_RX_0_PERT_PIXEL_ERROR_COUNT_PIXEL_ERROR_COUNT_SHIFT 0

/***************************************************************************
 *PERT_RED_PIXEL_ERROR_COUNT - PERT Red Pixel Error Count Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_RED_PIXEL_ERROR_COUNT :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PERT_RED_PIXEL_ERROR_COUNT_reserved0_MASK   0xff000000
#define BCHP_HDMI_RX_0_PERT_RED_PIXEL_ERROR_COUNT_reserved0_SHIFT  24

/* HDMI_RX_0 :: PERT_RED_PIXEL_ERROR_COUNT :: RED_PIXEL_ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PERT_RED_PIXEL_ERROR_COUNT_RED_PIXEL_ERROR_COUNT_MASK 0x00ffffff
#define BCHP_HDMI_RX_0_PERT_RED_PIXEL_ERROR_COUNT_RED_PIXEL_ERROR_COUNT_SHIFT 0

/***************************************************************************
 *PERT_GREEN_PIXEL_ERROR_COUNT - PERT Green Pixel Error Count  Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_GREEN_PIXEL_ERROR_COUNT :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PERT_GREEN_PIXEL_ERROR_COUNT_reserved0_MASK 0xff000000
#define BCHP_HDMI_RX_0_PERT_GREEN_PIXEL_ERROR_COUNT_reserved0_SHIFT 24

/* HDMI_RX_0 :: PERT_GREEN_PIXEL_ERROR_COUNT :: GREEN_PIXEL_ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PERT_GREEN_PIXEL_ERROR_COUNT_GREEN_PIXEL_ERROR_COUNT_MASK 0x00ffffff
#define BCHP_HDMI_RX_0_PERT_GREEN_PIXEL_ERROR_COUNT_GREEN_PIXEL_ERROR_COUNT_SHIFT 0

/***************************************************************************
 *PERT_BLUE_PIXEL_ERROR_COUNT - PERT Blue Pixel Error Count  Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_BLUE_PIXEL_ERROR_COUNT :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PERT_BLUE_PIXEL_ERROR_COUNT_reserved0_MASK  0xff000000
#define BCHP_HDMI_RX_0_PERT_BLUE_PIXEL_ERROR_COUNT_reserved0_SHIFT 24

/* HDMI_RX_0 :: PERT_BLUE_PIXEL_ERROR_COUNT :: BLUE_PIXEL_ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PERT_BLUE_PIXEL_ERROR_COUNT_BLUE_PIXEL_ERROR_COUNT_MASK 0x00ffffff
#define BCHP_HDMI_RX_0_PERT_BLUE_PIXEL_ERROR_COUNT_BLUE_PIXEL_ERROR_COUNT_SHIFT 0

/***************************************************************************
 *PRBS_CH_0 - PRBS Channel 0 Pixel Count
 ***************************************************************************/
/* HDMI_RX_0 :: PRBS_CH_0 :: PIXEL_COUNT [31:00] */
#define BCHP_HDMI_RX_0_PRBS_CH_0_PIXEL_COUNT_MASK                  0xffffffff
#define BCHP_HDMI_RX_0_PRBS_CH_0_PIXEL_COUNT_SHIFT                 0

/***************************************************************************
 *PRBS_CH_1 - PRBS Channel 1 Pixel Count
 ***************************************************************************/
/* HDMI_RX_0 :: PRBS_CH_1 :: PIXEL_COUNT [31:00] */
#define BCHP_HDMI_RX_0_PRBS_CH_1_PIXEL_COUNT_MASK                  0xffffffff
#define BCHP_HDMI_RX_0_PRBS_CH_1_PIXEL_COUNT_SHIFT                 0

/***************************************************************************
 *PRBS_CH_2 - PRBS Channel 2 Pixel Count
 ***************************************************************************/
/* HDMI_RX_0 :: PRBS_CH_2 :: PIXEL_COUNT [31:00] */
#define BCHP_HDMI_RX_0_PRBS_CH_2_PIXEL_COUNT_MASK                  0xffffffff
#define BCHP_HDMI_RX_0_PRBS_CH_2_PIXEL_COUNT_SHIFT                 0

/***************************************************************************
 *PRBS_CH_0_STATUS - PRBS Channel 0 Status
 ***************************************************************************/
/* HDMI_RX_0 :: PRBS_CH_0_STATUS :: LOCK [31:31] */
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_LOCK_MASK                  0x80000000
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_LOCK_SHIFT                 31

/* HDMI_RX_0 :: PRBS_CH_0_STATUS :: LOSS_OF_LOCK [30:30] */
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_LOSS_OF_LOCK_MASK          0x40000000
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_LOSS_OF_LOCK_SHIFT         30

/* HDMI_RX_0 :: PRBS_CH_0_STATUS :: reserved0 [29:28] */
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_reserved0_MASK             0x30000000
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_reserved0_SHIFT            28

/* HDMI_RX_0 :: PRBS_CH_0_STATUS :: STATE [27:24] */
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_STATE_MASK                 0x0f000000
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_STATE_SHIFT                24

/* HDMI_RX_0 :: PRBS_CH_0_STATUS :: ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_ERROR_COUNT_MASK           0x00ffffff
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_ERROR_COUNT_SHIFT          0

/***************************************************************************
 *PRBS_CH_1_STATUS - PRBS Channel 1 Status
 ***************************************************************************/
/* HDMI_RX_0 :: PRBS_CH_1_STATUS :: LOCK [31:31] */
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_LOCK_MASK                  0x80000000
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_LOCK_SHIFT                 31

/* HDMI_RX_0 :: PRBS_CH_1_STATUS :: LOSS_OF_LOCK [30:30] */
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_LOSS_OF_LOCK_MASK          0x40000000
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_LOSS_OF_LOCK_SHIFT         30

/* HDMI_RX_0 :: PRBS_CH_1_STATUS :: reserved0 [29:28] */
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_reserved0_MASK             0x30000000
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_reserved0_SHIFT            28

/* HDMI_RX_0 :: PRBS_CH_1_STATUS :: STATE [27:24] */
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_STATE_MASK                 0x0f000000
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_STATE_SHIFT                24

/* HDMI_RX_0 :: PRBS_CH_1_STATUS :: ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_ERROR_COUNT_MASK           0x00ffffff
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_ERROR_COUNT_SHIFT          0

/***************************************************************************
 *PRBS_CH_2_STATUS - PRBS Channel 2 Status
 ***************************************************************************/
/* HDMI_RX_0 :: PRBS_CH_2_STATUS :: LOCK [31:31] */
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_LOCK_MASK                  0x80000000
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_LOCK_SHIFT                 31

/* HDMI_RX_0 :: PRBS_CH_2_STATUS :: LOSS_OF_LOCK [30:30] */
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_LOSS_OF_LOCK_MASK          0x40000000
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_LOSS_OF_LOCK_SHIFT         30

/* HDMI_RX_0 :: PRBS_CH_2_STATUS :: reserved0 [29:28] */
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_reserved0_MASK             0x30000000
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_reserved0_SHIFT            28

/* HDMI_RX_0 :: PRBS_CH_2_STATUS :: STATE [27:24] */
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_STATE_MASK                 0x0f000000
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_STATE_SHIFT                24

/* HDMI_RX_0 :: PRBS_CH_2_STATUS :: ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_ERROR_COUNT_MASK           0x00ffffff
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_ERROR_COUNT_SHIFT          0

/***************************************************************************
 *EVENT_STATS_CONFIG - Configure which events are available for counting
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_CONFIG :: reserved0 [31:03] */
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_reserved0_MASK           0xfffffff8
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_reserved0_SHIFT          3

/* HDMI_RX_0 :: EVENT_STATS_CONFIG :: SELECT_FE_EVENTS [02:02] */
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SELECT_FE_EVENTS_MASK    0x00000004
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SELECT_FE_EVENTS_SHIFT   2
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SELECT_FE_EVENTS_DEFAULT 0x00000000

/* HDMI_RX_0 :: EVENT_STATS_CONFIG :: SEL_HIGH_UPDATE [01:01] */
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SEL_HIGH_UPDATE_MASK     0x00000002
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SEL_HIGH_UPDATE_SHIFT    1
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SEL_HIGH_UPDATE_DEFAULT  0x00000000

/* HDMI_RX_0 :: EVENT_STATS_CONFIG :: SELECT_BCH_EVENTS [00:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SELECT_BCH_EVENTS_MASK   0x00000001
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SELECT_BCH_EVENTS_SHIFT  0
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SELECT_BCH_EVENTS_DEFAULT 0x00000001

/***************************************************************************
 *EVENT_STATS_ENABLE_00 - Enable Event Counter 0 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_00 :: BITS_31_0 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_00_BITS_31_0_MASK        0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_00_BITS_31_0_SHIFT       0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_00_BITS_31_0_DEFAULT     0x00000000

/***************************************************************************
 *EVENT_STATS_ENABLE_01 - Enable Event Counter 0 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_01 :: BITS_63_32 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_01_BITS_63_32_MASK       0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_01_BITS_63_32_SHIFT      0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_01_BITS_63_32_DEFAULT    0x00000000

/***************************************************************************
 *EVENT_STATS_ENABLE_10 - Enable Event Counter 1 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_10 :: BITS_31_0 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_10_BITS_31_0_MASK        0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_10_BITS_31_0_SHIFT       0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_10_BITS_31_0_DEFAULT     0x00000000

/***************************************************************************
 *EVENT_STATS_ENABLE_11 - Enable Event Counter 1 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_11 :: BITS_63_32 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_11_BITS_63_32_MASK       0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_11_BITS_63_32_SHIFT      0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_11_BITS_63_32_DEFAULT    0x00000000

/***************************************************************************
 *EVENT_STATS_ENABLE_20 - Enable Event Counter 2 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_20 :: BITS_31_0 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_20_BITS_31_0_MASK        0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_20_BITS_31_0_SHIFT       0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_20_BITS_31_0_DEFAULT     0x00000000

/***************************************************************************
 *EVENT_STATS_ENABLE_21 - Enable Event Counter 2 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_21 :: BITS_63_32 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_21_BITS_63_32_MASK       0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_21_BITS_63_32_SHIFT      0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_21_BITS_63_32_DEFAULT    0x00000000

/***************************************************************************
 *EVENT_STATS_ENABLE_30 - Enable Event Counter 3 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_30 :: BITS_31_0 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_30_BITS_31_0_MASK        0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_30_BITS_31_0_SHIFT       0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_30_BITS_31_0_DEFAULT     0x00000000

/***************************************************************************
 *EVENT_STATS_ENABLE_31 - Enable Event Counter 3 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_31 :: BITS_63_32 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_31_BITS_63_32_MASK       0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_31_BITS_63_32_SHIFT      0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_31_BITS_63_32_DEFAULT    0x00000000

/***************************************************************************
 *EVENT_STATS_ENABLE_40 - Enable Event Counter 4 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_40 :: BITS_31_0 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_40_BITS_31_0_MASK        0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_40_BITS_31_0_SHIFT       0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_40_BITS_31_0_DEFAULT     0x00000000

/***************************************************************************
 *EVENT_STATS_ENABLE_41 - Enable Event Counter 4 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_41 :: BITS_63_32 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_41_BITS_63_32_MASK       0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_41_BITS_63_32_SHIFT      0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_41_BITS_63_32_DEFAULT    0x00000000

/***************************************************************************
 *EVENT_STATS_ENABLE_50 - Enable Event Counter 5 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_50 :: BITS_31_0 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_50_BITS_31_0_MASK        0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_50_BITS_31_0_SHIFT       0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_50_BITS_31_0_DEFAULT     0x00000000

/***************************************************************************
 *EVENT_STATS_ENABLE_51 - Enable Event Counter 5 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_51 :: BITS_63_32 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_51_BITS_63_32_MASK       0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_51_BITS_63_32_SHIFT      0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_51_BITS_63_32_DEFAULT    0x00000000

/***************************************************************************
 *EVENT_COUNTER_0_1_COUNT - Counters 0 and 1 to Monitor Events for Test and Debug
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_COUNTER_0_1_COUNT :: COUNT_1 [31:16] */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_0_1_COUNT_COUNT_1_MASK        0xffff0000
#define BCHP_HDMI_RX_0_EVENT_COUNTER_0_1_COUNT_COUNT_1_SHIFT       16

/* HDMI_RX_0 :: EVENT_COUNTER_0_1_COUNT :: COUNT_0 [15:00] */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_0_1_COUNT_COUNT_0_MASK        0x0000ffff
#define BCHP_HDMI_RX_0_EVENT_COUNTER_0_1_COUNT_COUNT_0_SHIFT       0

/***************************************************************************
 *EVENT_COUNTER_2_3_COUNT - Counters 2 and 3 to Monitor Events for Test and Debug
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_COUNTER_2_3_COUNT :: COUNT_3 [31:16] */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_2_3_COUNT_COUNT_3_MASK        0xffff0000
#define BCHP_HDMI_RX_0_EVENT_COUNTER_2_3_COUNT_COUNT_3_SHIFT       16

/* HDMI_RX_0 :: EVENT_COUNTER_2_3_COUNT :: COUNT_2 [15:00] */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_2_3_COUNT_COUNT_2_MASK        0x0000ffff
#define BCHP_HDMI_RX_0_EVENT_COUNTER_2_3_COUNT_COUNT_2_SHIFT       0

/***************************************************************************
 *EVENT_COUNTER_4_5_COUNT - Counters 4 and 5 to Monitor Events for Test and Debug
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_COUNTER_4_5_COUNT :: COUNT_5 [31:16] */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_4_5_COUNT_COUNT_5_MASK        0xffff0000
#define BCHP_HDMI_RX_0_EVENT_COUNTER_4_5_COUNT_COUNT_5_SHIFT       16

/* HDMI_RX_0 :: EVENT_COUNTER_4_5_COUNT :: COUNT_4 [15:00] */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_4_5_COUNT_COUNT_4_MASK        0x0000ffff
#define BCHP_HDMI_RX_0_EVENT_COUNTER_4_5_COUNT_COUNT_4_SHIFT       0

/***************************************************************************
 *SYS_CLK_CNTR - Count system clocks to provide a test time base.
 ***************************************************************************/
/* HDMI_RX_0 :: SYS_CLK_CNTR :: SYS_CLK_CNTR [31:00] */
#define BCHP_HDMI_RX_0_SYS_CLK_CNTR_SYS_CLK_CNTR_MASK              0xffffffff
#define BCHP_HDMI_RX_0_SYS_CLK_CNTR_SYS_CLK_CNTR_SHIFT             0

/***************************************************************************
 *ERROR_INTERRUPT_STATUS - Used to determine which error triggered the error interrupt
 ***************************************************************************/
/* HDMI_RX_0 :: ERROR_INTERRUPT_STATUS :: reserved0 [31:01] */
#define BCHP_HDMI_RX_0_ERROR_INTERRUPT_STATUS_reserved0_MASK       0xfffffffe
#define BCHP_HDMI_RX_0_ERROR_INTERRUPT_STATUS_reserved0_SHIFT      1

/* HDMI_RX_0 :: ERROR_INTERRUPT_STATUS :: ERROR_BITS [00:00] */
#define BCHP_HDMI_RX_0_ERROR_INTERRUPT_STATUS_ERROR_BITS_MASK      0x00000001
#define BCHP_HDMI_RX_0_ERROR_INTERRUPT_STATUS_ERROR_BITS_SHIFT     0

/***************************************************************************
 *MISC_STATUS - Miscellaneous Status Info about the HDMI RX Core
 ***************************************************************************/
/* HDMI_RX_0 :: MISC_STATUS :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_MISC_STATUS_reserved0_MASK                  0xffffff00
#define BCHP_HDMI_RX_0_MISC_STATUS_reserved0_SHIFT                 8

/* HDMI_RX_0 :: MISC_STATUS :: LEFT_CHANNEL_VALIDITY [07:07] */
#define BCHP_HDMI_RX_0_MISC_STATUS_LEFT_CHANNEL_VALIDITY_MASK      0x00000080
#define BCHP_HDMI_RX_0_MISC_STATUS_LEFT_CHANNEL_VALIDITY_SHIFT     7

/* HDMI_RX_0 :: MISC_STATUS :: RIGHT_CHANNEL_VALIDITY [06:06] */
#define BCHP_HDMI_RX_0_MISC_STATUS_RIGHT_CHANNEL_VALIDITY_MASK     0x00000040
#define BCHP_HDMI_RX_0_MISC_STATUS_RIGHT_CHANNEL_VALIDITY_SHIFT    6

/* HDMI_RX_0 :: MISC_STATUS :: HDMI_DETECTED [05:05] */
#define BCHP_HDMI_RX_0_MISC_STATUS_HDMI_DETECTED_MASK              0x00000020
#define BCHP_HDMI_RX_0_MISC_STATUS_HDMI_DETECTED_SHIFT             5

/* HDMI_RX_0 :: MISC_STATUS :: AV_MUTE [04:04] */
#define BCHP_HDMI_RX_0_MISC_STATUS_AV_MUTE_MASK                    0x00000010
#define BCHP_HDMI_RX_0_MISC_STATUS_AV_MUTE_SHIFT                   4

/* HDMI_RX_0 :: MISC_STATUS :: PKT_PROCESSOR_AV_MUTE [03:03] */
#define BCHP_HDMI_RX_0_MISC_STATUS_PKT_PROCESSOR_AV_MUTE_MASK      0x00000008
#define BCHP_HDMI_RX_0_MISC_STATUS_PKT_PROCESSOR_AV_MUTE_SHIFT     3

/* HDMI_RX_0 :: MISC_STATUS :: AUDIO_LAYOUT [02:02] */
#define BCHP_HDMI_RX_0_MISC_STATUS_AUDIO_LAYOUT_MASK               0x00000004
#define BCHP_HDMI_RX_0_MISC_STATUS_AUDIO_LAYOUT_SHIFT              2

/* HDMI_RX_0 :: MISC_STATUS :: reserved1 [01:00] */
#define BCHP_HDMI_RX_0_MISC_STATUS_reserved1_MASK                  0x00000003
#define BCHP_HDMI_RX_0_MISC_STATUS_reserved1_SHIFT                 0

/***************************************************************************
 *TEST_PORT_CONFIGURATION - Configure which data is output on the test port
 ***************************************************************************/
/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: reserved0 [31:31] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_reserved0_MASK      0x80000000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_reserved0_SHIFT     31

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: MUX_HD_DVI_CLK_INSTEAD_OF_CLK_SYS [30:30] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_HD_DVI_CLK_INSTEAD_OF_CLK_SYS_MASK 0x40000000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_HD_DVI_CLK_INSTEAD_OF_CLK_SYS_SHIFT 30
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_HD_DVI_CLK_INSTEAD_OF_CLK_SYS_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: reserved1 [29:18] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_reserved1_MASK      0x3ffc0000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_reserved1_SHIFT     18

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: MUX_CLK_ON_TP_BIT_31 [17:17] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CLK_ON_TP_BIT_31_MASK 0x00020000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CLK_ON_TP_BIT_31_SHIFT 17
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CLK_ON_TP_BIT_31_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: MUX_TEST_PORT_CLOCKS [16:16] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_TEST_PORT_CLOCKS_MASK 0x00010000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_TEST_PORT_CLOCKS_SHIFT 16
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_TEST_PORT_CLOCKS_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: MUX_CLK_ON_TP_BIT_0 [15:15] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CLK_ON_TP_BIT_0_MASK 0x00008000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CLK_ON_TP_BIT_0_SHIFT 15
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CLK_ON_TP_BIT_0_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: LOCAL_TP_RECLOCK_TO_HD_DVI_CLOCK [14:14] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_LOCAL_TP_RECLOCK_TO_HD_DVI_CLOCK_MASK 0x00004000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_LOCAL_TP_RECLOCK_TO_HD_DVI_CLOCK_SHIFT 14
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_LOCAL_TP_RECLOCK_TO_HD_DVI_CLOCK_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: LOCAL_TP_RECLOCK_ENABLE [13:13] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_LOCAL_TP_RECLOCK_ENABLE_MASK 0x00002000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_LOCAL_TP_RECLOCK_ENABLE_SHIFT 13
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_LOCAL_TP_RECLOCK_ENABLE_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: MUX_CTL_ON_DATA [12:12] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CTL_ON_DATA_MASK 0x00001000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CTL_ON_DATA_SHIFT 12
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CTL_ON_DATA_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: CTL2_IS_ENABLE [11:11] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_CTL2_IS_ENABLE_MASK 0x00000800
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_CTL2_IS_ENABLE_SHIFT 11
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_CTL2_IS_ENABLE_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: TP_PIPELINE_STAGE [10:08] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TP_PIPELINE_STAGE_MASK 0x00000700
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TP_PIPELINE_STAGE_SHIFT 8
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TP_PIPELINE_STAGE_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: TP_OUT_2_CFG [07:06] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TP_OUT_2_CFG_MASK   0x000000c0
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TP_OUT_2_CFG_SHIFT  6
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TP_OUT_2_CFG_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: INPUT_FIFO_SIGNALS_SEL [05:05] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_INPUT_FIFO_SIGNALS_SEL_MASK 0x00000020
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_INPUT_FIFO_SIGNALS_SEL_SHIFT 5
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_INPUT_FIFO_SIGNALS_SEL_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: TEST_PORT_LOOPBACK_TYPE [04:04] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TEST_PORT_LOOPBACK_TYPE_MASK 0x00000010
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TEST_PORT_LOOPBACK_TYPE_SHIFT 4
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TEST_PORT_LOOPBACK_TYPE_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: TEST_PORT_LOOPBACK_EN [03:03] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TEST_PORT_LOOPBACK_EN_MASK 0x00000008
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TEST_PORT_LOOPBACK_EN_SHIFT 3
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TEST_PORT_LOOPBACK_EN_DEFAULT 0x00000000

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: reserved2 [02:00] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_reserved2_MASK      0x00000007
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_reserved2_SHIFT     0

/***************************************************************************
 *FORMAT_DET_CFG - Video Format Detection Circuit Configuration Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_CFG :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_reserved0_MASK               0xe0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_reserved0_SHIFT              29

/* HDMI_RX_0 :: FORMAT_DET_CFG :: TRIGGER_LINE_COUNT [28:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_TRIGGER_LINE_COUNT_MASK      0x1fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_TRIGGER_LINE_COUNT_SHIFT     16
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_TRIGGER_LINE_COUNT_DEFAULT   0x00000001

/* HDMI_RX_0 :: FORMAT_DET_CFG :: reserved1 [15:09] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_reserved1_MASK               0x0000fe00
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_reserved1_SHIFT              9

/* HDMI_RX_0 :: FORMAT_DET_CFG :: VSYNC_AVERAGING [08:08] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_VSYNC_AVERAGING_MASK         0x00000100
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_VSYNC_AVERAGING_SHIFT        8
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_VSYNC_AVERAGING_DEFAULT      0x00000001

/* HDMI_RX_0 :: FORMAT_DET_CFG :: VBLANK_FIELD_DET_MODE [07:07] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_VBLANK_FIELD_DET_MODE_MASK   0x00000080
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_VBLANK_FIELD_DET_MODE_SHIFT  7
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_VBLANK_FIELD_DET_MODE_DEFAULT 0x00000001

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_DE_COUNT_ROLLOVER [06:06] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_DE_COUNT_ROLLOVER_MASK 0x00000040
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_DE_COUNT_ROLLOVER_SHIFT 6
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_DE_COUNT_ROLLOVER_DEFAULT 0x00000001

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_HSYNC_RISE_COUNT_ROLLOVER [05:05] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_RISE_COUNT_ROLLOVER_MASK 0x00000020
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_RISE_COUNT_ROLLOVER_SHIFT 5
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_RISE_COUNT_ROLLOVER_DEFAULT 0x00000001

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_HSYNC_FALL_COUNT_ROLLOVER [04:04] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_FALL_COUNT_ROLLOVER_MASK 0x00000010
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_FALL_COUNT_ROLLOVER_SHIFT 4
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_FALL_COUNT_ROLLOVER_DEFAULT 0x00000001

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_HSYNC_COUNT_ROLLOVER [03:03] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_COUNT_ROLLOVER_MASK 0x00000008
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_COUNT_ROLLOVER_SHIFT 3
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_COUNT_ROLLOVER_DEFAULT 0x00000001

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_VSYNC_COUNT_ROLLOVER [02:02] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_VSYNC_COUNT_ROLLOVER_MASK 0x00000004
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_VSYNC_COUNT_ROLLOVER_SHIFT 2
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_VSYNC_COUNT_ROLLOVER_DEFAULT 0x00000001

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER [01:01] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER_MASK 0x00000002
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER_SHIFT 1
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER_DEFAULT 0x00000001

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_V_FRONT_PORCH_COUNT_ROLLOVER [00:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_V_FRONT_PORCH_COUNT_ROLLOVER_MASK 0x00000001
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_V_FRONT_PORCH_COUNT_ROLLOVER_SHIFT 0
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_V_FRONT_PORCH_COUNT_ROLLOVER_DEFAULT 0x00000001

/***************************************************************************
 *FORMAT_DET_UPDATE_STATUS - Video Format Detection Circuit Update Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_VSYNC_PERIOD [31:31] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VSYNC_PERIOD_MASK 0x80000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VSYNC_PERIOD_SHIFT 31

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_DE [30:30] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_DE_MASK  0x40000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_DE_SHIFT 30

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_HSYNC_RISE [29:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_RISE_MASK 0x20000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_RISE_SHIFT 29

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_HSYNC_FALL [28:28] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_FALL_MASK 0x10000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_FALL_SHIFT 28

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_HSYNC [27:27] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_MASK 0x08000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_SHIFT 27

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_VSYNC [26:26] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VSYNC_MASK 0x04000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VSYNC_SHIFT 26

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_VAL [25:25] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VAL_MASK 0x02000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VAL_SHIFT 25

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_VFP [24:24] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VFP_MASK 0x01000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VFP_SHIFT 24

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_VBP [23:23] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VBP_MASK 0x00800000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VBP_SHIFT 23

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_HSYNC_DELAY [22:22] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_DELAY_MASK 0x00400000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_DELAY_SHIFT 22

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VBLANK2 [21:21] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBLANK2_MASK 0x00200000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBLANK2_SHIFT 21

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VBLANK1 [20:20] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBLANK1_MASK 0x00100000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBLANK1_SHIFT 20

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HSYNC_HIGH [19:19] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HSYNC_HIGH_MASK 0x00080000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HSYNC_HIGH_SHIFT 19

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HSYNC_LOW [18:18] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HSYNC_LOW_MASK 0x00040000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HSYNC_LOW_SHIFT 18

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HPOL [17:17] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HPOL_MASK  0x00020000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HPOL_SHIFT 17

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HAP [16:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HAP_MASK   0x00010000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HAP_SHIFT  16

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HFP [15:15] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HFP_MASK   0x00008000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HFP_SHIFT  15

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HSP [14:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HSP_MASK   0x00004000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HSP_SHIFT  14

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HBP [13:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HBP_MASK   0x00002000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HBP_SHIFT  13

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VPOL [12:12] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VPOL_MASK  0x00001000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VPOL_SHIFT 12

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VAL1 [11:11] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VAL1_MASK  0x00000800
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VAL1_SHIFT 11

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VFP_1 [10:10] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VFP_1_MASK 0x00000400
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VFP_1_SHIFT 10

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VSP_1 [09:09] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSP_1_MASK 0x00000200
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSP_1_SHIFT 9

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VBP_1 [08:08] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBP_1_MASK 0x00000100
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBP_1_SHIFT 8

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VSPO_1 [07:07] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSPO_1_MASK 0x00000080
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSPO_1_SHIFT 7

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VAL2 [06:06] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VAL2_MASK  0x00000040
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VAL2_SHIFT 6

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VFP_2 [05:05] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VFP_2_MASK 0x00000020
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VFP_2_SHIFT 5

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VSP_2 [04:04] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSP_2_MASK 0x00000010
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSP_2_SHIFT 4

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VBP_2 [03:03] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBP_2_MASK 0x00000008
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBP_2_SHIFT 3

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VSPO_2 [02:02] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSPO_2_MASK 0x00000004
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSPO_2_SHIFT 2

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_PROGRESSIVE [01:01] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_PROGRESSIVE_MASK 0x00000002
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_PROGRESSIVE_SHIFT 1

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_INTERLACED [00:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_INTERLACED_MASK 0x00000001
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_INTERLACED_SHIFT 0

/***************************************************************************
 *FORMAT_DET_UPDATE_STATUS_1 - Video Format Detection Circuit Update Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS_1 :: reserved0 [31:01] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_1_reserved0_MASK   0xfffffffe
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_1_reserved0_SHIFT  1

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS_1 :: SATURATED_VSYNC_PIX [00:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_1_SATURATED_VSYNC_PIX_MASK 0x00000001
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_1_SATURATED_VSYNC_PIX_SHIFT 0

/***************************************************************************
 *FORMAT_DET_UPDATE_CLEAR - Video Format Detection Circuit Clear Update Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_VSYNC_PERIOD [31:31] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_PERIOD_MASK 0x80000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_PERIOD_SHIFT 31
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_PERIOD_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_DE [30:30] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_DE_MASK 0x40000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_DE_SHIFT 30
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_DE_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC_RISE [29:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_RISE_MASK 0x20000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_RISE_SHIFT 29
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_RISE_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC_FALL [28:28] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_FALL_MASK 0x10000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_FALL_SHIFT 28
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_FALL_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC [27:27] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_MASK 0x08000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_SHIFT 27
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_VSYNC [26:26] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_MASK 0x04000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_SHIFT 26
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_VAL [25:25] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VAL_MASK 0x02000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VAL_SHIFT 25
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VAL_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_VFP [24:24] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VFP_MASK 0x01000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VFP_SHIFT 24
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VFP_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_VBP [23:23] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VBP_MASK 0x00800000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VBP_SHIFT 23
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VBP_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC_DELAY [22:22] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DELAY_MASK 0x00400000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DELAY_SHIFT 22
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DELAY_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VBLANK2 [21:21] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK2_MASK 0x00200000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK2_SHIFT 21
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK2_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VBLANK1 [20:20] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK1_MASK 0x00100000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK1_SHIFT 20
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK1_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HSYNC_HIGH [19:19] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_HIGH_MASK 0x00080000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_HIGH_SHIFT 19
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_HIGH_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HSYNC_LOW [18:18] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_LOW_MASK 0x00040000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_LOW_SHIFT 18
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_LOW_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HPOL [17:17] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HPOL_MASK 0x00020000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HPOL_SHIFT 17
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HPOL_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HAP [16:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HAP_MASK 0x00010000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HAP_SHIFT 16
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HAP_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HFP [15:15] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HFP_MASK 0x00008000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HFP_SHIFT 15
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HFP_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HSP [14:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSP_MASK 0x00004000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSP_SHIFT 14
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSP_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HBP [13:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HBP_MASK 0x00002000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HBP_SHIFT 13
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HBP_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VPOL [12:12] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VPOL_MASK 0x00001000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VPOL_SHIFT 12
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VPOL_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VAL1 [11:11] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VAL1_MASK 0x00000800
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VAL1_SHIFT 11
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VAL1_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VFP_1 [10:10] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VFP_1_MASK 0x00000400
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VFP_1_SHIFT 10
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VFP_1_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VSP_1 [09:09] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSP_1_MASK 0x00000200
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSP_1_SHIFT 9
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSP_1_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VBP_1 [08:08] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBP_1_MASK 0x00000100
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBP_1_SHIFT 8
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBP_1_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VSPO_1 [07:07] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_1_MASK 0x00000080
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_1_SHIFT 7
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_1_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VAL2 [06:06] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VAL2_MASK 0x00000040
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VAL2_SHIFT 6
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VAL2_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VFP_2 [05:05] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VFP_2_MASK 0x00000020
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VFP_2_SHIFT 5
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VFP_2_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VSP_2 [04:04] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSP_2_MASK 0x00000010
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSP_2_SHIFT 4
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSP_2_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VBP_2 [03:03] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBP_2_MASK 0x00000008
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBP_2_SHIFT 3
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBP_2_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VSPO_2 [02:02] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_2_MASK 0x00000004
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_2_SHIFT 2
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_2_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_PROGRESSIVE [01:01] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_PROGRESSIVE_MASK 0x00000002
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_PROGRESSIVE_SHIFT 1
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_PROGRESSIVE_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_INTERLACED [00:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_INTERLACED_MASK 0x00000001
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_INTERLACED_SHIFT 0
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_INTERLACED_DEFAULT 0x00000000

/***************************************************************************
 *FORMAT_DET_UPDATE_CLEAR_1 - Video Format Detection Circuit Clear Update Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR_1 :: reserved0 [31:01] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_1_reserved0_MASK    0xfffffffe
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_1_reserved0_SHIFT   1

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR_1 :: CLEAR_SATURATED_VSYNC_PIX [00:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_1_CLEAR_SATURATED_VSYNC_PIX_MASK 0x00000001
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_1_CLEAR_SATURATED_VSYNC_PIX_SHIFT 0
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_1_CLEAR_SATURATED_VSYNC_PIX_DEFAULT 0x00000000

/***************************************************************************
 *FORMAT_DET_1 - VID_FORMAT_1  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_1 :: reserved0 [31:31] */
#define BCHP_HDMI_RX_0_FORMAT_DET_1_reserved0_MASK                 0x80000000
#define BCHP_HDMI_RX_0_FORMAT_DET_1_reserved0_SHIFT                31

/* HDMI_RX_0 :: FORMAT_DET_1 :: UUT_HPOL [30:30] */
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HPOL_MASK                  0x40000000
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HPOL_SHIFT                 30
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HPOL_DEFAULT               0x00000001

/* HDMI_RX_0 :: FORMAT_DET_1 :: UUT_HSP [29:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HSP_MASK                   0x3fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HSP_SHIFT                  16
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HSP_DEFAULT                0x00000000

/* HDMI_RX_0 :: FORMAT_DET_1 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_1_reserved1_MASK                 0x0000c000
#define BCHP_HDMI_RX_0_FORMAT_DET_1_reserved1_SHIFT                14

/* HDMI_RX_0 :: FORMAT_DET_1 :: UUT_HBP [13:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HBP_MASK                   0x00003fff
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HBP_SHIFT                  0
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HBP_DEFAULT                0x00000000

/***************************************************************************
 *FORMAT_DET_2 - VID_FORMAT_2  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_2 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_FORMAT_DET_2_reserved0_MASK                 0xc0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_2_reserved0_SHIFT                30

/* HDMI_RX_0 :: FORMAT_DET_2 :: UUT_HFP [29:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_2_UUT_HFP_MASK                   0x3fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_2_UUT_HFP_SHIFT                  16
#define BCHP_HDMI_RX_0_FORMAT_DET_2_UUT_HFP_DEFAULT                0x00000000

/* HDMI_RX_0 :: FORMAT_DET_2 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_2_reserved1_MASK                 0x0000c000
#define BCHP_HDMI_RX_0_FORMAT_DET_2_reserved1_SHIFT                14

/* HDMI_RX_0 :: FORMAT_DET_2 :: UUT_HAP [13:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_2_UUT_HAP_MASK                   0x00003fff
#define BCHP_HDMI_RX_0_FORMAT_DET_2_UUT_HAP_SHIFT                  0
#define BCHP_HDMI_RX_0_FORMAT_DET_2_UUT_HAP_DEFAULT                0x00000000

/***************************************************************************
 *FORMAT_DET_3 - VID_FORMAT_3  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_3 :: UUT_FIELD_LATCHED [31:31] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_FIELD_LATCHED_MASK         0x80000000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_FIELD_LATCHED_SHIFT        31
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_FIELD_LATCHED_DEFAULT      0x00000000

/* HDMI_RX_0 :: FORMAT_DET_3 :: PROGRESSIVE [30:30] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_PROGRESSIVE_MASK               0x40000000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_PROGRESSIVE_SHIFT              30
#define BCHP_HDMI_RX_0_FORMAT_DET_3_PROGRESSIVE_DEFAULT            0x00000001

/* HDMI_RX_0 :: FORMAT_DET_3 :: INTERLACED [29:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_INTERLACED_MASK                0x20000000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_INTERLACED_SHIFT               29
#define BCHP_HDMI_RX_0_FORMAT_DET_3_INTERLACED_DEFAULT             0x00000000

/* HDMI_RX_0 :: FORMAT_DET_3 :: UUT_VPOL [28:28] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VPOL_MASK                  0x10000000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VPOL_SHIFT                 28
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VPOL_DEFAULT               0x00000000

/* HDMI_RX_0 :: FORMAT_DET_3 :: UUT_FIELD [27:27] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_FIELD_MASK                 0x08000000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_FIELD_SHIFT                27
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_FIELD_DEFAULT              0x00000000

/* HDMI_RX_0 :: FORMAT_DET_3 :: UUT_VDE [26:26] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VDE_MASK                   0x04000000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VDE_SHIFT                  26
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VDE_DEFAULT                0x00000000

/* HDMI_RX_0 :: FORMAT_DET_3 :: UUT_VFP0 [25:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VFP0_MASK                  0x03ffe000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VFP0_SHIFT                 13
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VFP0_DEFAULT               0x00000000

/* HDMI_RX_0 :: FORMAT_DET_3 :: UUT_VSP0 [12:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VSP0_MASK                  0x00001fff
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VSP0_SHIFT                 0
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VSP0_DEFAULT               0x00000000

/***************************************************************************
 *FORMAT_DET_4 - VID_FORMAT_4  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_4 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_4_reserved0_MASK                 0xe0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_4_reserved0_SHIFT                29

/* HDMI_RX_0 :: FORMAT_DET_4 :: UUT_VBP0 [28:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_4_UUT_VBP0_MASK                  0x1fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_4_UUT_VBP0_SHIFT                 16
#define BCHP_HDMI_RX_0_FORMAT_DET_4_UUT_VBP0_DEFAULT               0x00000000

/* HDMI_RX_0 :: FORMAT_DET_4 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_4_reserved1_MASK                 0x0000c000
#define BCHP_HDMI_RX_0_FORMAT_DET_4_reserved1_SHIFT                14

/* HDMI_RX_0 :: FORMAT_DET_4 :: UUT_VSPO0 [13:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_4_UUT_VSPO0_MASK                 0x00003fff
#define BCHP_HDMI_RX_0_FORMAT_DET_4_UUT_VSPO0_SHIFT                0
#define BCHP_HDMI_RX_0_FORMAT_DET_4_UUT_VSPO0_DEFAULT              0x00000000

/***************************************************************************
 *FORMAT_DET_5 - VID_FORMAT_5  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_5 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_5_reserved0_MASK                 0xe0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_5_reserved0_SHIFT                29

/* HDMI_RX_0 :: FORMAT_DET_5 :: UUT_VFP1 [28:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_5_UUT_VFP1_MASK                  0x1fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_5_UUT_VFP1_SHIFT                 16
#define BCHP_HDMI_RX_0_FORMAT_DET_5_UUT_VFP1_DEFAULT               0x00000000

/* HDMI_RX_0 :: FORMAT_DET_5 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_5_reserved1_MASK                 0x0000e000
#define BCHP_HDMI_RX_0_FORMAT_DET_5_reserved1_SHIFT                13

/* HDMI_RX_0 :: FORMAT_DET_5 :: UUT_VAL1 [12:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_5_UUT_VAL1_MASK                  0x00001fff
#define BCHP_HDMI_RX_0_FORMAT_DET_5_UUT_VAL1_SHIFT                 0
#define BCHP_HDMI_RX_0_FORMAT_DET_5_UUT_VAL1_DEFAULT               0x00000000

/***************************************************************************
 *FORMAT_DET_6 - VID_FORMAT_6  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_6 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_6_reserved0_MASK                 0xe0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_6_reserved0_SHIFT                29

/* HDMI_RX_0 :: FORMAT_DET_6 :: UUT_VBP1 [28:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_6_UUT_VBP1_MASK                  0x1fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_6_UUT_VBP1_SHIFT                 16
#define BCHP_HDMI_RX_0_FORMAT_DET_6_UUT_VBP1_DEFAULT               0x00000000

/* HDMI_RX_0 :: FORMAT_DET_6 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_6_reserved1_MASK                 0x0000c000
#define BCHP_HDMI_RX_0_FORMAT_DET_6_reserved1_SHIFT                14

/* HDMI_RX_0 :: FORMAT_DET_6 :: UUT_VSPO1 [13:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_6_UUT_VSPO1_MASK                 0x00003fff
#define BCHP_HDMI_RX_0_FORMAT_DET_6_UUT_VSPO1_SHIFT                0
#define BCHP_HDMI_RX_0_FORMAT_DET_6_UUT_VSPO1_DEFAULT              0x00000000

/***************************************************************************
 *FORMAT_DET_7 - VID_FORMAT_7  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_7 :: reserved0 [31:19] */
#define BCHP_HDMI_RX_0_FORMAT_DET_7_reserved0_MASK                 0xfff80000
#define BCHP_HDMI_RX_0_FORMAT_DET_7_reserved0_SHIFT                19

/* HDMI_RX_0 :: FORMAT_DET_7 :: UUT_FIELD_LATCHED_COPY [18:18] */
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_FIELD_LATCHED_COPY_MASK    0x00040000
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_FIELD_LATCHED_COPY_SHIFT   18
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_FIELD_LATCHED_COPY_DEFAULT 0x00000000

/* HDMI_RX_0 :: FORMAT_DET_7 :: UUT_FIELD_COPY [17:17] */
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_FIELD_COPY_MASK            0x00020000
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_FIELD_COPY_SHIFT           17
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_FIELD_COPY_DEFAULT         0x00000000

/* HDMI_RX_0 :: FORMAT_DET_7 :: UUT_VDE_COPY [16:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_VDE_COPY_MASK              0x00010000
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_VDE_COPY_SHIFT             16
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_VDE_COPY_DEFAULT           0x00000000

/* HDMI_RX_0 :: FORMAT_DET_7 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_7_reserved1_MASK                 0x0000e000
#define BCHP_HDMI_RX_0_FORMAT_DET_7_reserved1_SHIFT                13

/* HDMI_RX_0 :: FORMAT_DET_7 :: UUT_CURRENT_LINE_COUNT [12:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_CURRENT_LINE_COUNT_MASK    0x00001fff
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_CURRENT_LINE_COUNT_SHIFT   0
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_CURRENT_LINE_COUNT_DEFAULT 0x00000001

/***************************************************************************
 *FORMAT_DET_8 - VID_FORMAT_8  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_8 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_8_reserved0_MASK                 0xe0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_8_reserved0_SHIFT                29

/* HDMI_RX_0 :: FORMAT_DET_8 :: UUT_VSP1 [28:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_8_UUT_VSP1_MASK                  0x1fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_8_UUT_VSP1_SHIFT                 16
#define BCHP_HDMI_RX_0_FORMAT_DET_8_UUT_VSP1_DEFAULT               0x00000000

/* HDMI_RX_0 :: FORMAT_DET_8 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_8_reserved1_MASK                 0x0000e000
#define BCHP_HDMI_RX_0_FORMAT_DET_8_reserved1_SHIFT                13

/* HDMI_RX_0 :: FORMAT_DET_8 :: UUT_VAL0 [12:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_8_UUT_VAL0_MASK                  0x00001fff
#define BCHP_HDMI_RX_0_FORMAT_DET_8_UUT_VAL0_SHIFT                 0
#define BCHP_HDMI_RX_0_FORMAT_DET_8_UUT_VAL0_DEFAULT               0x00000000

/***************************************************************************
 *FORMAT_DET_9 - VID_FORMAT_9  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_9 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_FORMAT_DET_9_reserved0_MASK                 0xc0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_9_reserved0_SHIFT                30

/* HDMI_RX_0 :: FORMAT_DET_9 :: UUT_HSYNC_HIGH [29:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_9_UUT_HSYNC_HIGH_MASK            0x3fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_9_UUT_HSYNC_HIGH_SHIFT           16
#define BCHP_HDMI_RX_0_FORMAT_DET_9_UUT_HSYNC_HIGH_DEFAULT         0x00000000

/* HDMI_RX_0 :: FORMAT_DET_9 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_9_reserved1_MASK                 0x0000c000
#define BCHP_HDMI_RX_0_FORMAT_DET_9_reserved1_SHIFT                14

/* HDMI_RX_0 :: FORMAT_DET_9 :: UUT_HSYNC_LOW [13:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_9_UUT_HSYNC_LOW_MASK             0x00003fff
#define BCHP_HDMI_RX_0_FORMAT_DET_9_UUT_HSYNC_LOW_SHIFT            0
#define BCHP_HDMI_RX_0_FORMAT_DET_9_UUT_HSYNC_LOW_DEFAULT          0x00000000

/***************************************************************************
 *FORMAT_DET_10 - VID_FORMAT_10  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_10 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_10_reserved0_MASK                0xe0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_10_reserved0_SHIFT               29

/* HDMI_RX_0 :: FORMAT_DET_10 :: UUT_VBLANK1 [28:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_10_UUT_VBLANK1_MASK              0x1fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_10_UUT_VBLANK1_SHIFT             16
#define BCHP_HDMI_RX_0_FORMAT_DET_10_UUT_VBLANK1_DEFAULT           0x00000000

/* HDMI_RX_0 :: FORMAT_DET_10 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_10_reserved1_MASK                0x0000e000
#define BCHP_HDMI_RX_0_FORMAT_DET_10_reserved1_SHIFT               13

/* HDMI_RX_0 :: FORMAT_DET_10 :: UUT_VBLANK0 [12:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_10_UUT_VBLANK0_MASK              0x00001fff
#define BCHP_HDMI_RX_0_FORMAT_DET_10_UUT_VBLANK0_SHIFT             0
#define BCHP_HDMI_RX_0_FORMAT_DET_10_UUT_VBLANK0_DEFAULT           0x00000000

/***************************************************************************
 *HSYNC_CNT - HSYNC_CNT  Register
 ***************************************************************************/
/* HDMI_RX_0 :: HSYNC_CNT :: HSYNC_RISE_COUNT [31:16] */
#define BCHP_HDMI_RX_0_HSYNC_CNT_HSYNC_RISE_COUNT_MASK             0xffff0000
#define BCHP_HDMI_RX_0_HSYNC_CNT_HSYNC_RISE_COUNT_SHIFT            16
#define BCHP_HDMI_RX_0_HSYNC_CNT_HSYNC_RISE_COUNT_DEFAULT          0x00000000

/* HDMI_RX_0 :: HSYNC_CNT :: HSYNC_FALL_COUNT [15:00] */
#define BCHP_HDMI_RX_0_HSYNC_CNT_HSYNC_FALL_COUNT_MASK             0x0000ffff
#define BCHP_HDMI_RX_0_HSYNC_CNT_HSYNC_FALL_COUNT_SHIFT            0
#define BCHP_HDMI_RX_0_HSYNC_CNT_HSYNC_FALL_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *VSYNC_CNT_FIELD0 - VSYNC_CNT_FIELD0  Register
 ***************************************************************************/
/* HDMI_RX_0 :: VSYNC_CNT_FIELD0 :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0_reserved0_MASK             0xf0000000
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0_reserved0_SHIFT            28

/* HDMI_RX_0 :: VSYNC_CNT_FIELD0 :: VSYNC_CNT [27:00] */
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0_VSYNC_CNT_MASK             0x0fffffff
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0_VSYNC_CNT_SHIFT            0
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0_VSYNC_CNT_DEFAULT          0x0fffffff

/***************************************************************************
 *VSYNC_CNT_FIELD1 - VSYNC_CNT_FIELD1  Register
 ***************************************************************************/
/* HDMI_RX_0 :: VSYNC_CNT_FIELD1 :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1_reserved0_MASK             0xf0000000
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1_reserved0_SHIFT            28

/* HDMI_RX_0 :: VSYNC_CNT_FIELD1 :: VSYNC_CNT [27:00] */
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1_VSYNC_CNT_MASK             0x0fffffff
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1_VSYNC_CNT_SHIFT            0
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1_VSYNC_CNT_DEFAULT          0x0fffffff

/***************************************************************************
 *VSYNC_PIX_FIELD0 - VSYNC_PIX_FIELD0  Register
 ***************************************************************************/
/* HDMI_RX_0 :: VSYNC_PIX_FIELD0 :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_VSYNC_PIX_FIELD0_reserved0_MASK             0xf0000000
#define BCHP_HDMI_RX_0_VSYNC_PIX_FIELD0_reserved0_SHIFT            28

/* HDMI_RX_0 :: VSYNC_PIX_FIELD0 :: VSYNC_PIX [27:00] */
#define BCHP_HDMI_RX_0_VSYNC_PIX_FIELD0_VSYNC_PIX_MASK             0x0fffffff
#define BCHP_HDMI_RX_0_VSYNC_PIX_FIELD0_VSYNC_PIX_SHIFT            0
#define BCHP_HDMI_RX_0_VSYNC_PIX_FIELD0_VSYNC_PIX_DEFAULT          0x0fffffff

/***************************************************************************
 *VSYNC_PIX_FIELD1 - VSYNC_PIX_FIELD1  Register
 ***************************************************************************/
/* HDMI_RX_0 :: VSYNC_PIX_FIELD1 :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_VSYNC_PIX_FIELD1_reserved0_MASK             0xf0000000
#define BCHP_HDMI_RX_0_VSYNC_PIX_FIELD1_reserved0_SHIFT            28

/* HDMI_RX_0 :: VSYNC_PIX_FIELD1 :: VSYNC_PIX [27:00] */
#define BCHP_HDMI_RX_0_VSYNC_PIX_FIELD1_VSYNC_PIX_MASK             0x0fffffff
#define BCHP_HDMI_RX_0_VSYNC_PIX_FIELD1_VSYNC_PIX_SHIFT            0
#define BCHP_HDMI_RX_0_VSYNC_PIX_FIELD1_VSYNC_PIX_DEFAULT          0x0fffffff

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_1 - FORMAT_THRESHOLD_CFG_1 - Min Vsync Count
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_1 :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_1_reserved0_MASK       0xf0000000
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_1_reserved0_SHIFT      28

/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_1 :: MIN_VSYNC_CNT [27:00] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_1_MIN_VSYNC_CNT_MASK   0x0fffffff
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_1_MIN_VSYNC_CNT_SHIFT  0
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_1_MIN_VSYNC_CNT_DEFAULT 0x0000bf58

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_2 - FORMAT_THRESHOLD_CFG_2 - Max Vsync Count
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_2 :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_2_reserved0_MASK       0xf0000000
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_2_reserved0_SHIFT      28

/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_2 :: MAX_VSYNC_CNT [27:00] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_2_MAX_VSYNC_CNT_MASK   0x0fffffff
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_2_MAX_VSYNC_CNT_SHIFT  0
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_2_MAX_VSYNC_CNT_DEFAULT 0x0000bf78

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_3 - FORMAT_THRESHOLD_CFG_3 - Set Min and Max Hsync Count
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_3 :: MAX_HSYNC_CNT [31:16] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_3_MAX_HSYNC_CNT_MASK   0xffff0000
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_3_MAX_HSYNC_CNT_SHIFT  16
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_3_MAX_HSYNC_CNT_DEFAULT 0x0000006d

/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_3 :: MIN_HSYNC_CNT [15:00] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_3_MIN_HSYNC_CNT_MASK   0x0000ffff
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_3_MIN_HSYNC_CNT_SHIFT  0
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_3_MIN_HSYNC_CNT_DEFAULT 0x0000004d

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_4 - FORMAT_THRESHOLD_CFG_4 - Set Min and Max Ver. Active Line Count
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_4 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_4_reserved0_MASK       0xe0000000
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_4_reserved0_SHIFT      29

/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_4 :: MAX_VAL_CNT [28:16] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_4_MAX_VAL_CNT_MASK     0x1fff0000
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_4_MAX_VAL_CNT_SHIFT    16
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_4_MAX_VAL_CNT_DEFAULT  0x000001f0

/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_4 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_4_reserved1_MASK       0x0000e000
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_4_reserved1_SHIFT      13

/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_4 :: MIN_VAL_CNT [12:00] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_4_MIN_VAL_CNT_MASK     0x00001fff
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_4_MIN_VAL_CNT_SHIFT    0
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_4_MIN_VAL_CNT_DEFAULT  0x000001d0

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_5 - FORMAT_THRESHOLD_CFG_5 - Set Min and Max Hor. Active Pixel Count
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_5 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_5_reserved0_MASK       0xc0000000
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_5_reserved0_SHIFT      30

/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_5 :: MAX_HAP_CNT [29:16] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_5_MAX_HAP_CNT_MASK     0x3fff0000
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_5_MAX_HAP_CNT_SHIFT    16
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_5_MAX_HAP_CNT_DEFAULT  0x00000290

/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_5 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_5_reserved1_MASK       0x0000c000
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_5_reserved1_SHIFT      14

/* HDMI_RX_0 :: FORMAT_THRESHOLD_CFG_5 :: MIN_HAP_CNT [13:00] */
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_5_MIN_HAP_CNT_MASK     0x00003fff
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_5_MIN_HAP_CNT_SHIFT    0
#define BCHP_HDMI_RX_0_FORMAT_THRESHOLD_CFG_5_MIN_HAP_CNT_DEFAULT  0x00000270

/***************************************************************************
 *PCTR_CLEAN_CLEAR_ERRORS - PCTR_CLEAN_CLEAR_ERRORS - Control to Clear Status Errors
 ***************************************************************************/
/* HDMI_RX_0 :: PCTR_CLEAN_CLEAR_ERRORS :: reserved0 [31:01] */
#define BCHP_HDMI_RX_0_PCTR_CLEAN_CLEAR_ERRORS_reserved0_MASK      0xfffffffe
#define BCHP_HDMI_RX_0_PCTR_CLEAN_CLEAR_ERRORS_reserved0_SHIFT     1

/* HDMI_RX_0 :: PCTR_CLEAN_CLEAR_ERRORS :: CLEAR_ERRORS [00:00] */
#define BCHP_HDMI_RX_0_PCTR_CLEAN_CLEAR_ERRORS_CLEAR_ERRORS_MASK   0x00000001
#define BCHP_HDMI_RX_0_PCTR_CLEAN_CLEAR_ERRORS_CLEAR_ERRORS_SHIFT  0
#define BCHP_HDMI_RX_0_PCTR_CLEAN_CLEAR_ERRORS_CLEAR_ERRORS_DEFAULT 0x00000000

/***************************************************************************
 *PCTR_ERROR_STATUS - PCTR_ERROR_STATUS - Status of DVP Format Threshold Monitor Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: reserved0 [31:14] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_reserved0_MASK            0xffffc000
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_reserved0_SHIFT           14

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: ABOVE_HAP_LIMIT [13:13] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_HAP_LIMIT_MASK      0x00002000
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_HAP_LIMIT_SHIFT     13
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_HAP_LIMIT_DEFAULT   0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: BELOW_HAP_LIMIT [12:12] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_HAP_LIMIT_MASK      0x00001000
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_HAP_LIMIT_SHIFT     12
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_HAP_LIMIT_DEFAULT   0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: ABOVE_VAL2_LIMIT [11:11] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_VAL2_LIMIT_MASK     0x00000800
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_VAL2_LIMIT_SHIFT    11
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_VAL2_LIMIT_DEFAULT  0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: BELOW_VAL2_LIMIT [10:10] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_VAL2_LIMIT_MASK     0x00000400
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_VAL2_LIMIT_SHIFT    10
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_VAL2_LIMIT_DEFAULT  0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: ABOVE_VAL1_LIMIT [09:09] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_VAL1_LIMIT_MASK     0x00000200
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_VAL1_LIMIT_SHIFT    9
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_VAL1_LIMIT_DEFAULT  0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: BELOW_VAL1_LIMIT [08:08] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_VAL1_LIMIT_MASK     0x00000100
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_VAL1_LIMIT_SHIFT    8
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_VAL1_LIMIT_DEFAULT  0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: ABOVE_HSYNC_FALL_LIMIT [07:07] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_FALL_LIMIT_MASK 0x00000080
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_FALL_LIMIT_SHIFT 7
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_FALL_LIMIT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: BELOW_HSYNC_FALL_LIMIT [06:06] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_HSYNC_FALL_LIMIT_MASK 0x00000040
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_HSYNC_FALL_LIMIT_SHIFT 6
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_HSYNC_FALL_LIMIT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: ABOVE_HSYNC_RISE_LIMIT [05:05] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_RISE_LIMIT_MASK 0x00000020
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_RISE_LIMIT_SHIFT 5
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_RISE_LIMIT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: BELOW_HSYNC_RISE_LIMIT [04:04] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_HSYNC_RISE_LIMIT_MASK 0x00000010
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_HSYNC_RISE_LIMIT_SHIFT 4
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_HSYNC_RISE_LIMIT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: ABOVE_VSYNC2_LIMIT [03:03] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_VSYNC2_LIMIT_MASK   0x00000008
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_VSYNC2_LIMIT_SHIFT  3
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_VSYNC2_LIMIT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: BELOW_VSYNC2_LIMIT [02:02] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_VSYNC2_LIMIT_MASK   0x00000004
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_VSYNC2_LIMIT_SHIFT  2
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_VSYNC2_LIMIT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: ABOVE_VSYNC1_LIMIT [01:01] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_VSYNC1_LIMIT_MASK   0x00000002
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_VSYNC1_LIMIT_SHIFT  1
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_ABOVE_VSYNC1_LIMIT_DEFAULT 0x00000000

/* HDMI_RX_0 :: PCTR_ERROR_STATUS :: BELOW_VSYNC1_LIMIT [00:00] */
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_VSYNC1_LIMIT_MASK   0x00000001
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_VSYNC1_LIMIT_SHIFT  0
#define BCHP_HDMI_RX_0_PCTR_ERROR_STATUS_BELOW_VSYNC1_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *HDMI_13_FEATURES_CFG_1 - Configuration For HDMI 1.3 features
 ***************************************************************************/
/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: GCP_MODE0 [31:31] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_MODE0_MASK       0x80000000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_MODE0_SHIFT      31
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_MODE0_DEFAULT    0x00000000

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: reserved0 [30:29] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_reserved0_MASK       0x60000000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_reserved0_SHIFT      29

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: GCP_AVMUTE_COUNT_EN [28:28] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_AVMUTE_COUNT_EN_MASK 0x10000000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_AVMUTE_COUNT_EN_SHIFT 28
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_AVMUTE_COUNT_EN_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: GCP_AVMUTE_COUNT_THRESHOLD [27:16] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_AVMUTE_COUNT_THRESHOLD_MASK 0x0fff0000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_AVMUTE_COUNT_THRESHOLD_SHIFT 16
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_AVMUTE_COUNT_THRESHOLD_DEFAULT 0x0000012c

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: AUTO_CLEAR_DEEPCOLOR [15:15] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_AUTO_CLEAR_DEEPCOLOR_MASK 0x00008000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_AUTO_CLEAR_DEEPCOLOR_SHIFT 15
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_AUTO_CLEAR_DEEPCOLOR_DEFAULT 0x00000001

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: FORCE_DEFAULT_MODE [14:14] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_FORCE_DEFAULT_MODE_MASK 0x00004000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_FORCE_DEFAULT_MODE_SHIFT 14
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_FORCE_DEFAULT_MODE_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: BLOCK_DEFAULT_MODE [13:13] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_BLOCK_DEFAULT_MODE_MASK 0x00002000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_BLOCK_DEFAULT_MODE_SHIFT 13
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_BLOCK_DEFAULT_MODE_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: MAP_OUTPUT_TO_CHANNELS [12:12] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_MAP_OUTPUT_TO_CHANNELS_MASK 0x00001000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_MAP_OUTPUT_TO_CHANNELS_SHIFT 12
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_MAP_OUTPUT_TO_CHANNELS_DEFAULT 0x00000001

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: GCP_CD_FRAME_COUNT_THRESHOLD [11:08] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_CD_FRAME_COUNT_THRESHOLD_MASK 0x00000f00
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_CD_FRAME_COUNT_THRESHOLD_SHIFT 8
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_CD_FRAME_COUNT_THRESHOLD_DEFAULT 0x00000004

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: PACKING_PHASE_OFFSET [07:05] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_PACKING_PHASE_OFFSET_MASK 0x000000e0
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_PACKING_PHASE_OFFSET_SHIFT 5
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_PACKING_PHASE_OFFSET_DEFAULT 0x00000000

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: FORCE_COLOR_DEPTH [04:01] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_FORCE_COLOR_DEPTH_MASK 0x0000001e
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_FORCE_COLOR_DEPTH_SHIFT 1
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_FORCE_COLOR_DEPTH_DEFAULT 0x00000004

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: ENABLE_FORCE_COLOR_DEPTH [00:00] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_ENABLE_FORCE_COLOR_DEPTH_MASK 0x00000001
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_ENABLE_FORCE_COLOR_DEPTH_SHIFT 0
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_ENABLE_FORCE_COLOR_DEPTH_DEFAULT 0x00000000

/***************************************************************************
 *HDMI_13_FEATURES_CFG_2 - Configuration For HDMI 1.3 features
 ***************************************************************************/
/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_2 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_2_reserved0_MASK       0xffffff00
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_2_reserved0_SHIFT      8

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_2 :: NO_GCP_COUNT_THRESHOLD [07:00] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_2_NO_GCP_COUNT_THRESHOLD_MASK 0x000000ff
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_2_NO_GCP_COUNT_THRESHOLD_SHIFT 0
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_2_NO_GCP_COUNT_THRESHOLD_DEFAULT 0x00000004

/***************************************************************************
 *HDMI_13_FEATURES_STATUS_1 - Status For HDMI 1.3 features
 ***************************************************************************/
/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_reserved0_MASK    0xffff0000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_reserved0_SHIFT   16

/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: CONDITIONED_DEFAULT_PHASE [15:15] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_CONDITIONED_DEFAULT_PHASE_MASK 0x00008000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_CONDITIONED_DEFAULT_PHASE_SHIFT 15

/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: LAST_VIDEO_PHASE [14:12] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_LAST_VIDEO_PHASE_MASK 0x00007000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_LAST_VIDEO_PHASE_SHIFT 12

/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: GCP_PACKING_PHASE [11:08] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_GCP_PACKING_PHASE_MASK 0x00000f00
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_GCP_PACKING_PHASE_SHIFT 8

/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: GCP_DEFAULT_PHASE [07:07] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_GCP_DEFAULT_PHASE_MASK 0x00000080
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_GCP_DEFAULT_PHASE_SHIFT 7

/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: GCP_COLOR_DEPTH [06:03] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_GCP_COLOR_DEPTH_MASK 0x00000078
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_GCP_COLOR_DEPTH_SHIFT 3

/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: CURRENT_INTERNAL_PACKING_PHASE [02:00] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_CURRENT_INTERNAL_PACKING_PHASE_MASK 0x00000007
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_CURRENT_INTERNAL_PACKING_PHASE_SHIFT 0

/***************************************************************************
 *I2C_FREQ_DETECTION_STATUS1 - I2C_FREQ_DETECTION_STATUS1
 ***************************************************************************/
/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS1 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_reserved0_MASK   0xff000000
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_reserved0_SHIFT  24

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS1 :: FD_SCL_TIMEOUT_STAT [23:16] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_FD_SCL_TIMEOUT_STAT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_FD_SCL_TIMEOUT_STAT_SHIFT 16

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS1 :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_reserved1_MASK   0x0000f000
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_reserved1_SHIFT  12

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS1 :: FD_I2C_TRANSACTION_COUNT [11:00] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_FD_I2C_TRANSACTION_COUNT_MASK 0x00000fff
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_FD_I2C_TRANSACTION_COUNT_SHIFT 0

/***************************************************************************
 *I2C_FREQ_DETECTION_STATUS2 - I2C_FREQ_DETECTION_STATUS2
 ***************************************************************************/
/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS2 :: FD_SCL_FREQ_COUNT [31:16] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2_FD_SCL_FREQ_COUNT_MASK 0xffff0000
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2_FD_SCL_FREQ_COUNT_SHIFT 16

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS2 :: reserved0 [15:01] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2_reserved0_MASK   0x0000fffe
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2_reserved0_SHIFT  1

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS2 :: FD_SCL_OUT_RANGE [00:00] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2_FD_SCL_OUT_RANGE_MASK 0x00000001
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2_FD_SCL_OUT_RANGE_SHIFT 0

/***************************************************************************
 *SCDC_I2C_FREQ_DETECTION_STATUS1 - SCDC_I2C_FREQ_DETECTION_STATUS1
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_I2C_FREQ_DETECTION_STATUS1 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS1_reserved0_MASK 0xff000000
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS1_reserved0_SHIFT 24

/* HDMI_RX_0 :: SCDC_I2C_FREQ_DETECTION_STATUS1 :: FD_SCL_TIMEOUT_STAT [23:16] */
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS1_FD_SCL_TIMEOUT_STAT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS1_FD_SCL_TIMEOUT_STAT_SHIFT 16

/* HDMI_RX_0 :: SCDC_I2C_FREQ_DETECTION_STATUS1 :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS1_reserved1_MASK 0x0000f000
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS1_reserved1_SHIFT 12

/* HDMI_RX_0 :: SCDC_I2C_FREQ_DETECTION_STATUS1 :: FD_I2C_TRANSACTION_COUNT [11:00] */
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS1_FD_I2C_TRANSACTION_COUNT_MASK 0x00000fff
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS1_FD_I2C_TRANSACTION_COUNT_SHIFT 0

/***************************************************************************
 *SCDC_I2C_FREQ_DETECTION_STATUS2 - SCDC_I2C_FREQ_DETECTION_STATUS2
 ***************************************************************************/
/* HDMI_RX_0 :: SCDC_I2C_FREQ_DETECTION_STATUS2 :: FD_SCL_FREQ_COUNT [31:16] */
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS2_FD_SCL_FREQ_COUNT_MASK 0xffff0000
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS2_FD_SCL_FREQ_COUNT_SHIFT 16

/* HDMI_RX_0 :: SCDC_I2C_FREQ_DETECTION_STATUS2 :: reserved0 [15:01] */
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS2_reserved0_MASK 0x0000fffe
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS2_reserved0_SHIFT 1

/* HDMI_RX_0 :: SCDC_I2C_FREQ_DETECTION_STATUS2 :: FD_SCL_OUT_RANGE [00:00] */
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS2_FD_SCL_OUT_RANGE_MASK 0x00000001
#define BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS2_FD_SCL_OUT_RANGE_SHIFT 0

/***************************************************************************
 *AUDIO_CHANNEL_MAP - AUDIO_CHANNEL_MAP
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved0 [31:31] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved0_MASK            0x80000000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved0_SHIFT           31

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_7 [30:28] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_7_MASK        0x70000000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_7_SHIFT       28
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_7_DEFAULT     0x00000007

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved1 [27:27] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved1_MASK            0x08000000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved1_SHIFT           27

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_6 [26:24] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_6_MASK        0x07000000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_6_SHIFT       24
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_6_DEFAULT     0x00000006

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved2 [23:23] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved2_MASK            0x00800000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved2_SHIFT           23

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_5 [22:20] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_5_MASK        0x00700000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_5_SHIFT       20
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_5_DEFAULT     0x00000005

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved3 [19:19] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved3_MASK            0x00080000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved3_SHIFT           19

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_4 [18:16] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_4_MASK        0x00070000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_4_SHIFT       16
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_4_DEFAULT     0x00000004

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved4 [15:15] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved4_MASK            0x00008000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved4_SHIFT           15

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_3 [14:12] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_3_MASK        0x00007000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_3_SHIFT       12
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_3_DEFAULT     0x00000003

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved5 [11:11] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved5_MASK            0x00000800
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved5_SHIFT           11

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_2 [10:08] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_2_MASK        0x00000700
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_2_SHIFT       8
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_2_DEFAULT     0x00000002

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved6 [07:07] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved6_MASK            0x00000080
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved6_SHIFT           7

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_1 [06:04] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_1_MASK        0x00000070
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_1_SHIFT       4
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_1_DEFAULT     0x00000001

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved7 [03:03] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved7_MASK            0x00000008
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved7_SHIFT           3

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_0 [02:00] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_0_MASK        0x00000007
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_0_SHIFT       0
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_0_DEFAULT     0x00000000

/***************************************************************************
 *CH_REPLACE_ZEROS - CH_REPLACE_ZEROS
 ***************************************************************************/
/* HDMI_RX_0 :: CH_REPLACE_ZEROS :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_CH_REPLACE_ZEROS_reserved0_MASK             0xffffff00
#define BCHP_HDMI_RX_0_CH_REPLACE_ZEROS_reserved0_SHIFT            8

/* HDMI_RX_0 :: CH_REPLACE_ZEROS :: REPLACE_CH_WITH_ZEROS [07:00] */
#define BCHP_HDMI_RX_0_CH_REPLACE_ZEROS_REPLACE_CH_WITH_ZEROS_MASK 0x000000ff
#define BCHP_HDMI_RX_0_CH_REPLACE_ZEROS_REPLACE_CH_WITH_ZEROS_SHIFT 0
#define BCHP_HDMI_RX_0_CH_REPLACE_ZEROS_REPLACE_CH_WITH_ZEROS_DEFAULT 0x00000000

/***************************************************************************
 *AUDIO_PACKET_TYPE - AUDIO_PACKET_TYPE
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_PACKET_TYPE :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_reserved0_MASK            0xff000000
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_reserved0_SHIFT           24

/* HDMI_RX_0 :: AUDIO_PACKET_TYPE :: CURRENT_AUDIO_TYPE [23:16] */
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_CURRENT_AUDIO_TYPE_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_CURRENT_AUDIO_TYPE_SHIFT  16

/* HDMI_RX_0 :: AUDIO_PACKET_TYPE :: STANDARD_AUDIO_PACKET_TYPE [15:08] */
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_STANDARD_AUDIO_PACKET_TYPE_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_STANDARD_AUDIO_PACKET_TYPE_SHIFT 8
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_STANDARD_AUDIO_PACKET_TYPE_DEFAULT 0x00000002

/* HDMI_RX_0 :: AUDIO_PACKET_TYPE :: HBR_AUDIO_PACKET_TYPE [07:00] */
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_HBR_AUDIO_PACKET_TYPE_MASK 0x000000ff
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_HBR_AUDIO_PACKET_TYPE_SHIFT 0
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_HBR_AUDIO_PACKET_TYPE_DEFAULT 0x00000009

/***************************************************************************
 *AUDIO_TEST_DATA - AUDIO_TEST_DATA
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_TEST_DATA :: AUDIO_TEST_DATA_0 [31:00] */
#define BCHP_HDMI_RX_0_AUDIO_TEST_DATA_AUDIO_TEST_DATA_0_MASK      0xffffffff
#define BCHP_HDMI_RX_0_AUDIO_TEST_DATA_AUDIO_TEST_DATA_0_SHIFT     0
#define BCHP_HDMI_RX_0_AUDIO_TEST_DATA_AUDIO_TEST_DATA_0_DEFAULT   0x00000000

/***************************************************************************
 *AUDIO_TEST_CONFIG - AUDIO_TEST_CONFIG
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_TEST_CONFIG :: AUDIO_TEST_CONFIG_0 [31:00] */
#define BCHP_HDMI_RX_0_AUDIO_TEST_CONFIG_AUDIO_TEST_CONFIG_0_MASK  0xffffffff
#define BCHP_HDMI_RX_0_AUDIO_TEST_CONFIG_AUDIO_TEST_CONFIG_0_SHIFT 0
#define BCHP_HDMI_RX_0_AUDIO_TEST_CONFIG_AUDIO_TEST_CONFIG_0_DEFAULT 0x00000000

/***************************************************************************
 *ACR_ERROR - ACR_ERROR
 ***************************************************************************/
/* HDMI_RX_0 :: ACR_ERROR :: reserved0 [31:05] */
#define BCHP_HDMI_RX_0_ACR_ERROR_reserved0_MASK                    0xffffffe0
#define BCHP_HDMI_RX_0_ACR_ERROR_reserved0_SHIFT                   5

/* HDMI_RX_0 :: ACR_ERROR :: ACR_IGNORE_HEADER_ERROR [04:04] */
#define BCHP_HDMI_RX_0_ACR_ERROR_ACR_IGNORE_HEADER_ERROR_MASK      0x00000010
#define BCHP_HDMI_RX_0_ACR_ERROR_ACR_IGNORE_HEADER_ERROR_SHIFT     4
#define BCHP_HDMI_RX_0_ACR_ERROR_ACR_IGNORE_HEADER_ERROR_DEFAULT   0x00000000

/* HDMI_RX_0 :: ACR_ERROR :: reserved1 [03:03] */
#define BCHP_HDMI_RX_0_ACR_ERROR_reserved1_MASK                    0x00000008
#define BCHP_HDMI_RX_0_ACR_ERROR_reserved1_SHIFT                   3

/* HDMI_RX_0 :: ACR_ERROR :: ACR_MAX_PACKET_ERRORS [02:00] */
#define BCHP_HDMI_RX_0_ACR_ERROR_ACR_MAX_PACKET_ERRORS_MASK        0x00000007
#define BCHP_HDMI_RX_0_ACR_ERROR_ACR_MAX_PACKET_ERRORS_SHIFT       0
#define BCHP_HDMI_RX_0_ACR_ERROR_ACR_MAX_PACKET_ERRORS_DEFAULT     0x00000000

/***************************************************************************
 *AUDIO_CHANNEL_STATUS_CONFIG - AUDIO_CHANNEL_STATUS_CONFIG
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_CHANNEL_STATUS_CONFIG :: reserved0 [31:05] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_reserved0_MASK  0xffffffe0
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_reserved0_SHIFT 5

/* HDMI_RX_0 :: AUDIO_CHANNEL_STATUS_CONFIG :: LAYOUT_1_CH_STATUS_SELECT [04:03] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_LAYOUT_1_CH_STATUS_SELECT_MASK 0x00000018
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_LAYOUT_1_CH_STATUS_SELECT_SHIFT 3
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_LAYOUT_1_CH_STATUS_SELECT_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_CHANNEL_STATUS_CONFIG :: SAVE_CH_STATUS_EVEN_IF_MISMATCH [02:02] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_EVEN_IF_MISMATCH_MASK 0x00000004
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_EVEN_IF_MISMATCH_SHIFT 2
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_EVEN_IF_MISMATCH_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_CHANNEL_STATUS_CONFIG :: SAVE_CH_STATUS_ON_SAMPLE_PRESENT_ERROR [01:01] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_ON_SAMPLE_PRESENT_ERROR_MASK 0x00000002
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_ON_SAMPLE_PRESENT_ERROR_SHIFT 1
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_ON_SAMPLE_PRESENT_ERROR_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_CHANNEL_STATUS_CONFIG :: SAVE_CH_STATUS_ON_BFRAME_ERROR [00:00] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_ON_BFRAME_ERROR_MASK 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_ON_BFRAME_ERROR_SHIFT 0
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_ON_BFRAME_ERROR_DEFAULT 0x00000000

/***************************************************************************
 *AUDIO_MUTE_CFG - AUDIO_MUTE_CFG
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_MUTE_CFG :: reserved0 [31:05] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_reserved0_MASK               0xffffffe0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_reserved0_SHIFT              5

/* HDMI_RX_0 :: AUDIO_MUTE_CFG :: ENABLE_AUDIO_MUTE [04:04] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_ENABLE_AUDIO_MUTE_MASK       0x00000010
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_ENABLE_AUDIO_MUTE_SHIFT      4
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_ENABLE_AUDIO_MUTE_DEFAULT    0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_CFG :: ALWAYS_ALLOW_AVMUTE_UPDATE [03:03] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_ALWAYS_ALLOW_AVMUTE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_ALWAYS_ALLOW_AVMUTE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_ALWAYS_ALLOW_AVMUTE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_0 :: AUDIO_MUTE_CFG :: AUTO_CLEAR_AVMUTE [02:02] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_AUTO_CLEAR_AVMUTE_MASK       0x00000004
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_AUTO_CLEAR_AVMUTE_SHIFT      2
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_AUTO_CLEAR_AVMUTE_DEFAULT    0x00000001

/* HDMI_RX_0 :: AUDIO_MUTE_CFG :: IGNORE_GCP_MUTE_SETTING [01:01] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_IGNORE_GCP_MUTE_SETTING_MASK 0x00000002
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_IGNORE_GCP_MUTE_SETTING_SHIFT 1
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_IGNORE_GCP_MUTE_SETTING_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_CFG :: SET_AVMUTE [00:00] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_SET_AVMUTE_MASK              0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_SET_AVMUTE_SHIFT             0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_SET_AVMUTE_DEFAULT           0x00000000

/***************************************************************************
 *VIDEO_MUTE_CFG - VIDEO_MUTE_CFG
 ***************************************************************************/
/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: MUTE [31:31] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_MUTE_MASK                    0x80000000
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_MUTE_SHIFT                   31
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_MUTE_DEFAULT                 0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: reserved0 [30:12] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_reserved0_MASK               0x7ffff000
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_reserved0_SHIFT              12

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: HOTPLUG_ATTACH [11:11] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_HOTPLUG_ATTACH_MASK          0x00000800
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_HOTPLUG_ATTACH_SHIFT         11
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_HOTPLUG_ATTACH_DEFAULT       0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: HOTPLUG_DETACH [10:10] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_HOTPLUG_DETACH_MASK          0x00000400
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_HOTPLUG_DETACH_SHIFT         10
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_HOTPLUG_DETACH_DEFAULT       0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: FREQ_CHANGE [09:09] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_FREQ_CHANGE_MASK             0x00000200
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_FREQ_CHANGE_SHIFT            9
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_FREQ_CHANGE_DEFAULT          0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: CLOCK_START [08:08] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CLOCK_START_MASK             0x00000100
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CLOCK_START_SHIFT            8
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CLOCK_START_DEFAULT          0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: CLOCK_STOP [07:07] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CLOCK_STOP_MASK              0x00000080
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CLOCK_STOP_SHIFT             7
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CLOCK_STOP_DEFAULT           0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: PLL_LOCK [06:06] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PLL_LOCK_MASK                0x00000040
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PLL_LOCK_SHIFT               6
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PLL_LOCK_DEFAULT             0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: PLL_LOSS [05:05] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PLL_LOSS_MASK                0x00000020
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PLL_LOSS_SHIFT               5
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PLL_LOSS_DEFAULT             0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: SYMBOL_LOSS [04:04] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_SYMBOL_LOSS_MASK             0x00000010
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_SYMBOL_LOSS_SHIFT            4
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_SYMBOL_LOSS_DEFAULT          0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: SYMBOL_LOCK [03:03] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_SYMBOL_LOCK_MASK             0x00000008
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_SYMBOL_LOCK_SHIFT            3
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_SYMBOL_LOCK_DEFAULT          0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: CHANNEL_ALIGN [02:02] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CHANNEL_ALIGN_MASK           0x00000004
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CHANNEL_ALIGN_SHIFT          2
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CHANNEL_ALIGN_DEFAULT        0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: PACKET_ERRORS [01:01] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PACKET_ERRORS_MASK           0x00000002
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PACKET_ERRORS_SHIFT          1
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PACKET_ERRORS_DEFAULT        0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: AV_MUTE [00:00] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_AV_MUTE_MASK                 0x00000001
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_AV_MUTE_SHIFT                0
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_AV_MUTE_DEFAULT              0x00000000

/***************************************************************************
 *VIDEO_MUTE_STATUS - VIDEO_MUTE_STATUS
 ***************************************************************************/
/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_reserved0_MASK            0xfffff000
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_reserved0_SHIFT           12

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: HOTPLUG_ATTACH [11:11] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_HOTPLUG_ATTACH_MASK       0x00000800
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_HOTPLUG_ATTACH_SHIFT      11

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: HOTPLUG_DETACH [10:10] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_HOTPLUG_DETACH_MASK       0x00000400
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_HOTPLUG_DETACH_SHIFT      10

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: FREQ_CHANGE [09:09] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_FREQ_CHANGE_MASK          0x00000200
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_FREQ_CHANGE_SHIFT         9

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: CLOCK_START [08:08] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLOCK_START_MASK          0x00000100
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLOCK_START_SHIFT         8

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: CLOCK_STOP [07:07] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLOCK_STOP_MASK           0x00000080
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLOCK_STOP_SHIFT          7

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: PLL_LOCK [06:06] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_PLL_LOCK_MASK             0x00000040
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_PLL_LOCK_SHIFT            6

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: PLL_LOSS [05:05] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_PLL_LOSS_MASK             0x00000020
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_PLL_LOSS_SHIFT            5

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: SYMBOL_LOSS [04:04] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_SYMBOL_LOSS_MASK          0x00000010
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_SYMBOL_LOSS_SHIFT         4

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: SYMBOL_LOCK [03:03] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_SYMBOL_LOCK_MASK          0x00000008
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_SYMBOL_LOCK_SHIFT         3

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: CHANNEL_ALIGN [02:02] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CHANNEL_ALIGN_MASK        0x00000004
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CHANNEL_ALIGN_SHIFT       2

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: PACKET_ERRORS [01:01] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_PACKET_ERRORS_MASK        0x00000002
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_PACKET_ERRORS_SHIFT       1

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: AV_MUTE [00:00] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_AV_MUTE_MASK              0x00000001
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_AV_MUTE_SHIFT             0

/***************************************************************************
 *VIDEO_MUTE_STATUS_CLEAR - VIDEO_MUTE_STATUS_CLEAR
 ***************************************************************************/
/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_reserved0_MASK      0xfffff000
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_reserved0_SHIFT     12

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: HOTPLUG_ATTACH [11:11] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_HOTPLUG_ATTACH_MASK 0x00000800
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_HOTPLUG_ATTACH_SHIFT 11
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_HOTPLUG_ATTACH_DEFAULT 0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: HOTPLUG_DETACH [10:10] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_HOTPLUG_DETACH_MASK 0x00000400
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_HOTPLUG_DETACH_SHIFT 10
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_HOTPLUG_DETACH_DEFAULT 0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: FREQ_CHANGE [09:09] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_FREQ_CHANGE_MASK    0x00000200
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_FREQ_CHANGE_SHIFT   9
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_FREQ_CHANGE_DEFAULT 0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: CLOCK_START [08:08] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CLOCK_START_MASK    0x00000100
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CLOCK_START_SHIFT   8
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CLOCK_START_DEFAULT 0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: CLOCK_STOP [07:07] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CLOCK_STOP_MASK     0x00000080
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CLOCK_STOP_SHIFT    7
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CLOCK_STOP_DEFAULT  0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: PLL_LOCK [06:06] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PLL_LOCK_MASK       0x00000040
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PLL_LOCK_SHIFT      6
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PLL_LOCK_DEFAULT    0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: PLL_LOSS [05:05] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PLL_LOSS_MASK       0x00000020
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PLL_LOSS_SHIFT      5
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PLL_LOSS_DEFAULT    0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: SYMBOL_LOSS [04:04] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_SYMBOL_LOSS_MASK    0x00000010
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_SYMBOL_LOSS_SHIFT   4
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_SYMBOL_LOSS_DEFAULT 0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: SYMBOL_LOCK [03:03] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_SYMBOL_LOCK_MASK    0x00000008
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_SYMBOL_LOCK_SHIFT   3
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_SYMBOL_LOCK_DEFAULT 0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: CHANNEL_ALIGN [02:02] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CHANNEL_ALIGN_MASK  0x00000004
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CHANNEL_ALIGN_SHIFT 2
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CHANNEL_ALIGN_DEFAULT 0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: PACKET_ERRORS [01:01] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PACKET_ERRORS_MASK  0x00000002
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PACKET_ERRORS_SHIFT 1
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PACKET_ERRORS_DEFAULT 0x00000000

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: reserved1 [00:00] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_reserved1_MASK      0x00000001
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_reserved1_SHIFT     0

/***************************************************************************
 *AUDIO_PASSTHRU_CONFIG - AUDIO_PASSTHRU_CONFIG
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_PASSTHRU_CONFIG :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_reserved0_MASK        0xfffff000
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_reserved0_SHIFT       12

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CONFIG :: TMDS_SHUTOFF [11:11] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_TMDS_SHUTOFF_MASK     0x00000800
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_TMDS_SHUTOFF_SHIFT    11
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_TMDS_SHUTOFF_DEFAULT  0x00000000
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_TMDS_SHUTOFF_DISABLED 0
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_TMDS_SHUTOFF_ENABLED  1

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CONFIG :: AVMUTE [10:10] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_AVMUTE_MASK           0x00000400
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_AVMUTE_SHIFT          10
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_AVMUTE_DEFAULT        0x00000000
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_AVMUTE_DISABLED       0
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_AVMUTE_ENABLED        1

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CONFIG :: AUDIO_MUTE [09:09] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_AUDIO_MUTE_MASK       0x00000200
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_AUDIO_MUTE_SHIFT      9
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_AUDIO_MUTE_DEFAULT    0x00000000
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_AUDIO_MUTE_DISABLED   0
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_AUDIO_MUTE_ENABLED    1

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CONFIG :: FORMAT_CNT [08:08] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_FORMAT_CNT_MASK       0x00000100
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_FORMAT_CNT_SHIFT      8
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_FORMAT_CNT_DEFAULT    0x00000000
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_FORMAT_CNT_DISABLED   0
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_FORMAT_CNT_ENABLED    1

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CONFIG :: reserved1 [07:05] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_reserved1_MASK        0x000000e0
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_reserved1_SHIFT       5

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CONFIG :: HDMI_RX_FORMAT [04:00] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_HDMI_RX_FORMAT_MASK   0x0000001f
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_HDMI_RX_FORMAT_SHIFT  0
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CONFIG_HDMI_RX_FORMAT_DEFAULT 0x00000000

/***************************************************************************
 *AUDIO_PASSTHRU_CNT_STATUS - AUDIO_PASSTHRU_CNT_STATUS
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_PASSTHRU_CNT_STATUS :: reserved0 [31:19] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_reserved0_MASK    0xfff80000
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_reserved0_SHIFT   19

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CNT_STATUS :: TMDS_SHUTOFF [18:18] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_TMDS_SHUTOFF_MASK 0x00040000
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_TMDS_SHUTOFF_SHIFT 18

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CNT_STATUS :: AVMUTE [17:17] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_AVMUTE_MASK       0x00020000
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_AVMUTE_SHIFT      17

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CNT_STATUS :: AUDIO_MUTE [16:16] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_AUDIO_MUTE_MASK   0x00010000
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_AUDIO_MUTE_SHIFT  16

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CNT_STATUS :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_reserved1_MASK    0x0000e000
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_reserved1_SHIFT   13

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CNT_STATUS :: AIO_FORMAT_CNT [12:08] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_AIO_FORMAT_CNT_MASK 0x00001f00
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_AIO_FORMAT_CNT_SHIFT 8

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CNT_STATUS :: reserved2 [07:05] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_reserved2_MASK    0x000000e0
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_reserved2_SHIFT   5

/* HDMI_RX_0 :: AUDIO_PASSTHRU_CNT_STATUS :: HDMI_RX_FORMAT_CNT [04:00] */
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_HDMI_RX_FORMAT_CNT_MASK 0x0000001f
#define BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS_HDMI_RX_FORMAT_CNT_SHIFT 0

/***************************************************************************
 *AUDIO_MUTE_PASSTHRU_EVENT_CONFIG - AUDIO_MUTE_PASSTHRU_EVENT_CONFIG
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: reserved0 [31:17] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_reserved0_MASK 0xfffe0000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_reserved0_SHIFT 17

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: CTS_FIFO_OVERFLOW [16:16] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_MASK 0x00010000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_SHIFT 16
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: N_UPDATED [15:15] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_N_UPDATED_MASK 0x00008000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_N_UPDATED_SHIFT 15
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_N_UPDATED_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_N_UPDATED_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_N_UPDATED_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: SYMBOL_LOSS [14:14] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_MASK 0x00004000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_SHIFT 14
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: DFE_ALIGN_LOSS [13:13] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_MASK 0x00002000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_SHIFT 13
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: EXCESSIVE_PACKET_ERRORS [12:12] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_MASK 0x00001000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_SHIFT 12
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: PACKET_SYNC_ERROR [11:11] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_MASK 0x00000800
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_SHIFT 11
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: INVD_DATA_ISLAND_LEN [10:10] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_MASK 0x00000400
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_SHIFT 10
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: FMT_DET_CNT_SAT [09:09] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_MASK 0x00000200
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_SHIFT 9
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: AUDIO_TYPE_CHANGE [08:08] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_MASK 0x00000100
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_SHIFT 8
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: LAYOUT_UPDATE [07:07] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_MASK 0x00000080
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_SHIFT 7
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: AUD_VALTY_BIT_UP [06:06] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_MASK 0x00000040
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_SHIFT 6
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: CHANNEL_STAT_UP [05:05] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_MASK 0x00000020
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_SHIFT 5
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: AUDIO_FIFO_OVERFLOW [04:04] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_MASK 0x00000010
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_SHIFT 4
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: SET_AV_MUTE [03:03] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_MASK 0x00000008
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_SHIFT 3
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: VIDEO_FMT_CHANGE [02:02] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_MASK 0x00000004
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_SHIFT 2
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: HPD_DETATCHED [01:01] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_MASK 0x00000002
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_SHIFT 1
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_ON 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_EVENT_CONFIG :: PKT_UPDATED [00:00] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_MASK 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_SHIFT 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_OFF 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_ON 1

/***************************************************************************
 *AUDIO_MUTE_PASSTHRU_STATUS - AUDIO_MUTE_PASSTHRU_STATUS
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: reserved0 [31:17] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_reserved0_MASK   0xfffe0000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_reserved0_SHIFT  17

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: CTS_FIFO_OVERFLOW [16:16] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_CTS_FIFO_OVERFLOW_MASK 0x00010000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_CTS_FIFO_OVERFLOW_SHIFT 16

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: N_UPDATED [15:15] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_N_UPDATED_MASK   0x00008000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_N_UPDATED_SHIFT  15

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: SYMBOL_LOSS [14:14] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_SYMBOL_LOSS_MASK 0x00004000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_SYMBOL_LOSS_SHIFT 14

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: DFE_ALIGN_LOSS [13:13] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_DFE_ALIGN_LOSS_MASK 0x00002000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_DFE_ALIGN_LOSS_SHIFT 13

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: EXCESSIVE_PACKET_ERRORS [12:12] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_EXCESSIVE_PACKET_ERRORS_MASK 0x00001000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_EXCESSIVE_PACKET_ERRORS_SHIFT 12

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: PACKET_SYNC_ERROR [11:11] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_PACKET_SYNC_ERROR_MASK 0x00000800
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_PACKET_SYNC_ERROR_SHIFT 11

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: INVD_DATA_ISLAND_LEN [10:10] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_INVD_DATA_ISLAND_LEN_MASK 0x00000400
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_INVD_DATA_ISLAND_LEN_SHIFT 10

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: FMT_DET_CNT_SAT [09:09] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_FMT_DET_CNT_SAT_MASK 0x00000200
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_FMT_DET_CNT_SAT_SHIFT 9

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: AUDIO_TYPE_CHANGE [08:08] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_AUDIO_TYPE_CHANGE_MASK 0x00000100
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_AUDIO_TYPE_CHANGE_SHIFT 8

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: LAYOUT_UPDATE [07:07] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_LAYOUT_UPDATE_MASK 0x00000080
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_LAYOUT_UPDATE_SHIFT 7

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: AUD_VALTY_BIT_UP [06:06] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_AUD_VALTY_BIT_UP_MASK 0x00000040
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_AUD_VALTY_BIT_UP_SHIFT 6

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: CHANNEL_STAT_UP [05:05] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_CHANNEL_STAT_UP_MASK 0x00000020
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_CHANNEL_STAT_UP_SHIFT 5

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: AUDIO_FIFO_OVERFLOW [04:04] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_AUDIO_FIFO_OVERFLOW_MASK 0x00000010
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_AUDIO_FIFO_OVERFLOW_SHIFT 4

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: SET_AV_MUTE [03:03] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_SET_AV_MUTE_MASK 0x00000008
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_SET_AV_MUTE_SHIFT 3

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: VIDEO_FMT_CHANGE [02:02] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_VIDEO_FMT_CHANGE_MASK 0x00000004
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_VIDEO_FMT_CHANGE_SHIFT 2

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: HPD_DETATCHED [01:01] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_HPD_DETATCHED_MASK 0x00000002
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_HPD_DETATCHED_SHIFT 1

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_STATUS :: PKT_UPDATED [00:00] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_PKT_UPDATED_MASK 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS_PKT_UPDATED_SHIFT 0

/***************************************************************************
 *AUDIO_MUTE_PASSTHRU_CLEAR - AUDIO_MUTE_PASSTHRU_CLEAR
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: reserved0 [31:17] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_reserved0_MASK    0xfffe0000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_reserved0_SHIFT   17

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: CTS_FIFO_OVERFLOW [16:16] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_CTS_FIFO_OVERFLOW_MASK 0x00010000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_CTS_FIFO_OVERFLOW_SHIFT 16
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: N_UPDATED [15:15] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_N_UPDATED_MASK    0x00008000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_N_UPDATED_SHIFT   15
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_N_UPDATED_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: SYMBOL_LOSS [14:14] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_SYMBOL_LOSS_MASK  0x00004000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_SYMBOL_LOSS_SHIFT 14
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_SYMBOL_LOSS_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: DFE_ALIGN_LOSS [13:13] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_DFE_ALIGN_LOSS_MASK 0x00002000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_DFE_ALIGN_LOSS_SHIFT 13
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_DFE_ALIGN_LOSS_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: EXCESSIVE_PACKET_ERRORS [12:12] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_EXCESSIVE_PACKET_ERRORS_MASK 0x00001000
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_EXCESSIVE_PACKET_ERRORS_SHIFT 12
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: PACKET_SYNC_ERROR [11:11] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_PACKET_SYNC_ERROR_MASK 0x00000800
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_PACKET_SYNC_ERROR_SHIFT 11
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_PACKET_SYNC_ERROR_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: INVD_DATA_ISLAND_LEN [10:10] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_INVD_DATA_ISLAND_LEN_MASK 0x00000400
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_INVD_DATA_ISLAND_LEN_SHIFT 10
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_INVD_DATA_ISLAND_LEN_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: FMT_DET_CNT_SAT [09:09] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_FMT_DET_CNT_SAT_MASK 0x00000200
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_FMT_DET_CNT_SAT_SHIFT 9
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_FMT_DET_CNT_SAT_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: AUDIO_TYPE_CHANGE [08:08] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_AUDIO_TYPE_CHANGE_MASK 0x00000100
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_AUDIO_TYPE_CHANGE_SHIFT 8
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_AUDIO_TYPE_CHANGE_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: LAYOUT_UPDATE [07:07] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_LAYOUT_UPDATE_MASK 0x00000080
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_LAYOUT_UPDATE_SHIFT 7
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_LAYOUT_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: AUD_VALTY_BIT_UP [06:06] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_AUD_VALTY_BIT_UP_MASK 0x00000040
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_AUD_VALTY_BIT_UP_SHIFT 6
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_AUD_VALTY_BIT_UP_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: CHANNEL_STAT_UP [05:05] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_CHANNEL_STAT_UP_MASK 0x00000020
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_CHANNEL_STAT_UP_SHIFT 5
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_CHANNEL_STAT_UP_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: AUDIO_FIFO_OVERFLOW [04:04] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_AUDIO_FIFO_OVERFLOW_MASK 0x00000010
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_AUDIO_FIFO_OVERFLOW_SHIFT 4
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_AUDIO_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: SET_AV_MUTE [03:03] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_SET_AV_MUTE_MASK  0x00000008
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_SET_AV_MUTE_SHIFT 3
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_SET_AV_MUTE_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: VIDEO_FMT_CHANGE [02:02] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_VIDEO_FMT_CHANGE_MASK 0x00000004
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_VIDEO_FMT_CHANGE_SHIFT 2
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_VIDEO_FMT_CHANGE_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: HPD_DETATCHED [01:01] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_HPD_DETATCHED_MASK 0x00000002
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_HPD_DETATCHED_SHIFT 1
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_HPD_DETATCHED_DEFAULT 0x00000000

/* HDMI_RX_0 :: AUDIO_MUTE_PASSTHRU_CLEAR :: PKT_UPDATED [00:00] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_PKT_UPDATED_MASK  0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_PKT_UPDATED_SHIFT 0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_CLEAR_PKT_UPDATED_DEFAULT 0x00000000

/***************************************************************************
 *AVMUTE_PASSTHRU_EVENT_CONFIG - AVMUTE_PASSTHRU_EVENT_CONFIG
 ***************************************************************************/
/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: reserved0 [31:17] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_reserved0_MASK 0xfffe0000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_reserved0_SHIFT 17

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: CTS_FIFO_OVERFLOW [16:16] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_MASK 0x00010000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_SHIFT 16
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: N_UPDATED [15:15] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_N_UPDATED_MASK 0x00008000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_N_UPDATED_SHIFT 15
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_N_UPDATED_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_N_UPDATED_OFF  0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_N_UPDATED_ON   1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: SYMBOL_LOSS [14:14] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_MASK 0x00004000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_SHIFT 14
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: DFE_ALIGN_LOSS [13:13] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_MASK 0x00002000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_SHIFT 13
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: EXCESSIVE_PACKET_ERRORS [12:12] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_MASK 0x00001000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_SHIFT 12
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: PACKET_SYNC_ERROR [11:11] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_MASK 0x00000800
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_SHIFT 11
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: INVD_DATA_ISLAND_LEN [10:10] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_MASK 0x00000400
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_SHIFT 10
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: FMT_DET_CNT_SAT [09:09] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_MASK 0x00000200
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_SHIFT 9
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: AUDIO_TYPE_CHANGE [08:08] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_MASK 0x00000100
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_SHIFT 8
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: LAYOUT_UPDATE [07:07] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_MASK 0x00000080
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_SHIFT 7
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: AUD_VALTY_BIT_UP [06:06] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_MASK 0x00000040
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_SHIFT 6
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: CHANNEL_STAT_UP [05:05] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_MASK 0x00000020
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_SHIFT 5
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: AUDIO_FIFO_OVERFLOW [04:04] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_MASK 0x00000010
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_SHIFT 4
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: SET_AV_MUTE [03:03] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_MASK 0x00000008
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_SHIFT 3
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: VIDEO_FMT_CHANGE [02:02] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_MASK 0x00000004
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_SHIFT 2
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: HPD_DETATCHED [01:01] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_MASK 0x00000002
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_SHIFT 1
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_ON 1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_EVENT_CONFIG :: PKT_UPDATED [00:00] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_MASK 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_SHIFT 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_OFF 0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_ON 1

/***************************************************************************
 *AVMUTE_PASSTHRU_STATUS - AVMUTE_PASSTHRU_STATUS
 ***************************************************************************/
/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: reserved0 [31:17] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_reserved0_MASK       0xfffe0000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_reserved0_SHIFT      17

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: CTS_FIFO_OVERFLOW [16:16] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_CTS_FIFO_OVERFLOW_MASK 0x00010000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_CTS_FIFO_OVERFLOW_SHIFT 16

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: N_UPDATED [15:15] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_N_UPDATED_MASK       0x00008000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_N_UPDATED_SHIFT      15

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: SYMBOL_LOSS [14:14] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_SYMBOL_LOSS_MASK     0x00004000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_SYMBOL_LOSS_SHIFT    14

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: DFE_ALIGN_LOSS [13:13] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_DFE_ALIGN_LOSS_MASK  0x00002000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_DFE_ALIGN_LOSS_SHIFT 13

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: EXCESSIVE_PACKET_ERRORS [12:12] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_EXCESSIVE_PACKET_ERRORS_MASK 0x00001000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_EXCESSIVE_PACKET_ERRORS_SHIFT 12

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: PACKET_SYNC_ERROR [11:11] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_PACKET_SYNC_ERROR_MASK 0x00000800
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_PACKET_SYNC_ERROR_SHIFT 11

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: INVD_DATA_ISLAND_LEN [10:10] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_INVD_DATA_ISLAND_LEN_MASK 0x00000400
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_INVD_DATA_ISLAND_LEN_SHIFT 10

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: FMT_DET_CNT_SAT [09:09] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_FMT_DET_CNT_SAT_MASK 0x00000200
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_FMT_DET_CNT_SAT_SHIFT 9

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: AUDIO_TYPE_CHANGE [08:08] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_AUDIO_TYPE_CHANGE_MASK 0x00000100
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_AUDIO_TYPE_CHANGE_SHIFT 8

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: LAYOUT_UPDATE [07:07] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_LAYOUT_UPDATE_MASK   0x00000080
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_LAYOUT_UPDATE_SHIFT  7

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: AUD_VALTY_BIT_UP [06:06] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_AUD_VALTY_BIT_UP_MASK 0x00000040
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_AUD_VALTY_BIT_UP_SHIFT 6

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: CHANNEL_STAT_UP [05:05] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_CHANNEL_STAT_UP_MASK 0x00000020
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_CHANNEL_STAT_UP_SHIFT 5

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: AUDIO_FIFO_OVERFLOW [04:04] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_AUDIO_FIFO_OVERFLOW_MASK 0x00000010
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_AUDIO_FIFO_OVERFLOW_SHIFT 4

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: SET_AV_MUTE [03:03] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_SET_AV_MUTE_MASK     0x00000008
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_SET_AV_MUTE_SHIFT    3

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: VIDEO_FMT_CHANGE [02:02] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_VIDEO_FMT_CHANGE_MASK 0x00000004
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_VIDEO_FMT_CHANGE_SHIFT 2

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: HPD_DETATCHED [01:01] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_HPD_DETATCHED_MASK   0x00000002
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_HPD_DETATCHED_SHIFT  1

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_STATUS :: PKT_UPDATED [00:00] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_PKT_UPDATED_MASK     0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS_PKT_UPDATED_SHIFT    0

/***************************************************************************
 *AVMUTE_PASSTHRU_CLEAR - AVMUTE_PASSTHRU_CLEAR
 ***************************************************************************/
/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: reserved0 [31:17] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_reserved0_MASK        0xfffe0000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_reserved0_SHIFT       17

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: CTS_FIFO_OVERFLOW [16:16] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_CTS_FIFO_OVERFLOW_MASK 0x00010000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_CTS_FIFO_OVERFLOW_SHIFT 16
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: N_UPDATED [15:15] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_N_UPDATED_MASK        0x00008000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_N_UPDATED_SHIFT       15
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_N_UPDATED_DEFAULT     0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: SYMBOL_LOSS [14:14] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_SYMBOL_LOSS_MASK      0x00004000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_SYMBOL_LOSS_SHIFT     14
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_SYMBOL_LOSS_DEFAULT   0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: DFE_ALIGN_LOSS [13:13] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_DFE_ALIGN_LOSS_MASK   0x00002000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_DFE_ALIGN_LOSS_SHIFT  13
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_DFE_ALIGN_LOSS_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: EXCESSIVE_PACKET_ERRORS [12:12] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_EXCESSIVE_PACKET_ERRORS_MASK 0x00001000
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_EXCESSIVE_PACKET_ERRORS_SHIFT 12
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: PACKET_SYNC_ERROR [11:11] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_PACKET_SYNC_ERROR_MASK 0x00000800
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_PACKET_SYNC_ERROR_SHIFT 11
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_PACKET_SYNC_ERROR_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: INVD_DATA_ISLAND_LEN [10:10] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_INVD_DATA_ISLAND_LEN_MASK 0x00000400
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_INVD_DATA_ISLAND_LEN_SHIFT 10
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_INVD_DATA_ISLAND_LEN_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: FMT_DET_CNT_SAT [09:09] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_FMT_DET_CNT_SAT_MASK  0x00000200
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_FMT_DET_CNT_SAT_SHIFT 9
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_FMT_DET_CNT_SAT_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: AUDIO_TYPE_CHANGE [08:08] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_AUDIO_TYPE_CHANGE_MASK 0x00000100
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_AUDIO_TYPE_CHANGE_SHIFT 8
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_AUDIO_TYPE_CHANGE_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: LAYOUT_UPDATE [07:07] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_LAYOUT_UPDATE_MASK    0x00000080
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_LAYOUT_UPDATE_SHIFT   7
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_LAYOUT_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: AUD_VALTY_BIT_UP [06:06] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_AUD_VALTY_BIT_UP_MASK 0x00000040
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_AUD_VALTY_BIT_UP_SHIFT 6
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_AUD_VALTY_BIT_UP_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: CHANNEL_STAT_UP [05:05] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_CHANNEL_STAT_UP_MASK  0x00000020
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_CHANNEL_STAT_UP_SHIFT 5
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_CHANNEL_STAT_UP_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: AUDIO_FIFO_OVERFLOW [04:04] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_AUDIO_FIFO_OVERFLOW_MASK 0x00000010
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_AUDIO_FIFO_OVERFLOW_SHIFT 4
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_AUDIO_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: SET_AV_MUTE [03:03] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_SET_AV_MUTE_MASK      0x00000008
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_SET_AV_MUTE_SHIFT     3
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_SET_AV_MUTE_DEFAULT   0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: VIDEO_FMT_CHANGE [02:02] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_VIDEO_FMT_CHANGE_MASK 0x00000004
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_VIDEO_FMT_CHANGE_SHIFT 2
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_VIDEO_FMT_CHANGE_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: HPD_DETATCHED [01:01] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_HPD_DETATCHED_MASK    0x00000002
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_HPD_DETATCHED_SHIFT   1
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_HPD_DETATCHED_DEFAULT 0x00000000

/* HDMI_RX_0 :: AVMUTE_PASSTHRU_CLEAR :: PKT_UPDATED [00:00] */
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_PKT_UPDATED_MASK      0x00000001
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_PKT_UPDATED_SHIFT     0
#define BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_CLEAR_PKT_UPDATED_DEFAULT   0x00000000

/***************************************************************************
 *TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG - TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG
 ***************************************************************************/
/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: reserved0 [31:17] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_reserved0_MASK 0xfffe0000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_reserved0_SHIFT 17

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: CTS_FIFO_OVERFLOW [16:16] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_MASK 0x00010000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_SHIFT 16
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_CTS_FIFO_OVERFLOW_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: N_UPDATED [15:15] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_N_UPDATED_MASK 0x00008000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_N_UPDATED_SHIFT 15
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_N_UPDATED_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_N_UPDATED_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_N_UPDATED_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: SYMBOL_LOSS [14:14] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_MASK 0x00004000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_SHIFT 14
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_SYMBOL_LOSS_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: DFE_ALIGN_LOSS [13:13] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_MASK 0x00002000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_SHIFT 13
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_DFE_ALIGN_LOSS_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: EXCESSIVE_PACKET_ERRORS [12:12] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_MASK 0x00001000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_SHIFT 12
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_EXCESSIVE_PACKET_ERRORS_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: PACKET_SYNC_ERROR [11:11] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_MASK 0x00000800
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_SHIFT 11
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_PACKET_SYNC_ERROR_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: INVD_DATA_ISLAND_LEN [10:10] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_MASK 0x00000400
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_SHIFT 10
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_INVD_DATA_ISLAND_LEN_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: FMT_DET_CNT_SAT [09:09] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_MASK 0x00000200
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_SHIFT 9
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_FMT_DET_CNT_SAT_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: AUDIO_TYPE_CHANGE [08:08] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_MASK 0x00000100
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_SHIFT 8
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUDIO_TYPE_CHANGE_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: LAYOUT_UPDATE [07:07] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_MASK 0x00000080
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_SHIFT 7
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_LAYOUT_UPDATE_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: AUD_VALTY_BIT_UP [06:06] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_MASK 0x00000040
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_SHIFT 6
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUD_VALTY_BIT_UP_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: CHANNEL_STAT_UP [05:05] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_MASK 0x00000020
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_SHIFT 5
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_CHANNEL_STAT_UP_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: AUDIO_FIFO_OVERFLOW [04:04] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_MASK 0x00000010
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_SHIFT 4
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_AUDIO_FIFO_OVERFLOW_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: SET_AV_MUTE [03:03] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_MASK 0x00000008
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_SHIFT 3
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_SET_AV_MUTE_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: VIDEO_FMT_CHANGE [02:02] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_MASK 0x00000004
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_SHIFT 2
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_VIDEO_FMT_CHANGE_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: HPD_DETATCHED [01:01] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_MASK 0x00000002
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_SHIFT 1
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_HPD_DETATCHED_ON 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG :: PKT_UPDATED [00:00] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_MASK 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_SHIFT 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_DEFAULT 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_OFF 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_EVENT_CONFIG_PKT_UPDATED_ON 1

/***************************************************************************
 *TMDS_SHUTOFF_PASSTHRU_STATUS - TMDS_SHUTOFF_PASSTHRU_STATUS
 ***************************************************************************/
/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: reserved0 [31:17] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_reserved0_MASK 0xfffe0000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_reserved0_SHIFT 17

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: CTS_FIFO_OVERFLOW [16:16] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_CTS_FIFO_OVERFLOW_MASK 0x00010000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_CTS_FIFO_OVERFLOW_SHIFT 16

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: N_UPDATED [15:15] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_N_UPDATED_MASK 0x00008000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_N_UPDATED_SHIFT 15

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: SYMBOL_LOSS [14:14] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_SYMBOL_LOSS_MASK 0x00004000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_SYMBOL_LOSS_SHIFT 14

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: DFE_ALIGN_LOSS [13:13] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_DFE_ALIGN_LOSS_MASK 0x00002000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_DFE_ALIGN_LOSS_SHIFT 13

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: EXCESSIVE_PACKET_ERRORS [12:12] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_EXCESSIVE_PACKET_ERRORS_MASK 0x00001000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_EXCESSIVE_PACKET_ERRORS_SHIFT 12

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: PACKET_SYNC_ERROR [11:11] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_PACKET_SYNC_ERROR_MASK 0x00000800
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_PACKET_SYNC_ERROR_SHIFT 11

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: INVD_DATA_ISLAND_LEN [10:10] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_INVD_DATA_ISLAND_LEN_MASK 0x00000400
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_INVD_DATA_ISLAND_LEN_SHIFT 10

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: FMT_DET_CNT_SAT [09:09] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_FMT_DET_CNT_SAT_MASK 0x00000200
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_FMT_DET_CNT_SAT_SHIFT 9

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: AUDIO_TYPE_CHANGE [08:08] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_AUDIO_TYPE_CHANGE_MASK 0x00000100
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_AUDIO_TYPE_CHANGE_SHIFT 8

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: LAYOUT_UPDATE [07:07] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_LAYOUT_UPDATE_MASK 0x00000080
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_LAYOUT_UPDATE_SHIFT 7

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: AUD_VALTY_BIT_UP [06:06] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_AUD_VALTY_BIT_UP_MASK 0x00000040
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_AUD_VALTY_BIT_UP_SHIFT 6

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: CHANNEL_STAT_UP [05:05] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_CHANNEL_STAT_UP_MASK 0x00000020
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_CHANNEL_STAT_UP_SHIFT 5

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: AUDIO_FIFO_OVERFLOW [04:04] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_AUDIO_FIFO_OVERFLOW_MASK 0x00000010
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_AUDIO_FIFO_OVERFLOW_SHIFT 4

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: SET_AV_MUTE [03:03] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_SET_AV_MUTE_MASK 0x00000008
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_SET_AV_MUTE_SHIFT 3

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: VIDEO_FMT_CHANGE [02:02] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_VIDEO_FMT_CHANGE_MASK 0x00000004
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_VIDEO_FMT_CHANGE_SHIFT 2

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: HPD_DETATCHED [01:01] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_HPD_DETATCHED_MASK 0x00000002
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_HPD_DETATCHED_SHIFT 1

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_STATUS :: PKT_UPDATED [00:00] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_PKT_UPDATED_MASK 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS_PKT_UPDATED_SHIFT 0

/***************************************************************************
 *TMDS_SHUTOFF_PASSTHRU_CLEAR - TMDS_SHUTOFF_PASSTHRU_CLEAR
 ***************************************************************************/
/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: reserved0 [31:17] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_reserved0_MASK  0xfffe0000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_reserved0_SHIFT 17

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: CTS_FIFO_OVERFLOW [16:16] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_CTS_FIFO_OVERFLOW_MASK 0x00010000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_CTS_FIFO_OVERFLOW_SHIFT 16
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: N_UPDATED [15:15] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_N_UPDATED_MASK  0x00008000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_N_UPDATED_SHIFT 15
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_N_UPDATED_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: SYMBOL_LOSS [14:14] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_SYMBOL_LOSS_MASK 0x00004000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_SYMBOL_LOSS_SHIFT 14
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_SYMBOL_LOSS_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: DFE_ALIGN_LOSS [13:13] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_DFE_ALIGN_LOSS_MASK 0x00002000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_DFE_ALIGN_LOSS_SHIFT 13
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_DFE_ALIGN_LOSS_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: EXCESSIVE_PACKET_ERRORS [12:12] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_EXCESSIVE_PACKET_ERRORS_MASK 0x00001000
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_EXCESSIVE_PACKET_ERRORS_SHIFT 12
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_EXCESSIVE_PACKET_ERRORS_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: PACKET_SYNC_ERROR [11:11] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_PACKET_SYNC_ERROR_MASK 0x00000800
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_PACKET_SYNC_ERROR_SHIFT 11
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_PACKET_SYNC_ERROR_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: INVD_DATA_ISLAND_LEN [10:10] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_INVD_DATA_ISLAND_LEN_MASK 0x00000400
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_INVD_DATA_ISLAND_LEN_SHIFT 10
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_INVD_DATA_ISLAND_LEN_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: FMT_DET_CNT_SAT [09:09] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_FMT_DET_CNT_SAT_MASK 0x00000200
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_FMT_DET_CNT_SAT_SHIFT 9
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_FMT_DET_CNT_SAT_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: AUDIO_TYPE_CHANGE [08:08] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_AUDIO_TYPE_CHANGE_MASK 0x00000100
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_AUDIO_TYPE_CHANGE_SHIFT 8
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_AUDIO_TYPE_CHANGE_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: LAYOUT_UPDATE [07:07] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_LAYOUT_UPDATE_MASK 0x00000080
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_LAYOUT_UPDATE_SHIFT 7
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_LAYOUT_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: AUD_VALTY_BIT_UP [06:06] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_AUD_VALTY_BIT_UP_MASK 0x00000040
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_AUD_VALTY_BIT_UP_SHIFT 6
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_AUD_VALTY_BIT_UP_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: CHANNEL_STAT_UP [05:05] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_CHANNEL_STAT_UP_MASK 0x00000020
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_CHANNEL_STAT_UP_SHIFT 5
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_CHANNEL_STAT_UP_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: AUDIO_FIFO_OVERFLOW [04:04] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_AUDIO_FIFO_OVERFLOW_MASK 0x00000010
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_AUDIO_FIFO_OVERFLOW_SHIFT 4
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_AUDIO_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: SET_AV_MUTE [03:03] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_SET_AV_MUTE_MASK 0x00000008
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_SET_AV_MUTE_SHIFT 3
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_SET_AV_MUTE_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: VIDEO_FMT_CHANGE [02:02] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_VIDEO_FMT_CHANGE_MASK 0x00000004
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_VIDEO_FMT_CHANGE_SHIFT 2
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_VIDEO_FMT_CHANGE_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: HPD_DETATCHED [01:01] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_HPD_DETATCHED_MASK 0x00000002
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_HPD_DETATCHED_SHIFT 1
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_HPD_DETATCHED_DEFAULT 0x00000000

/* HDMI_RX_0 :: TMDS_SHUTOFF_PASSTHRU_CLEAR :: PKT_UPDATED [00:00] */
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_PKT_UPDATED_MASK 0x00000001
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_PKT_UPDATED_SHIFT 0
#define BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_CLEAR_PKT_UPDATED_DEFAULT 0x00000000

/***************************************************************************
 *ATR_CONFIG - ATR_CONFIG
 ***************************************************************************/
/* HDMI_RX_0 :: ATR_CONFIG :: reserved0 [31:04] */
#define BCHP_HDMI_RX_0_ATR_CONFIG_reserved0_MASK                   0xfffffff0
#define BCHP_HDMI_RX_0_ATR_CONFIG_reserved0_SHIFT                  4

/* HDMI_RX_0 :: ATR_CONFIG :: TEST_MODE [03:03] */
#define BCHP_HDMI_RX_0_ATR_CONFIG_TEST_MODE_MASK                   0x00000008
#define BCHP_HDMI_RX_0_ATR_CONFIG_TEST_MODE_SHIFT                  3
#define BCHP_HDMI_RX_0_ATR_CONFIG_TEST_MODE_DEFAULT                0x00000000
#define BCHP_HDMI_RX_0_ATR_CONFIG_TEST_MODE_DISABLED               0
#define BCHP_HDMI_RX_0_ATR_CONFIG_TEST_MODE_ENABLED                1

/* HDMI_RX_0 :: ATR_CONFIG :: TEST_PKT_PULSE [02:02] */
#define BCHP_HDMI_RX_0_ATR_CONFIG_TEST_PKT_PULSE_MASK              0x00000004
#define BCHP_HDMI_RX_0_ATR_CONFIG_TEST_PKT_PULSE_SHIFT             2
#define BCHP_HDMI_RX_0_ATR_CONFIG_TEST_PKT_PULSE_DEFAULT           0x00000000
#define BCHP_HDMI_RX_0_ATR_CONFIG_TEST_PKT_PULSE_DISABLED          0
#define BCHP_HDMI_RX_0_ATR_CONFIG_TEST_PKT_PULSE_TRIGGER           1

/* HDMI_RX_0 :: ATR_CONFIG :: ATR_CKT_RESET [01:01] */
#define BCHP_HDMI_RX_0_ATR_CONFIG_ATR_CKT_RESET_MASK               0x00000002
#define BCHP_HDMI_RX_0_ATR_CONFIG_ATR_CKT_RESET_SHIFT              1
#define BCHP_HDMI_RX_0_ATR_CONFIG_ATR_CKT_RESET_DEFAULT            0x00000001
#define BCHP_HDMI_RX_0_ATR_CONFIG_ATR_CKT_RESET_OFF                0
#define BCHP_HDMI_RX_0_ATR_CONFIG_ATR_CKT_RESET_ON                 1

/* HDMI_RX_0 :: ATR_CONFIG :: TIMING_PULSE [00:00] */
#define BCHP_HDMI_RX_0_ATR_CONFIG_TIMING_PULSE_MASK                0x00000001
#define BCHP_HDMI_RX_0_ATR_CONFIG_TIMING_PULSE_SHIFT               0
#define BCHP_HDMI_RX_0_ATR_CONFIG_TIMING_PULSE_DEFAULT             0x00000000
#define BCHP_HDMI_RX_0_ATR_CONFIG_TIMING_PULSE_DISABLED            0
#define BCHP_HDMI_RX_0_ATR_CONFIG_TIMING_PULSE_ENABLED             1

/***************************************************************************
 *ATR_TEST_CTS - ATR_TEST_CTS
 ***************************************************************************/
/* HDMI_RX_0 :: ATR_TEST_CTS :: reserved0 [31:20] */
#define BCHP_HDMI_RX_0_ATR_TEST_CTS_reserved0_MASK                 0xfff00000
#define BCHP_HDMI_RX_0_ATR_TEST_CTS_reserved0_SHIFT                20

/* HDMI_RX_0 :: ATR_TEST_CTS :: CTS_VALUE [19:00] */
#define BCHP_HDMI_RX_0_ATR_TEST_CTS_CTS_VALUE_MASK                 0x000fffff
#define BCHP_HDMI_RX_0_ATR_TEST_CTS_CTS_VALUE_SHIFT                0
#define BCHP_HDMI_RX_0_ATR_TEST_CTS_CTS_VALUE_DEFAULT              0x00000000

/***************************************************************************
 *ATR_TEST_N - ATR_TEST_N
 ***************************************************************************/
/* HDMI_RX_0 :: ATR_TEST_N :: reserved0 [31:20] */
#define BCHP_HDMI_RX_0_ATR_TEST_N_reserved0_MASK                   0xfff00000
#define BCHP_HDMI_RX_0_ATR_TEST_N_reserved0_SHIFT                  20

/* HDMI_RX_0 :: ATR_TEST_N :: N_VALUE [19:00] */
#define BCHP_HDMI_RX_0_ATR_TEST_N_N_VALUE_MASK                     0x000fffff
#define BCHP_HDMI_RX_0_ATR_TEST_N_N_VALUE_SHIFT                    0
#define BCHP_HDMI_RX_0_ATR_TEST_N_N_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *MASK_PACKET_AUDIO_MUTE - MASK_PACKET_AUDIO_MUTE
 ***************************************************************************/
/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_reserved0_MASK       0xf0000000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_reserved0_SHIFT      28

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_27 [27:27] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_27_MASK   0x08000000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_27_SHIFT  27
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_27_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_26 [26:26] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_26_MASK   0x04000000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_26_SHIFT  26
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_26_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_25 [25:25] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_25_MASK   0x02000000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_25_SHIFT  25
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_25_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_24 [24:24] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_24_MASK   0x01000000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_24_SHIFT  24
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_24_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_23 [23:23] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_23_MASK   0x00800000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_23_SHIFT  23
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_23_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_22 [22:22] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_22_MASK   0x00400000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_22_SHIFT  22
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_22_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_21 [21:21] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_21_MASK   0x00200000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_21_SHIFT  21
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_21_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_20 [20:20] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_20_MASK   0x00100000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_20_SHIFT  20
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_20_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_19 [19:19] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_19_MASK   0x00080000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_19_SHIFT  19
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_19_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_18 [18:18] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_18_MASK   0x00040000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_18_SHIFT  18
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_18_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_17 [17:17] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_17_MASK   0x00020000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_17_SHIFT  17
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_17_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_16 [16:16] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_16_MASK   0x00010000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_16_SHIFT  16
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_16_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_15 [15:15] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_15_MASK   0x00008000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_15_SHIFT  15
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_15_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_14 [14:14] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_14_MASK   0x00004000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_14_SHIFT  14
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_14_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_13 [13:13] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_13_MASK   0x00002000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_13_SHIFT  13
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_13_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_12 [12:12] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_12_MASK   0x00001000
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_12_SHIFT  12
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_12_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_11 [11:11] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_11_MASK   0x00000800
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_11_SHIFT  11
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_11_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_10 [10:10] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_10_MASK   0x00000400
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_10_SHIFT  10
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_10_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_9 [09:09] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_9_MASK    0x00000200
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_9_SHIFT   9
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_9_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_8 [08:08] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_8_MASK    0x00000100
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_8_SHIFT   8
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_8_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_7 [07:07] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_7_MASK    0x00000080
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_7_SHIFT   7
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_7_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_6 [06:06] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_6_MASK    0x00000040
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_6_SHIFT   6
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_6_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_5 [05:05] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_5_MASK    0x00000020
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_5_SHIFT   5
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_5_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_4 [04:04] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_4_MASK    0x00000010
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_4_SHIFT   4
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_4_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_3 [03:03] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_3_MASK    0x00000008
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_3_SHIFT   3
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_3_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_2 [02:02] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_2_MASK    0x00000004
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_2_SHIFT   2
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_2_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_1 [01:01] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_1_MASK    0x00000002
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_1_SHIFT   1
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_1_DEFAULT 0x00000000

/* HDMI_RX_0 :: MASK_PACKET_AUDIO_MUTE :: RAM_PACKET_0 [00:00] */
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_0_MASK    0x00000001
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_0_SHIFT   0
#define BCHP_HDMI_RX_0_MASK_PACKET_AUDIO_MUTE_RAM_PACKET_0_DEFAULT 0x00000000

/***************************************************************************
 *RAM_PACKET_0_HEADER - <FONT COLOR=D08000>RAM Packet 0, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_0_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_0_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_0_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_0_LOW - RAM Packet 0, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_0_HIGH - RAM Packet 0, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_1_LOW - RAM Packet 0, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_1_HIGH - RAM Packet 0, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_2_LOW - RAM Packet 0, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_2_HIGH - RAM Packet 0, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_3_LOW - RAM Packet 0, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_3_HIGH - RAM Packet 0, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_1_HEADER - <FONT COLOR=D08000>RAM Packet 1, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_1_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_1_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_1_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_0_LOW - RAM Packet 1, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_0_HIGH - RAM Packet 1, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_1_LOW - RAM Packet 1, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_1_HIGH - RAM Packet 1, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_2_LOW - RAM Packet 1, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_2_HIGH - RAM Packet 1, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_3_LOW - RAM Packet 1, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_3_HIGH - RAM Packet 1, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_2_HEADER - <FONT COLOR=D08000>RAM Packet 2, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_2_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_2_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_2_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_0_LOW - RAM Packet 2, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_0_HIGH - RAM Packet 2, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_1_LOW - RAM Packet 2, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_1_HIGH - RAM Packet 2, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_2_LOW - RAM Packet 2, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_2_HIGH - RAM Packet 2, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_3_LOW - RAM Packet 2, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_3_HIGH - RAM Packet 2, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_3_HEADER - <FONT COLOR=D08000>RAM Packet 3, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_3_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_3_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_3_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_0_LOW - RAM Packet 3, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_0_HIGH - RAM Packet 3, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_1_LOW - RAM Packet 3, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_1_HIGH - RAM Packet 3, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_2_LOW - RAM Packet 3, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_2_HIGH - RAM Packet 3, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_3_LOW - RAM Packet 3, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_3_HIGH - RAM Packet 3, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_4_HEADER - <FONT COLOR=D08000>RAM Packet 4, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_4_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_4_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_4_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_0_LOW - RAM Packet 4, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_0_HIGH - RAM Packet 4, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_1_LOW - RAM Packet 4, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_1_HIGH - RAM Packet 4, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_2_LOW - RAM Packet 4, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_2_HIGH - RAM Packet 4, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_3_LOW - RAM Packet 4, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_3_HIGH - RAM Packet 4, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_5_HEADER - <FONT COLOR=D08000>RAM Packet 5, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_5_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_5_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_5_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_0_LOW - RAM Packet 5, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_0_HIGH - RAM Packet 5, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_1_LOW - RAM Packet 5, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_1_HIGH - RAM Packet 5, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_2_LOW - RAM Packet 5, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_2_HIGH - RAM Packet 5, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_3_LOW - RAM Packet 5, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_3_HIGH - RAM Packet 5, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_6_HEADER - <FONT COLOR=D08000>RAM Packet 6, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_6_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_6_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_6_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_0_LOW - RAM Packet 6, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_0_HIGH - RAM Packet 6, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_1_LOW - RAM Packet 6, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_1_HIGH - RAM Packet 6, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_2_LOW - RAM Packet 6, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_2_HIGH - RAM Packet 6, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_3_LOW - RAM Packet 6, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_3_HIGH - RAM Packet 6, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_7_HEADER - <FONT COLOR=D08000>RAM Packet 7, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_7_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_7_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_7_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_0_LOW - RAM Packet 7, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_0_HIGH - RAM Packet 7, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_1_LOW - RAM Packet 7, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_1_HIGH - RAM Packet 7, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_2_LOW - RAM Packet 7, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_2_HIGH - RAM Packet 7, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_3_LOW - RAM Packet 7, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_3_HIGH - RAM Packet 7, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_8_HEADER - <FONT COLOR=D08000>RAM Packet 8, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_8_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_8_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_8_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_0_LOW - RAM Packet 8, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_0_HIGH - RAM Packet 8, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_1_LOW - RAM Packet 8, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_1_HIGH - RAM Packet 8, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_2_LOW - RAM Packet 8, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_2_HIGH - RAM Packet 8, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_3_LOW - RAM Packet 8, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_3_HIGH - RAM Packet 8, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_9_HEADER - <FONT COLOR=D08000>RAM Packet 9, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_9_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_9_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_9_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_0_LOW - RAM Packet 9, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_0_HIGH - RAM Packet 9, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_1_LOW - RAM Packet 9, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_1_HIGH - RAM Packet 9, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_2_LOW - RAM Packet 9, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_2_HIGH - RAM Packet 9, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_3_LOW - RAM Packet 9, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_3_HIGH - RAM Packet 9, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_10_HEADER - <FONT COLOR=D08000>RAM Packet 10, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_10_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_10_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_10_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_0_LOW - RAM Packet 10, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_0_HIGH - RAM Packet 10, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_1_LOW - RAM Packet 10, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_1_HIGH - RAM Packet 10, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_2_LOW - RAM Packet 10, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_2_HIGH - RAM Packet 10, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_3_LOW - RAM Packet 10, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_3_HIGH - RAM Packet 10, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_11_HEADER - <FONT COLOR=D08000>RAM Packet 11, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_11_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_11_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_11_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_0_LOW - RAM Packet 11, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_0_HIGH - RAM Packet 11, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_1_LOW - RAM Packet 11, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_1_HIGH - RAM Packet 11, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_2_LOW - RAM Packet 11, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_2_HIGH - RAM Packet 11, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_3_LOW - RAM Packet 11, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_3_HIGH - RAM Packet 11, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_12_HEADER - <FONT COLOR=D08000>RAM Packet 12, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_12_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_12_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_12_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_0_LOW - RAM Packet 12, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_0_HIGH - RAM Packet 12, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_1_LOW - RAM Packet 12, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_1_HIGH - RAM Packet 12, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_2_LOW - RAM Packet 12, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_2_HIGH - RAM Packet 12, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_3_LOW - RAM Packet 12, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_3_HIGH - RAM Packet 12, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_13_HEADER - <FONT COLOR=D08000>RAM Packet 13, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_13_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_13_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_13_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_0_LOW - RAM Packet 13, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_0_HIGH - RAM Packet 13, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_1_LOW - RAM Packet 13, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_1_HIGH - RAM Packet 13, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_2_LOW - RAM Packet 13, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_2_HIGH - RAM Packet 13, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_3_LOW - RAM Packet 13, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_3_HIGH - RAM Packet 13, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_14_HEADER - <FONT COLOR=D08000>RAM Packet 14, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_14_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_14_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_14_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_0_LOW - RAM Packet 14, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_0_HIGH - RAM Packet 14, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_1_LOW - RAM Packet 14, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_1_HIGH - RAM Packet 14, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_2_LOW - RAM Packet 14, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_2_HIGH - RAM Packet 14, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_3_LOW - RAM Packet 14, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_3_HIGH - RAM Packet 14, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_15_HEADER - <FONT COLOR=D08000>RAM Packet 15, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_15_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_15_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_15_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_0_LOW - RAM Packet 15, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_0_HIGH - RAM Packet 15, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_1_LOW - RAM Packet 15, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_1_HIGH - RAM Packet 15, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_2_LOW - RAM Packet 15, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_2_HIGH - RAM Packet 15, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_3_LOW - RAM Packet 15, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_3_HIGH - RAM Packet 15, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_16_HEADER - <FONT COLOR=D08000>RAM Packet 16, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_16_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_16_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_16_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_0_LOW - RAM Packet 16, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_0_HIGH - RAM Packet 16, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_1_LOW - RAM Packet 16, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_1_HIGH - RAM Packet 16, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_2_LOW - RAM Packet 16, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_2_HIGH - RAM Packet 16, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_3_LOW - RAM Packet 16, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_3_HIGH - RAM Packet 16, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_17_HEADER - <FONT COLOR=D08000>RAM Packet 17, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_17_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_17_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_17_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_0_LOW - RAM Packet 17, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_0_HIGH - RAM Packet 17, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_1_LOW - RAM Packet 17, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_1_HIGH - RAM Packet 17, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_2_LOW - RAM Packet 17, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_2_HIGH - RAM Packet 17, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_3_LOW - RAM Packet 17, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_3_HIGH - RAM Packet 17, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_18_HEADER - <FONT COLOR=D08000>RAM Packet 18, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_18_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_18_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_18_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_0_LOW - RAM Packet 18, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_0_HIGH - RAM Packet 18, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_1_LOW - RAM Packet 18, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_1_HIGH - RAM Packet 18, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_2_LOW - RAM Packet 18, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_2_HIGH - RAM Packet 18, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_3_LOW - RAM Packet 18, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_3_HIGH - RAM Packet 18, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_19_HEADER - <FONT COLOR=D08000>RAM Packet 19, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_19_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_19_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_19_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_0_LOW - RAM Packet 19, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_0_HIGH - RAM Packet 19, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_1_LOW - RAM Packet 19, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_1_HIGH - RAM Packet 19, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_2_LOW - RAM Packet 19, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_2_HIGH - RAM Packet 19, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_3_LOW - RAM Packet 19, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_3_HIGH - RAM Packet 19, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_20_HEADER - <FONT COLOR=D08000>RAM Packet 20, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_20_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_20_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_20_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_0_LOW - RAM Packet 20, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_0_HIGH - RAM Packet 20, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_1_LOW - RAM Packet 20, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_1_HIGH - RAM Packet 20, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_2_LOW - RAM Packet 20, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_2_HIGH - RAM Packet 20, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_3_LOW - RAM Packet 20, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_3_HIGH - RAM Packet 20, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_21_HEADER - <FONT COLOR=D08000>RAM Packet 21, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_21_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_21_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_21_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_0_LOW - RAM Packet 21, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_0_HIGH - RAM Packet 21, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_1_LOW - RAM Packet 21, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_1_HIGH - RAM Packet 21, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_2_LOW - RAM Packet 21, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_2_HIGH - RAM Packet 21, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_3_LOW - RAM Packet 21, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_3_HIGH - RAM Packet 21, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_22_HEADER - <FONT COLOR=D08000>RAM Packet 22, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_22_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_22_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_22_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_0_LOW - RAM Packet 22, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_0_HIGH - RAM Packet 22, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_1_LOW - RAM Packet 22, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_1_HIGH - RAM Packet 22, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_2_LOW - RAM Packet 22, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_2_HIGH - RAM Packet 22, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_3_LOW - RAM Packet 22, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_3_HIGH - RAM Packet 22, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_23_HEADER - <FONT COLOR=D08000>RAM Packet 23, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_23_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_23_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_23_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_0_LOW - RAM Packet 23, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_0_HIGH - RAM Packet 23, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_1_LOW - RAM Packet 23, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_1_HIGH - RAM Packet 23, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_2_LOW - RAM Packet 23, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_2_HIGH - RAM Packet 23, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_3_LOW - RAM Packet 23, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_3_HIGH - RAM Packet 23, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_24_HEADER - <FONT COLOR=D08000>RAM Packet 24, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_24_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_24_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_24_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_0_LOW - RAM Packet 24, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_0_HIGH - RAM Packet 24, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_1_LOW - RAM Packet 24, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_1_HIGH - RAM Packet 24, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_2_LOW - RAM Packet 24, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_2_HIGH - RAM Packet 24, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_3_LOW - RAM Packet 24, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_3_HIGH - RAM Packet 24, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_25_HEADER - <FONT COLOR=D08000>RAM Packet 25, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_25_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_25_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_25_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_0_LOW - RAM Packet 25, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_0_HIGH - RAM Packet 25, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_1_LOW - RAM Packet 25, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_1_HIGH - RAM Packet 25, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_2_LOW - RAM Packet 25, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_2_HIGH - RAM Packet 25, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_3_LOW - RAM Packet 25, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_3_HIGH - RAM Packet 25, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_26_HEADER - <FONT COLOR=D08000>RAM Packet 26, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_26_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_26_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_26_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_0_LOW - RAM Packet 26, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_0_HIGH - RAM Packet 26, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_1_LOW - RAM Packet 26, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_1_HIGH - RAM Packet 26, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_2_LOW - RAM Packet 26, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_2_HIGH - RAM Packet 26, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_3_LOW - RAM Packet 26, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_3_HIGH - RAM Packet 26, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_27_HEADER - <FONT COLOR=D08000>RAM Packet 27, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_27_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_27_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_27_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_0_LOW - RAM Packet 27, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_0_HIGH - RAM Packet 27, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_1_LOW - RAM Packet 27, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_1_HIGH - RAM Packet 27, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_2_LOW - RAM Packet 27, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_2_HIGH - RAM Packet 27, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_3_LOW - RAM Packet 27, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_3_HIGH - RAM Packet 27, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *CRC_CHECK_CFG_0 - CRC Checker Configuration 0
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_CHECK_CFG_0 :: reserved0 [31:04] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_reserved0_MASK              0xfffffff0
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_reserved0_SHIFT             4

/* HDMI_RX_0 :: CRC_CHECK_CFG_0 :: INCLUDE_BLANK [03:03] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_INCLUDE_BLANK_MASK          0x00000008
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_INCLUDE_BLANK_SHIFT         3
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_INCLUDE_BLANK_DEFAULT       0x00000000

/* HDMI_RX_0 :: CRC_CHECK_CFG_0 :: DOUBLE_BUFFER [02:02] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_DOUBLE_BUFFER_MASK          0x00000004
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_DOUBLE_BUFFER_SHIFT         2
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_DOUBLE_BUFFER_DEFAULT       0x00000001

/* HDMI_RX_0 :: CRC_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK   0x00000002
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT  1
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_DEFAULT 0x00000000

/* HDMI_RX_0 :: CRC_CHECK_CFG_0 :: RESET_MODE [00:00] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_RESET_MODE_MASK             0x00000001
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_RESET_MODE_SHIFT            0
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_RESET_MODE_DEFAULT          0x00000000

/***************************************************************************
 *CRC_CHECK_CFG_1 - Checker Configuration 1
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK     0xffff0000
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT    16
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_DEFAULT  0x00000001

/* HDMI_RX_0 :: CRC_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK      0x0000ffff
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT     0
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_DEFAULT   0x00000001

/***************************************************************************
 *CRC_CHECK_CTL - CRC Checker Control
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_reserved0_MASK                0xffffffe0
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_reserved0_SHIFT               5

/* HDMI_RX_0 :: CRC_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_CRC_CLEAR_ERROR_MASK          0x00000010
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT         4
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_CRC_CLEAR_ERROR_DEFAULT       0x00000000

/* HDMI_RX_0 :: CRC_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_CRC_CHECK_ERROR_MASK          0x00000008
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_CRC_CHECK_ERROR_SHIFT         3
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_CRC_CHECK_ERROR_DEFAULT       0x00000000

/* HDMI_RX_0 :: CRC_CHECK_CTL :: RESET_AND_SAVE_CRC [02:02] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_MASK       0x00000004
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_SHIFT      2
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_DEFAULT    0x00000000

/* HDMI_RX_0 :: CRC_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_SAVE_CRC_MASK                 0x00000002
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_SAVE_CRC_SHIFT                1
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_SAVE_CRC_DEFAULT              0x00000000

/* HDMI_RX_0 :: CRC_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_ENABLE_CRC_MASK               0x00000001
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_ENABLE_CRC_SHIFT              0
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_ENABLE_CRC_DEFAULT            0x00000001

/***************************************************************************
 *CRC_CHECK_STATUS_0 - CRC Checker Status 0
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_CHECK_STATUS_0 :: CRC_ERR_B [31:31] */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_CRC_ERR_B_MASK           0x80000000
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_CRC_ERR_B_SHIFT          31

/* HDMI_RX_0 :: CRC_CHECK_STATUS_0 :: CRC_ERR_A [30:30] */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_CRC_ERR_A_MASK           0x40000000
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_CRC_ERR_A_SHIFT          30

/* HDMI_RX_0 :: CRC_CHECK_STATUS_0 :: reserved0 [29:16] */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_reserved0_MASK           0x3fff0000
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_reserved0_SHIFT          16

/* HDMI_RX_0 :: CRC_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_CRC_VALUE_MASK           0x0000ffff
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_CRC_VALUE_SHIFT          0

/***************************************************************************
 *CRC_CHECK_STATUS_1 - CRC Checker Status 1
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_CHECK_STATUS_1 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_1_reserved0_MASK           0xff000000
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_1_reserved0_SHIFT          24

/* HDMI_RX_0 :: CRC_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK   0x00ffffff
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT  0

/***************************************************************************
 *CRC_PIX_CHECK_CFG_0 - CRC Checker Configuration 0
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_PIX_CHECK_CFG_0 :: reserved0 [31:04] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_reserved0_MASK          0xfffffff0
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_reserved0_SHIFT         4

/* HDMI_RX_0 :: CRC_PIX_CHECK_CFG_0 :: INCLUDE_BLANK [03:03] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_INCLUDE_BLANK_MASK      0x00000008
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_INCLUDE_BLANK_SHIFT     3
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_INCLUDE_BLANK_DEFAULT   0x00000000

/* HDMI_RX_0 :: CRC_PIX_CHECK_CFG_0 :: DOUBLE_BUFFER [02:02] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_DOUBLE_BUFFER_MASK      0x00000004
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_DOUBLE_BUFFER_SHIFT     2
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_DOUBLE_BUFFER_DEFAULT   0x00000001

/* HDMI_RX_0 :: CRC_PIX_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK 0x00000002
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT 1
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_DEFAULT 0x00000000

/* HDMI_RX_0 :: CRC_PIX_CHECK_CFG_0 :: RESET_MODE [00:00] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_RESET_MODE_MASK         0x00000001
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_RESET_MODE_SHIFT        0
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_0_RESET_MODE_DEFAULT      0x00000000

/***************************************************************************
 *CRC_PIX_CHECK_CFG_1 - Checker Configuration 1
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_PIX_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK 0xffff0000
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT 16
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_1_CRC_EXPECTED_VALUE_DEFAULT 0x00000001

/* HDMI_RX_0 :: CRC_PIX_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK  0x0000ffff
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT 0
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CFG_1_CRC_INITIAL_VALUE_DEFAULT 0x00000001

/***************************************************************************
 *CRC_PIX_CHECK_CTL - CRC Checker Control
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_PIX_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_reserved0_MASK            0xffffffe0
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_reserved0_SHIFT           5

/* HDMI_RX_0 :: CRC_PIX_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_CRC_CLEAR_ERROR_MASK      0x00000010
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT     4
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_CRC_CLEAR_ERROR_DEFAULT   0x00000000

/* HDMI_RX_0 :: CRC_PIX_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_CRC_CHECK_ERROR_MASK      0x00000008
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_CRC_CHECK_ERROR_SHIFT     3
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_CRC_CHECK_ERROR_DEFAULT   0x00000000

/* HDMI_RX_0 :: CRC_PIX_CHECK_CTL :: RESET_AND_SAVE_CRC [02:02] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_RESET_AND_SAVE_CRC_MASK   0x00000004
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_RESET_AND_SAVE_CRC_SHIFT  2
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_RESET_AND_SAVE_CRC_DEFAULT 0x00000000

/* HDMI_RX_0 :: CRC_PIX_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_SAVE_CRC_MASK             0x00000002
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_SAVE_CRC_SHIFT            1
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_SAVE_CRC_DEFAULT          0x00000000

/* HDMI_RX_0 :: CRC_PIX_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_ENABLE_CRC_MASK           0x00000001
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_ENABLE_CRC_SHIFT          0
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_CTL_ENABLE_CRC_DEFAULT        0x00000001

/***************************************************************************
 *CRC_PIX_CHECK_STATUS_0 - CRC Checker Status 0
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_PIX_CHECK_STATUS_0 :: CRC_ERR_B [31:31] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_0_CRC_ERR_B_MASK       0x80000000
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_0_CRC_ERR_B_SHIFT      31

/* HDMI_RX_0 :: CRC_PIX_CHECK_STATUS_0 :: CRC_ERR_A [30:30] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_0_CRC_ERR_A_MASK       0x40000000
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_0_CRC_ERR_A_SHIFT      30

/* HDMI_RX_0 :: CRC_PIX_CHECK_STATUS_0 :: reserved0 [29:16] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_0_reserved0_MASK       0x3fff0000
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_0_reserved0_SHIFT      16

/* HDMI_RX_0 :: CRC_PIX_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_0_CRC_VALUE_MASK       0x0000ffff
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_0_CRC_VALUE_SHIFT      0

/***************************************************************************
 *CRC_PIX_CHECK_STATUS_1 - CRC Checker Status 1
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_PIX_CHECK_STATUS_1 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_1_reserved0_MASK       0xff000000
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_1_reserved0_SHIFT      24

/* HDMI_RX_0 :: CRC_PIX_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK 0x00ffffff
#define BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT 0

/***************************************************************************
 *CRC_TMDS_CHECK_CFG_0 - CRC Checker Configuration 0
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_TMDS_CHECK_CFG_0 :: reserved0 [31:04] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_reserved0_MASK         0xfffffff0
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_reserved0_SHIFT        4

/* HDMI_RX_0 :: CRC_TMDS_CHECK_CFG_0 :: INCLUDE_BLANK [03:03] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_INCLUDE_BLANK_MASK     0x00000008
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_INCLUDE_BLANK_SHIFT    3
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_INCLUDE_BLANK_DEFAULT  0x00000000

/* HDMI_RX_0 :: CRC_TMDS_CHECK_CFG_0 :: DOUBLE_BUFFER [02:02] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_DOUBLE_BUFFER_MASK     0x00000004
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_DOUBLE_BUFFER_SHIFT    2
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_DOUBLE_BUFFER_DEFAULT  0x00000001

/* HDMI_RX_0 :: CRC_TMDS_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK 0x00000002
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT 1
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_DEFAULT 0x00000000

/* HDMI_RX_0 :: CRC_TMDS_CHECK_CFG_0 :: RESET_MODE [00:00] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_RESET_MODE_MASK        0x00000001
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_RESET_MODE_SHIFT       0
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_0_RESET_MODE_DEFAULT     0x00000000

/***************************************************************************
 *CRC_TMDS_CHECK_CFG_1 - Checker Configuration 1
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_TMDS_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK 0xffff0000
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT 16
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_1_CRC_EXPECTED_VALUE_DEFAULT 0x00000001

/* HDMI_RX_0 :: CRC_TMDS_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK 0x0000ffff
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT 0
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CFG_1_CRC_INITIAL_VALUE_DEFAULT 0x00000001

/***************************************************************************
 *CRC_TMDS_CHECK_CTL - CRC Checker Control
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_TMDS_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_reserved0_MASK           0xffffffe0
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_reserved0_SHIFT          5

/* HDMI_RX_0 :: CRC_TMDS_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_CRC_CLEAR_ERROR_MASK     0x00000010
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT    4
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_CRC_CLEAR_ERROR_DEFAULT  0x00000000

/* HDMI_RX_0 :: CRC_TMDS_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_CRC_CHECK_ERROR_MASK     0x00000008
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_CRC_CHECK_ERROR_SHIFT    3
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_CRC_CHECK_ERROR_DEFAULT  0x00000000

/* HDMI_RX_0 :: CRC_TMDS_CHECK_CTL :: RESET_AND_SAVE_CRC [02:02] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_RESET_AND_SAVE_CRC_MASK  0x00000004
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_RESET_AND_SAVE_CRC_SHIFT 2
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_RESET_AND_SAVE_CRC_DEFAULT 0x00000000

/* HDMI_RX_0 :: CRC_TMDS_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_SAVE_CRC_MASK            0x00000002
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_SAVE_CRC_SHIFT           1
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_SAVE_CRC_DEFAULT         0x00000000

/* HDMI_RX_0 :: CRC_TMDS_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_ENABLE_CRC_MASK          0x00000001
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_ENABLE_CRC_SHIFT         0
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_CTL_ENABLE_CRC_DEFAULT       0x00000001

/***************************************************************************
 *CRC_TMDS_CHECK_STATUS_0 - CRC Checker Status 0
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_TMDS_CHECK_STATUS_0 :: CRC_ERR_B [31:31] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_0_CRC_ERR_B_MASK      0x80000000
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_0_CRC_ERR_B_SHIFT     31

/* HDMI_RX_0 :: CRC_TMDS_CHECK_STATUS_0 :: CRC_ERR_A [30:30] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_0_CRC_ERR_A_MASK      0x40000000
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_0_CRC_ERR_A_SHIFT     30

/* HDMI_RX_0 :: CRC_TMDS_CHECK_STATUS_0 :: reserved0 [29:16] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_0_reserved0_MASK      0x3fff0000
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_0_reserved0_SHIFT     16

/* HDMI_RX_0 :: CRC_TMDS_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_0_CRC_VALUE_MASK      0x0000ffff
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_0_CRC_VALUE_SHIFT     0

/***************************************************************************
 *CRC_TMDS_CHECK_STATUS_1 - CRC Checker Status 1
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_TMDS_CHECK_STATUS_1 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_1_reserved0_MASK      0xff000000
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_1_reserved0_SHIFT     24

/* HDMI_RX_0 :: CRC_TMDS_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK 0x00ffffff
#define BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT 0

/***************************************************************************
 *CHAR_ERR_DET_CTL - Character Error Detection Control
 ***************************************************************************/
/* HDMI_RX_0 :: CHAR_ERR_DET_CTL :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_reserved0_MASK             0xc0000000
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_reserved0_SHIFT            30

/* HDMI_RX_0 :: CHAR_ERR_DET_CTL :: CHAR_RATE_OVR_VAL [29:20] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_RATE_OVR_VAL_MASK     0x3ff00000
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_RATE_OVR_VAL_SHIFT    20
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_RATE_OVR_VAL_DEFAULT  0x00000000

/* HDMI_RX_0 :: CHAR_ERR_DET_CTL :: CHAR_ERR_1S_TIME [19:08] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_1S_TIME_MASK      0x000fff00
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_1S_TIME_SHIFT     8
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_1S_TIME_DEFAULT   0x000003e8

/* HDMI_RX_0 :: CHAR_ERR_DET_CTL :: reserved1 [07:06] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_reserved1_MASK             0x000000c0
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_reserved1_SHIFT            6

/* HDMI_RX_0 :: CHAR_ERR_DET_CTL :: CHAR_RATE_OVR_EN [05:05] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_RATE_OVR_EN_MASK      0x00000020
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_RATE_OVR_EN_SHIFT     5
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_RATE_OVR_EN_DEFAULT   0x00000000

/* HDMI_RX_0 :: CHAR_ERR_DET_CTL :: CHAR_ERR_SLIDING_1S_EN [04:04] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_SLIDING_1S_EN_MASK 0x00000010
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_SLIDING_1S_EN_SHIFT 4
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_SLIDING_1S_EN_DEFAULT 0x00000000

/* HDMI_RX_0 :: CHAR_ERR_DET_CTL :: CHAR_ERR_SINK_IN_STDBY_IN_EN [03:03] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_SINK_IN_STDBY_IN_EN_MASK 0x00000008
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_SINK_IN_STDBY_IN_EN_SHIFT 3
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_SINK_IN_STDBY_IN_EN_DEFAULT 0x00000001

/* HDMI_RX_0 :: CHAR_ERR_DET_CTL :: CHAR_ERR_HDMI_5V_PWR_IN_EN [02:02] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_HDMI_5V_PWR_IN_EN_MASK 0x00000004
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_HDMI_5V_PWR_IN_EN_SHIFT 2
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_HDMI_5V_PWR_IN_EN_DEFAULT 0x00000001

/* HDMI_RX_0 :: CHAR_ERR_DET_CTL :: CHAR_ERR_CLOCK_DETECTED_IN_EN [01:01] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_CLOCK_DETECTED_IN_EN_MASK 0x00000002
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_CLOCK_DETECTED_IN_EN_SHIFT 1
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_CLOCK_DETECTED_IN_EN_DEFAULT 0x00000001

/* HDMI_RX_0 :: CHAR_ERR_DET_CTL :: CHAR_ERR_DET_EN [00:00] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_DET_EN_MASK       0x00000001
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_DET_EN_SHIFT      0
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_CTL_CHAR_ERR_DET_EN_DEFAULT    0x00000001

/***************************************************************************
 *CHAR_ERR_DET_STATUS - Character Error Detection Status
 ***************************************************************************/
/* HDMI_RX_0 :: CHAR_ERR_DET_STATUS :: reserved0 [31:10] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_STATUS_reserved0_MASK          0xfffffc00
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_STATUS_reserved0_SHIFT         10

/* HDMI_RX_0 :: CHAR_ERR_DET_STATUS :: CHAR_RATE_DET [09:00] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_STATUS_CHAR_RATE_DET_MASK      0x000003ff
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_STATUS_CHAR_RATE_DET_SHIFT     0

/***************************************************************************
 *CHAR_ERR_DET_COUNT_STATUS_0 - Character Error Detection Status
 ***************************************************************************/
/* HDMI_RX_0 :: CHAR_ERR_DET_COUNT_STATUS_0 :: reserved0 [31:17] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_0_reserved0_MASK  0xfffe0000
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_0_reserved0_SHIFT 17

/* HDMI_RX_0 :: CHAR_ERR_DET_COUNT_STATUS_0 :: CH_LOCK [16:16] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_0_CH_LOCK_MASK    0x00010000
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_0_CH_LOCK_SHIFT   16

/* HDMI_RX_0 :: CHAR_ERR_DET_COUNT_STATUS_0 :: ERR_COUNT [15:00] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_0_ERR_COUNT_MASK  0x0000ffff
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_0_ERR_COUNT_SHIFT 0

/***************************************************************************
 *CHAR_ERR_DET_COUNT_STATUS_1 - Character Error Detection Status
 ***************************************************************************/
/* HDMI_RX_0 :: CHAR_ERR_DET_COUNT_STATUS_1 :: reserved0 [31:17] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_1_reserved0_MASK  0xfffe0000
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_1_reserved0_SHIFT 17

/* HDMI_RX_0 :: CHAR_ERR_DET_COUNT_STATUS_1 :: CH_LOCK [16:16] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_1_CH_LOCK_MASK    0x00010000
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_1_CH_LOCK_SHIFT   16

/* HDMI_RX_0 :: CHAR_ERR_DET_COUNT_STATUS_1 :: ERR_COUNT [15:00] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_1_ERR_COUNT_MASK  0x0000ffff
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_1_ERR_COUNT_SHIFT 0

/***************************************************************************
 *CHAR_ERR_DET_COUNT_STATUS_2 - Character Error Detection Status
 ***************************************************************************/
/* HDMI_RX_0 :: CHAR_ERR_DET_COUNT_STATUS_2 :: reserved0 [31:17] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_2_reserved0_MASK  0xfffe0000
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_2_reserved0_SHIFT 17

/* HDMI_RX_0 :: CHAR_ERR_DET_COUNT_STATUS_2 :: CH_LOCK [16:16] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_2_CH_LOCK_MASK    0x00010000
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_2_CH_LOCK_SHIFT   16

/* HDMI_RX_0 :: CHAR_ERR_DET_COUNT_STATUS_2 :: ERR_COUNT [15:00] */
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_2_ERR_COUNT_MASK  0x0000ffff
#define BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_2_ERR_COUNT_SHIFT 0

/***************************************************************************
 *SPARE_REGISTER_BITS - Spare Bits For ECO's
 ***************************************************************************/
/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_31 [31:31] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_31_MASK   0x80000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_31_SHIFT  31
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_31_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_30 [30:30] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_30_MASK   0x40000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_30_SHIFT  30
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_30_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_29 [29:29] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_29_MASK   0x20000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_29_SHIFT  29
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_29_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_28 [28:28] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_28_MASK   0x10000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_28_SHIFT  28
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_28_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_27 [27:27] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_27_MASK   0x08000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_27_SHIFT  27
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_27_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_26 [26:26] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_26_MASK   0x04000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_26_SHIFT  26
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_26_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_25 [25:25] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_25_MASK   0x02000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_25_SHIFT  25
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_25_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_24 [24:24] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_24_MASK   0x01000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_24_SHIFT  24
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_24_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_23 [23:23] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_23_MASK   0x00800000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_23_SHIFT  23
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_23_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_22 [22:22] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_22_MASK   0x00400000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_22_SHIFT  22
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_22_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_21 [21:21] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_21_MASK   0x00200000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_21_SHIFT  21
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_21_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_20 [20:20] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_20_MASK   0x00100000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_20_SHIFT  20
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_20_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_19 [19:19] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_19_MASK   0x00080000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_19_SHIFT  19
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_19_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_18 [18:18] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_18_MASK   0x00040000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_18_SHIFT  18
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_18_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_17 [17:17] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_17_MASK   0x00020000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_17_SHIFT  17
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_17_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_16 [16:16] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_16_MASK   0x00010000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_16_SHIFT  16
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_16_DEFAULT 0x00000001

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_15 [15:15] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_15_MASK   0x00008000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_15_SHIFT  15
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_15_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_14 [14:14] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_14_MASK   0x00004000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_14_SHIFT  14
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_14_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_13 [13:13] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_13_MASK   0x00002000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_13_SHIFT  13
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_13_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_12 [12:12] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_12_MASK   0x00001000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_12_SHIFT  12
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_12_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_11 [11:11] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_11_MASK   0x00000800
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_11_SHIFT  11
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_11_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_10 [10:10] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_10_MASK   0x00000400
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_10_SHIFT  10
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_10_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_9 [09:09] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_9_MASK    0x00000200
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_9_SHIFT   9
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_9_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_8 [08:08] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_8_MASK    0x00000100
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_8_SHIFT   8
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_8_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_7 [07:07] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_7_MASK    0x00000080
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_7_SHIFT   7
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_7_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_6 [06:06] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_6_MASK    0x00000040
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_6_SHIFT   6
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_6_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_5 [05:05] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_5_MASK    0x00000020
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_5_SHIFT   5
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_5_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_4 [04:04] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_4_MASK    0x00000010
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_4_SHIFT   4
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_4_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_3 [03:03] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_3_MASK    0x00000008
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_3_SHIFT   3
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_3_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_2 [02:02] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_2_MASK    0x00000004
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_2_SHIFT   2
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_2_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_1 [01:01] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_1_MASK    0x00000002
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_1_SHIFT   1
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_1_DEFAULT 0x00000000

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_0 [00:00] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_0_MASK    0x00000001
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_0_SHIFT   0
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_0_DEFAULT 0x00000000

#endif /* #ifndef BCHP_HDMI_RX_0_H__ */

/* End of File */
