0.6
2019.2
Nov  6 2019
21:57:16
C:/2024_CA_LAB/LAB/week09/02.async_mem/sim/xsim/async_mem/async_mem.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/2024_CA_LAB/LAB/week09/02.async_mem/src/rtl/ASYNC_RAM_DP.v,1714721318,verilog,,C:/2024_CA_LAB/LAB/week09/02.async_mem/testbench/testbench.v,,ASYNC_RAM_DP,,,,,,,,
C:/2024_CA_LAB/LAB/week09/02.async_mem/testbench/testbench.v,1714721318,verilog,,,,testbench,,,,,,,,
