/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynt91/majority_orig.v:2" *)
(* top =  1  *)
module traffic_cl(a, b, c, d, e, f);
  (* src = "LGSynt91/majority_orig.v:11" *)
  wire \[0] ;
  (* src = "LGSynt91/majority_orig.v:3" *)
  input a;
  (* src = "LGSynt91/majority_orig.v:3" *)
  input b;
  (* src = "LGSynt91/majority_orig.v:3" *)
  input c;
  (* src = "LGSynt91/majority_orig.v:3" *)
  input d;
  (* src = "LGSynt91/majority_orig.v:3" *)
  input e;
  (* src = "LGSynt91/majority_orig.v:9" *)
  output f;
  assign \[0]  = 1'h0;
  assign f = 1'h0;
endmodule
