--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu May 19 14:00:14 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     lcd_sender
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            69 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 996.011ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             PS_vivaz_state_i2  (from clk_c +)
   Destination:    FD1P3AX    SP             lcd_bus_i1  (to clk_c +)

   Delay:                   3.730ns  (22.8% logic, 77.2% route), 2 logic levels.

 Constraint Details:

      3.730ns data_path PS_vivaz_state_i2 to lcd_bus_i1 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 996.011ns

 Path Details: PS_vivaz_state_i2 to lcd_bus_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              PS_vivaz_state_i2 (from clk_c)
Route         9   e 1.363                                  PS_vivaz_state[2]
LUT4        ---     0.448              A to Z              i257_3_lut
Route        16   e 1.516                                  clk_c_enable_19
                  --------
                    3.730  (22.8% logic, 77.2% route), 2 logic levels.


Passed:  The following path meets requirements by 996.011ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             PS_vivaz_state_i2  (from clk_c +)
   Destination:    FD1P3AX    SP             lcd_bus_i16  (to clk_c +)

   Delay:                   3.730ns  (22.8% logic, 77.2% route), 2 logic levels.

 Constraint Details:

      3.730ns data_path PS_vivaz_state_i2 to lcd_bus_i16 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 996.011ns

 Path Details: PS_vivaz_state_i2 to lcd_bus_i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              PS_vivaz_state_i2 (from clk_c)
Route         9   e 1.363                                  PS_vivaz_state[2]
LUT4        ---     0.448              A to Z              i257_3_lut
Route        16   e 1.516                                  clk_c_enable_19
                  --------
                    3.730  (22.8% logic, 77.2% route), 2 logic levels.


Passed:  The following path meets requirements by 996.011ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             PS_vivaz_state_i2  (from clk_c +)
   Destination:    FD1P3AX    SP             lcd_bus_i15  (to clk_c +)

   Delay:                   3.730ns  (22.8% logic, 77.2% route), 2 logic levels.

 Constraint Details:

      3.730ns data_path PS_vivaz_state_i2 to lcd_bus_i15 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 996.011ns

 Path Details: PS_vivaz_state_i2 to lcd_bus_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              PS_vivaz_state_i2 (from clk_c)
Route         9   e 1.363                                  PS_vivaz_state[2]
LUT4        ---     0.448              A to Z              i257_3_lut
Route        16   e 1.516                                  clk_c_enable_19
                  --------
                    3.730  (22.8% logic, 77.2% route), 2 logic levels.

Report: 3.989 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     3.989 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  69 paths, 13 nets, and 70 connections (61.9% coverage)


Peak memory: 73822208 bytes, TRCE: 1380352 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
