
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.031657                       # Number of seconds simulated
sim_ticks                                 31657487500                       # Number of ticks simulated
final_tick                                31794265500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73247                       # Simulator instruction rate (inst/s)
host_op_rate                                   137769                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               83499886                       # Simulator tick rate (ticks/s)
host_mem_usage                                 792448                       # Number of bytes of host memory used
host_seconds                                   379.13                       # Real time elapsed on the host
sim_insts                                    27770408                       # Number of instructions simulated
sim_ops                                      52232821                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     14075776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14082368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       544128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          544128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       219934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              220037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8502                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8502                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       208229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    444627073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             444835302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       208229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           208229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        17187972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17187972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        17187972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       208229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    444627073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            462023273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      220037                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8502                       # Number of write requests accepted
system.mem_ctrls.readBursts                    220037                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14082240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  542592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14082368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               544128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              512                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   31657445000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                220037                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8502                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  218648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    756.587633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   588.237231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.071070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1768      9.15%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          723      3.74%     12.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2749     14.23%     27.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          513      2.65%     29.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          551      2.85%     32.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          470      2.43%     35.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          461      2.39%     37.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          452      2.34%     39.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11638     60.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19325                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     432.273084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.122646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    974.204158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           426     83.69%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.79%     84.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.20%     84.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.20%     84.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.59%     85.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           37      7.27%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            6      1.18%     93.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           31      6.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           509                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.656189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.627558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              347     68.17%     68.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.77%     69.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              138     27.11%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      2.16%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           509                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    936982000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5062638250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1100175000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      4258.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23008.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       444.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        17.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    444.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   201446                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7730                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     138520.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 62884080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 34311750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               739011000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               28226880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           2067296400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          10707647220                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           9598155750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            23237533080                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            734.171217                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  15857370500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1056900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   14737125000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 82986120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 45280125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               976333800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               25777440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           2067296400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          13633002360                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           7032045750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            23862721995                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            753.923916                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  11559354000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1056900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   19035527000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                    4                       # Number of system calls
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.replacements            220836                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10059676                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            221348                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.447332                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.393066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.606934                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000768                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          441                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20780514                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20780514                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      6551827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6551827                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      3500184                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3500184                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     10052011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10052011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     10052011                       # number of overall hits
system.cpu.dcache.overall_hits::total        10052011                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       219489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        219489                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         8339                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8339                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       227828                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         227828                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       227828                       # number of overall misses
system.cpu.dcache.overall_misses::total        227828                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  16516808250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16516808250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    620288500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    620288500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  17137096750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17137096750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  17137096750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17137096750                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      6771316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6771316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      3508523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3508523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     10279839                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10279839                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     10279839                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10279839                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.032415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032415                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002377                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.022163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.022163                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022163                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 75251.189126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75251.189126                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74384.038854                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74384.038854                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 75219.449541                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75219.449541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 75219.449541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75219.449541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         8392                       # number of writebacks
system.cpu.dcache.writebacks::total              8392                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         6990                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6990                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         6991                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6991                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         6991                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6991                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       212499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       212499                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         8338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8338                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       220837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       220837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       220837                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       220837                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  15691931250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15691931250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    604941000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    604941000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  16296872250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16296872250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  16296872250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16296872250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.031382                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031382                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.021483                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021483                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.021483                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021483                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73844.729858                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73844.729858                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 72552.290717                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72552.290717                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 73795.932068                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73795.932068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 73795.932068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73795.932068                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                14                       # number of replacements
system.cpu.icache.tags.tagsinuse           176.010331                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7082787                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               280                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25295.667857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   174.998283                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     1.012049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.341794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.001977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.343770                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.519531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13867924                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13867924                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      6933760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6933760                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      6933760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6933760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      6933760                       # number of overall hits
system.cpu.icache.overall_hits::total         6933760                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          150                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           150                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          150                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            150                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          150                       # number of overall misses
system.cpu.icache.overall_misses::total           150                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     12035750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12035750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     12035750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12035750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     12035750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12035750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      6933910                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6933910                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      6933910                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6933910                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      6933910                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6933910                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 80238.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80238.333333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 80238.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80238.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 80238.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80238.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           44                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          106                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          106                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          106                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          106                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          106                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          106                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      9193500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9193500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      9193500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9193500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      9193500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9193500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 86731.132075                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86731.132075                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 86731.132075                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86731.132075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 86731.132075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86731.132075                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    220071                       # number of replacements
system.l2.tags.tagsinuse                  1023.316911                       # Cycle average of tags in use
system.l2.tags.total_refs                         921                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    221095                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.004166                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 138603750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       27.621222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.000393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          0.000056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.014677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   995.680563                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.026974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.972344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999333                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2063093                       # Number of tag accesses
system.l2.tags.data_accesses                  2063093                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data           14                       # number of ReadReq hits
system.l2.ReadReq_hits::total                      16                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8392                       # number of Writeback hits
system.l2.Writeback_hits::total                  8392                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   889                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data           903                       # number of demand (read+write) hits
system.l2.demand_hits::total                      905                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus.data          903                       # number of overall hits
system.l2.overall_hits::total                     905                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          104                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       212485                       # number of ReadReq misses
system.l2.ReadReq_misses::total                212589                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         7449                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7449                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       219934                       # number of demand (read+write) misses
system.l2.demand_misses::total                 220038                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          104                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       219934                       # number of overall misses
system.l2.overall_misses::total                220038                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      9067000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  15479283750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     15488350750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    587268500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     587268500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      9067000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  16066552250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16075619250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      9067000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  16066552250                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16075619250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       212499                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              212605                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8392                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8392                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         8338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8338                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       220837                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               220943                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       220837                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              220943                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.981132                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.999934                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.999925                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.893380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.893380                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.981132                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.995911                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995904                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.981132                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.995911                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995904                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 87182.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 72848.830506                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 72855.842729                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 78838.568935                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78838.568935                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 87182.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 73051.698464                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73058.377417                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 87182.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 73051.698464                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73058.377417                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8502                       # number of writebacks
system.l2.writebacks::total                      8502                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       212485                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           212589                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         7449                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7449                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       219934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            220038                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       219934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           220038                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      7795500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  12823144250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12830939750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    494144000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    494144000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      7795500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  13317288250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13325083750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      7795500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  13317288250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13325083750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.981132                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.999934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.999925                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.893380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.893380                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.981132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.995911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995904                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.981132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.995911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995904                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74956.730769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 60348.468127                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 60355.614590                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 66336.957981                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66336.957981                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74956.730769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 60551.293797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60558.102464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74956.730769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 60551.293797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60558.102464                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              212588                       # Transaction distribution
system.membus.trans_dist::ReadResp             212586                       # Transaction distribution
system.membus.trans_dist::Writeback              8502                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7449                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7449                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       448574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       448574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 448574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14626368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     14626368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14626368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            228539                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  228539    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              228539                       # Request fanout histogram
system.membus.reqLayer2.occupancy           273956000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1159455750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3600801                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3600801                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        22880                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      3578137                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         3577322                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.977223                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS              82                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           27                       # Number of incorrect RAS predictions.
system.switch_cpus.numCycles                 63314975                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      6958700                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               28290782                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3600801                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      3577404                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              56322254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           46599                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          690                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines           6933910                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes           476                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     63305035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.839960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.039407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         51404901     81.20%     81.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2279956      3.60%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           889331      1.40%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1624888      2.57%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           868986      1.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           906227      1.43%     91.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2981035      4.71%     96.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           450570      0.71%     97.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1899141      3.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     63305035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.056871                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.446826                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          2200163                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      54477386                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            226819                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       6377361                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23299                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts       52442384                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles          23299                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          4232911                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        34363436                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           57                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           4541244                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      20144081                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       52206478                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           281                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       19029138                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents        1026693                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     72810081                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     117806953                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     79437394                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups           56                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      72526223                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           283858                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            7                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          35249804                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     10218874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3509702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      6819061                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3396355                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           52106551                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           44                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          52042592                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued           36                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        97947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       248162                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     63305035                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.822092                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.201548                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     37709303     59.57%     59.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     10812639     17.08%     76.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5576441      8.81%     85.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7113058     11.24%     96.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1838407      2.90%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       175119      0.28%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        51861      0.08%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        28148      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           59      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     63305035                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19565     99.94%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              9      0.05%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             2      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        22963      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      34963661     67.18%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3375011      6.49%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             7      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           14      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10172194     19.55%     93.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3508742      6.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       52042592                       # Type of FU issued
system.switch_cpus.iq.rate                   0.821963                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               19576                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000376                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    167409786                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     52204813                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     52018428                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads           45                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes           64                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       52039182                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              23                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      3397907                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        70958                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores         1179                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23299                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        29207048                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        221963                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     52106595                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        11051                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      10218874                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      3509702                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          81674                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           241                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        22550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect          458                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        23008                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      52038691                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      10169238                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3901                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             13677947                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          3532195                       # Number of branches executed
system.switch_cpus.iew.exec_stores            3508709                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.821902                       # Inst execution rate
system.switch_cpus.iew.wb_sent               52018589                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              52018444                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          33407636                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          45310015                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.821582                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.737312                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts        97957                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        22965                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     63279571                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.821887                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.475369                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     46125992     72.89%     72.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3387631      5.35%     78.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        31448      0.05%     78.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      6839332     10.81%     89.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6732690     10.64%     99.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         2944      0.00%     99.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68473      0.11%     99.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        44681      0.07%     99.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        46380      0.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     63279571                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     27670407                       # Number of instructions committed
system.switch_cpus.commit.committedOps       52008648                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               13656439                       # Number of memory references committed
system.switch_cpus.commit.loads              10147916                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            3531168                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  8                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          51985982                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           40                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        22661      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34954535     67.21%     67.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3375000      6.49%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            7      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            6      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10147916     19.51%     93.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3508523      6.75%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     52008648                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         46380                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            115339796                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           104238692                       # The number of ROB writes
system.switch_cpus.timesIdled                      75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    9940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            27670407                       # Number of Instructions Simulated
system.switch_cpus.committedOps              52008648                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.288184                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.288184                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.437028                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.437028                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         79149790                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        48329592                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                28                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               14                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads          17570201                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         24208636                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads        20742600                       # number of misc regfile reads
system.tol2bus.trans_dist::ReadReq             212605                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            212602                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             8392                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8338                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       450065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                450275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14670592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14677248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           229335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 229335    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             229335                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          123059500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            174000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         382070750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
