// Seed: 3669014983
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_6 = 1;
  logic \id_7 ;
endmodule
module module_1 #(
    parameter id_1 = 32'd37
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_10,
      id_4
  );
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire _id_1;
  wire id_11;
  wire id_12;
  ;
  wire id_13;
  logic [id_1 : -1] id_14;
  wire id_15;
  int id_16;
  assign id_13 = id_13;
endmodule
