Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jan 24 07:42:56 2019
| Host         : DESKTOP-V4TJSBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/arlht2fpga/hwprj/ar_lht_256/ar_lht_hw_target_timing_report.txt
| Design       : ar_lht_hw_target
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

m_axis_tready[0]
s_axis_tdata[0]
s_axis_tdata[1]
s_axis_tdata[2]
s_axis_tdata[3]
s_axis_tdata[4]
s_axis_tdata[5]
s_axis_tdata[6]
s_axis_tdata[7]
s_axis_tuser[0]
s_axis_tvalid[0]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

m_axis_tdata[0]
m_axis_tdata[1]
m_axis_tdata[2]
m_axis_tdata[3]
m_axis_tdata[4]
m_axis_tdata[5]
m_axis_tdata[6]
m_axis_tdata[7]
m_axis_tdata[8]
m_axis_tdata[9]
m_axis_tlast[0]
m_axis_tuser[0]
m_axis_tvalid[0]
s_axis_tready[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.627        0.000                      0                 1860        0.062        0.000                      0                 1860        2.198        0.000                       0                  1296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.448}        6.897           144.991         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.627        0.000                      0                 1829        0.062        0.000                      0                 1829        2.198        0.000                       0                  1296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.892        0.000                      0                   31        0.493        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk           clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 3.545ns (68.773%)  route 1.610ns (31.227%))
  Logic Levels:           3  (LUT2=1 LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 11.270 - 6.897 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.714     4.937    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.809 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     7.875    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y2                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CASCADEINA
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.300 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.000     9.300    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X35Y15                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/I3
    SLICE_X35Y15         LUT4 (Prop_lut4_I3_O)        0.124     9.424 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=1, routed)           0.544     9.968    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/single_port_ram_data_out_net
    SLICE_X35Y18                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/pipe_16_22[0][0]_i_1/I0
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124    10.092 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/pipe_16_22[0][0]_i_1/O
                         net (fo=1, routed)           0.000    10.092    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X35Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.490    11.270    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/clk_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]/C
                         clock pessimism              0.455    11.725    
                         clock uncertainty           -0.035    11.690    
    SLICE_X35Y18         FDRE (Setup_fdre_C_D)        0.029    11.719    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 2.049ns (45.045%)  route 2.500ns (54.955%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 11.275 - 6.897 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.673     4.896    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     5.414 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/Q
                         net (fo=1, routed)           0.797     6.211    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg_n_0_[0][3]
    SLICE_X35Y9                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2/I0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.335 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2/O
                         net (fo=1, routed)           0.798     7.133    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2_n_0
    SLICE_X33Y12                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_1/I1
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     7.257 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     7.257    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/S[0]
    SLICE_X33Y12                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.789 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.789    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry_n_0
    SLICE_X33Y13                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0/CI
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.903    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0_n_0
    SLICE_X33Y14                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__1/CI
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.237 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__1/O[1]
                         net (fo=8, routed)           0.905     9.142    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][23]_0[1]
    SLICE_X35Y13                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/reg_array[3].fde_used.u2_i_1/I2
    SLICE_X35Y13         LUT5 (Prop_lut5_I2_O)        0.303     9.445 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/reg_array[3].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000     9.445    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/d[3]
    SLICE_X35Y13         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.495    11.275    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X35Y13         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                         clock pessimism              0.489    11.764    
                         clock uncertainty           -0.035    11.729    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.029    11.758    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 2.049ns (45.025%)  route 2.502ns (54.975%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 11.275 - 6.897 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.673     4.896    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     5.414 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/Q
                         net (fo=1, routed)           0.797     6.211    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg_n_0_[0][3]
    SLICE_X35Y9                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2/I0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.335 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2/O
                         net (fo=1, routed)           0.798     7.133    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2_n_0
    SLICE_X33Y12                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_1/I1
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     7.257 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     7.257    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/S[0]
    SLICE_X33Y12                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.789 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.789    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry_n_0
    SLICE_X33Y13                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0/CI
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.903    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0_n_0
    SLICE_X33Y14                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__1/CI
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.237 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__1/O[1]
                         net (fo=8, routed)           0.907     9.144    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][23]_0[1]
    SLICE_X35Y13                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/reg_array[4].fde_used.u2_i_1/I2
    SLICE_X35Y13         LUT5 (Prop_lut5_I2_O)        0.303     9.447 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/reg_array[4].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000     9.447    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/d[4]
    SLICE_X35Y13         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.495    11.275    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X35Y13         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
                         clock pessimism              0.489    11.764    
                         clock uncertainty           -0.035    11.729    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.031    11.760    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.678ns (37.474%)  route 2.800ns (62.526%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 11.275 - 6.897 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.673     4.896    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     5.414 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/Q
                         net (fo=1, routed)           0.797     6.211    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg_n_0_[0][3]
    SLICE_X35Y9                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2/I0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.335 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2/O
                         net (fo=1, routed)           0.798     7.133    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2_n_0
    SLICE_X33Y12                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_1/I1
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     7.257 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     7.257    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/S[0]
    SLICE_X33Y12                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.789 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.789    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry_n_0
    SLICE_X33Y13                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0/CI
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.903    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0_n_0
    SLICE_X33Y14                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__1/CI
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 f  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__1/CO[3]
                         net (fo=9, routed)           1.205     9.222    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/CO[0]
    SLICE_X35Y13                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/reg_array[8].fde_used.u2_i_1/I0
    SLICE_X35Y13         LUT1 (Prop_lut1_I0_O)        0.152     9.374 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/reg_array[8].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000     9.374    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/d[8]
    SLICE_X35Y13         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.495    11.275    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X35Y13         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
                         clock pessimism              0.489    11.764    
                         clock uncertainty           -0.035    11.729    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.075    11.804    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.903ns (20.725%)  route 3.454ns (79.275%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 11.279 - 6.897 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.745     4.968    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.478     5.446 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/Q
                         net (fo=78, routed)          2.774     8.220    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/sin/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X32Y7                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/sin/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_3/I0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.301     8.521 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/sin/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.680     9.201    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/sin/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_3_n_0
    SLICE_X32Y7                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/sin/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/I4
    SLICE_X32Y7          LUT5 (Prop_lut5_I4_O)        0.124     9.325 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/sin/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           0.000     9.325    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[4]
    SLICE_X32Y7          FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.499    11.279    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                         clock pessimism              0.455    11.734    
                         clock uncertainty           -0.035    11.699    
    SLICE_X32Y7          FDRE (Setup_fdre_C_D)        0.077    11.776    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 2.790ns (64.047%)  route 1.566ns (35.953%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.705     4.928    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.382 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.566     8.949    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[3]
    SLICE_X26Y23                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/I1
    SLICE_X26Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.073 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.073    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X26Y23                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/I0
    SLICE_X26Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.285 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     9.285    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[3]
    SLICE_X26Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X26Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                         clock pessimism              0.455    11.719    
                         clock uncertainty           -0.035    11.684    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)        0.064    11.748    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         11.748    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 2.816ns (64.679%)  route 1.538ns (35.321%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 11.264 - 6.897 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.705     4.928    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.382 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.538     8.920    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X26Y23                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/I1
    SLICE_X26Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.044 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.044    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X26Y23                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/I0
    SLICE_X26Y23         MUXF7 (Prop_muxf7_I0_O)      0.238     9.282 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     9.282    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[5]
    SLICE_X26Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.484    11.264    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X26Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                         clock pessimism              0.455    11.719    
                         clock uncertainty           -0.035    11.684    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)        0.064    11.748    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         11.748    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 2.790ns (64.122%)  route 1.561ns (35.878%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 11.265 - 6.897 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.705     4.928    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.382 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.561     8.944    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X26Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/I1
    SLICE_X26Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.068 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.068    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X26Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/I0
    SLICE_X26Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     9.280 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     9.280    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[1]
    SLICE_X26Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.485    11.265    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X26Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                         clock pessimism              0.455    11.720    
                         clock uncertainty           -0.035    11.685    
    SLICE_X26Y22         FDRE (Setup_fdre_C_D)        0.064    11.749    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.903ns (21.053%)  route 3.386ns (78.947%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 11.279 - 6.897 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.745     4.968    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.478     5.446 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/Q
                         net (fo=78, routed)          2.983     8.429    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/sin/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X33Y7                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/sin/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3/I0
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.301     8.730 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/sin/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.403     9.133    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/sin/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X33Y7                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/sin/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/I4
    SLICE_X33Y7          LUT5 (Prop_lut5_I4_O)        0.124     9.257 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/sin/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.000     9.257    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[1]
    SLICE_X33Y7          FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.499    11.279    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                         clock pessimism              0.455    11.734    
                         clock uncertainty           -0.035    11.699    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.029    11.728    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         11.728    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[5].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 2.049ns (46.740%)  route 2.335ns (53.260%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 11.275 - 6.897 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.673     4.896    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     5.414 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/Q
                         net (fo=1, routed)           0.797     6.211    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg_n_0_[0][3]
    SLICE_X35Y9                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2/I0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.335 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2/O
                         net (fo=1, routed)           0.798     7.133    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2_n_0
    SLICE_X33Y12                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_1/I1
    SLICE_X33Y12         LUT4 (Prop_lut4_I1_O)        0.124     7.257 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     7.257    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/S[0]
    SLICE_X33Y12                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry/S[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.789 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.789    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry_n_0
    SLICE_X33Y13                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0/CI
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.903    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0_n_0
    SLICE_X33Y14                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__1/CI
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.237 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__1/O[1]
                         net (fo=8, routed)           0.740     8.977    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][23]_0[1]
    SLICE_X35Y13                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/reg_array[5].fde_used.u2_i_1/I2
    SLICE_X35Y13         LUT5 (Prop_lut5_I2_O)        0.303     9.280 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/reg_array[5].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000     9.280    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/d[5]
    SLICE_X35Y13         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[5].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.495    11.275    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X35Y13         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[5].fde_used.u2/C
                         clock pessimism              0.489    11.764    
                         clock uncertainty           -0.035    11.729    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.031    11.760    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[5].fde_used.u2
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  2.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.583%)  route 0.132ns (48.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X27Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=6, routed)           0.132     1.753    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dinb[2]
    RAMB36_X1Y4          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.861     2.037    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.536    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.691    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/pipe_28_22_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.576%)  route 0.231ns (55.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational/clk_IBUF_BUFG
    SLICE_X21Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational/op_mem_37_22_reg[0]/Q
                         net (fo=4, routed)           0.231     1.852    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational2/relational_op_net
    SLICE_X23Y19                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational2/pipe_28_22[0][1]_i_1/I3
    SLICE_X23Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.897 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational2/pipe_28_22[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.897    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/D[1]
    SLICE_X23Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/pipe_28_22_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/clk_IBUF_BUFG
    SLICE_X23Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/pipe_28_22_reg[0][1]/C
                         clock pessimism             -0.254     1.740    
    SLICE_X23Y19         FDRE (Hold_fdre_C_D)         0.092     1.832    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/pipe_28_22_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/pipe_28_22_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.748%)  route 0.260ns (58.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.555     1.482    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/clk_IBUF_BUFG
    SLICE_X21Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/op_mem_37_22_reg[0]/Q
                         net (fo=4, routed)           0.260     1.882    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/relational1_op_net
    SLICE_X24Y19                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/pipe_28_22[0][0]_i_1/I0
    SLICE_X24Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.927 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/pipe_28_22[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.927    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/D[0]
    SLICE_X24Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/pipe_28_22_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/clk_IBUF_BUFG
    SLICE_X24Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/pipe_28_22_reg[0][0]/C
                         clock pessimism             -0.254     1.740    
    SLICE_X24Y19         FDRE (Hold_fdre_C_D)         0.121     1.861    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/pipe_28_22_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/pipe_28_22_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.562%)  route 0.262ns (58.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.555     1.482    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/clk_IBUF_BUFG
    SLICE_X21Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/op_mem_37_22_reg[0]/Q
                         net (fo=4, routed)           0.262     1.884    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/relational1_op_net
    SLICE_X24Y19                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/pipe_28_22[0][2]_i_1/I1
    SLICE_X24Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.929 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/pipe_28_22[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.929    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/D[2]
    SLICE_X24Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/pipe_28_22_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/clk_IBUF_BUFG
    SLICE_X24Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/pipe_28_22_reg[0][2]/C
                         clock pessimism             -0.254     1.740    
    SLICE_X24Y19         FDRE (Hold_fdre_C_D)         0.121     1.861    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/mux3/pipe_28_22_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.377%)  route 0.264ns (58.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.555     1.482    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/clk_IBUF_BUFG
    SLICE_X21Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/relational1/op_mem_37_22_reg[0]/Q
                         net (fo=4, routed)           0.264     1.886    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/relational1_op_net
    SLICE_X24Y19                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1__7/I2
    SLICE_X24Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.931 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1__7/O
                         net (fo=1, routed)           0.000     1.931    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_1
    SLICE_X24Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X24Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.740    
    SLICE_X24Y19         FDRE (Hold_fdre_C_D)         0.120     1.860    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.466%)  route 0.207ns (59.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.583     1.510    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=26, routed)          0.207     1.858    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X42Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.850     2.026    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X42Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X42Y20         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.778    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.466%)  route 0.207ns (59.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.583     1.510    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=26, routed)          0.207     1.858    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X42Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.850     2.026    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X42Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X42Y20         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.778    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.466%)  route 0.207ns (59.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.583     1.510    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=26, routed)          0.207     1.858    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X42Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.850     2.026    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X42Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X42Y20         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.778    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.466%)  route 0.207ns (59.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.583     1.510    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=26, routed)          0.207     1.858    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X42Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.850     2.026    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X42Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X42Y20         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.778    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.466%)  route 0.207ns (59.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.583     1.510    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=26, routed)          0.207     1.858    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X42Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.850     2.026    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X42Y20         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X42Y20         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.778    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.448 }
Period(ns):         6.897
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB18_X2Y10  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB18_X2Y10  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y3   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y3   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X2Y3   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X2Y3   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y4   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y4   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y5   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y5   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.449       2.199      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.449       2.199      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.449       2.199      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.449       2.199      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.449       2.199      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.449       2.199      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.449       2.199      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.449       2.199      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.449       2.199      SLICE_X38Y20  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.449       2.199      SLICE_X38Y20  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X42Y21  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X38Y20  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X38Y20  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.718ns (28.112%)  route 1.836ns (71.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 11.344 - 6.897 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.736     4.959    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.419     5.378 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.028     6.406    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.299     6.705 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.808     7.513    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y20         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564    11.344    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X39Y20         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.455    11.799    
                         clock uncertainty           -0.035    11.764    
    SLICE_X39Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    11.405    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.718ns (29.753%)  route 1.695ns (70.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 11.343 - 6.897 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.736     4.959    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.419     5.378 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.028     6.406    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.299     6.705 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.667     7.372    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X39Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.563    11.343    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X39Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.455    11.798    
                         clock uncertainty           -0.035    11.763    
    SLICE_X39Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.358    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.358    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.718ns (30.303%)  route 1.651ns (69.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 11.344 - 6.897 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.736     4.959    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.419     5.378 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.028     6.406    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.299     6.705 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.623     7.328    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X40Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564    11.344    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.493    11.837    
                         clock uncertainty           -0.035    11.802    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.397    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.718ns (30.303%)  route 1.651ns (69.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 11.344 - 6.897 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.736     4.959    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.419     5.378 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.028     6.406    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.299     6.705 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.623     7.328    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X40Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564    11.344    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.493    11.837    
                         clock uncertainty           -0.035    11.802    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.397    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.718ns (30.303%)  route 1.651ns (69.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 11.344 - 6.897 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.736     4.959    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.419     5.378 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.028     6.406    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.299     6.705 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.623     7.328    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X40Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564    11.344    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.493    11.837    
                         clock uncertainty           -0.035    11.802    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.397    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.718ns (30.303%)  route 1.651ns (69.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 11.344 - 6.897 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.736     4.959    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.419     5.378 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.028     6.406    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.299     6.705 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.623     7.328    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X40Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564    11.344    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.493    11.837    
                         clock uncertainty           -0.035    11.802    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.397    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.718ns (30.303%)  route 1.651ns (69.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 11.344 - 6.897 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.736     4.959    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.419     5.378 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.028     6.406    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.299     6.705 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.623     7.328    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X40Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564    11.344    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.493    11.837    
                         clock uncertainty           -0.035    11.802    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.397    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.718ns (30.303%)  route 1.651ns (69.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 11.344 - 6.897 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.736     4.959    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.419     5.378 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.028     6.406    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.299     6.705 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.623     7.328    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X40Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564    11.344    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X40Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.493    11.837    
                         clock uncertainty           -0.035    11.802    
    SLICE_X40Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.397    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.718ns (30.359%)  route 1.647ns (69.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 11.344 - 6.897 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.736     4.959    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.419     5.378 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.028     6.406    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.299     6.705 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.619     7.324    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X41Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564    11.344    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X41Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.493    11.837    
                         clock uncertainty           -0.035    11.802    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.397    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.718ns (30.359%)  route 1.647ns (69.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 11.344 - 6.897 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.736     4.959    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.419     5.378 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.028     6.406    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.299     6.705 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.619     7.324    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X41Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564    11.344    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X41Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.493    11.837    
                         clock uncertainty           -0.035    11.802    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.397    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  4.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.436%)  route 0.255ns (66.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.580     1.507    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.128     1.635 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.255     1.890    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.848     2.024    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X42Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X42Y22         FDPE (Remov_fdpe_C_PRE)     -0.125     1.397    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.680%)  route 0.245ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.580     1.507    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X42Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.148     1.655 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.245     1.899    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X43Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.848     2.024    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X43Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X43Y22         FDPE (Remov_fdpe_C_PRE)     -0.148     1.374    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.680%)  route 0.245ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.580     1.507    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X42Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.148     1.655 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.245     1.899    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X43Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.848     2.024    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X43Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X43Y22         FDPE (Remov_fdpe_C_PRE)     -0.148     1.374    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.342%)  route 0.308ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.580     1.507    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.128     1.635 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.308     1.943    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.846     2.022    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X42Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X42Y23         FDPE (Remov_fdpe_C_PRE)     -0.125     1.395    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.342%)  route 0.308ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.580     1.507    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDPE (Prop_fdpe_C_Q)         0.128     1.635 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.308     1.943    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.846     2.022    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X42Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X42Y23         FDPE (Remov_fdpe_C_PRE)     -0.125     1.395    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.953%)  route 0.435ns (70.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.582     1.509    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X41Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.223     1.873    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I0
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.918 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.212     2.130    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y20         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.850     2.026    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X41Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.953%)  route 0.435ns (70.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.582     1.509    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X41Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.223     1.873    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I0
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.918 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.212     2.130    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y20         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.850     2.026    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X41Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.953%)  route 0.435ns (70.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.582     1.509    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X41Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.223     1.873    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I0
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.918 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.212     2.130    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y20         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.850     2.026    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X41Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.053%)  route 0.433ns (69.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.582     1.509    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X41Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.223     1.873    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I0
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.918 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.210     2.128    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X40Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.848     2.024    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X40Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X40Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.427    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.053%)  route 0.433ns (69.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.582     1.509    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X41Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.223     1.873    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y22                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I0
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.918 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.210     2.128    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X40Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.848     2.024    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X40Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X40Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.427    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.701    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.779ns (39.548%)  route 1.191ns (60.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.735     4.958    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.478     5.436 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.659     6.095    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X40Y23                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.301     6.396 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.532     6.928    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.561     4.444    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.779ns (39.548%)  route 1.191ns (60.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.735     4.958    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.478     5.436 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.659     6.095    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X40Y23                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.301     6.396 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.532     6.928    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.561     4.444    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.247ns (37.552%)  route 0.411ns (62.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.580     1.507    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.234     1.889    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X40Y23                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.099     1.988 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.177     2.164    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.846     2.022    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.247ns (37.552%)  route 0.411ns (62.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.580     1.507    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.234     1.889    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X40Y23                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.099     1.988 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.177     2.164    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.846     2.022    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.179ns  (logic 3.179ns (51.446%)  route 3.000ns (48.554%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.737     4.960    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X40Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.416 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           1.148     6.564    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X43Y17                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/I0
    SLICE_X43Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.688 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           1.852     8.540    m_axis_tvalid_OBUF[0]
    R16                                                               r  m_axis_tvalid_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.599    11.139 r  m_axis_tvalid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.139    m_axis_tvalid[0]
    R16                                                               r  m_axis_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            s_axis_tready[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 3.204ns (57.440%)  route 2.374ns (42.560%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.737     4.960    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X43Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.416 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.518     5.934    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X42Y17                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/I0
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.058 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=1, routed)           1.856     7.914    s_axis_tready_OBUF[0]
    W16                                                               r  s_axis_tready_OBUF[0]_inst/I
    W16                  OBUF (Prop_obuf_I_O)         2.624    10.538 r  s_axis_tready_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.538    s_axis_tready[0]
    W16                                                               r  s_axis_tready[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.477ns  (logic 3.161ns (57.723%)  route 2.316ns (42.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.742     4.965    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X42Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518     5.483 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/Q
                         net (fo=1, routed)           2.316     7.798    m_axis_tdata_OBUF[4]
    N17                                                               r  m_axis_tdata_OBUF[4]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.643    10.442 r  m_axis_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.442    m_axis_tdata[4]
    N17                                                               r  m_axis_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.441ns  (logic 3.215ns (59.084%)  route 2.226ns (40.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.742     4.965    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419     5.384 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/Q
                         net (fo=1, routed)           2.226     7.610    m_axis_tdata_OBUF[6]
    W18                                                               r  m_axis_tdata_OBUF[6]_inst/I
    W18                  OBUF (Prop_obuf_I_O)         2.796    10.406 r  m_axis_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.406    m_axis_tdata[6]
    W18                                                               r  m_axis_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.385ns  (logic 3.119ns (57.921%)  route 2.266ns (42.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.742     4.965    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X42Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518     5.483 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/Q
                         net (fo=1, routed)           2.266     7.749    m_axis_tdata_OBUF[1]
    P16                                                               r  m_axis_tdata_OBUF[1]_inst/I
    P16                  OBUF (Prop_obuf_I_O)         2.601    10.350 r  m_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.350    m_axis_tdata[1]
    P16                                                               r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.350ns  (logic 3.069ns (57.355%)  route 2.282ns (42.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.742     4.965    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/Q
                         net (fo=1, routed)           2.282     7.703    m_axis_tdata_OBUF[0]
    T19                                                               r  m_axis_tdata_OBUF[0]_inst/I
    T19                  OBUF (Prop_obuf_I_O)         2.613    10.315 r  m_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.315    m_axis_tdata[0]
    T19                                                               r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.279ns  (logic 3.075ns (58.257%)  route 2.203ns (41.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.742     4.965    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/Q
                         net (fo=1, routed)           2.203     7.624    m_axis_tdata_OBUF[5]
    W19                                                               r  m_axis_tdata_OBUF[5]_inst/I
    W19                  OBUF (Prop_obuf_I_O)         2.619    10.244 r  m_axis_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.244    m_axis_tdata[5]
    W19                                                               r  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.278ns  (logic 3.211ns (60.836%)  route 2.067ns (39.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.742     4.965    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419     5.384 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           2.067     7.451    m_axis_tdata_OBUF[7]
    V18                                                               r  m_axis_tdata_OBUF[7]_inst/I
    V18                  OBUF (Prop_obuf_I_O)         2.792    10.243 r  m_axis_tdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.243    m_axis_tdata[7]
    V18                                                               r  m_axis_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.278ns  (logic 3.216ns (60.924%)  route 2.062ns (39.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.742     4.965    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419     5.384 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=1, routed)           2.062     7.446    m_axis_tdata_OBUF[8]
    V17                                                               r  m_axis_tdata_OBUF[8]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.797    10.243 r  m_axis_tdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.243    m_axis_tdata[8]
    V17                                                               r  m_axis_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.276ns  (logic 3.201ns (60.664%)  route 2.075ns (39.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.742     4.965    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419     5.384 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/Q
                         net (fo=1, routed)           2.075     7.459    m_axis_tdata_OBUF[9]
    R18                                                               r  m_axis_tdata_OBUF[9]_inst/I
    R18                  OBUF (Prop_obuf_I_O)         2.782    10.241 r  m_axis_tdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.241    m_axis_tdata[9]
    R18                                                               r  m_axis_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tlast[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.264ns (72.516%)  route 0.479ns (27.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.479     2.131    m_axis_tlast_OBUF[0]
    T17                                                               r  m_axis_tlast_OBUF[0]_inst/I
    T17                  OBUF (Prop_obuf_I_O)         1.123     3.253 r  m_axis_tlast_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.253    m_axis_tlast[0]
    T17                                                               r  m_axis_tlast[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tuser[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.276ns (72.543%)  route 0.483ns (27.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X42Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.483     2.158    m_axis_tuser_OBUF[0]
    R17                                                               r  m_axis_tuser_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         1.112     3.269 r  m_axis_tuser_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.269    m_axis_tuser[0]
    R17                                                               r  m_axis_tuser[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.305ns (72.479%)  route 0.495ns (27.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.495     2.134    m_axis_tdata_OBUF[9]
    R18                                                               r  m_axis_tdata_OBUF[9]_inst/I
    R18                  OBUF (Prop_obuf_I_O)         1.177     3.311 r  m_axis_tdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.311    m_axis_tdata[9]
    R18                                                               r  m_axis_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.321ns (73.296%)  route 0.481ns (26.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=1, routed)           0.481     2.120    m_axis_tdata_OBUF[8]
    V17                                                               r  m_axis_tdata_OBUF[8]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         1.193     3.314 r  m_axis_tdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.314    m_axis_tdata[8]
    V17                                                               r  m_axis_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.280ns (70.744%)  route 0.529ns (29.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X42Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.529     2.204    m_axis_tdata_OBUF[2]
    P15                                                               r  m_axis_tdata_OBUF[2]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.116     3.320 r  m_axis_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.320    m_axis_tdata[2]
    P15                                                               r  m_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.293ns (70.998%)  route 0.528ns (29.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/Q
                         net (fo=1, routed)           0.528     2.180    m_axis_tdata_OBUF[3]
    P18                                                               r  m_axis_tdata_OBUF[3]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         1.152     3.331 r  m_axis_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.331    m_axis_tdata[3]
    P18                                                               r  m_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.318ns (72.094%)  route 0.510ns (27.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.510     2.149    m_axis_tdata_OBUF[7]
    V18                                                               r  m_axis_tdata_OBUF[7]_inst/I
    V18                  OBUF (Prop_obuf_I_O)         1.190     3.339 r  m_axis_tdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.339    m_axis_tdata[7]
    V18                                                               r  m_axis_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.277ns (69.349%)  route 0.564ns (30.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/Q
                         net (fo=1, routed)           0.564     2.216    m_axis_tdata_OBUF[5]
    W19                                                               r  m_axis_tdata_OBUF[5]_inst/I
    W19                  OBUF (Prop_obuf_I_O)         1.136     3.352 r  m_axis_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.352    m_axis_tdata[5]
    W19                                                               r  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.271ns (68.193%)  route 0.593ns (31.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X43Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.593     2.244    m_axis_tdata_OBUF[0]
    T19                                                               r  m_axis_tdata_OBUF[0]_inst/I
    T19                  OBUF (Prop_obuf_I_O)         1.130     3.374 r  m_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.374    m_axis_tdata[0]
    T19                                                               r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.282ns (68.669%)  route 0.585ns (31.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X42Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.585     2.260    m_axis_tdata_OBUF[1]
    P16                                                               r  m_axis_tdata_OBUF[1]_inst/I
    P16                  OBUF (Prop_obuf_I_O)         1.118     3.378 r  m_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.378    m_axis_tdata[1]
    P16                                                               r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.064ns  (logic 1.227ns (30.189%)  route 2.837ns (69.811%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.690     2.669    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X40Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/I1
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.793 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.612     3.405    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X39Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/I0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.536     4.064    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X41Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564     4.447    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X41Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.887ns  (logic 1.227ns (31.567%)  route 2.660ns (68.433%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 f  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               f  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.690     2.669    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X40Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/I1
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.793 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.457     3.250    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X40Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/I2
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.374 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.513     3.887    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X43Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.562     4.445    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X43Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 1.227ns (31.664%)  route 2.648ns (68.336%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.690     2.669    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X40Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/I1
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.793 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.612     3.405    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X39Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/I0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.529 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.346     3.875    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X41Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564     4.447    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X41Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.227ns (33.183%)  route 2.471ns (66.817%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 f  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               f  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.690     2.669    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X40Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/I1
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.793 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.457     3.250    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X40Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/I2
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.374 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.324     3.698    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X43Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.562     4.445    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X43Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.419ns  (logic 1.103ns (32.259%)  route 2.316ns (67.741%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.523     2.502    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X43Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[29]_i_1/I2
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     2.626 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[29]_i_1/O
                         net (fo=12, routed)          0.793     3.419    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X43Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564     4.447    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X43Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.419ns  (logic 1.103ns (32.259%)  route 2.316ns (67.741%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.523     2.502    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X43Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[29]_i_1/I2
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     2.626 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[29]_i_1/O
                         net (fo=12, routed)          0.793     3.419    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X43Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564     4.447    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X43Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.419ns  (logic 1.103ns (32.259%)  route 2.316ns (67.741%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.523     2.502    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X43Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[29]_i_1/I2
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     2.626 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[29]_i_1/O
                         net (fo=12, routed)          0.793     3.419    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X43Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564     4.447    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X43Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.419ns  (logic 1.103ns (32.259%)  route 2.316ns (67.741%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.523     2.502    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X43Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[29]_i_1/I2
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     2.626 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[29]_i_1/O
                         net (fo=12, routed)          0.793     3.419    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X43Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564     4.447    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X43Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.103ns (34.863%)  route 2.061ns (65.137%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.690     2.669    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X40Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/I1
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.793 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.371     3.164    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X39Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.563     4.446    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X39Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.013ns  (logic 1.103ns (36.610%)  route 1.910ns (63.390%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.531     2.510    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X41Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1/I0
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.124     2.634 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1/O
                         net (fo=2, routed)           0.379     3.013    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i0
    SLICE_X41Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        1.564     4.447    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X41Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_tdata[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.185ns (35.263%)  route 0.340ns (64.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  s_axis_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[0]
    V16                                                               r  s_axis_tdata_IBUF[0]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  s_axis_tdata_IBUF[0]_inst/O
                         net (fo=1, routed)           0.340     0.525    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[0]
    SLICE_X42Y15         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.855     2.031    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[5]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.193ns (36.087%)  route 0.341ns (63.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  s_axis_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[5]
    U20                                                               r  s_axis_tdata_IBUF[5]_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  s_axis_tdata_IBUF[5]_inst/O
                         net (fo=1, routed)           0.341     0.534    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[5]
    SLICE_X41Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.851     2.027    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[1]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.205ns (37.669%)  route 0.340ns (62.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  s_axis_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[1]
    Y19                                                               r  s_axis_tdata_IBUF[1]_inst/I
    Y19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  s_axis_tdata_IBUF[1]_inst/O
                         net (fo=1, routed)           0.340     0.545    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[1]
    SLICE_X42Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.854     2.030    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[3]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.206ns (37.584%)  route 0.341ns (62.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  s_axis_tdata[3] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[3]
    W20                                                               r  s_axis_tdata_IBUF[3]_inst/I
    W20                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  s_axis_tdata_IBUF[3]_inst/O
                         net (fo=1, routed)           0.341     0.547    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[3]
    SLICE_X43Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.853     2.029    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[2]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.212ns (38.495%)  route 0.339ns (61.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  s_axis_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[2]
    Y18                                                               r  s_axis_tdata_IBUF[2]_inst/I
    Y18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  s_axis_tdata_IBUF[2]_inst/O
                         net (fo=1, routed)           0.339     0.551    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[2]
    SLICE_X42Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.854     2.030    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.196ns (33.331%)  route 0.393ns (66.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  s_axis_tdata[6] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[6]
    T20                                                               r  s_axis_tdata_IBUF[6]_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  s_axis_tdata_IBUF[6]_inst/O
                         net (fo=1, routed)           0.393     0.589    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[6]
    SLICE_X40Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.852     2.028    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[4]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.204ns (34.119%)  route 0.393ns (65.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 r  s_axis_tdata[4] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[4]
    V20                                                               r  s_axis_tdata_IBUF[4]_inst/I
    V20                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  s_axis_tdata_IBUF[4]_inst/O
                         net (fo=1, routed)           0.393     0.597    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[4]
    SLICE_X41Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.854     2.030    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tuser[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.208ns (34.665%)  route 0.392ns (65.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  s_axis_tuser[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tuser[0]
    P19                                                               r  s_axis_tuser_IBUF[0]_inst/I
    P19                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axis_tuser_IBUF[0]_inst/O
                         net (fo=1, routed)           0.392     0.600    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tuser_in[0]
    SLICE_X41Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.848     2.024    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[7]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.208ns (34.564%)  route 0.393ns (65.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  s_axis_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[7]
    P20                                                               r  s_axis_tdata_IBUF[7]_inst/I
    P20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axis_tdata_IBUF[7]_inst/O
                         net (fo=1, routed)           0.393     0.601    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[7]
    SLICE_X41Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.851     2.027    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tvalid[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.206ns (32.941%)  route 0.419ns (67.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  s_axis_tvalid[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tvalid[0]
    N18                                                               r  s_axis_tvalid_IBUF[0]_inst/I
    N18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  s_axis_tvalid_IBUF[0]_inst/O
                         net (fo=1, routed)           0.419     0.625    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tvalid_in[0]
    SLICE_X41Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1295, routed)        0.848     2.024    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C





