Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/17.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off AND_port -c AND_port --vector_source="C:/Users/Victor/Documents/AND port/XOR_wf.vwf" --testbench_file="C:/Users/Victor/Documents/AND port/simulation/qsim/XOR_wf.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Oct 17 20:47:35 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off AND_port -c AND_port --vector_source="C:/Users/Victor/Documents/AND port/XOR_wf.vwf" --testbench_file="C:/Users/Victor/Documents/AND port/simulation/qsim/XOR_wf.vwf.vht"
Info (119004): Automatically selected device EP2AGX45CU17I3 for design AND_port
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Victor/Documents/AND port/simulation/qsim/" AND_port -c AND_port

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Oct 17 20:47:37 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Victor/Documents/AND port/simulation/qsim/" AND_port -c AND_port
Info (119004): Automatically selected device EP2AGX45CU17I3 for design AND_port
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file AND_port.vho in folder "C:/Users/Victor/Documents/AND port/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4740 megabytes
    Info: Processing ended: Wed Oct 17 20:47:38 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Victor/Documents/AND port/simulation/qsim/AND_port.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/17.0/modelsim_ase/win32aloem//vsim -c -do AND_port.do

Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do AND_port.do

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:44 on Oct 17,2018
# vcom -work work AND_port.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package arriaii_atom_pack
# -- Loading package arriaii_components
# -- Compiling entity XOR_port
# -- Compiling architecture structure of XOR_port

# End time: 20:47:45 on Oct 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:45 on Oct 17,2018
# vcom -work work XOR_wf.vwf.vht 

# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity XOR_port_vhd_vec_tst
# -- Compiling architecture XOR_port_arch of XOR_port_vhd_vec_tst
# End time: 20:47:45 on Oct 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L arriaii -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.XOR_port_vhd_vec_tst 
# Start time: 20:47:46 on Oct 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.xor_port_vhd_vec_tst(xor_port_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading arriaii.arriaii_atom_pack(body)
# Loading arriaii.arriaii_components
# Loading work.xor_port(structure)
# Loading ieee.std_logic_arith(body)
# Loading arriaii.arriaii_io_obuf(arch)
# Loading arriaii.arriaii_io_ibuf(arch)
# Loading arriaii.arriaii_lcell_comb(vital_lcell_comb)
# after#29

# End time: 20:47:48 on Oct 17,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Victor/Documents/AND port/XOR_wf.vwf...

Reading C:/Users/Victor/Documents/AND port/simulation/qsim/AND_port.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Victor/Documents/AND port/simulation/qsim/AND_port_20181017204748.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.