// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlation_accel_v4_frontEnd (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        NUMBER_OF_DAYS,
        NUMBER_OF_INDICES,
        in_indices_TDATA,
        in_indices_TVALID,
        in_indices_TREADY,
        in_indices_TKEEP,
        in_indices_TSTRB,
        in_indices_TUSER,
        in_indices_TLAST,
        in_indices_TID,
        in_indices_TDEST,
        ln_returnA_out_c1_V_din,
        ln_returnA_out_c1_V_full_n,
        ln_returnA_out_c1_V_write,
        weight_returnSquareA_out_c1_V_din,
        weight_returnSquareA_out_c1_V_full_n,
        weight_returnSquareA_out_c1_V_write,
        weight_returnA_out_c1_V_din,
        weight_returnA_out_c1_V_full_n,
        weight_returnA_out_c1_V_write,
        ln_returnA_out_c2_V_din,
        ln_returnA_out_c2_V_full_n,
        ln_returnA_out_c2_V_write,
        weight_returnSquareA_out_c2_V_din,
        weight_returnSquareA_out_c2_V_full_n,
        weight_returnSquareA_out_c2_V_write,
        weight_returnA_out_c2_V_din,
        weight_returnA_out_c2_V_full_n,
        weight_returnA_out_c2_V_write,
        sum_weight_out_c1_V_din,
        sum_weight_out_c1_V_full_n,
        sum_weight_out_c1_V_write,
        ln_returnB_out_c1_V_din,
        ln_returnB_out_c1_V_full_n,
        ln_returnB_out_c1_V_write,
        weight_returnSquareB_out_c1_V_din,
        weight_returnSquareB_out_c1_V_full_n,
        weight_returnSquareB_out_c1_V_write,
        weight_returnB_out_c1_V_din,
        weight_returnB_out_c1_V_full_n,
        weight_returnB_out_c1_V_write,
        weight_returnA_returnB_out_c1_s_din,
        weight_returnA_returnB_out_c1_s_full_n,
        weight_returnA_returnB_out_c1_s_write,
        sum_weight_out_c2_V_din,
        sum_weight_out_c2_V_full_n,
        sum_weight_out_c2_V_write,
        ln_returnB_out_c2_V_din,
        ln_returnB_out_c2_V_full_n,
        ln_returnB_out_c2_V_write,
        weight_returnSquareB_out_c2_V_din,
        weight_returnSquareB_out_c2_V_full_n,
        weight_returnSquareB_out_c2_V_write,
        weight_returnB_out_c2_V_din,
        weight_returnB_out_c2_V_full_n,
        weight_returnB_out_c2_V_write,
        weight_returnA_returnB_out_c2_s_din,
        weight_returnA_returnB_out_c2_s_full_n,
        weight_returnA_returnB_out_c2_s_write,
        NUMBER_OF_DAYS_out_din,
        NUMBER_OF_DAYS_out_full_n,
        NUMBER_OF_DAYS_out_write,
        NUMBER_OF_DAYS_out1_din,
        NUMBER_OF_DAYS_out1_full_n,
        NUMBER_OF_DAYS_out1_write,
        NUMBER_OF_INDICES_out_din,
        NUMBER_OF_INDICES_out_full_n,
        NUMBER_OF_INDICES_out_write,
        NUMBER_OF_INDICES_out2_din,
        NUMBER_OF_INDICES_out2_full_n,
        NUMBER_OF_INDICES_out2_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 20'b1;
parameter    ap_ST_st2_fsm_1 = 20'b10;
parameter    ap_ST_st3_fsm_2 = 20'b100;
parameter    ap_ST_st4_fsm_3 = 20'b1000;
parameter    ap_ST_st5_fsm_4 = 20'b10000;
parameter    ap_ST_st6_fsm_5 = 20'b100000;
parameter    ap_ST_st7_fsm_6 = 20'b1000000;
parameter    ap_ST_st8_fsm_7 = 20'b10000000;
parameter    ap_ST_st9_fsm_8 = 20'b100000000;
parameter    ap_ST_st10_fsm_9 = 20'b1000000000;
parameter    ap_ST_st11_fsm_10 = 20'b10000000000;
parameter    ap_ST_st12_fsm_11 = 20'b100000000000;
parameter    ap_ST_st13_fsm_12 = 20'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 20'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 20'b100000000000000;
parameter    ap_ST_pp0_stg0_fsm_15 = 20'b1000000000000000;
parameter    ap_ST_st47_fsm_16 = 20'b10000000000000000;
parameter    ap_ST_st48_fsm_17 = 20'b100000000000000000;
parameter    ap_ST_pp1_stg0_fsm_18 = 20'b1000000000000000000;
parameter    ap_ST_st88_fsm_19 = 20'b10000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv31_2 = 31'b10;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_3F70A3D7 = 32'b111111011100001010001111010111;
parameter    ap_const_lv8_FC = 8'b11111100;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv31_7FFFFFFF = 31'b1111111111111111111111111111111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] NUMBER_OF_DAYS;
input  [31:0] NUMBER_OF_INDICES;
input  [31:0] in_indices_TDATA;
input   in_indices_TVALID;
output   in_indices_TREADY;
input  [3:0] in_indices_TKEEP;
input  [3:0] in_indices_TSTRB;
input  [0:0] in_indices_TUSER;
input  [0:0] in_indices_TLAST;
input  [0:0] in_indices_TID;
input  [0:0] in_indices_TDEST;
output  [31:0] ln_returnA_out_c1_V_din;
input   ln_returnA_out_c1_V_full_n;
output   ln_returnA_out_c1_V_write;
output  [31:0] weight_returnSquareA_out_c1_V_din;
input   weight_returnSquareA_out_c1_V_full_n;
output   weight_returnSquareA_out_c1_V_write;
output  [31:0] weight_returnA_out_c1_V_din;
input   weight_returnA_out_c1_V_full_n;
output   weight_returnA_out_c1_V_write;
output  [31:0] ln_returnA_out_c2_V_din;
input   ln_returnA_out_c2_V_full_n;
output   ln_returnA_out_c2_V_write;
output  [31:0] weight_returnSquareA_out_c2_V_din;
input   weight_returnSquareA_out_c2_V_full_n;
output   weight_returnSquareA_out_c2_V_write;
output  [31:0] weight_returnA_out_c2_V_din;
input   weight_returnA_out_c2_V_full_n;
output   weight_returnA_out_c2_V_write;
output  [31:0] sum_weight_out_c1_V_din;
input   sum_weight_out_c1_V_full_n;
output   sum_weight_out_c1_V_write;
output  [31:0] ln_returnB_out_c1_V_din;
input   ln_returnB_out_c1_V_full_n;
output   ln_returnB_out_c1_V_write;
output  [31:0] weight_returnSquareB_out_c1_V_din;
input   weight_returnSquareB_out_c1_V_full_n;
output   weight_returnSquareB_out_c1_V_write;
output  [31:0] weight_returnB_out_c1_V_din;
input   weight_returnB_out_c1_V_full_n;
output   weight_returnB_out_c1_V_write;
output  [31:0] weight_returnA_returnB_out_c1_s_din;
input   weight_returnA_returnB_out_c1_s_full_n;
output   weight_returnA_returnB_out_c1_s_write;
output  [31:0] sum_weight_out_c2_V_din;
input   sum_weight_out_c2_V_full_n;
output   sum_weight_out_c2_V_write;
output  [31:0] ln_returnB_out_c2_V_din;
input   ln_returnB_out_c2_V_full_n;
output   ln_returnB_out_c2_V_write;
output  [31:0] weight_returnSquareB_out_c2_V_din;
input   weight_returnSquareB_out_c2_V_full_n;
output   weight_returnSquareB_out_c2_V_write;
output  [31:0] weight_returnB_out_c2_V_din;
input   weight_returnB_out_c2_V_full_n;
output   weight_returnB_out_c2_V_write;
output  [31:0] weight_returnA_returnB_out_c2_s_din;
input   weight_returnA_returnB_out_c2_s_full_n;
output   weight_returnA_returnB_out_c2_s_write;
output  [31:0] NUMBER_OF_DAYS_out_din;
input   NUMBER_OF_DAYS_out_full_n;
output   NUMBER_OF_DAYS_out_write;
output  [31:0] NUMBER_OF_DAYS_out1_din;
input   NUMBER_OF_DAYS_out1_full_n;
output   NUMBER_OF_DAYS_out1_write;
output  [31:0] NUMBER_OF_INDICES_out_din;
input   NUMBER_OF_INDICES_out_full_n;
output   NUMBER_OF_INDICES_out_write;
output  [31:0] NUMBER_OF_INDICES_out2_din;
input   NUMBER_OF_INDICES_out2_full_n;
output   NUMBER_OF_INDICES_out2_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_indices_TREADY;
reg ln_returnA_out_c1_V_write;
reg weight_returnSquareA_out_c1_V_write;
reg weight_returnA_out_c1_V_write;
reg ln_returnA_out_c2_V_write;
reg weight_returnSquareA_out_c2_V_write;
reg weight_returnA_out_c2_V_write;
reg sum_weight_out_c1_V_write;
reg ln_returnB_out_c1_V_write;
reg weight_returnSquareB_out_c1_V_write;
reg weight_returnB_out_c1_V_write;
reg weight_returnA_returnB_out_c1_s_write;
reg sum_weight_out_c2_V_write;
reg ln_returnB_out_c2_V_write;
reg weight_returnSquareB_out_c2_V_write;
reg weight_returnB_out_c2_V_write;
reg weight_returnA_returnB_out_c2_s_write;
reg NUMBER_OF_DAYS_out_write;
reg NUMBER_OF_DAYS_out1_write;
reg NUMBER_OF_INDICES_out_write;
reg NUMBER_OF_INDICES_out2_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm = 20'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_39;
reg   [7:0] weight_rom_address0;
reg    weight_rom_ce0;
reg    weight_rom_we0;
reg   [31:0] weight_rom_d0;
wire   [31:0] weight_rom_q0;
reg   [7:0] weight_rom_address1;
reg    weight_rom_ce1;
reg    weight_rom_we1;
wire   [31:0] weight_rom_d1;
wire   [31:0] weight_rom_q1;
reg   [7:0] lnReturnA_address0;
reg    lnReturnA_ce0;
reg    lnReturnA_we0;
wire   [31:0] lnReturnA_d0;
wire   [31:0] lnReturnA_q0;
reg   [31:0] tmp_3_i_reg_537;
reg   [31:0] i_i_reg_546;
reg   [31:0] shift_reg_load_i_reg_569;
reg   [31:0] i1_i_reg_578;
wire   [31:0] grp_fu_594_p2;
reg   [31:0] reg_670;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_177;
wire   [0:0] tmp_18_i_fu_827_p2;
reg    ap_sig_bdd_186;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg    ap_reg_ppiten_pp1_it3 = 1'b0;
reg    ap_reg_ppiten_pp1_it4 = 1'b0;
reg    ap_reg_ppiten_pp1_it5 = 1'b0;
reg    ap_reg_ppiten_pp1_it6 = 1'b0;
reg    ap_reg_ppiten_pp1_it7 = 1'b0;
reg    ap_reg_ppiten_pp1_it8 = 1'b0;
reg    ap_reg_ppiten_pp1_it9 = 1'b0;
reg    ap_reg_ppiten_pp1_it10 = 1'b0;
reg    ap_reg_ppiten_pp1_it11 = 1'b0;
reg    ap_reg_ppiten_pp1_it12 = 1'b0;
reg    ap_reg_ppiten_pp1_it13 = 1'b0;
reg    ap_reg_ppiten_pp1_it14 = 1'b0;
reg    ap_reg_ppiten_pp1_it15 = 1'b0;
reg    ap_reg_ppiten_pp1_it16 = 1'b0;
reg    ap_reg_ppiten_pp1_it17 = 1'b0;
reg    ap_reg_ppiten_pp1_it18 = 1'b0;
reg    ap_reg_ppiten_pp1_it19 = 1'b0;
reg    ap_reg_ppiten_pp1_it20 = 1'b0;
reg    ap_reg_ppiten_pp1_it21 = 1'b0;
reg    ap_reg_ppiten_pp1_it22 = 1'b0;
reg    ap_reg_ppiten_pp1_it23 = 1'b0;
reg    ap_reg_ppiten_pp1_it24 = 1'b0;
reg    ap_reg_ppiten_pp1_it25 = 1'b0;
reg    ap_reg_ppiten_pp1_it26 = 1'b0;
reg    ap_reg_ppiten_pp1_it27 = 1'b0;
reg    ap_reg_ppiten_pp1_it28 = 1'b0;
reg    ap_reg_ppiten_pp1_it29 = 1'b0;
reg    ap_reg_ppiten_pp1_it30 = 1'b0;
reg    ap_reg_ppiten_pp1_it31 = 1'b0;
reg    ap_reg_ppiten_pp1_it32 = 1'b0;
reg    ap_reg_ppiten_pp1_it33 = 1'b0;
reg    ap_reg_ppiten_pp1_it34 = 1'b0;
reg    ap_reg_ppiten_pp1_it35 = 1'b0;
reg    ap_reg_ppiten_pp1_it36 = 1'b0;
reg    ap_reg_ppiten_pp1_it37 = 1'b0;
reg   [0:0] tmp_42_reg_1009;
reg    ap_sig_bdd_314;
reg    ap_reg_ppiten_pp1_it38 = 1'b0;
reg   [0:0] tmp_18_i_reg_1018;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it32;
reg   [31:0] reg_677;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_333;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_340;
reg   [31:0] reg_684;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it2;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it3;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it4;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it5;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it6;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it7;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it8;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it9;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it10;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it11;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it12;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it13;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it14;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it15;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it16;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it17;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it18;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it19;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it20;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it21;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it22;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it23;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it24;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it25;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it26;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it27;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it28;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it29;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it30;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it31;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it32;
reg   [31:0] ap_reg_ppstg_reg_684_pp1_it33;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_18;
reg    ap_sig_bdd_387;
wire   [31:0] grp_fu_628_p2;
reg   [31:0] reg_695;
wire   [0:0] tmp_4_i_fu_757_p2;
reg    ap_sig_bdd_397;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg   [0:0] tmp_4_i_reg_973;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it15;
wire   [31:0] grp_fu_632_p2;
reg   [31:0] reg_700;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it28;
reg   [31:0] ap_reg_ppstg_reg_700_pp1_it30;
reg   [31:0] ap_reg_ppstg_reg_700_pp1_it31;
reg   [31:0] ap_reg_ppstg_reg_700_pp1_it32;
reg   [31:0] ap_reg_ppstg_reg_700_pp1_it33;
reg   [31:0] ap_reg_ppstg_reg_700_pp1_it34;
reg   [31:0] ap_reg_ppstg_reg_700_pp1_it35;
reg   [31:0] ap_reg_ppstg_reg_700_pp1_it36;
reg   [31:0] ap_reg_ppstg_reg_700_pp1_it37;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it28;
reg    ap_sig_bdd_526;
wire   [7:0] i_fu_722_p2;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_538;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_547;
wire   [0:0] tmp_85_i_i_fu_732_p2;
wire   [30:0] i_3_fu_742_p2;
reg   [30:0] i_3_reg_946;
wire   [31:0] grp_fu_590_p2;
reg   [31:0] tmp_88_i_i_reg_957;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_562;
wire   [31:0] tmp_i_fu_748_p1;
wire   [31:0] tmp_1_i_fu_752_p2;
reg   [31:0] tmp_1_i_reg_967;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_15;
reg    ap_sig_bdd_573;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_4_i_reg_973_pp0_it29;
wire   [30:0] tmp_fu_762_p1;
reg   [30:0] tmp_reg_977;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it1;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it2;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it3;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it4;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it5;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it6;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it7;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it8;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it9;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it10;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it11;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it12;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it13;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it14;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it15;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it16;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it17;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it18;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it19;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it20;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it21;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it22;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it23;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it24;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it25;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it26;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it27;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it28;
reg   [30:0] ap_reg_ppstg_tmp_reg_977_pp0_it29;
wire   [31:0] tmp_3_i_tmp_2_i_fu_772_p3;
reg   [31:0] tmp_3_i_tmp_2_i_reg_982;
wire   [31:0] tmp_14_i_fu_780_p1;
reg   [31:0] tmp_14_i_reg_988;
wire   [31:0] i_4_fu_784_p2;
wire   [0:0] tmp_6_i_fu_814_p2;
reg    ap_sig_cseq_ST_st48_fsm_17;
reg    ap_sig_bdd_685;
reg    ap_sig_bdd_690;
wire   [0:0] tmp_42_fu_819_p1;
wire   [31:0] tmp_10_i_fu_823_p1;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it1;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it2;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it3;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it4;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it5;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it6;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it7;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it8;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it9;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it10;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it11;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it12;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it13;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it14;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it16;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it17;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it18;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it19;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it20;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it21;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it22;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it23;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it24;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it25;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it26;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it27;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it29;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it30;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it31;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36;
wire   [30:0] tmp_43_fu_835_p1;
reg   [30:0] tmp_43_reg_1022;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it1;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it2;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it3;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it4;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it5;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it6;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it7;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it8;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it9;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it10;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it11;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it12;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it13;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it14;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it15;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it16;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it17;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it18;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it19;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it20;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it21;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it22;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it23;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it24;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it25;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it26;
reg   [30:0] ap_reg_ppstg_tmp_43_reg_1022_pp1_it27;
wire   [31:0] shift_reg_load_i_shift_reg_lo_fu_845_p3;
reg   [31:0] shift_reg_load_i_shift_reg_lo_reg_1027;
wire   [31:0] tmp_26_i_fu_853_p1;
reg   [31:0] tmp_26_i_reg_1033;
wire   [31:0] i_5_fu_862_p2;
reg   [31:0] lnReturnA_temp_reg_1053;
reg   [31:0] ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it30;
reg   [31:0] ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it31;
reg   [31:0] ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it32;
reg   [31:0] ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it33;
reg   [31:0] ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it34;
reg   [31:0] ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it35;
reg   [31:0] ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it36;
reg   [31:0] ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it37;
wire   [31:0] grp_fu_600_p2;
reg   [31:0] tmp_32_i_reg_1063;
wire   [31:0] grp_fu_604_p2;
reg   [31:0] tmp_33_i_reg_1068;
wire   [31:0] grp_fu_608_p2;
reg   [31:0] weight_returnA_temp_reg_1073;
wire   [31:0] grp_fu_612_p2;
reg   [31:0] weight_returnSquareA_temp_reg_1079;
wire   [31:0] grp_fu_616_p2;
reg   [31:0] weight_returnB_temp_reg_1085;
wire   [31:0] grp_fu_620_p2;
reg   [31:0] weight_returnSquareB_temp_reg_1091;
wire   [31:0] grp_fu_624_p2;
reg   [31:0] weight_returnA_returnB_temp_reg_1097;
wire   [30:0] column_index_fu_883_p2;
reg    ap_sig_cseq_ST_st88_fsm_19;
reg    ap_sig_bdd_851;
reg   [31:0] tmp_i_i_reg_502;
reg   [7:0] i_i_i_reg_514;
reg   [30:0] i1_i_i_reg_526;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_872;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_880;
wire   [0:0] exitcond_i_i_fu_711_p2;
reg   [31:0] tmp_3_i_phi_fu_540_p4;
reg   [30:0] column_index_i_reg_557;
reg    ap_sig_cseq_ST_st47_fsm_16;
reg    ap_sig_bdd_901;
reg   [31:0] shift_reg_load_i_phi_fu_572_p4;
wire   [63:0] tmp_86_i_i_fu_717_p1;
wire   [63:0] tmp_87_i_i_fu_737_p1;
wire   [63:0] tmp_17_i_fu_800_p1;
wire   [63:0] tmp_28_i_fu_857_p1;
wire   [63:0] tmp_30_i_fu_878_p1;
reg   [31:0] tmp_2_i_fu_240;
reg   [31:0] shift_reg_load1_i_fu_244;
wire   [31:0] grp_fu_590_p0;
wire   [31:0] grp_fu_590_p1;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_1003;
reg   [31:0] grp_fu_594_p0;
reg   [31:0] grp_fu_594_p1;
wire   [31:0] grp_fu_600_p0;
wire   [31:0] grp_fu_600_p1;
wire   [31:0] grp_fu_604_p0;
wire   [31:0] grp_fu_604_p1;
wire   [31:0] grp_fu_608_p0;
wire   [31:0] grp_fu_608_p1;
wire   [31:0] grp_fu_612_p0;
wire   [31:0] grp_fu_612_p1;
wire   [31:0] grp_fu_616_p0;
wire   [31:0] grp_fu_616_p1;
wire   [31:0] grp_fu_620_p0;
wire   [31:0] grp_fu_620_p1;
wire   [31:0] grp_fu_624_p0;
wire   [31:0] grp_fu_624_p1;
reg   [31:0] grp_fu_628_p0;
reg   [31:0] grp_fu_628_p1;
wire   [31:0] grp_fu_632_p1;
wire   [31:0] i1_i_cast_i_fu_728_p1;
wire   [0:0] tmp_5_i_fu_766_p2;
wire   [30:0] tmp_16_i_fu_795_p2;
wire   [31:0] column_index_cast_i_fu_810_p1;
wire   [0:0] tmp_19_i_fu_839_p2;
wire   [30:0] tmp_29_i_fu_873_p2;
wire    grp_fu_590_ce;
reg    grp_fu_594_ce;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_1103;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_1111;
reg    grp_fu_600_ce;
reg    grp_fu_604_ce;
reg    grp_fu_608_ce;
reg    grp_fu_612_ce;
reg    grp_fu_616_ce;
reg    grp_fu_620_ce;
reg    grp_fu_624_ce;
reg    grp_fu_628_ce;
wire   [31:0] grp_fu_632_p0;
reg    grp_fu_632_ce;
reg   [19:0] ap_NS_fsm;


correlation_accel_v4_frontEnd_weight_rom #(
    .DataWidth( 32 ),
    .AddressRange( 252 ),
    .AddressWidth( 8 ))
weight_rom_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( weight_rom_address0 ),
    .ce0( weight_rom_ce0 ),
    .we0( weight_rom_we0 ),
    .d0( weight_rom_d0 ),
    .q0( weight_rom_q0 ),
    .address1( weight_rom_address1 ),
    .ce1( weight_rom_ce1 ),
    .we1( weight_rom_we1 ),
    .d1( weight_rom_d1 ),
    .q1( weight_rom_q1 )
);

correlation_accel_v4_frontEnd_lnReturnA #(
    .DataWidth( 32 ),
    .AddressRange( 252 ),
    .AddressWidth( 8 ))
lnReturnA_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lnReturnA_address0 ),
    .ce0( lnReturnA_ce0 ),
    .we0( lnReturnA_we0 ),
    .d0( lnReturnA_d0 ),
    .q0( lnReturnA_q0 )
);

correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fadd_32ns_32ns_32_5_full_dsp_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_590_p0 ),
    .din1( grp_fu_590_p1 ),
    .ce( grp_fu_590_ce ),
    .dout( grp_fu_590_p2 )
);

correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_594_p0 ),
    .din1( grp_fu_594_p1 ),
    .ce( grp_fu_594_ce ),
    .dout( grp_fu_594_p2 )
);

correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_600_p0 ),
    .din1( grp_fu_600_p1 ),
    .ce( grp_fu_600_ce ),
    .dout( grp_fu_600_p2 )
);

correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_604_p0 ),
    .din1( grp_fu_604_p1 ),
    .ce( grp_fu_604_ce ),
    .dout( grp_fu_604_p2 )
);

correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_608_p0 ),
    .din1( grp_fu_608_p1 ),
    .ce( grp_fu_608_ce ),
    .dout( grp_fu_608_p2 )
);

correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_612_p0 ),
    .din1( grp_fu_612_p1 ),
    .ce( grp_fu_612_ce ),
    .dout( grp_fu_612_p2 )
);

correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_616_p0 ),
    .din1( grp_fu_616_p1 ),
    .ce( grp_fu_616_ce ),
    .dout( grp_fu_616_p2 )
);

correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_620_p0 ),
    .din1( grp_fu_620_p1 ),
    .ce( grp_fu_620_ce ),
    .dout( grp_fu_620_p2 )
);

correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fmul_32ns_32ns_32_4_max_dsp_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_624_p0 ),
    .din1( grp_fu_624_p1 ),
    .ce( grp_fu_624_ce ),
    .dout( grp_fu_624_p2 )
);

correlation_accel_v4_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_fdiv_32ns_32ns_32_16_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_628_p0 ),
    .din1( grp_fu_628_p1 ),
    .ce( grp_fu_628_ce ),
    .dout( grp_fu_628_p2 )
);

correlation_accel_v4_flog_32ns_32ns_32_13_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v4_flog_32ns_32ns_32_13_full_dsp_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_632_p0 ),
    .din1( grp_fu_632_p1 ),
    .ce( grp_fu_632_ce ),
    .dout( grp_fu_632_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_17) & (ap_const_lv1_0 == tmp_6_i_fu_814_p2) & ~ap_sig_bdd_690)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if ((~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15) & ~(ap_const_lv1_0 == tmp_4_i_fu_757_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(in_indices_TVALID == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == tmp_4_i_fu_757_p2) & ~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(in_indices_TVALID == ap_const_logic_0)) | (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15) & ~(ap_const_lv1_0 == tmp_4_i_fu_757_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(in_indices_TVALID == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ~(tmp_18_i_fu_827_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_17) & ~(ap_const_lv1_0 == tmp_6_i_fu_814_p2) & ~ap_sig_bdd_690)) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((tmp_18_i_fu_827_p2 == ap_const_lv1_0) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_17) & ~(ap_const_lv1_0 == tmp_6_i_fu_814_p2) & ~ap_sig_bdd_690) | (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ~(tmp_18_i_fu_827_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it10 <= ap_reg_ppiten_pp1_it9;
        end
    end
end

/// ap_reg_ppiten_pp1_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it11 <= ap_reg_ppiten_pp1_it10;
        end
    end
end

/// ap_reg_ppiten_pp1_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it12 <= ap_reg_ppiten_pp1_it11;
        end
    end
end

/// ap_reg_ppiten_pp1_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it13 <= ap_reg_ppiten_pp1_it12;
        end
    end
end

/// ap_reg_ppiten_pp1_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it14 <= ap_reg_ppiten_pp1_it13;
        end
    end
end

/// ap_reg_ppiten_pp1_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it15 <= ap_reg_ppiten_pp1_it14;
        end
    end
end

/// ap_reg_ppiten_pp1_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it16 <= ap_reg_ppiten_pp1_it15;
        end
    end
end

/// ap_reg_ppiten_pp1_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it17 <= ap_reg_ppiten_pp1_it16;
        end
    end
end

/// ap_reg_ppiten_pp1_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it18 <= ap_reg_ppiten_pp1_it17;
        end
    end
end

/// ap_reg_ppiten_pp1_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it19 <= ap_reg_ppiten_pp1_it18;
        end
    end
end

/// ap_reg_ppiten_pp1_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

/// ap_reg_ppiten_pp1_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it20 <= ap_reg_ppiten_pp1_it19;
        end
    end
end

/// ap_reg_ppiten_pp1_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it21 <= ap_reg_ppiten_pp1_it20;
        end
    end
end

/// ap_reg_ppiten_pp1_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it22 <= ap_reg_ppiten_pp1_it21;
        end
    end
end

/// ap_reg_ppiten_pp1_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it23 <= ap_reg_ppiten_pp1_it22;
        end
    end
end

/// ap_reg_ppiten_pp1_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it24 <= ap_reg_ppiten_pp1_it23;
        end
    end
end

/// ap_reg_ppiten_pp1_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it25 <= ap_reg_ppiten_pp1_it24;
        end
    end
end

/// ap_reg_ppiten_pp1_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it26 <= ap_reg_ppiten_pp1_it25;
        end
    end
end

/// ap_reg_ppiten_pp1_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it27 <= ap_reg_ppiten_pp1_it26;
        end
    end
end

/// ap_reg_ppiten_pp1_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it28 <= ap_reg_ppiten_pp1_it27;
        end
    end
end

/// ap_reg_ppiten_pp1_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it29 <= ap_reg_ppiten_pp1_it28;
        end
    end
end

/// ap_reg_ppiten_pp1_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end
    end
end

/// ap_reg_ppiten_pp1_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it30 <= ap_reg_ppiten_pp1_it29;
        end
    end
end

/// ap_reg_ppiten_pp1_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it31 <= ap_reg_ppiten_pp1_it30;
        end
    end
end

/// ap_reg_ppiten_pp1_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it32 <= ap_reg_ppiten_pp1_it31;
        end
    end
end

/// ap_reg_ppiten_pp1_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it33 <= ap_reg_ppiten_pp1_it32;
        end
    end
end

/// ap_reg_ppiten_pp1_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it34 <= ap_reg_ppiten_pp1_it33;
        end
    end
end

/// ap_reg_ppiten_pp1_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it35 <= ap_reg_ppiten_pp1_it34;
        end
    end
end

/// ap_reg_ppiten_pp1_it36 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it36 <= ap_reg_ppiten_pp1_it35;
        end
    end
end

/// ap_reg_ppiten_pp1_it37 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it37 <= ap_reg_ppiten_pp1_it36;
        end
    end
end

/// ap_reg_ppiten_pp1_it38 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it38 <= ap_reg_ppiten_pp1_it37;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_17) & ~(ap_const_lv1_0 == tmp_6_i_fu_814_p2) & ~ap_sig_bdd_690)) begin
            ap_reg_ppiten_pp1_it38 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
        end
    end
end

/// ap_reg_ppiten_pp1_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
        end
    end
end

/// ap_reg_ppiten_pp1_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
        end
    end
end

/// ap_reg_ppiten_pp1_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it7 <= ap_reg_ppiten_pp1_it6;
        end
    end
end

/// ap_reg_ppiten_pp1_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it8 <= ap_reg_ppiten_pp1_it7;
        end
    end
end

/// ap_reg_ppiten_pp1_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
            ap_reg_ppiten_pp1_it9 <= ap_reg_ppiten_pp1_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_16)) begin
        column_index_i_reg_557 <= ap_const_lv31_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st88_fsm_19)) begin
        column_index_i_reg_557 <= column_index_fu_883_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond_i_i_fu_711_p2))) begin
        i1_i_i_reg_526 <= ap_const_lv31_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        i1_i_i_reg_526 <= i_3_reg_946;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((tmp_18_i_fu_827_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        i1_i_reg_578 <= i_5_fu_862_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_17) & ~(ap_const_lv1_0 == tmp_6_i_fu_814_p2) & ~ap_sig_bdd_690)) begin
        i1_i_reg_578 <= ap_const_lv32_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        i_i_i_reg_514 <= i_fu_722_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_526)) begin
        i_i_i_reg_514 <= ap_const_lv8_2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == tmp_4_i_fu_757_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15))) begin
        i_i_reg_546 <= i_4_fu_784_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(in_indices_TVALID == ap_const_logic_0))) begin
        i_i_reg_546 <= ap_const_lv32_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & (ap_const_lv1_0 == tmp_18_i_reg_1018))) begin
        reg_684 <= weight_rom_q1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        reg_684 <= weight_rom_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((tmp_18_i_fu_827_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        shift_reg_load1_i_fu_244 <= tmp_26_i_fu_853_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_16)) begin
        shift_reg_load1_i_fu_244 <= tmp_2_i_fu_240;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & (ap_const_lv1_0 == tmp_18_i_reg_1018))) begin
        shift_reg_load_i_reg_569 <= shift_reg_load_i_shift_reg_lo_reg_1027;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_17) & ~(ap_const_lv1_0 == tmp_6_i_fu_814_p2) & ~ap_sig_bdd_690)) begin
        shift_reg_load_i_reg_569 <= tmp_10_i_fu_823_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15) & (ap_const_lv1_0 == tmp_4_i_reg_973))) begin
        tmp_3_i_reg_537 <= tmp_3_i_tmp_2_i_reg_982;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(in_indices_TVALID == ap_const_logic_0))) begin
        tmp_3_i_reg_537 <= tmp_i_fu_748_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tmp_i_i_reg_502 <= reg_670;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_526)) begin
        tmp_i_i_reg_502 <= ap_const_lv32_3F800000;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))) begin
        ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it30 <= lnReturnA_temp_reg_1053;
        ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it31 <= ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it30;
        ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it32 <= ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it31;
        ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it33 <= ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it32;
        ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it34 <= ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it33;
        ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it35 <= ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it34;
        ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it36 <= ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it35;
        ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it37 <= ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it36;
        ap_reg_ppstg_reg_684_pp1_it10 <= ap_reg_ppstg_reg_684_pp1_it9;
        ap_reg_ppstg_reg_684_pp1_it11 <= ap_reg_ppstg_reg_684_pp1_it10;
        ap_reg_ppstg_reg_684_pp1_it12 <= ap_reg_ppstg_reg_684_pp1_it11;
        ap_reg_ppstg_reg_684_pp1_it13 <= ap_reg_ppstg_reg_684_pp1_it12;
        ap_reg_ppstg_reg_684_pp1_it14 <= ap_reg_ppstg_reg_684_pp1_it13;
        ap_reg_ppstg_reg_684_pp1_it15 <= ap_reg_ppstg_reg_684_pp1_it14;
        ap_reg_ppstg_reg_684_pp1_it16 <= ap_reg_ppstg_reg_684_pp1_it15;
        ap_reg_ppstg_reg_684_pp1_it17 <= ap_reg_ppstg_reg_684_pp1_it16;
        ap_reg_ppstg_reg_684_pp1_it18 <= ap_reg_ppstg_reg_684_pp1_it17;
        ap_reg_ppstg_reg_684_pp1_it19 <= ap_reg_ppstg_reg_684_pp1_it18;
        ap_reg_ppstg_reg_684_pp1_it2 <= reg_684;
        ap_reg_ppstg_reg_684_pp1_it20 <= ap_reg_ppstg_reg_684_pp1_it19;
        ap_reg_ppstg_reg_684_pp1_it21 <= ap_reg_ppstg_reg_684_pp1_it20;
        ap_reg_ppstg_reg_684_pp1_it22 <= ap_reg_ppstg_reg_684_pp1_it21;
        ap_reg_ppstg_reg_684_pp1_it23 <= ap_reg_ppstg_reg_684_pp1_it22;
        ap_reg_ppstg_reg_684_pp1_it24 <= ap_reg_ppstg_reg_684_pp1_it23;
        ap_reg_ppstg_reg_684_pp1_it25 <= ap_reg_ppstg_reg_684_pp1_it24;
        ap_reg_ppstg_reg_684_pp1_it26 <= ap_reg_ppstg_reg_684_pp1_it25;
        ap_reg_ppstg_reg_684_pp1_it27 <= ap_reg_ppstg_reg_684_pp1_it26;
        ap_reg_ppstg_reg_684_pp1_it28 <= ap_reg_ppstg_reg_684_pp1_it27;
        ap_reg_ppstg_reg_684_pp1_it29 <= ap_reg_ppstg_reg_684_pp1_it28;
        ap_reg_ppstg_reg_684_pp1_it3 <= ap_reg_ppstg_reg_684_pp1_it2;
        ap_reg_ppstg_reg_684_pp1_it30 <= ap_reg_ppstg_reg_684_pp1_it29;
        ap_reg_ppstg_reg_684_pp1_it31 <= ap_reg_ppstg_reg_684_pp1_it30;
        ap_reg_ppstg_reg_684_pp1_it32 <= ap_reg_ppstg_reg_684_pp1_it31;
        ap_reg_ppstg_reg_684_pp1_it33 <= ap_reg_ppstg_reg_684_pp1_it32;
        ap_reg_ppstg_reg_684_pp1_it4 <= ap_reg_ppstg_reg_684_pp1_it3;
        ap_reg_ppstg_reg_684_pp1_it5 <= ap_reg_ppstg_reg_684_pp1_it4;
        ap_reg_ppstg_reg_684_pp1_it6 <= ap_reg_ppstg_reg_684_pp1_it5;
        ap_reg_ppstg_reg_684_pp1_it7 <= ap_reg_ppstg_reg_684_pp1_it6;
        ap_reg_ppstg_reg_684_pp1_it8 <= ap_reg_ppstg_reg_684_pp1_it7;
        ap_reg_ppstg_reg_684_pp1_it9 <= ap_reg_ppstg_reg_684_pp1_it8;
        ap_reg_ppstg_reg_700_pp1_it30 <= reg_700;
        ap_reg_ppstg_reg_700_pp1_it31 <= ap_reg_ppstg_reg_700_pp1_it30;
        ap_reg_ppstg_reg_700_pp1_it32 <= ap_reg_ppstg_reg_700_pp1_it31;
        ap_reg_ppstg_reg_700_pp1_it33 <= ap_reg_ppstg_reg_700_pp1_it32;
        ap_reg_ppstg_reg_700_pp1_it34 <= ap_reg_ppstg_reg_700_pp1_it33;
        ap_reg_ppstg_reg_700_pp1_it35 <= ap_reg_ppstg_reg_700_pp1_it34;
        ap_reg_ppstg_reg_700_pp1_it36 <= ap_reg_ppstg_reg_700_pp1_it35;
        ap_reg_ppstg_reg_700_pp1_it37 <= ap_reg_ppstg_reg_700_pp1_it36;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it10 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it9;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it11 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it10;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it12 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it11;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it13 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it12;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it14 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it13;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it15 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it14;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it16 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it15;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it17 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it16;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it18 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it17;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it19 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it18;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it2 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it1;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it20 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it19;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it21 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it20;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it22 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it21;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it23 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it22;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it24 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it23;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it25 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it24;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it26 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it25;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it27 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it26;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it28 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it27;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it29 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it28;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it3 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it2;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it30 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it29;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it31 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it30;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it32 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it31;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it32;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it4 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it3;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it5 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it4;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it6 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it5;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it7 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it6;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it8 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it7;
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it9 <= ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it8;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it10 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it9;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it11 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it10;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it12 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it11;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it13 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it12;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it14 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it13;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it15 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it14;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it16 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it15;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it17 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it16;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it18 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it17;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it19 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it18;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it2 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it1;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it20 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it19;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it21 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it20;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it22 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it21;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it23 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it22;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it24 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it23;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it25 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it24;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it26 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it25;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it27 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it26;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it3 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it2;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it4 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it3;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it5 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it4;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it6 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it5;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it7 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it6;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it8 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it7;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it9 <= ap_reg_ppstg_tmp_43_reg_1022_pp1_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it1 <= tmp_18_i_reg_1018;
        ap_reg_ppstg_tmp_43_reg_1022_pp1_it1 <= tmp_43_reg_1022;
        tmp_18_i_reg_1018 <= tmp_18_i_fu_827_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15))) begin
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it1 <= tmp_4_i_reg_973;
        ap_reg_ppstg_tmp_reg_977_pp0_it1 <= tmp_reg_977;
        tmp_4_i_reg_973 <= tmp_4_i_fu_757_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it10 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it9;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it11 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it10;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it12 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it11;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it13 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it12;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it14 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it13;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it15 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it14;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it16 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it15;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it17 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it16;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it18 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it17;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it19 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it18;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it2 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it1;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it20 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it19;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it21 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it20;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it22 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it21;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it23 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it22;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it24 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it23;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it25 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it24;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it26 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it25;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it27 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it26;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it28 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it27;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it29 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it28;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it3 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it2;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it4 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it3;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it5 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it4;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it6 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it5;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it7 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it6;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it8 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it7;
        ap_reg_ppstg_tmp_4_i_reg_973_pp0_it9 <= ap_reg_ppstg_tmp_4_i_reg_973_pp0_it8;
        ap_reg_ppstg_tmp_reg_977_pp0_it10 <= ap_reg_ppstg_tmp_reg_977_pp0_it9;
        ap_reg_ppstg_tmp_reg_977_pp0_it11 <= ap_reg_ppstg_tmp_reg_977_pp0_it10;
        ap_reg_ppstg_tmp_reg_977_pp0_it12 <= ap_reg_ppstg_tmp_reg_977_pp0_it11;
        ap_reg_ppstg_tmp_reg_977_pp0_it13 <= ap_reg_ppstg_tmp_reg_977_pp0_it12;
        ap_reg_ppstg_tmp_reg_977_pp0_it14 <= ap_reg_ppstg_tmp_reg_977_pp0_it13;
        ap_reg_ppstg_tmp_reg_977_pp0_it15 <= ap_reg_ppstg_tmp_reg_977_pp0_it14;
        ap_reg_ppstg_tmp_reg_977_pp0_it16 <= ap_reg_ppstg_tmp_reg_977_pp0_it15;
        ap_reg_ppstg_tmp_reg_977_pp0_it17 <= ap_reg_ppstg_tmp_reg_977_pp0_it16;
        ap_reg_ppstg_tmp_reg_977_pp0_it18 <= ap_reg_ppstg_tmp_reg_977_pp0_it17;
        ap_reg_ppstg_tmp_reg_977_pp0_it19 <= ap_reg_ppstg_tmp_reg_977_pp0_it18;
        ap_reg_ppstg_tmp_reg_977_pp0_it2 <= ap_reg_ppstg_tmp_reg_977_pp0_it1;
        ap_reg_ppstg_tmp_reg_977_pp0_it20 <= ap_reg_ppstg_tmp_reg_977_pp0_it19;
        ap_reg_ppstg_tmp_reg_977_pp0_it21 <= ap_reg_ppstg_tmp_reg_977_pp0_it20;
        ap_reg_ppstg_tmp_reg_977_pp0_it22 <= ap_reg_ppstg_tmp_reg_977_pp0_it21;
        ap_reg_ppstg_tmp_reg_977_pp0_it23 <= ap_reg_ppstg_tmp_reg_977_pp0_it22;
        ap_reg_ppstg_tmp_reg_977_pp0_it24 <= ap_reg_ppstg_tmp_reg_977_pp0_it23;
        ap_reg_ppstg_tmp_reg_977_pp0_it25 <= ap_reg_ppstg_tmp_reg_977_pp0_it24;
        ap_reg_ppstg_tmp_reg_977_pp0_it26 <= ap_reg_ppstg_tmp_reg_977_pp0_it25;
        ap_reg_ppstg_tmp_reg_977_pp0_it27 <= ap_reg_ppstg_tmp_reg_977_pp0_it26;
        ap_reg_ppstg_tmp_reg_977_pp0_it28 <= ap_reg_ppstg_tmp_reg_977_pp0_it27;
        ap_reg_ppstg_tmp_reg_977_pp0_it29 <= ap_reg_ppstg_tmp_reg_977_pp0_it28;
        ap_reg_ppstg_tmp_reg_977_pp0_it3 <= ap_reg_ppstg_tmp_reg_977_pp0_it2;
        ap_reg_ppstg_tmp_reg_977_pp0_it4 <= ap_reg_ppstg_tmp_reg_977_pp0_it3;
        ap_reg_ppstg_tmp_reg_977_pp0_it5 <= ap_reg_ppstg_tmp_reg_977_pp0_it4;
        ap_reg_ppstg_tmp_reg_977_pp0_it6 <= ap_reg_ppstg_tmp_reg_977_pp0_it5;
        ap_reg_ppstg_tmp_reg_977_pp0_it7 <= ap_reg_ppstg_tmp_reg_977_pp0_it6;
        ap_reg_ppstg_tmp_reg_977_pp0_it8 <= ap_reg_ppstg_tmp_reg_977_pp0_it7;
        ap_reg_ppstg_tmp_reg_977_pp0_it9 <= ap_reg_ppstg_tmp_reg_977_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == tmp_85_i_i_fu_732_p2))) begin
        i_3_reg_946 <= i_3_fu_742_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it28))) begin
        lnReturnA_temp_reg_1053 <= lnReturnA_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it32)))) begin
        reg_670 <= grp_fu_594_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(in_indices_TVALID == ap_const_logic_0)))) begin
        reg_677 <= weight_rom_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it15)) | (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it15)))) begin
        reg_695 <= grp_fu_628_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it28)) | (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it28)))) begin
        reg_700 <= grp_fu_632_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((tmp_18_i_fu_827_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        shift_reg_load_i_shift_reg_lo_reg_1027 <= shift_reg_load_i_shift_reg_lo_fu_845_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == tmp_4_i_fu_757_p2) & ~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15))) begin
        tmp_14_i_reg_988 <= tmp_14_i_fu_780_p1;
        tmp_reg_977 <= tmp_fu_762_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(in_indices_TVALID == ap_const_logic_0))) begin
        tmp_1_i_reg_967 <= tmp_1_i_fu_752_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((tmp_18_i_fu_827_p2 == ap_const_lv1_0) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        tmp_26_i_reg_1033 <= tmp_26_i_fu_853_p1;
        tmp_43_reg_1022 <= tmp_43_fu_835_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == tmp_4_i_fu_757_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15))) begin
        tmp_2_i_fu_240 <= tmp_14_i_fu_780_p1;
        tmp_3_i_tmp_2_i_reg_982 <= tmp_3_i_tmp_2_i_fu_772_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it32))) begin
        tmp_32_i_reg_1063 <= grp_fu_600_p2;
        tmp_33_i_reg_1068 <= grp_fu_604_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_17) & ~(ap_const_lv1_0 == tmp_6_i_fu_814_p2) & ~ap_sig_bdd_690)) begin
        tmp_42_reg_1009 <= tmp_42_fu_819_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        tmp_88_i_i_reg_957 <= grp_fu_590_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36))) begin
        weight_returnA_returnB_temp_reg_1097 <= grp_fu_624_p2;
        weight_returnA_temp_reg_1073 <= grp_fu_608_p2;
        weight_returnB_temp_reg_1085 <= grp_fu_616_p2;
        weight_returnSquareA_temp_reg_1079 <= grp_fu_612_p2;
        weight_returnSquareB_temp_reg_1091 <= grp_fu_620_p2;
    end
end

/// NUMBER_OF_DAYS_out1_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_526)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_526)) begin
        NUMBER_OF_DAYS_out1_write = ap_const_logic_1;
    end else begin
        NUMBER_OF_DAYS_out1_write = ap_const_logic_0;
    end
end

/// NUMBER_OF_DAYS_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_526)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_526)) begin
        NUMBER_OF_DAYS_out_write = ap_const_logic_1;
    end else begin
        NUMBER_OF_DAYS_out_write = ap_const_logic_0;
    end
end

/// NUMBER_OF_INDICES_out2_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_526)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_526)) begin
        NUMBER_OF_INDICES_out2_write = ap_const_logic_1;
    end else begin
        NUMBER_OF_INDICES_out2_write = ap_const_logic_0;
    end
end

/// NUMBER_OF_INDICES_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_526)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_526)) begin
        NUMBER_OF_INDICES_out_write = ap_const_logic_1;
    end else begin
        NUMBER_OF_INDICES_out_write = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or tmp_6_i_fu_814_p2 or ap_sig_cseq_ST_st48_fsm_17 or ap_sig_bdd_690)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_17) & (ap_const_lv1_0 == tmp_6_i_fu_814_p2) & ~ap_sig_bdd_690))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (tmp_6_i_fu_814_p2 or ap_sig_cseq_ST_st48_fsm_17 or ap_sig_bdd_690)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_17) & (ap_const_lv1_0 == tmp_6_i_fu_814_p2) & ~ap_sig_bdd_690)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_15 assign process. ///
always @ (ap_sig_bdd_573)
begin
    if (ap_sig_bdd_573) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg0_fsm_18 assign process. ///
always @ (ap_sig_bdd_387)
begin
    if (ap_sig_bdd_387) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_12 assign process. ///
always @ (ap_sig_bdd_562)
begin
    if (ap_sig_bdd_562) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st14_fsm_13 assign process. ///
always @ (ap_sig_bdd_872)
begin
    if (ap_sig_bdd_872) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st15_fsm_14 assign process. ///
always @ (ap_sig_bdd_340)
begin
    if (ap_sig_bdd_340) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_39)
begin
    if (ap_sig_bdd_39) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_880)
begin
    if (ap_sig_bdd_880) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_1103)
begin
    if (ap_sig_bdd_1103) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st47_fsm_16 assign process. ///
always @ (ap_sig_bdd_901)
begin
    if (ap_sig_bdd_901) begin
        ap_sig_cseq_ST_st47_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st48_fsm_17 assign process. ///
always @ (ap_sig_bdd_685)
begin
    if (ap_sig_bdd_685) begin
        ap_sig_cseq_ST_st48_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_1111)
begin
    if (ap_sig_bdd_1111) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_177)
begin
    if (ap_sig_bdd_177) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_538)
begin
    if (ap_sig_bdd_538) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_547)
begin
    if (ap_sig_bdd_547) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st88_fsm_19 assign process. ///
always @ (ap_sig_bdd_851)
begin
    if (ap_sig_bdd_851) begin
        ap_sig_cseq_ST_st88_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st88_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_333)
begin
    if (ap_sig_bdd_333) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_1003)
begin
    if (ap_sig_bdd_1003) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// grp_fu_594_ce assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it32 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it29 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it30 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it31 or ap_sig_cseq_ST_st2_fsm_1 or exitcond_i_i_fu_711_p2 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_i_i_fu_711_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it31))))) begin
        grp_fu_594_ce = ap_const_logic_1;
    end else begin
        grp_fu_594_ce = ap_const_logic_0;
    end
end

/// grp_fu_594_p0 assign process. ///
always @ (ap_reg_ppiten_pp1_it30 or lnReturnA_temp_reg_1053 or tmp_i_i_reg_502 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it30)) begin
        grp_fu_594_p0 = lnReturnA_temp_reg_1053;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_594_p0 = tmp_i_i_reg_502;
    end else begin
        grp_fu_594_p0 = 'bx;
    end
end

/// grp_fu_594_p1 assign process. ///
always @ (ap_reg_ppiten_pp1_it30 or lnReturnA_temp_reg_1053 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it30)) begin
        grp_fu_594_p1 = lnReturnA_temp_reg_1053;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_594_p1 = ap_const_lv32_3F70A3D7;
    end else begin
        grp_fu_594_p1 = 'bx;
    end
end

/// grp_fu_600_ce assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it32 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it29 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it30 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it31)
begin
    if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it31)))) begin
        grp_fu_600_ce = ap_const_logic_1;
    end else begin
        grp_fu_600_ce = ap_const_logic_0;
    end
end

/// grp_fu_604_ce assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it32 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it29 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it30 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it31)
begin
    if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it31)))) begin
        grp_fu_604_ce = ap_const_logic_1;
    end else begin
        grp_fu_604_ce = ap_const_logic_0;
    end
end

/// grp_fu_608_ce assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36)
begin
    if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35)))) begin
        grp_fu_608_ce = ap_const_logic_1;
    end else begin
        grp_fu_608_ce = ap_const_logic_0;
    end
end

/// grp_fu_612_ce assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36)
begin
    if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35)))) begin
        grp_fu_612_ce = ap_const_logic_1;
    end else begin
        grp_fu_612_ce = ap_const_logic_0;
    end
end

/// grp_fu_616_ce assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36)
begin
    if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35)))) begin
        grp_fu_616_ce = ap_const_logic_1;
    end else begin
        grp_fu_616_ce = ap_const_logic_0;
    end
end

/// grp_fu_620_ce assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36)
begin
    if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35)))) begin
        grp_fu_620_ce = ap_const_logic_1;
    end else begin
        grp_fu_620_ce = ap_const_logic_0;
    end
end

/// grp_fu_624_ce assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36)
begin
    if ((~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it35)))) begin
        grp_fu_624_ce = ap_const_logic_1;
    end else begin
        grp_fu_624_ce = ap_const_logic_0;
    end
end

/// grp_fu_628_ce assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or tmp_18_i_reg_1018 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_sig_bdd_397 or ap_reg_ppiten_pp0_it0 or tmp_4_i_reg_973 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it15 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it15 or ap_sig_cseq_ST_pp0_stg0_fsm_15 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it1 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it2 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it3 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it4 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it5 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it6 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it7 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it8 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it9 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it10 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it11 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it12 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it13 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it14 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it1 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it2 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it3 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it4 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it5 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it6 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it7 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it8 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it9 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it10 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it11 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it12 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it13 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it14)
begin
    if (((~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it15) | (ap_const_lv1_0 == tmp_4_i_reg_973) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it1) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it2) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it3) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it4) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it13) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it14))) | (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ((ap_const_lv1_0 == tmp_18_i_reg_1018) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it1) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it2) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it3) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it4) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it13) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it14))))) begin
        grp_fu_628_ce = ap_const_logic_1;
    end else begin
        grp_fu_628_ce = ap_const_logic_0;
    end
end

/// grp_fu_628_p0 assign process. ///
always @ (ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_15 or tmp_3_i_tmp_2_i_reg_982 or shift_reg_load_i_shift_reg_lo_reg_1027)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        grp_fu_628_p0 = shift_reg_load_i_shift_reg_lo_reg_1027;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15))) begin
        grp_fu_628_p0 = tmp_3_i_tmp_2_i_reg_982;
    end else begin
        grp_fu_628_p0 = 'bx;
    end
end

/// grp_fu_628_p1 assign process. ///
always @ (ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_15 or tmp_14_i_reg_988 or tmp_26_i_reg_1033)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        grp_fu_628_p1 = tmp_26_i_reg_1033;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15))) begin
        grp_fu_628_p1 = tmp_14_i_reg_988;
    end else begin
        grp_fu_628_p1 = 'bx;
    end
end

/// grp_fu_632_ce assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_sig_bdd_397 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it28 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it28 or ap_sig_cseq_ST_pp0_stg0_fsm_15 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it16 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it17 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it18 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it19 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it20 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it21 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it22 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it23 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it24 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it25 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it26 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it27 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it16 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it17 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it18 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it19 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it20 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it21 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it22 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it23 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it24 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it25 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it26 or ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it27)
begin
    if (((~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it21) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it23) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it27))) | (~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it27) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it21) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it23) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_1018_pp1_it26))))) begin
        grp_fu_632_ce = ap_const_logic_1;
    end else begin
        grp_fu_632_ce = ap_const_logic_0;
    end
end

/// in_indices_TREADY assign process. ///
always @ (in_indices_TVALID or tmp_18_i_fu_827_p2 or ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or tmp_4_i_fu_757_p2 or ap_sig_bdd_397 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg0_fsm_15 or tmp_6_i_fu_814_p2 or ap_sig_cseq_ST_st48_fsm_17 or ap_sig_bdd_690)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_lv1_0 == tmp_4_i_fu_757_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_17) & ~(ap_const_lv1_0 == tmp_6_i_fu_814_p2) & ~ap_sig_bdd_690) | ((tmp_18_i_fu_827_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18)))) begin
        in_indices_TREADY = ap_const_logic_1;
    end else begin
        in_indices_TREADY = ap_const_logic_0;
    end
end

/// lnReturnA_address0 assign process. ///
always @ (ap_reg_ppiten_pp1_it28 or ap_reg_ppiten_pp0_it30 or tmp_17_i_fu_800_p1 or tmp_30_i_fu_878_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30)) begin
        lnReturnA_address0 = tmp_17_i_fu_800_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp1_it28)) begin
        lnReturnA_address0 = tmp_30_i_fu_878_p1;
    end else begin
        lnReturnA_address0 = 'bx;
    end
end

/// lnReturnA_ce0 assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it28 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or ap_sig_bdd_397 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it30)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it28) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38)))))) begin
        lnReturnA_ce0 = ap_const_logic_1;
    end else begin
        lnReturnA_ce0 = ap_const_logic_0;
    end
end

/// lnReturnA_we0 assign process. ///
always @ (ap_sig_bdd_397 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it30 or ap_reg_ppstg_tmp_4_i_reg_973_pp0_it29)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_4_i_reg_973_pp0_it29))) begin
        lnReturnA_we0 = ap_const_logic_1;
    end else begin
        lnReturnA_we0 = ap_const_logic_0;
    end
end

/// ln_returnA_out_c1_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if ((~(ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        ln_returnA_out_c1_V_write = ap_const_logic_1;
    end else begin
        ln_returnA_out_c1_V_write = ap_const_logic_0;
    end
end

/// ln_returnA_out_c2_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if (((ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        ln_returnA_out_c2_V_write = ap_const_logic_1;
    end else begin
        ln_returnA_out_c2_V_write = ap_const_logic_0;
    end
end

/// ln_returnB_out_c1_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if ((~(ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        ln_returnB_out_c1_V_write = ap_const_logic_1;
    end else begin
        ln_returnB_out_c1_V_write = ap_const_logic_0;
    end
end

/// ln_returnB_out_c2_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if (((ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        ln_returnB_out_c2_V_write = ap_const_logic_1;
    end else begin
        ln_returnB_out_c2_V_write = ap_const_logic_0;
    end
end

/// shift_reg_load_i_phi_fu_572_p4 assign process. ///
always @ (shift_reg_load_i_reg_569 or ap_reg_ppiten_pp1_it1 or tmp_18_i_reg_1018 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or shift_reg_load_i_shift_reg_lo_reg_1027)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18) & (ap_const_lv1_0 == tmp_18_i_reg_1018))) begin
        shift_reg_load_i_phi_fu_572_p4 = shift_reg_load_i_shift_reg_lo_reg_1027;
    end else begin
        shift_reg_load_i_phi_fu_572_p4 = shift_reg_load_i_reg_569;
    end
end

/// sum_weight_out_c1_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if ((~(ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        sum_weight_out_c1_V_write = ap_const_logic_1;
    end else begin
        sum_weight_out_c1_V_write = ap_const_logic_0;
    end
end

/// sum_weight_out_c2_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if (((ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        sum_weight_out_c2_V_write = ap_const_logic_1;
    end else begin
        sum_weight_out_c2_V_write = ap_const_logic_0;
    end
end

/// tmp_3_i_phi_fu_540_p4 assign process. ///
always @ (tmp_3_i_reg_537 or ap_reg_ppiten_pp0_it1 or tmp_4_i_reg_973 or ap_sig_cseq_ST_pp0_stg0_fsm_15 or tmp_3_i_tmp_2_i_reg_982)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_15) & (ap_const_lv1_0 == tmp_4_i_reg_973))) begin
        tmp_3_i_phi_fu_540_p4 = tmp_3_i_tmp_2_i_reg_982;
    end else begin
        tmp_3_i_phi_fu_540_p4 = tmp_3_i_reg_537;
    end
end

/// weight_returnA_out_c1_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if ((~(ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        weight_returnA_out_c1_V_write = ap_const_logic_1;
    end else begin
        weight_returnA_out_c1_V_write = ap_const_logic_0;
    end
end

/// weight_returnA_out_c2_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if (((ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        weight_returnA_out_c2_V_write = ap_const_logic_1;
    end else begin
        weight_returnA_out_c2_V_write = ap_const_logic_0;
    end
end

/// weight_returnA_returnB_out_c1_s_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if ((~(ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        weight_returnA_returnB_out_c1_s_write = ap_const_logic_1;
    end else begin
        weight_returnA_returnB_out_c1_s_write = ap_const_logic_0;
    end
end

/// weight_returnA_returnB_out_c2_s_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if (((ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        weight_returnA_returnB_out_c2_s_write = ap_const_logic_1;
    end else begin
        weight_returnA_returnB_out_c2_s_write = ap_const_logic_0;
    end
end

/// weight_returnB_out_c1_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if ((~(ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        weight_returnB_out_c1_V_write = ap_const_logic_1;
    end else begin
        weight_returnB_out_c1_V_write = ap_const_logic_0;
    end
end

/// weight_returnB_out_c2_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if (((ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        weight_returnB_out_c2_V_write = ap_const_logic_1;
    end else begin
        weight_returnB_out_c2_V_write = ap_const_logic_0;
    end
end

/// weight_returnSquareA_out_c1_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if ((~(ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        weight_returnSquareA_out_c1_V_write = ap_const_logic_1;
    end else begin
        weight_returnSquareA_out_c1_V_write = ap_const_logic_0;
    end
end

/// weight_returnSquareA_out_c2_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if (((ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        weight_returnSquareA_out_c2_V_write = ap_const_logic_1;
    end else begin
        weight_returnSquareA_out_c2_V_write = ap_const_logic_0;
    end
end

/// weight_returnSquareB_out_c1_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if ((~(ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        weight_returnSquareB_out_c1_V_write = ap_const_logic_1;
    end else begin
        weight_returnSquareB_out_c1_V_write = ap_const_logic_0;
    end
end

/// weight_returnSquareB_out_c2_V_write assign process. ///
always @ (ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or tmp_42_reg_1009 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38)
begin
    if (((ap_const_lv1_0 == tmp_42_reg_1009) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))))) begin
        weight_returnSquareB_out_c2_V_write = ap_const_logic_1;
    end else begin
        weight_returnSquareB_out_c2_V_write = ap_const_logic_0;
    end
end

/// weight_rom_address0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st14_fsm_13 or tmp_86_i_i_fu_717_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        weight_rom_address0 = tmp_86_i_i_fu_717_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        weight_rom_address0 = ap_const_lv8_0;
    end else begin
        weight_rom_address0 = 'bx;
    end
end

/// weight_rom_address1 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_sig_cseq_ST_st7_fsm_6 or tmp_85_i_i_fu_732_p2 or tmp_87_i_i_fu_737_p1 or tmp_28_i_fu_857_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        weight_rom_address1 = ap_const_lv8_1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18))) begin
        weight_rom_address1 = tmp_28_i_fu_857_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_85_i_i_fu_732_p2))) begin
        weight_rom_address1 = ap_const_lv8_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == tmp_85_i_i_fu_732_p2))) begin
        weight_rom_address1 = tmp_87_i_i_fu_737_p1;
    end else begin
        weight_rom_address1 = 'bx;
    end
end

/// weight_rom_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_526 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st14_fsm_13)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_526) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        weight_rom_ce0 = ap_const_logic_1;
    end else begin
        weight_rom_ce0 = ap_const_logic_0;
    end
end

/// weight_rom_ce1 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or ap_sig_cseq_ST_pp1_stg0_fsm_18 or ap_sig_bdd_526 or ap_sig_cseq_ST_st7_fsm_6 or tmp_85_i_i_fu_732_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_526) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == tmp_85_i_i_fu_732_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_18)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_85_i_i_fu_732_p2)))) begin
        weight_rom_ce1 = ap_const_logic_1;
    end else begin
        weight_rom_ce1 = ap_const_logic_0;
    end
end

/// weight_rom_d0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or reg_670 or ap_sig_cseq_ST_st6_fsm_5 or tmp_88_i_i_reg_957 or ap_sig_cseq_ST_st14_fsm_13)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        weight_rom_d0 = tmp_88_i_i_reg_957;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        weight_rom_d0 = reg_670;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        weight_rom_d0 = ap_const_lv32_3F800000;
    end else begin
        weight_rom_d0 = 'bx;
    end
end

/// weight_rom_we0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_526 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st14_fsm_13)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_526) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        weight_rom_we0 = ap_const_logic_1;
    end else begin
        weight_rom_we0 = ap_const_logic_0;
    end
end

/// weight_rom_we1 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_526)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_526)) begin
        weight_rom_we1 = ap_const_logic_1;
    end else begin
        weight_rom_we1 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or in_indices_TVALID or tmp_18_i_fu_827_p2 or ap_sig_bdd_186 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it37 or ap_sig_bdd_314 or ap_reg_ppiten_pp1_it38 or tmp_4_i_fu_757_p2 or ap_sig_bdd_397 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_sig_bdd_526 or tmp_85_i_i_fu_732_p2 or tmp_6_i_fu_814_p2 or ap_sig_bdd_690 or exitcond_i_i_fu_711_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_526) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_i_i_fu_711_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st7_fsm_6 : 
        begin
            if ((ap_const_lv1_0 == tmp_85_i_i_fu_732_p2)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st15_fsm_14 : 
        begin
            if (~(in_indices_TVALID == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end
        end
        ap_ST_pp0_stg0_fsm_15 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it29)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_lv1_0 == tmp_4_i_fu_757_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_15;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_397 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_lv1_0 == tmp_4_i_fu_757_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st47_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_15;
            end
        end
        ap_ST_st47_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st48_fsm_17;
        end
        ap_ST_st48_fsm_17 : 
        begin
            if (((ap_const_lv1_0 == tmp_6_i_fu_814_p2) & ~ap_sig_bdd_690)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if ((~(ap_const_lv1_0 == tmp_6_i_fu_814_p2) & ~ap_sig_bdd_690)) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st48_fsm_17;
            end
        end
        ap_ST_pp1_stg0_fsm_18 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it37)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & ~(tmp_18_i_fu_827_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_18;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it38) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_sig_bdd_186 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_sig_bdd_314 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it38))) & ~(tmp_18_i_fu_827_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st88_fsm_19;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_18;
            end
        end
        ap_ST_st88_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st48_fsm_17;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign NUMBER_OF_DAYS_out1_din = NUMBER_OF_DAYS;
assign NUMBER_OF_DAYS_out_din = NUMBER_OF_DAYS;
assign NUMBER_OF_INDICES_out2_din = NUMBER_OF_INDICES;
assign NUMBER_OF_INDICES_out_din = NUMBER_OF_INDICES;

/// ap_sig_bdd_1003 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1003 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_1103 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1103 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_1111 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1111 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_177 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_177 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_186 assign process. ///
always @ (in_indices_TVALID or tmp_18_i_fu_827_p2)
begin
    ap_sig_bdd_186 = ((in_indices_TVALID == ap_const_logic_0) & (tmp_18_i_fu_827_p2 == ap_const_lv1_0));
end

/// ap_sig_bdd_314 assign process. ///
always @ (ln_returnA_out_c1_V_full_n or weight_returnSquareA_out_c1_V_full_n or weight_returnA_out_c1_V_full_n or ln_returnA_out_c2_V_full_n or weight_returnSquareA_out_c2_V_full_n or weight_returnA_out_c2_V_full_n or sum_weight_out_c1_V_full_n or ln_returnB_out_c1_V_full_n or weight_returnSquareB_out_c1_V_full_n or weight_returnB_out_c1_V_full_n or weight_returnA_returnB_out_c1_s_full_n or sum_weight_out_c2_V_full_n or ln_returnB_out_c2_V_full_n or weight_returnSquareB_out_c2_V_full_n or weight_returnB_out_c2_V_full_n or weight_returnA_returnB_out_c2_s_full_n or tmp_42_reg_1009)
begin
    ap_sig_bdd_314 = (((ln_returnA_out_c2_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_42_reg_1009)) | ((ap_const_lv1_0 == tmp_42_reg_1009) & (weight_returnSquareA_out_c2_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == tmp_42_reg_1009) & (weight_returnA_out_c2_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == tmp_42_reg_1009) & (sum_weight_out_c2_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == tmp_42_reg_1009) & (ln_returnB_out_c2_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == tmp_42_reg_1009) & (weight_returnSquareB_out_c2_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == tmp_42_reg_1009) & (weight_returnB_out_c2_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == tmp_42_reg_1009) & (weight_returnA_returnB_out_c2_s_full_n == ap_const_logic_0)) | ((ln_returnA_out_c1_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_42_reg_1009)) | (~(ap_const_lv1_0 == tmp_42_reg_1009) & (weight_returnSquareA_out_c1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == tmp_42_reg_1009) & (weight_returnA_out_c1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == tmp_42_reg_1009) & (sum_weight_out_c1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == tmp_42_reg_1009) & (ln_returnB_out_c1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == tmp_42_reg_1009) & (weight_returnSquareB_out_c1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == tmp_42_reg_1009) & (weight_returnB_out_c1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == tmp_42_reg_1009) & (weight_returnA_returnB_out_c1_s_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_333 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_333 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_340 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_340 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_387 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_387 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_39 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_39 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_397 assign process. ///
always @ (in_indices_TVALID or tmp_4_i_fu_757_p2)
begin
    ap_sig_bdd_397 = ((in_indices_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == tmp_4_i_fu_757_p2));
end

/// ap_sig_bdd_526 assign process. ///
always @ (ap_start or ap_done_reg or NUMBER_OF_DAYS_out_full_n or NUMBER_OF_DAYS_out1_full_n or NUMBER_OF_INDICES_out_full_n or NUMBER_OF_INDICES_out2_full_n)
begin
    ap_sig_bdd_526 = ((NUMBER_OF_INDICES_out2_full_n == ap_const_logic_0) | (NUMBER_OF_INDICES_out_full_n == ap_const_logic_0) | (NUMBER_OF_DAYS_out1_full_n == ap_const_logic_0) | (NUMBER_OF_DAYS_out_full_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_538 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_538 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_547 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_547 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_562 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_562 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_573 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_573 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_685 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_685 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_690 assign process. ///
always @ (in_indices_TVALID or tmp_6_i_fu_814_p2)
begin
    ap_sig_bdd_690 = ((in_indices_TVALID == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_6_i_fu_814_p2));
end

/// ap_sig_bdd_851 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_851 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_872 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_872 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_880 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_880 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_901 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_901 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end
assign column_index_cast_i_fu_810_p1 = column_index_i_reg_557;
assign column_index_fu_883_p2 = (column_index_i_reg_557 + ap_const_lv31_1);
assign exitcond_i_i_fu_711_p2 = (i_i_i_reg_514 == ap_const_lv8_FC? 1'b1: 1'b0);
assign grp_fu_590_ce = ap_const_logic_1;
assign grp_fu_590_p0 = reg_684;
assign grp_fu_590_p1 = reg_677;
assign grp_fu_600_p0 = reg_700;
assign grp_fu_600_p1 = reg_700;
assign grp_fu_604_p0 = lnReturnA_temp_reg_1053;
assign grp_fu_604_p1 = reg_700;
assign grp_fu_608_p0 = ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it33;
assign grp_fu_608_p1 = ap_reg_ppstg_reg_684_pp1_it33;
assign grp_fu_612_p0 = reg_670;
assign grp_fu_612_p1 = ap_reg_ppstg_reg_684_pp1_it33;
assign grp_fu_616_p0 = ap_reg_ppstg_reg_700_pp1_it33;
assign grp_fu_616_p1 = ap_reg_ppstg_reg_684_pp1_it33;
assign grp_fu_620_p0 = tmp_32_i_reg_1063;
assign grp_fu_620_p1 = ap_reg_ppstg_reg_684_pp1_it33;
assign grp_fu_624_p0 = tmp_33_i_reg_1068;
assign grp_fu_624_p1 = ap_reg_ppstg_reg_684_pp1_it33;
assign grp_fu_632_p0 = ap_const_lv32_0;
assign grp_fu_632_p1 = reg_695;
assign i1_i_cast_i_fu_728_p1 = i1_i_i_reg_526;
assign i_3_fu_742_p2 = (i1_i_i_reg_526 + ap_const_lv31_1);
assign i_4_fu_784_p2 = (i_i_reg_546 + ap_const_lv32_1);
assign i_5_fu_862_p2 = (i1_i_reg_578 + ap_const_lv32_1);
assign i_fu_722_p2 = (i_i_i_reg_514 + ap_const_lv8_1);
assign lnReturnA_d0 = reg_700;
assign ln_returnA_out_c1_V_din = ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it37;
assign ln_returnA_out_c2_V_din = ap_reg_ppstg_lnReturnA_temp_reg_1053_pp1_it37;
assign ln_returnB_out_c1_V_din = ap_reg_ppstg_reg_700_pp1_it37;
assign ln_returnB_out_c2_V_din = ap_reg_ppstg_reg_700_pp1_it37;
assign shift_reg_load_i_shift_reg_lo_fu_845_p3 = ((tmp_19_i_fu_839_p2)? shift_reg_load_i_phi_fu_572_p4: shift_reg_load1_i_fu_244);
assign sum_weight_out_c1_V_din = reg_677;
assign sum_weight_out_c2_V_din = reg_677;
assign tmp_10_i_fu_823_p1 = in_indices_TDATA;
assign tmp_14_i_fu_780_p1 = in_indices_TDATA;
assign tmp_16_i_fu_795_p2 = ($signed(ap_reg_ppstg_tmp_reg_977_pp0_it29) + $signed(ap_const_lv31_7FFFFFFF));
assign tmp_17_i_fu_800_p1 = tmp_16_i_fu_795_p2;
assign tmp_18_i_fu_827_p2 = ($signed(i1_i_reg_578) > $signed(tmp_1_i_reg_967)? 1'b1: 1'b0);
assign tmp_19_i_fu_839_p2 = (i1_i_reg_578 == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_1_i_fu_752_p2 = ($signed(NUMBER_OF_DAYS) + $signed(ap_const_lv32_FFFFFFFF));
assign tmp_26_i_fu_853_p1 = in_indices_TDATA;
assign tmp_28_i_fu_857_p1 = i1_i_reg_578;
assign tmp_29_i_fu_873_p2 = ($signed(ap_reg_ppstg_tmp_43_reg_1022_pp1_it27) + $signed(ap_const_lv31_7FFFFFFF));
assign tmp_30_i_fu_878_p1 = tmp_29_i_fu_873_p2;
assign tmp_3_i_tmp_2_i_fu_772_p3 = ((tmp_5_i_fu_766_p2)? tmp_3_i_phi_fu_540_p4: tmp_2_i_fu_240);
assign tmp_42_fu_819_p1 = column_index_i_reg_557[0:0];
assign tmp_43_fu_835_p1 = i1_i_reg_578[30:0];
assign tmp_4_i_fu_757_p2 = ($signed(i_i_reg_546) > $signed(tmp_1_i_reg_967)? 1'b1: 1'b0);
assign tmp_5_i_fu_766_p2 = (i_i_reg_546 == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_6_i_fu_814_p2 = ($signed(column_index_cast_i_fu_810_p1) < $signed(NUMBER_OF_INDICES)? 1'b1: 1'b0);
assign tmp_85_i_i_fu_732_p2 = ($signed(i1_i_cast_i_fu_728_p1) < $signed(NUMBER_OF_DAYS)? 1'b1: 1'b0);
assign tmp_86_i_i_fu_717_p1 = i_i_i_reg_514;
assign tmp_87_i_i_fu_737_p1 = i1_i_i_reg_526;
assign tmp_fu_762_p1 = i_i_reg_546[30:0];
assign tmp_i_fu_748_p1 = in_indices_TDATA;
assign weight_returnA_out_c1_V_din = weight_returnA_temp_reg_1073;
assign weight_returnA_out_c2_V_din = weight_returnA_temp_reg_1073;
assign weight_returnA_returnB_out_c1_s_din = weight_returnA_returnB_temp_reg_1097;
assign weight_returnA_returnB_out_c2_s_din = weight_returnA_returnB_temp_reg_1097;
assign weight_returnB_out_c1_V_din = weight_returnB_temp_reg_1085;
assign weight_returnB_out_c2_V_din = weight_returnB_temp_reg_1085;
assign weight_returnSquareA_out_c1_V_din = weight_returnSquareA_temp_reg_1079;
assign weight_returnSquareA_out_c2_V_din = weight_returnSquareA_temp_reg_1079;
assign weight_returnSquareB_out_c1_V_din = weight_returnSquareB_temp_reg_1091;
assign weight_returnSquareB_out_c2_V_din = weight_returnSquareB_temp_reg_1091;
assign weight_rom_d1 = ap_const_lv32_3F800000;


endmodule //correlation_accel_v4_frontEnd

