{"Source Block": ["oh/elink/dv/elink_e16_model.v@1907:1917@HdlStmAssign", "\n\n   //Need to insert delay elements here\n   //How to insert delay with cts?\n   \n   assign lclk   =  io_lclk;\n  \n   \n   \nendmodule // link_clock\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[1912, "   assign lclk   =  io_lclk;\n"]], "Add": []}}