// Seed: 1135596832
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wire id_3
    , id_22,
    input wire id_4,
    input wor id_5,
    input tri0 id_6,
    input tri id_7,
    input wire id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri id_12,
    output uwire id_13,
    input wand id_14,
    output wand id_15,
    input tri id_16,
    input wor id_17,
    output tri id_18,
    input wor id_19,
    input uwire id_20
);
  wire id_23;
  ;
  assign module_1.type_32 = 0;
endmodule
module module_1 (
    input wor id_0
    , id_20,
    output supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    input wor id_4,
    input wand id_5,
    input uwire id_6,
    input supply0 id_7
    , id_21,
    output supply1 id_8,
    input supply0 id_9
    , id_22,
    output wor id_10,
    input wor id_11,
    input uwire id_12,
    input wor id_13,
    input tri1 id_14,
    input wand id_15,
    input supply0 id_16,
    output wand id_17,
    output tri id_18
);
  logic id_23;
  logic id_24;
  wire  id_25;
  assign id_3 = 1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_12,
      id_8,
      id_13,
      id_12,
      id_0,
      id_0,
      id_4,
      id_9,
      id_6,
      id_5,
      id_17,
      id_1,
      id_14,
      id_17,
      id_13,
      id_5,
      id_17,
      id_5,
      id_11
  );
endmodule
