#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Sat Nov  8 12:55:45 2025
# Process ID         : 18444
# Current directory  : C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.runs/synth_1
# Command line       : vivado.exe -log generated_clock_example.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source generated_clock_example.tcl
# Log file           : C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.runs/synth_1/generated_clock_example.vds
# Journal file       : C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.runs/synth_1\vivado.jou
# Running On         : LAPTOP-8U727N7O
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 6287 MB
# Swap memory        : 12348 MB
# Total Virtual      : 18635 MB
# Available Virtual  : 3144 MB
#-----------------------------------------------------------
source generated_clock_example.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.srcs/utils_1/imports/synth_1/generated_clock_example.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.srcs/utils_1/imports/synth_1/generated_clock_example.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top generated_clock_example -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26232
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1062.766 ; gain = 468.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'generated_clock_example' [C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.srcs/sources_1/new/generated_clock_example.v:23]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [D:/VoivadoSoftware/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117799]
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [D:/VoivadoSoftware/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117799]
WARNING: [Synth 8-7071] port 'CLKOUT1' of module 'PLLE2_BASE' is unconnected for instance 'pll_inst' [C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.srcs/sources_1/new/generated_clock_example.v:39]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'PLLE2_BASE' is unconnected for instance 'pll_inst' [C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.srcs/sources_1/new/generated_clock_example.v:39]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_BASE' is unconnected for instance 'pll_inst' [C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.srcs/sources_1/new/generated_clock_example.v:39]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_BASE' is unconnected for instance 'pll_inst' [C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.srcs/sources_1/new/generated_clock_example.v:39]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_BASE' is unconnected for instance 'pll_inst' [C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.srcs/sources_1/new/generated_clock_example.v:39]
WARNING: [Synth 8-7023] instance 'pll_inst' of module 'PLLE2_BASE' has 12 connections declared, but only 7 given [C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.srcs/sources_1/new/generated_clock_example.v:39]
INFO: [Synth 8-6155] done synthesizing module 'generated_clock_example' (0#1) [C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.srcs/sources_1/new/generated_clock_example.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1167.758 ; gain = 573.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1167.758 ; gain = 573.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1167.758 ; gain = 573.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.srcs/constrs_1/new/generated_clock_example.xdc]
Finished Parsing XDC File [C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.srcs/constrs_1/new/generated_clock_example.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1168.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1168.500 ; gain = 0.426
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1168.500 ; gain = 574.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1168.500 ; gain = 574.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1168.500 ; gain = 574.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1168.500 ; gain = 574.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.570 ; gain = 593.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1348.109 ; gain = 753.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1348.109 ; gain = 753.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1357.656 ; gain = 763.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1574.473 ; gain = 980.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1574.473 ; gain = 980.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1574.473 ; gain = 980.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1574.473 ; gain = 980.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1574.473 ; gain = 980.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1574.473 ; gain = 980.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |PLLE2_BASE |     1|
|3     |IBUF       |     2|
|4     |OBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1574.473 ; gain = 980.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1574.473 ; gain = 979.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1574.473 ; gain = 980.227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1574.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Synth Design complete | Checksum: 11095a6d
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1587.297 ; gain = 1180.297
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1587.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Downloads/Vivado/STA/generated_clock_insance_calling/generated_clock_insance_calling.runs/synth_1/generated_clock_example.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file generated_clock_example_utilization_synth.rpt -pb generated_clock_example_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 12:56:26 2025...
