**description**
testl
**code**
`ifndef <1>__svh
`define <1>__svh
/************************************************************************************/
// Author: RyanHunter
// Created: 2022-12-22 06:29:20 -0800
// Description:
// This file is automatically generated by MDC-v2, any issues found
// here should be modified in its source markdown document the same
// dir structure in Git/Obsidian/...
/************************************************************************************/

class <0> extends RhAhb5TransBase;
	rand logic [2:0] burst;
	rand logic [`RHAHB5_AW_MAX-1:0] addr;
	rand logic [6:0] prot;
	rand logic lock;
	rand logic [2:0] size;
	rand logic nonsec;
	rand logic excl;
	rand logic [3:0] master;
	rand logic [1:0] trans;
	rand logic [`RHAHB5_DW_MAX-1:0] wdata;
	rand logic write;
	rand int delay;
	
	constraint delay_cst {
		if (trans==2'h2) {
			delay inside {[0:100]};
		} else {
			delay == 0; // for IDLE/SEQ/BUSY, delay is disabled by default
		}
	};
	`uvm_object_utils_begin(<0>)
		`uvm_field_int(burst,UVM_ALL_ON)
		`uvm_field_int(addr,UVM_ALL_ON)
		`uvm_field_int(prot,UVM_ALL_ON)
		`uvm_field_int(lock,UVM_ALL_ON)
		`uvm_field_int(size,UVM_ALL_ON)
		`uvm_field_int(nonsec,UVM_ALL_ON)
		`uvm_field_int(excl,UVM_ALL_ON)
		`uvm_field_int(master,UVM_ALL_ON)
		`uvm_field_int(write,UVM_ALL_ON)
		`uvm_field_int(delay,UVM_ALL_ON|UVM_NOCOMPARE)
		`uvm_field_int(trans,UVM_ALL_ON)
		`uvm_field_int(wdata,UVM_ALL_ON)
	`uvm_object_utils_end
	extern function  new(string name="<0>");
endclass
function  <0>::new(string name="<0>");
	super.new(name);
endfunction

`endif
