{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755782081132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755782081132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 14:14:41 2025 " "Processing started: Thu Aug 21 14:14:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755782081132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782081132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_feed -c audio_feed " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_feed -c audio_feed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782081132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755782081832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755782081833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/audio_feed.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/audio_feed.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed " "Found entity 1: audio_feed" {  } { { "audio_feed/synthesis/audio_feed.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/audio_feed.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "audio_feed/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "audio_feed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "audio_feed/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_irq_mapper " "Found entity 1: audio_feed_irq_mapper" {  } { { "audio_feed/synthesis/submodules/audio_feed_irq_mapper.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1 " "Found entity 1: audio_feed_mm_interconnect_1" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_avalon_st_adapter " "Found entity 1: audio_feed_mm_interconnect_0_avalon_st_adapter" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: audio_feed_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1_rsp_mux " "Found entity 1: audio_feed_mm_interconnect_1_rsp_mux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "audio_feed/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086265 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "audio_feed/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1_rsp_demux " "Found entity 1: audio_feed_mm_interconnect_1_rsp_demux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1_cmd_mux " "Found entity 1: audio_feed_mm_interconnect_1_cmd_mux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1_cmd_demux " "Found entity 1: audio_feed_mm_interconnect_1_cmd_demux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "audio_feed/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "audio_feed/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086270 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "audio_feed/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "audio_feed/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "audio_feed/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1_router_001_default_decode " "Found entity 1: audio_feed_mm_interconnect_1_router_001_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086273 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_1_router_001 " "Found entity 2: audio_feed_mm_interconnect_1_router_001" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1_router_default_decode " "Found entity 1: audio_feed_mm_interconnect_1_router_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086274 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_1_router " "Found entity 2: audio_feed_mm_interconnect_1_router" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "audio_feed/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "audio_feed/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "audio_feed/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "audio_feed/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0 " "Found entity 1: audio_feed_mm_interconnect_0" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: audio_feed_mm_interconnect_0_avalon_st_adapter_007" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: audio_feed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "audio_feed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "audio_feed/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "audio_feed/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "audio_feed/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "audio_feed/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_rsp_mux_001 " "Found entity 1: audio_feed_mm_interconnect_0_rsp_mux_001" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_rsp_mux " "Found entity 1: audio_feed_mm_interconnect_0_rsp_mux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_rsp_demux_001 " "Found entity 1: audio_feed_mm_interconnect_0_rsp_demux_001" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_rsp_demux " "Found entity 1: audio_feed_mm_interconnect_0_rsp_demux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_cmd_mux_003 " "Found entity 1: audio_feed_mm_interconnect_0_cmd_mux_003" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_cmd_mux " "Found entity 1: audio_feed_mm_interconnect_0_cmd_mux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_cmd_demux_001 " "Found entity 1: audio_feed_mm_interconnect_0_cmd_demux_001" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_cmd_demux " "Found entity 1: audio_feed_mm_interconnect_0_cmd_demux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086302 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086302 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086302 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086302 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "audio_feed/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "audio_feed/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "audio_feed/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "audio_feed/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "audio_feed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_router_009_default_decode " "Found entity 1: audio_feed_mm_interconnect_0_router_009_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086310 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_0_router_009 " "Found entity 2: audio_feed_mm_interconnect_0_router_009" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_router_005_default_decode " "Found entity 1: audio_feed_mm_interconnect_0_router_005_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086311 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_0_router_005 " "Found entity 2: audio_feed_mm_interconnect_0_router_005" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_router_002_default_decode " "Found entity 1: audio_feed_mm_interconnect_0_router_002_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086313 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_0_router_002 " "Found entity 2: audio_feed_mm_interconnect_0_router_002" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_router_001_default_decode " "Found entity 1: audio_feed_mm_interconnect_0_router_001_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086314 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_0_router_001 " "Found entity 2: audio_feed_mm_interconnect_0_router_001" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755782086314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_router_default_decode " "Found entity 1: audio_feed_mm_interconnect_0_router_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086315 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_0_router " "Found entity 2: audio_feed_mm_interconnect_0_router" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_timer " "Found entity 1: audio_feed_timer" {  } { { "audio_feed/synthesis/submodules/audio_feed_timer.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_sysid_qsys " "Found entity 1: audio_feed_sysid_qsys" {  } { { "audio_feed/synthesis/submodules/audio_feed_sysid_qsys.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_sw " "Found entity 1: audio_feed_sw" {  } { { "audio_feed/synthesis/submodules/audio_feed_sw.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/seg7_if.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "audio_feed/synthesis/submodules/SEG7_IF.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_sdram_input_efifo_module " "Found entity 1: audio_feed_sdram_input_efifo_module" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086320 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_sdram " "Found entity 2: audio_feed_sdram" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086320 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_feed_sdram_test_component.v(236) " "Verilog HDL warning at audio_feed_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1755782086321 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_feed_sdram_test_component.v(237) " "Verilog HDL warning at audio_feed_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1755782086321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_sdram_test_component_ram_module " "Found entity 1: audio_feed_sdram_test_component_ram_module" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086321 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_sdram_test_component " "Found entity 2: audio_feed_sdram_test_component" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_pll " "Found entity 1: audio_feed_pll" {  } { { "audio_feed/synthesis/submodules/audio_feed_pll.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_pio_led " "Found entity 1: audio_feed_pio_led" {  } { { "audio_feed/synthesis/submodules/audio_feed_pio_led.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_onchip_memory2 " "Found entity 1: audio_feed_onchip_memory2" {  } { { "audio_feed/synthesis/submodules/audio_feed_onchip_memory2.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_nios2_gen2_0 " "Found entity 1: audio_feed_nios2_gen2_0" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: audio_feed_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: audio_feed_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_feed_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: audio_feed_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_feed_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: audio_feed_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_feed_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: audio_feed_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_feed_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: audio_feed_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_feed_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: audio_feed_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "8 audio_feed_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: audio_feed_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "9 audio_feed_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: audio_feed_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "10 audio_feed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: audio_feed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "11 audio_feed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: audio_feed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_feed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: audio_feed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "13 audio_feed_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: audio_feed_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "14 audio_feed_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: audio_feed_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "15 audio_feed_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: audio_feed_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "16 audio_feed_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: audio_feed_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "17 audio_feed_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: audio_feed_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "18 audio_feed_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: audio_feed_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "19 audio_feed_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: audio_feed_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "20 audio_feed_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: audio_feed_nios2_gen2_0_cpu_nios2_oci" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""} { "Info" "ISGN_ENTITY_NAME" "21 audio_feed_nios2_gen2_0_cpu " "Found entity 21: audio_feed_nios2_gen2_0_cpu" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: audio_feed_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: audio_feed_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: audio_feed_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_nios2_gen2_0_cpu_test_bench " "Found entity 1: audio_feed_nios2_gen2_0_cpu_test_bench" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_key.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_key " "Found entity 1: audio_feed_key" {  } { { "audio_feed/synthesis/submodules/audio_feed_key.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_jtag_uart_sim_scfifo_w " "Found entity 1: audio_feed_jtag_uart_sim_scfifo_w" {  } { { "audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086340 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_jtag_uart_scfifo_w " "Found entity 2: audio_feed_jtag_uart_scfifo_w" {  } { { "audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086340 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_feed_jtag_uart_sim_scfifo_r " "Found entity 3: audio_feed_jtag_uart_sim_scfifo_r" {  } { { "audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086340 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_feed_jtag_uart_scfifo_r " "Found entity 4: audio_feed_jtag_uart_scfifo_r" {  } { { "audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086340 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_feed_jtag_uart " "Found entity 5: audio_feed_jtag_uart" {  } { { "audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_i2c_sda " "Found entity 1: audio_feed_i2c_sda" {  } { { "audio_feed/synthesis/submodules/audio_feed_i2c_sda.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_i2c_scl " "Found entity 1: audio_feed_i2c_scl" {  } { { "audio_feed/synthesis/submodules/audio_feed_i2c_scl.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "audio_feed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "audio_feed/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "audio_feed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086345 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "audio_feed/synthesis/submodules/AUDIO_IF.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1755782086348 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "audio_feed/synthesis/submodules/AUDIO_IF.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1755782086349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_if.v 4 4 " "Found 4 design units, including 4 entities, in source file audio_feed/synthesis/submodules/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "audio_feed/synthesis/submodules/AUDIO_ADC.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086349 ""} { "Info" "ISGN_ENTITY_NAME" "2 AUDIO_DAC " "Found entity 2: AUDIO_DAC" {  } { { "audio_feed/synthesis/submodules/AUDIO_DAC.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086349 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_fifo " "Found entity 3: audio_fifo" {  } { { "audio_feed/synthesis/submodules/audio_fifo.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086349 ""} { "Info" "ISGN_ENTITY_NAME" "4 AUDIO_IF " "Found entity 4: AUDIO_IF" {  } { { "audio_feed/synthesis/submodules/AUDIO_IF.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_altpll_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_altpll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_altpll_audio " "Found entity 1: audio_feed_altpll_audio" {  } { { "audio_feed/synthesis/submodules/audio_feed_altpll_audio.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_altpll_audio.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_sdram.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_sdram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Audio " "Found entity 1: DE1_SoC_Audio" {  } { { "audio_sdram.sv" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_sdram.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755782086351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086351 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_feed_sdram.v(318) " "Verilog HDL or VHDL warning at audio_feed_sdram.v(318): conditional expression evaluates to a constant" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1755782086361 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_feed_sdram.v(328) " "Verilog HDL or VHDL warning at audio_feed_sdram.v(328): conditional expression evaluates to a constant" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1755782086361 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_feed_sdram.v(338) " "Verilog HDL or VHDL warning at audio_feed_sdram.v(338): conditional expression evaluates to a constant" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1755782086361 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_feed_sdram.v(682) " "Verilog HDL or VHDL warning at audio_feed_sdram.v(682): conditional expression evaluates to a constant" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram.v" "" { Text "C:/repos/fpga_pedal/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1755782086362 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "audio_sdram " "Top-level design entity \"audio_sdram\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1755782086433 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/repos/fpga_pedal/audio_sdram/output_files/audio_feed.map.smsg " "Generated suppressed messages file C:/repos/fpga_pedal/audio_sdram/output_files/audio_feed.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782086491 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755782087493 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 21 14:14:47 2025 " "Processing ended: Thu Aug 21 14:14:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755782087493 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755782087493 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755782087493 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782087493 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755782088096 ""}
