// Seed: 3690126436
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1;
  wire id_2, id_3, id_4;
  assign id_2 = 1'h0;
  `define pp_5 0
  wire id_6, id_7;
  wire id_8;
endmodule
module module_1;
  module_0();
endmodule
module module_2 (
    input tri id_0,
    output supply1 id_1
    , id_19,
    input supply0 id_2,
    input wand id_3,
    input tri id_4,
    input wor id_5,
    output wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri id_9,
    output uwire id_10,
    output wor id_11,
    input tri id_12,
    input wire id_13,
    output wire id_14,
    input supply0 id_15,
    input tri id_16,
    input supply1 id_17
);
  assign id_6  = id_2;
  module_0();
  assign id_19 = id_19;
endmodule
