$comment
	File created using the following command:
		vcd file Controlador_Prioridade.msim.vcd -direction
$end
$date
	Thu Apr 27 16:31:47 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Controlador_Prioridade_vlg_vec_tst $end
$var reg 5 ! BC [4:0] $end
$var reg 5 " BE [4:0] $end
$var wire 1 # MOVP [2] $end
$var wire 1 $ MOVP [1] $end
$var wire 1 % MOVP [0] $end
$var wire 1 & MOVS [2] $end
$var wire 1 ' MOVS [1] $end
$var wire 1 ( MOVS [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / MOVP[2]~output_o $end
$var wire 1 0 MOVP[1]~output_o $end
$var wire 1 1 MOVP[0]~output_o $end
$var wire 1 2 MOVS[2]~output_o $end
$var wire 1 3 MOVS[1]~output_o $end
$var wire 1 4 MOVS[0]~output_o $end
$var wire 1 5 BE[3]~input_o $end
$var wire 1 6 BE[1]~input_o $end
$var wire 1 7 BE[2]~input_o $end
$var wire 1 8 BE[4]~input_o $end
$var wire 1 9 BE[0]~input_o $end
$var wire 1 : inst6|inst|$00000|auto_generated|result_node[2]~0_combout $end
$var wire 1 ; inst6|inst|$00000|auto_generated|result_node[2]~1_combout $end
$var wire 1 < BC[3]~input_o $end
$var wire 1 = BC[0]~input_o $end
$var wire 1 > BC[1]~input_o $end
$var wire 1 ? BC[2]~input_o $end
$var wire 1 @ BC[4]~input_o $end
$var wire 1 A inst6|inst|$00000|auto_generated|result_node[2]~14_combout $end
$var wire 1 B inst6|inst|$00000|auto_generated|result_node[2]~15_combout $end
$var wire 1 C inst6|inst|$00000|auto_generated|result_node[2]~2_combout $end
$var wire 1 D inst6|inst|$00000|auto_generated|result_node[1]~12_combout $end
$var wire 1 E inst6|inst|$00000|auto_generated|result_node[1]~13_combout $end
$var wire 1 F inst6|inst|$00000|auto_generated|result_node[1]~3_combout $end
$var wire 1 G inst6|inst|$00000|auto_generated|result_node[1]~5_combout $end
$var wire 1 H inst6|inst|$00000|auto_generated|result_node[1]~4_combout $end
$var wire 1 I inst6|inst|$00000|auto_generated|result_node[1]~6_combout $end
$var wire 1 J inst6|inst|$00000|auto_generated|result_node[0]~10_combout $end
$var wire 1 K inst6|inst|$00000|auto_generated|result_node[0]~11_combout $end
$var wire 1 L inst6|inst|$00000|auto_generated|result_node[0]~8_combout $end
$var wire 1 M inst6|inst|$00000|auto_generated|result_node[0]~7_combout $end
$var wire 1 N inst6|inst|$00000|auto_generated|result_node[0]~9_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b0 "
1%
0$
0#
1(
0'
0&
0)
1*
x+
1,
1-
1.
0/
00
11
02
03
14
05
06
07
08
09
0:
0;
0<
1=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
1K
0L
0M
1N
$end
#20000
b0 !
0=
0K
0N
01
04
0(
0%
#50000
b10 !
b10000 "
18
1>
1L
1H
1;
1:
1D
1E
1N
1C
1/
12
11
14
1F
1(
1%
1&
1#
#70000
b0 !
b0 "
08
0>
0L
0H
0;
0:
0D
0E
0N
1I
0C
0/
02
10
13
01
04
0F
0(
0%
1'
1$
0&
0#
0I
00
03
0'
0$
#130000
b1000 "
15
1C
1/
12
1&
1#
#150000
b0 "
05
0C
0/
02
0&
0#
#1000000
