vendor_name = ModelSim
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/Testbench.vhdl
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/DUT.vhdl
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/res_station_updated.vhd
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/rs_rob_translator.vhd
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/pc_buffer.vhd
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/operand_translator.vhd
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/memory.vhd
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/Main_register_file.vhdl
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/flag_register_file.vhdl
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/fetch.vhd
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/decoder.vhd
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/branch_predictor.vhd
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/datapath.vhd
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/LS_Ex_Unit.vhd
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/Branch_Jump_Ex.vhd
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Desktop/GitHub/OOO-SuperScaler/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I\, output_vector[1], DUT, 1
