// Seed: 3488863449
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    input tri1 id_2,
    output uwire id_3,
    output uwire id_4#(.id_29(1'b0)),
    input wire id_5,
    output wor id_6,
    input tri0 id_7,
    output uwire id_8,
    input wire id_9,
    output tri0 id_10,
    output tri0 id_11,
    input uwire id_12
    , id_30,
    output tri0 id_13,
    input tri id_14,
    output wire id_15,
    output tri id_16,
    output wor id_17,
    output uwire id_18,
    input tri1 id_19,
    input wor id_20,
    output supply0 id_21,
    input wand id_22,
    output tri0 id_23,
    output wor id_24,
    input tri0 id_25,
    input uwire id_26,
    input tri id_27
);
  generate
    begin : LABEL_0
      begin : LABEL_0
        wire id_31;
        assign id_21 = id_7;
      end
    end
  endgenerate
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wand id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    input tri id_9
    , id_30,
    output wand id_10,
    output wand id_11,
    input tri0 id_12,
    input wire id_13
    , id_31,
    output wor id_14,
    input wand id_15,
    input tri id_16,
    input uwire id_17,
    output wand id_18,
    input supply1 id_19,
    input wor id_20,
    input wire id_21,
    inout supply1 id_22,
    output supply1 id_23,
    input wand id_24,
    input wor id_25,
    input tri id_26,
    output tri0 id_27,
    output tri id_28
);
  wire id_32;
  module_0 modCall_1 (
      id_4,
      id_23,
      id_19,
      id_6,
      id_3,
      id_9,
      id_14,
      id_19,
      id_14,
      id_12,
      id_14,
      id_10,
      id_25,
      id_5,
      id_8,
      id_6,
      id_5,
      id_3,
      id_23,
      id_1,
      id_2,
      id_5,
      id_2,
      id_18,
      id_10,
      id_7,
      id_2,
      id_21
  );
  assign modCall_1.type_40 = 0;
  wire id_33;
endmodule
