
FYP_241.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000761c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  08007730  08007730  00008730  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b28  08007b28  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007b28  08007b28  00008b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b30  08007b30  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b30  08007b30  00008b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007b34  08007b34  00008b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007b38  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  200001d4  08007d0c  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000470  08007d0c  00009470  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ca14  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f27  00000000  00000000  00015c11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c68  00000000  00000000  00017b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009a6  00000000  00000000  000187a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018765  00000000  00000000  00019146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f2da  00000000  00000000  000318ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008854b  00000000  00000000  00040b85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c90d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043dc  00000000  00000000  000c9114  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000cd4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007714 	.word	0x08007714

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007714 	.word	0x08007714

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000b68:	b4b0      	push	{r4, r5, r7}
 8000b6a:	b08f      	sub	sp, #60	@ 0x3c
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8000b70:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8000b76:	2307      	movs	r3, #7
 8000b78:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8000b7c:	2307      	movs	r3, #7
 8000b7e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8000b82:	2301      	movs	r3, #1
 8000b84:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 8000b88:	23ff      	movs	r3, #255	@ 0xff
 8000b8a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8000b8e:	2364      	movs	r3, #100	@ 0x64
 8000b90:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 8000b94:	2308      	movs	r3, #8
 8000b96:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	461d      	mov	r5, r3
 8000b9c:	f107 040c 	add.w	r4, r7, #12
 8000ba0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ba2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ba4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ba6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ba8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000bac:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	373c      	adds	r7, #60	@ 0x3c
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bcb0      	pop	{r4, r5, r7}
 8000bb8:	4770      	bx	lr

08000bba <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b084      	sub	sp, #16
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
 8000bc2:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f000 f9ff 	bl	8000fca <LoRa_read>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	73bb      	strb	r3, [r7, #14]
	data = read;
 8000bd0:	7bbb      	ldrb	r3, [r7, #14]
 8000bd2:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d107      	bne.n	8000bea <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8000bda:	7bbb      	ldrb	r3, [r7, #14]
 8000bdc:	f023 0307 	bic.w	r3, r3, #7
 8000be0:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2200      	movs	r2, #0
 8000be6:	61da      	str	r2, [r3, #28]
 8000be8:	e03e      	b.n	8000c68 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d10c      	bne.n	8000c0a <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8000bf0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000bf4:	f023 0307 	bic.w	r3, r3, #7
 8000bf8:	b25b      	sxtb	r3, r3
 8000bfa:	f043 0301 	orr.w	r3, r3, #1
 8000bfe:	b25b      	sxtb	r3, r3
 8000c00:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2201      	movs	r2, #1
 8000c06:	61da      	str	r2, [r3, #28]
 8000c08:	e02e      	b.n	8000c68 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	2b03      	cmp	r3, #3
 8000c0e:	d10c      	bne.n	8000c2a <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8000c10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c14:	f023 0307 	bic.w	r3, r3, #7
 8000c18:	b25b      	sxtb	r3, r3
 8000c1a:	f043 0303 	orr.w	r3, r3, #3
 8000c1e:	b25b      	sxtb	r3, r3
 8000c20:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2203      	movs	r2, #3
 8000c26:	61da      	str	r2, [r3, #28]
 8000c28:	e01e      	b.n	8000c68 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	2b05      	cmp	r3, #5
 8000c2e:	d10c      	bne.n	8000c4a <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8000c30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c34:	f023 0307 	bic.w	r3, r3, #7
 8000c38:	b25b      	sxtb	r3, r3
 8000c3a:	f043 0305 	orr.w	r3, r3, #5
 8000c3e:	b25b      	sxtb	r3, r3
 8000c40:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2205      	movs	r2, #5
 8000c46:	61da      	str	r2, [r3, #28]
 8000c48:	e00e      	b.n	8000c68 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	2b06      	cmp	r3, #6
 8000c4e:	d10b      	bne.n	8000c68 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8000c50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c54:	f023 0307 	bic.w	r3, r3, #7
 8000c58:	b25b      	sxtb	r3, r3
 8000c5a:	f043 0306 	orr.w	r3, r3, #6
 8000c5e:	b25b      	sxtb	r3, r3
 8000c60:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2206      	movs	r2, #6
 8000c66:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8000c68:	7bfb      	ldrb	r3, [r7, #15]
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	6878      	ldr	r0, [r7, #4]
 8000c70:	f000 f9c5 	bl	8000ffe <LoRa_write>
	//HAL_Delay(10);
}
 8000c74:	bf00      	nop
 8000c76:	3710      	adds	r7, #16
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b084      	sub	sp, #16
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	60f8      	str	r0, [r7, #12]
 8000c84:	60b9      	str	r1, [r7, #8]
 8000c86:	603b      	str	r3, [r7, #0]
 8000c88:	4613      	mov	r3, r2
 8000c8a:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	6818      	ldr	r0, [r3, #0]
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	889b      	ldrh	r3, [r3, #4]
 8000c94:	2200      	movs	r2, #0
 8000c96:	4619      	mov	r1, r3
 8000c98:	f001 fab8 	bl	800220c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	6998      	ldr	r0, [r3, #24]
 8000ca0:	88fa      	ldrh	r2, [r7, #6]
 8000ca2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ca6:	68b9      	ldr	r1, [r7, #8]
 8000ca8:	f003 f952 	bl	8003f50 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000cac:	bf00      	nop
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	699b      	ldr	r3, [r3, #24]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f003 fd52 	bl	800475c <HAL_SPI_GetState>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b01      	cmp	r3, #1
 8000cbc:	d1f7      	bne.n	8000cae <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	6998      	ldr	r0, [r3, #24]
 8000cc2:	8b3a      	ldrh	r2, [r7, #24]
 8000cc4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000cc8:	6839      	ldr	r1, [r7, #0]
 8000cca:	f003 fa85 	bl	80041d8 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000cce:	bf00      	nop
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f003 fd41 	bl	800475c <HAL_SPI_GetState>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d1f7      	bne.n	8000cd0 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	6818      	ldr	r0, [r3, #0]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	889b      	ldrh	r3, [r3, #4]
 8000ce8:	2201      	movs	r2, #1
 8000cea:	4619      	mov	r1, r3
 8000cec:	f001 fa8e 	bl	800220c <HAL_GPIO_WritePin>
}
 8000cf0:	bf00      	nop
 8000cf2:	3710      	adds	r7, #16
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	60f8      	str	r0, [r7, #12]
 8000d00:	60b9      	str	r1, [r7, #8]
 8000d02:	603b      	str	r3, [r7, #0]
 8000d04:	4613      	mov	r3, r2
 8000d06:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	6818      	ldr	r0, [r3, #0]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	889b      	ldrh	r3, [r3, #4]
 8000d10:	2200      	movs	r2, #0
 8000d12:	4619      	mov	r1, r3
 8000d14:	f001 fa7a 	bl	800220c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	6998      	ldr	r0, [r3, #24]
 8000d1c:	88fa      	ldrh	r2, [r7, #6]
 8000d1e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d22:	68b9      	ldr	r1, [r7, #8]
 8000d24:	f003 f914 	bl	8003f50 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000d28:	bf00      	nop
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	699b      	ldr	r3, [r3, #24]
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f003 fd14 	bl	800475c <HAL_SPI_GetState>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d1f7      	bne.n	8000d2a <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	6998      	ldr	r0, [r3, #24]
 8000d3e:	8b3a      	ldrh	r2, [r7, #24]
 8000d40:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d44:	6839      	ldr	r1, [r7, #0]
 8000d46:	f003 f903 	bl	8003f50 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000d4a:	bf00      	nop
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f003 fd03 	bl	800475c <HAL_SPI_GetState>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d1f7      	bne.n	8000d4c <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	6818      	ldr	r0, [r3, #0]
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	889b      	ldrh	r3, [r3, #4]
 8000d64:	2201      	movs	r2, #1
 8000d66:	4619      	mov	r1, r3
 8000d68:	f001 fa50 	bl	800220c <HAL_GPIO_WritePin>
}
 8000d6c:	bf00      	nop
 8000d6e:	3710      	adds	r7, #16
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8000d80:	2126      	movs	r1, #38	@ 0x26
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f000 f921 	bl	8000fca <LoRa_read>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	73bb      	strb	r3, [r7, #14]

	if(value)
 8000d8c:	78fb      	ldrb	r3, [r7, #3]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d004      	beq.n	8000d9c <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8000d92:	7bbb      	ldrb	r3, [r7, #14]
 8000d94:	f043 0308 	orr.w	r3, r3, #8
 8000d98:	73fb      	strb	r3, [r7, #15]
 8000d9a:	e003      	b.n	8000da4 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8000d9c:	7bbb      	ldrb	r3, [r7, #14]
 8000d9e:	f023 0308 	bic.w	r3, r3, #8
 8000da2:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	461a      	mov	r2, r3
 8000da8:	2126      	movs	r1, #38	@ 0x26
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f000 f927 	bl	8000ffe <LoRa_write>
	HAL_Delay(10);
 8000db0:	200a      	movs	r0, #10
 8000db2:	f000 ff75 	bl	8001ca0 <HAL_Delay>
}
 8000db6:	bf00      	nop
 8000db8:	3710      	adds	r7, #16
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b096      	sub	sp, #88	@ 0x58
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000dc8:	4a17      	ldr	r2, [pc, #92]	@ (8000e28 <LoRa_setAutoLDO+0x68>)
 8000dca:	f107 0308 	add.w	r3, r7, #8
 8000dce:	4611      	mov	r1, r2
 8000dd0:	2250      	movs	r2, #80	@ 0x50
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f004 fe01 	bl	80059da <memcpy>

	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000dde:	461a      	mov	r2, r3
 8000de0:	2301      	movs	r3, #1
 8000de2:	4093      	lsls	r3, r2
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff fb0d 	bl	8000404 <__aeabi_i2d>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000df0:	00db      	lsls	r3, r3, #3
 8000df2:	3358      	adds	r3, #88	@ 0x58
 8000df4:	443b      	add	r3, r7
 8000df6:	3b50      	subs	r3, #80	@ 0x50
 8000df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dfc:	f7ff fc96 	bl	800072c <__aeabi_ddiv>
 8000e00:	4602      	mov	r2, r0
 8000e02:	460b      	mov	r3, r1
 8000e04:	4610      	mov	r0, r2
 8000e06:	4619      	mov	r1, r3
 8000e08:	f7ff fe16 	bl	8000a38 <__aeabi_d2iz>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b10      	cmp	r3, #16
 8000e10:	bfcc      	ite	gt
 8000e12:	2301      	movgt	r3, #1
 8000e14:	2300      	movle	r3, #0
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	4619      	mov	r1, r3
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f7ff ffaa 	bl	8000d74 <LoRa_setLowDaraRateOptimization>
}
 8000e20:	bf00      	nop
 8000e22:	3758      	adds	r7, #88	@ 0x58
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	08007730 	.word	0x08007730

08000e2c <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	04db      	lsls	r3, r3, #19
 8000e3a:	115b      	asrs	r3, r3, #5
 8000e3c:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	0c1b      	lsrs	r3, r3, #16
 8000e42:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8000e44:	7afb      	ldrb	r3, [r7, #11]
 8000e46:	461a      	mov	r2, r3
 8000e48:	2106      	movs	r1, #6
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	f000 f8d7 	bl	8000ffe <LoRa_write>
	HAL_Delay(5);
 8000e50:	2005      	movs	r0, #5
 8000e52:	f000 ff25 	bl	8001ca0 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	0a1b      	lsrs	r3, r3, #8
 8000e5a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8000e5c:	7afb      	ldrb	r3, [r7, #11]
 8000e5e:	461a      	mov	r2, r3
 8000e60:	2107      	movs	r1, #7
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f000 f8cb 	bl	8000ffe <LoRa_write>
	HAL_Delay(5);
 8000e68:	2005      	movs	r0, #5
 8000e6a:	f000 ff19 	bl	8001ca0 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8000e72:	7afb      	ldrb	r3, [r7, #11]
 8000e74:	461a      	mov	r2, r3
 8000e76:	2108      	movs	r1, #8
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f000 f8c0 	bl	8000ffe <LoRa_write>
	HAL_Delay(5);
 8000e7e:	2005      	movs	r0, #5
 8000e80:	f000 ff0e 	bl	8001ca0 <HAL_Delay>
}
 8000e84:	bf00      	nop
 8000e86:	3710      	adds	r7, #16
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	2b0c      	cmp	r3, #12
 8000e9a:	dd01      	ble.n	8000ea0 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8000e9c:	230c      	movs	r3, #12
 8000e9e:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	2b06      	cmp	r3, #6
 8000ea4:	dc01      	bgt.n	8000eaa <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8000ea6:	2307      	movs	r3, #7
 8000ea8:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8000eaa:	211e      	movs	r1, #30
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f000 f88c 	bl	8000fca <LoRa_read>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8000eb6:	200a      	movs	r0, #10
 8000eb8:	f000 fef2 	bl	8001ca0 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	011b      	lsls	r3, r3, #4
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	7bfb      	ldrb	r3, [r7, #15]
 8000ec6:	f003 030f 	and.w	r3, r3, #15
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	4413      	add	r3, r2
 8000ece:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8000ed0:	7bbb      	ldrb	r3, [r7, #14]
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	211e      	movs	r1, #30
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f000 f891 	bl	8000ffe <LoRa_write>
	HAL_Delay(10);
 8000edc:	200a      	movs	r0, #10
 8000ede:	f000 fedf 	bl	8001ca0 <HAL_Delay>

	LoRa_setAutoLDO(_LoRa);
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f7ff ff6c 	bl	8000dc0 <LoRa_setAutoLDO>
}
 8000ee8:	bf00      	nop
 8000eea:	3710      	adds	r7, #16
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	460b      	mov	r3, r1
 8000efa:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8000efc:	78fb      	ldrb	r3, [r7, #3]
 8000efe:	461a      	mov	r2, r3
 8000f00:	2109      	movs	r1, #9
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f000 f87b 	bl	8000ffe <LoRa_write>
	HAL_Delay(10);
 8000f08:	200a      	movs	r0, #10
 8000f0a:	f000 fec9 	bl	8001ca0 <HAL_Delay>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
	...

08000f18 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	460b      	mov	r3, r1
 8000f22:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8000f24:	2300      	movs	r3, #0
 8000f26:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8000f28:	78fb      	ldrb	r3, [r7, #3]
 8000f2a:	2b2c      	cmp	r3, #44	@ 0x2c
 8000f2c:	d801      	bhi.n	8000f32 <LoRa_setOCP+0x1a>
		current = 45;
 8000f2e:	232d      	movs	r3, #45	@ 0x2d
 8000f30:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8000f32:	78fb      	ldrb	r3, [r7, #3]
 8000f34:	2bf0      	cmp	r3, #240	@ 0xf0
 8000f36:	d901      	bls.n	8000f3c <LoRa_setOCP+0x24>
		current = 240;
 8000f38:	23f0      	movs	r3, #240	@ 0xf0
 8000f3a:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8000f3c:	78fb      	ldrb	r3, [r7, #3]
 8000f3e:	2b78      	cmp	r3, #120	@ 0x78
 8000f40:	d809      	bhi.n	8000f56 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8000f42:	78fb      	ldrb	r3, [r7, #3]
 8000f44:	3b2d      	subs	r3, #45	@ 0x2d
 8000f46:	4a12      	ldr	r2, [pc, #72]	@ (8000f90 <LoRa_setOCP+0x78>)
 8000f48:	fb82 1203 	smull	r1, r2, r2, r3
 8000f4c:	1052      	asrs	r2, r2, #1
 8000f4e:	17db      	asrs	r3, r3, #31
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	73fb      	strb	r3, [r7, #15]
 8000f54:	e00b      	b.n	8000f6e <LoRa_setOCP+0x56>
	else if(current <= 240)
 8000f56:	78fb      	ldrb	r3, [r7, #3]
 8000f58:	2bf0      	cmp	r3, #240	@ 0xf0
 8000f5a:	d808      	bhi.n	8000f6e <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8000f5c:	78fb      	ldrb	r3, [r7, #3]
 8000f5e:	331e      	adds	r3, #30
 8000f60:	4a0b      	ldr	r2, [pc, #44]	@ (8000f90 <LoRa_setOCP+0x78>)
 8000f62:	fb82 1203 	smull	r1, r2, r2, r3
 8000f66:	1092      	asrs	r2, r2, #2
 8000f68:	17db      	asrs	r3, r3, #31
 8000f6a:	1ad3      	subs	r3, r2, r3
 8000f6c:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8000f6e:	7bfb      	ldrb	r3, [r7, #15]
 8000f70:	3320      	adds	r3, #32
 8000f72:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	461a      	mov	r2, r3
 8000f78:	210b      	movs	r1, #11
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f000 f83f 	bl	8000ffe <LoRa_write>
	HAL_Delay(10);
 8000f80:	200a      	movs	r0, #10
 8000f82:	f000 fe8d 	bl	8001ca0 <HAL_Delay>
}
 8000f86:	bf00      	nop
 8000f88:	3710      	adds	r7, #16
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	66666667 	.word	0x66666667

08000f94 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8000f9c:	211e      	movs	r1, #30
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f000 f813 	bl	8000fca <LoRa_read>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	f043 0307 	orr.w	r3, r3, #7
 8000fae:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 8000fb0:	7bbb      	ldrb	r3, [r7, #14]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	211e      	movs	r1, #30
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f000 f821 	bl	8000ffe <LoRa_write>
	HAL_Delay(10);
 8000fbc:	200a      	movs	r0, #10
 8000fbe:	f000 fe6f 	bl	8001ca0 <HAL_Delay>
}
 8000fc2:	bf00      	nop
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b086      	sub	sp, #24
 8000fce:	af02      	add	r7, sp, #8
 8000fd0:	6078      	str	r0, [r7, #4]
 8000fd2:	460b      	mov	r3, r1
 8000fd4:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8000fd6:	78fb      	ldrb	r3, [r7, #3]
 8000fd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8000fe0:	f107 030f 	add.w	r3, r7, #15
 8000fe4:	f107 010e 	add.w	r1, r7, #14
 8000fe8:	2201      	movs	r2, #1
 8000fea:	9200      	str	r2, [sp, #0]
 8000fec:	2201      	movs	r2, #1
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f7ff fe44 	bl	8000c7c <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8000ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b086      	sub	sp, #24
 8001002:	af02      	add	r7, sp, #8
 8001004:	6078      	str	r0, [r7, #4]
 8001006:	460b      	mov	r3, r1
 8001008:	70fb      	strb	r3, [r7, #3]
 800100a:	4613      	mov	r3, r2
 800100c:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 800100e:	78fb      	ldrb	r3, [r7, #3]
 8001010:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001014:	b2db      	uxtb	r3, r3
 8001016:	73bb      	strb	r3, [r7, #14]
	data = value;
 8001018:	78bb      	ldrb	r3, [r7, #2]
 800101a:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 800101c:	f107 030f 	add.w	r3, r7, #15
 8001020:	f107 010e 	add.w	r1, r7, #14
 8001024:	2201      	movs	r2, #1
 8001026:	9200      	str	r2, [sp, #0]
 8001028:	2201      	movs	r2, #1
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff fe64 	bl	8000cf8 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001030:	bf00      	nop
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]

	return 1;
 8001040:	2301      	movs	r3, #1
}
 8001042:	4618      	mov	r0, r3
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr

0800104c <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8001054:	2105      	movs	r1, #5
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f7ff fdaf 	bl	8000bba <LoRa_gotoMode>
}
 800105c:	bf00      	nop
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f7ff ffe3 	bl	8001038 <LoRa_isvalid>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	f000 8096 	beq.w	80011a6 <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 800107a:	2100      	movs	r1, #0
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff fd9c 	bl	8000bba <LoRa_gotoMode>
			HAL_Delay(10);
 8001082:	200a      	movs	r0, #10
 8001084:	f000 fe0c 	bl	8001ca0 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 8001088:	2101      	movs	r1, #1
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff ff9d 	bl	8000fca <LoRa_read>
 8001090:	4603      	mov	r3, r0
 8001092:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 8001094:	200a      	movs	r0, #10
 8001096:	f000 fe03 	bl	8001ca0 <HAL_Delay>
			data = read | 0x80;
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010a0:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 80010a2:	7bbb      	ldrb	r3, [r7, #14]
 80010a4:	461a      	mov	r2, r3
 80010a6:	2101      	movs	r1, #1
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff ffa8 	bl	8000ffe <LoRa_write>
			HAL_Delay(100);
 80010ae:	2064      	movs	r0, #100	@ 0x64
 80010b0:	f000 fdf6 	bl	8001ca0 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6a1b      	ldr	r3, [r3, #32]
 80010b8:	4619      	mov	r1, r3
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff feb6 	bl	8000e2c <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80010c6:	4619      	mov	r1, r3
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f7ff ff11 	bl	8000ef0 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80010d4:	4619      	mov	r1, r3
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f7ff ff1e 	bl	8000f18 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 80010dc:	2223      	movs	r2, #35	@ 0x23
 80010de:	210c      	movs	r1, #12
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff ff8c 	bl	8000ffe <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f7ff ff54 	bl	8000f94 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80010f2:	4619      	mov	r1, r3
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff fec9 	bl	8000e8c <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 80010fa:	22ff      	movs	r2, #255	@ 0xff
 80010fc:	211f      	movs	r1, #31
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff ff7d 	bl	8000ffe <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800110e:	011b      	lsls	r3, r3, #4
 8001110:	b2da      	uxtb	r2, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	b2db      	uxtb	r3, r3
 800111c:	4413      	add	r3, r2
 800111e:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8001120:	7bbb      	ldrb	r3, [r7, #14]
 8001122:	461a      	mov	r2, r3
 8001124:	211d      	movs	r1, #29
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff ff69 	bl	8000ffe <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff fe47 	bl	8000dc0 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001136:	0a1b      	lsrs	r3, r3, #8
 8001138:	b29b      	uxth	r3, r3
 800113a:	b2db      	uxtb	r3, r3
 800113c:	461a      	mov	r2, r3
 800113e:	2120      	movs	r1, #32
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ff5c 	bl	8000ffe <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800114a:	b2db      	uxtb	r3, r3
 800114c:	461a      	mov	r2, r3
 800114e:	2121      	movs	r1, #33	@ 0x21
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff ff54 	bl	8000ffe <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 8001156:	2140      	movs	r1, #64	@ 0x40
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff ff36 	bl	8000fca <LoRa_read>
 800115e:	4603      	mov	r3, r0
 8001160:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8001162:	7bfb      	ldrb	r3, [r7, #15]
 8001164:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 8001168:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 800116a:	7bbb      	ldrb	r3, [r7, #14]
 800116c:	461a      	mov	r2, r3
 800116e:	2140      	movs	r1, #64	@ 0x40
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7ff ff44 	bl	8000ffe <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001176:	2101      	movs	r1, #1
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f7ff fd1e 	bl	8000bba <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2201      	movs	r2, #1
 8001182:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 8001184:	200a      	movs	r0, #10
 8001186:	f000 fd8b 	bl	8001ca0 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 800118a:	2142      	movs	r1, #66	@ 0x42
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff ff1c 	bl	8000fca <LoRa_read>
 8001192:	4603      	mov	r3, r0
 8001194:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 8001196:	7bfb      	ldrb	r3, [r7, #15]
 8001198:	2b12      	cmp	r3, #18
 800119a:	d101      	bne.n	80011a0 <LoRa_init+0x13c>
				return LORA_OK;
 800119c:	23c8      	movs	r3, #200	@ 0xc8
 800119e:	e004      	b.n	80011aa <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 80011a0:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 80011a4:	e001      	b.n	80011aa <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 80011a6:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
	...

080011b4 <__io_putchar>:
LoRa myLoRa;
uint8_t LoRa_stat = 0;
uint8_t RxBuffer[128];

int __io_putchar(int ch)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  uint8_t temp = ch;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Transmit(&huart1, &temp, 1, HAL_MAX_DELAY);
 80011c2:	f107 010f 	add.w	r1, r7, #15
 80011c6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ca:	2201      	movs	r2, #1
 80011cc:	4803      	ldr	r0, [pc, #12]	@ (80011dc <__io_putchar+0x28>)
 80011ce:	f003 fc2e 	bl	8004a2e <HAL_UART_Transmit>
  return ch;
 80011d2:	687b      	ldr	r3, [r7, #4]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	3710      	adds	r7, #16
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	2000029c 	.word	0x2000029c

080011e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e0:	b5b0      	push	{r4, r5, r7, lr}
 80011e2:	b0ce      	sub	sp, #312	@ 0x138
 80011e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e6:	f000 fcf9 	bl	8001bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ea:	f000 f8b5 	bl	8001358 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ee:	f000 f97d 	bl	80014ec <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80011f2:	f000 f951 	bl	8001498 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80011f6:	f000 f919 	bl	800142c <MX_SPI1_Init>
  MX_I2C2_Init();
 80011fa:	f000 f8e9 	bl	80013d0 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  hdc1080_init(&hi2c2,Temperature_Resolution_14_bit,Humidity_Resolution_14_bit);
 80011fe:	2200      	movs	r2, #0
 8001200:	2100      	movs	r1, #0
 8001202:	484b      	ldr	r0, [pc, #300]	@ (8001330 <main+0x150>)
 8001204:	f000 fc2f 	bl	8001a66 <hdc1080_init>
  HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, 1);
 8001208:	2201      	movs	r2, #1
 800120a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800120e:	4849      	ldr	r0, [pc, #292]	@ (8001334 <main+0x154>)
 8001210:	f000 fffc 	bl	800220c <HAL_GPIO_WritePin>
  myLoRa = newLoRa();
 8001214:	4c48      	ldr	r4, [pc, #288]	@ (8001338 <main+0x158>)
 8001216:	463b      	mov	r3, r7
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff fca5 	bl	8000b68 <newLoRa>
 800121e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001222:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001226:	461d      	mov	r5, r3
 8001228:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800122a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800122c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800122e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001230:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001234:	e884 0007 	stmia.w	r4, {r0, r1, r2}

  myLoRa.CS_port         = NSS_GPIO_Port;
 8001238:	4b3f      	ldr	r3, [pc, #252]	@ (8001338 <main+0x158>)
 800123a:	4a40      	ldr	r2, [pc, #256]	@ (800133c <main+0x15c>)
 800123c:	601a      	str	r2, [r3, #0]
  myLoRa.CS_pin          = NSS_Pin;
 800123e:	4b3e      	ldr	r3, [pc, #248]	@ (8001338 <main+0x158>)
 8001240:	2201      	movs	r2, #1
 8001242:	809a      	strh	r2, [r3, #4]
  myLoRa.reset_port      = RST_GPIO_Port;
 8001244:	4b3c      	ldr	r3, [pc, #240]	@ (8001338 <main+0x158>)
 8001246:	4a3d      	ldr	r2, [pc, #244]	@ (800133c <main+0x15c>)
 8001248:	609a      	str	r2, [r3, #8]
  myLoRa.reset_pin       = RST_Pin;
 800124a:	4b3b      	ldr	r3, [pc, #236]	@ (8001338 <main+0x158>)
 800124c:	2202      	movs	r2, #2
 800124e:	819a      	strh	r2, [r3, #12]
  myLoRa.DIO0_port       = DIO0_GPIO_Port;
 8001250:	4b39      	ldr	r3, [pc, #228]	@ (8001338 <main+0x158>)
 8001252:	4a3b      	ldr	r2, [pc, #236]	@ (8001340 <main+0x160>)
 8001254:	611a      	str	r2, [r3, #16]
  myLoRa.DIO0_pin        = DIO0_Pin;
 8001256:	4b38      	ldr	r3, [pc, #224]	@ (8001338 <main+0x158>)
 8001258:	2210      	movs	r2, #16
 800125a:	829a      	strh	r2, [r3, #20]
  myLoRa.hSPIx           = &hspi1;
 800125c:	4b36      	ldr	r3, [pc, #216]	@ (8001338 <main+0x158>)
 800125e:	4a39      	ldr	r2, [pc, #228]	@ (8001344 <main+0x164>)
 8001260:	619a      	str	r2, [r3, #24]


  myLoRa.frequency             = 433;             // default = 433 MHz
 8001262:	4b35      	ldr	r3, [pc, #212]	@ (8001338 <main+0x158>)
 8001264:	f240 12b1 	movw	r2, #433	@ 0x1b1
 8001268:	621a      	str	r2, [r3, #32]
  myLoRa.spredingFactor        = SF_7;            // default = SF_7
 800126a:	4b33      	ldr	r3, [pc, #204]	@ (8001338 <main+0x158>)
 800126c:	2207      	movs	r2, #7
 800126e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  myLoRa.bandWidth             = BW_125KHz;       // default = BW_125KHz
 8001272:	4b31      	ldr	r3, [pc, #196]	@ (8001338 <main+0x158>)
 8001274:	2207      	movs	r2, #7
 8001276:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  myLoRa.crcRate               = CR_4_5;          // default = CR_4_5
 800127a:	4b2f      	ldr	r3, [pc, #188]	@ (8001338 <main+0x158>)
 800127c:	2201      	movs	r2, #1
 800127e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  myLoRa.power                 = POWER_20db;      // default = 20db
 8001282:	4b2d      	ldr	r3, [pc, #180]	@ (8001338 <main+0x158>)
 8001284:	22ff      	movs	r2, #255	@ 0xff
 8001286:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  myLoRa.overCurrentProtection = 100;             // default = 100 mA
 800128a:	4b2b      	ldr	r3, [pc, #172]	@ (8001338 <main+0x158>)
 800128c:	2264      	movs	r2, #100	@ 0x64
 800128e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  myLoRa.preamble              = 8;              // default = 8;
 8001292:	4b29      	ldr	r3, [pc, #164]	@ (8001338 <main+0x158>)
 8001294:	2208      	movs	r2, #8
 8001296:	851a      	strh	r2, [r3, #40]	@ 0x28


  if(LoRa_init(&myLoRa)==LORA_OK){
 8001298:	4827      	ldr	r0, [pc, #156]	@ (8001338 <main+0x158>)
 800129a:	f7ff fee3 	bl	8001064 <LoRa_init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2bc8      	cmp	r3, #200	@ 0xc8
 80012a2:	d108      	bne.n	80012b6 <main+0xd6>
	  LoRa_stat = 1;
 80012a4:	4b28      	ldr	r3, [pc, #160]	@ (8001348 <main+0x168>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, 0);
 80012aa:	2200      	movs	r2, #0
 80012ac:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012b0:	4820      	ldr	r0, [pc, #128]	@ (8001334 <main+0x154>)
 80012b2:	f000 ffab 	bl	800220c <HAL_GPIO_WritePin>
  }

  LoRa_startReceiving(&myLoRa);
 80012b6:	4820      	ldr	r0, [pc, #128]	@ (8001338 <main+0x158>)
 80012b8:	f7ff fec8 	bl	800104c <LoRa_startReceiving>

  uint8_t TxBuffer[128];
  TxBuffer[0] = 'k';
 80012bc:	236b      	movs	r3, #107	@ 0x6b
 80012be:	f887 30b0 	strb.w	r3, [r7, #176]	@ 0xb0
  TxBuffer[1] = 'n';
 80012c2:	236e      	movs	r3, #110	@ 0x6e
 80012c4:	f887 30b1 	strb.w	r3, [r7, #177]	@ 0xb1
  TxBuffer[2] = 'G';
 80012c8:	2347      	movs	r3, #71	@ 0x47
 80012ca:	f887 30b2 	strb.w	r3, [r7, #178]	@ 0xb2

  uint8_t TxBuffer_1[128];
  TxBuffer_1[0] = 'H';
 80012ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012d2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012d6:	2248      	movs	r2, #72	@ 0x48
 80012d8:	701a      	strb	r2, [r3, #0]
  TxBuffer_1[1] = 'E';
 80012da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012de:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012e2:	2245      	movs	r2, #69	@ 0x45
 80012e4:	705a      	strb	r2, [r3, #1]
  TxBuffer_1[2] = 'L';
 80012e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012ea:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012ee:	224c      	movs	r2, #76	@ 0x4c
 80012f0:	709a      	strb	r2, [r3, #2]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		hdc1080_start_measurement(&hi2c2,(float*)&temp,(uint8_t*)&humi);
 80012f2:	4a16      	ldr	r2, [pc, #88]	@ (800134c <main+0x16c>)
 80012f4:	4916      	ldr	r1, [pc, #88]	@ (8001350 <main+0x170>)
 80012f6:	480e      	ldr	r0, [pc, #56]	@ (8001330 <main+0x150>)
 80012f8:	f000 fbf2 	bl	8001ae0 <hdc1080_start_measurement>

		printf("%.2f,%d\n",temp,humi);
 80012fc:	4b14      	ldr	r3, [pc, #80]	@ (8001350 <main+0x170>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff f891 	bl	8000428 <__aeabi_f2d>
 8001306:	4602      	mov	r2, r0
 8001308:	460b      	mov	r3, r1
 800130a:	4910      	ldr	r1, [pc, #64]	@ (800134c <main+0x16c>)
 800130c:	7809      	ldrb	r1, [r1, #0]
 800130e:	b2c9      	uxtb	r1, r1
 8001310:	9100      	str	r1, [sp, #0]
 8001312:	4810      	ldr	r0, [pc, #64]	@ (8001354 <main+0x174>)
 8001314:	f004 fa7e 	bl	8005814 <iprintf>

		HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8001318:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800131c:	4805      	ldr	r0, [pc, #20]	@ (8001334 <main+0x154>)
 800131e:	f000 ff8d 	bl	800223c <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 8001322:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001326:	f000 fcbb 	bl	8001ca0 <HAL_Delay>
  {
 800132a:	bf00      	nop
 800132c:	e7e1      	b.n	80012f2 <main+0x112>
 800132e:	bf00      	nop
 8001330:	200001f0 	.word	0x200001f0
 8001334:	40011000 	.word	0x40011000
 8001338:	200002e4 	.word	0x200002e4
 800133c:	40010c00 	.word	0x40010c00
 8001340:	40010800 	.word	0x40010800
 8001344:	20000244 	.word	0x20000244
 8001348:	20000310 	.word	0x20000310
 800134c:	20000318 	.word	0x20000318
 8001350:	20000314 	.word	0x20000314
 8001354:	08007780 	.word	0x08007780

08001358 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b090      	sub	sp, #64	@ 0x40
 800135c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800135e:	f107 0318 	add.w	r3, r7, #24
 8001362:	2228      	movs	r2, #40	@ 0x28
 8001364:	2100      	movs	r1, #0
 8001366:	4618      	mov	r0, r3
 8001368:	f004 faa9 	bl	80058be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800136c:	1d3b      	adds	r3, r7, #4
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]
 8001378:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800137a:	2302      	movs	r3, #2
 800137c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800137e:	2301      	movs	r3, #1
 8001380:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001382:	2310      	movs	r3, #16
 8001384:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001386:	2300      	movs	r3, #0
 8001388:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138a:	f107 0318 	add.w	r3, r7, #24
 800138e:	4618      	mov	r0, r3
 8001390:	f002 f94a 	bl	8003628 <HAL_RCC_OscConfig>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800139a:	f000 f937 	bl	800160c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800139e:	230f      	movs	r3, #15
 80013a0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a6:	2300      	movs	r3, #0
 80013a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	2100      	movs	r1, #0
 80013b6:	4618      	mov	r0, r3
 80013b8:	f002 fbb8 	bl	8003b2c <HAL_RCC_ClockConfig>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80013c2:	f000 f923 	bl	800160c <Error_Handler>
  }
}
 80013c6:	bf00      	nop
 80013c8:	3740      	adds	r7, #64	@ 0x40
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80013d4:	4b12      	ldr	r3, [pc, #72]	@ (8001420 <MX_I2C2_Init+0x50>)
 80013d6:	4a13      	ldr	r2, [pc, #76]	@ (8001424 <MX_I2C2_Init+0x54>)
 80013d8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80013da:	4b11      	ldr	r3, [pc, #68]	@ (8001420 <MX_I2C2_Init+0x50>)
 80013dc:	4a12      	ldr	r2, [pc, #72]	@ (8001428 <MX_I2C2_Init+0x58>)
 80013de:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <MX_I2C2_Init+0x50>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80013e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001420 <MX_I2C2_Init+0x50>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <MX_I2C2_Init+0x50>)
 80013ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013f2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <MX_I2C2_Init+0x50>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80013fa:	4b09      	ldr	r3, [pc, #36]	@ (8001420 <MX_I2C2_Init+0x50>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001400:	4b07      	ldr	r3, [pc, #28]	@ (8001420 <MX_I2C2_Init+0x50>)
 8001402:	2200      	movs	r2, #0
 8001404:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001406:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <MX_I2C2_Init+0x50>)
 8001408:	2200      	movs	r2, #0
 800140a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800140c:	4804      	ldr	r0, [pc, #16]	@ (8001420 <MX_I2C2_Init+0x50>)
 800140e:	f000 ff47 	bl	80022a0 <HAL_I2C_Init>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001418:	f000 f8f8 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800141c:	bf00      	nop
 800141e:	bd80      	pop	{r7, pc}
 8001420:	200001f0 	.word	0x200001f0
 8001424:	40005800 	.word	0x40005800
 8001428:	000186a0 	.word	0x000186a0

0800142c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001430:	4b17      	ldr	r3, [pc, #92]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001432:	4a18      	ldr	r2, [pc, #96]	@ (8001494 <MX_SPI1_Init+0x68>)
 8001434:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001436:	4b16      	ldr	r3, [pc, #88]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001438:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800143c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800143e:	4b14      	ldr	r3, [pc, #80]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001444:	4b12      	ldr	r3, [pc, #72]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001446:	2200      	movs	r2, #0
 8001448:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800144a:	4b11      	ldr	r3, [pc, #68]	@ (8001490 <MX_SPI1_Init+0x64>)
 800144c:	2200      	movs	r2, #0
 800144e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001450:	4b0f      	ldr	r3, [pc, #60]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001452:	2200      	movs	r2, #0
 8001454:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001456:	4b0e      	ldr	r3, [pc, #56]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001458:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800145c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800145e:	4b0c      	ldr	r3, [pc, #48]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001460:	2200      	movs	r2, #0
 8001462:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001464:	4b0a      	ldr	r3, [pc, #40]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001466:	2200      	movs	r2, #0
 8001468:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800146a:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <MX_SPI1_Init+0x64>)
 800146c:	2200      	movs	r2, #0
 800146e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001470:	4b07      	ldr	r3, [pc, #28]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001472:	2200      	movs	r2, #0
 8001474:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001476:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <MX_SPI1_Init+0x64>)
 8001478:	220a      	movs	r2, #10
 800147a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800147c:	4804      	ldr	r0, [pc, #16]	@ (8001490 <MX_SPI1_Init+0x64>)
 800147e:	f002 fce3 	bl	8003e48 <HAL_SPI_Init>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001488:	f000 f8c0 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000244 	.word	0x20000244
 8001494:	40013000 	.word	0x40013000

08001498 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800149c:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <MX_USART1_UART_Init+0x4c>)
 800149e:	4a12      	ldr	r2, [pc, #72]	@ (80014e8 <MX_USART1_UART_Init+0x50>)
 80014a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <MX_USART1_UART_Init+0x4c>)
 80014a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014aa:	4b0e      	ldr	r3, [pc, #56]	@ (80014e4 <MX_USART1_UART_Init+0x4c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014b0:	4b0c      	ldr	r3, [pc, #48]	@ (80014e4 <MX_USART1_UART_Init+0x4c>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014b6:	4b0b      	ldr	r3, [pc, #44]	@ (80014e4 <MX_USART1_UART_Init+0x4c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014bc:	4b09      	ldr	r3, [pc, #36]	@ (80014e4 <MX_USART1_UART_Init+0x4c>)
 80014be:	220c      	movs	r2, #12
 80014c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014c2:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <MX_USART1_UART_Init+0x4c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c8:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <MX_USART1_UART_Init+0x4c>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014ce:	4805      	ldr	r0, [pc, #20]	@ (80014e4 <MX_USART1_UART_Init+0x4c>)
 80014d0:	f003 fa5d 	bl	800498e <HAL_UART_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014da:	f000 f897 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	2000029c 	.word	0x2000029c
 80014e8:	40013800 	.word	0x40013800

080014ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b088      	sub	sp, #32
 80014f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f2:	f107 0310 	add.w	r3, r7, #16
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001500:	4b31      	ldr	r3, [pc, #196]	@ (80015c8 <MX_GPIO_Init+0xdc>)
 8001502:	699b      	ldr	r3, [r3, #24]
 8001504:	4a30      	ldr	r2, [pc, #192]	@ (80015c8 <MX_GPIO_Init+0xdc>)
 8001506:	f043 0310 	orr.w	r3, r3, #16
 800150a:	6193      	str	r3, [r2, #24]
 800150c:	4b2e      	ldr	r3, [pc, #184]	@ (80015c8 <MX_GPIO_Init+0xdc>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	f003 0310 	and.w	r3, r3, #16
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001518:	4b2b      	ldr	r3, [pc, #172]	@ (80015c8 <MX_GPIO_Init+0xdc>)
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	4a2a      	ldr	r2, [pc, #168]	@ (80015c8 <MX_GPIO_Init+0xdc>)
 800151e:	f043 0304 	orr.w	r3, r3, #4
 8001522:	6193      	str	r3, [r2, #24]
 8001524:	4b28      	ldr	r3, [pc, #160]	@ (80015c8 <MX_GPIO_Init+0xdc>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	f003 0304 	and.w	r3, r3, #4
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001530:	4b25      	ldr	r3, [pc, #148]	@ (80015c8 <MX_GPIO_Init+0xdc>)
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	4a24      	ldr	r2, [pc, #144]	@ (80015c8 <MX_GPIO_Init+0xdc>)
 8001536:	f043 0308 	orr.w	r3, r3, #8
 800153a:	6193      	str	r3, [r2, #24]
 800153c:	4b22      	ldr	r3, [pc, #136]	@ (80015c8 <MX_GPIO_Init+0xdc>)
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	f003 0308 	and.w	r3, r3, #8
 8001544:	607b      	str	r3, [r7, #4]
 8001546:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_RESET);
 8001548:	2200      	movs	r2, #0
 800154a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800154e:	481f      	ldr	r0, [pc, #124]	@ (80015cc <MX_GPIO_Init+0xe0>)
 8001550:	f000 fe5c 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RST_Pin, GPIO_PIN_SET);
 8001554:	2201      	movs	r2, #1
 8001556:	2103      	movs	r1, #3
 8001558:	481d      	ldr	r0, [pc, #116]	@ (80015d0 <MX_GPIO_Init+0xe4>)
 800155a:	f000 fe57 	bl	800220c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TEST_Pin */
  GPIO_InitStruct.Pin = TEST_Pin;
 800155e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001562:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001564:	2301      	movs	r3, #1
 8001566:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2302      	movs	r3, #2
 800156e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TEST_GPIO_Port, &GPIO_InitStruct);
 8001570:	f107 0310 	add.w	r3, r7, #16
 8001574:	4619      	mov	r1, r3
 8001576:	4815      	ldr	r0, [pc, #84]	@ (80015cc <MX_GPIO_Init+0xe0>)
 8001578:	f000 fcc4 	bl	8001f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 800157c:	2310      	movs	r3, #16
 800157e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001580:	4b14      	ldr	r3, [pc, #80]	@ (80015d4 <MX_GPIO_Init+0xe8>)
 8001582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001588:	f107 0310 	add.w	r3, r7, #16
 800158c:	4619      	mov	r1, r3
 800158e:	4812      	ldr	r0, [pc, #72]	@ (80015d8 <MX_GPIO_Init+0xec>)
 8001590:	f000 fcb8 	bl	8001f04 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RST_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RST_Pin;
 8001594:	2303      	movs	r3, #3
 8001596:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001598:	2301      	movs	r3, #1
 800159a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	2300      	movs	r3, #0
 800159e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a0:	2302      	movs	r3, #2
 80015a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a4:	f107 0310 	add.w	r3, r7, #16
 80015a8:	4619      	mov	r1, r3
 80015aa:	4809      	ldr	r0, [pc, #36]	@ (80015d0 <MX_GPIO_Init+0xe4>)
 80015ac:	f000 fcaa 	bl	8001f04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80015b0:	2200      	movs	r2, #0
 80015b2:	2100      	movs	r1, #0
 80015b4:	200a      	movs	r0, #10
 80015b6:	f000 fc6e 	bl	8001e96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80015ba:	200a      	movs	r0, #10
 80015bc:	f000 fc87 	bl	8001ece <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015c0:	bf00      	nop
 80015c2:	3720      	adds	r7, #32
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40021000 	.word	0x40021000
 80015cc:	40011000 	.word	0x40011000
 80015d0:	40010c00 	.word	0x40010c00
 80015d4:	10110000 	.word	0x10110000
 80015d8:	40010800 	.word	0x40010800

080015dc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == myLoRa.DIO0_pin){
 80015e6:	4b07      	ldr	r3, [pc, #28]	@ (8001604 <HAL_GPIO_EXTI_Callback+0x28>)
 80015e8:	8a9b      	ldrh	r3, [r3, #20]
 80015ea:	88fa      	ldrh	r2, [r7, #6]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d104      	bne.n	80015fa <HAL_GPIO_EXTI_Callback+0x1e>
		HAL_GPIO_TogglePin(TEST_GPIO_Port, TEST_Pin);
 80015f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015f4:	4804      	ldr	r0, [pc, #16]	@ (8001608 <HAL_GPIO_EXTI_Callback+0x2c>)
 80015f6:	f000 fe21 	bl	800223c <HAL_GPIO_TogglePin>
	}
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	200002e4 	.word	0x200002e4
 8001608:	40011000 	.word	0x40011000

0800160c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001610:	b672      	cpsid	i
}
 8001612:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001614:	bf00      	nop
 8001616:	e7fd      	b.n	8001614 <Error_Handler+0x8>

08001618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800161e:	4b15      	ldr	r3, [pc, #84]	@ (8001674 <HAL_MspInit+0x5c>)
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	4a14      	ldr	r2, [pc, #80]	@ (8001674 <HAL_MspInit+0x5c>)
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	6193      	str	r3, [r2, #24]
 800162a:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <HAL_MspInit+0x5c>)
 800162c:	699b      	ldr	r3, [r3, #24]
 800162e:	f003 0301 	and.w	r3, r3, #1
 8001632:	60bb      	str	r3, [r7, #8]
 8001634:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001636:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <HAL_MspInit+0x5c>)
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	4a0e      	ldr	r2, [pc, #56]	@ (8001674 <HAL_MspInit+0x5c>)
 800163c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001640:	61d3      	str	r3, [r2, #28]
 8001642:	4b0c      	ldr	r3, [pc, #48]	@ (8001674 <HAL_MspInit+0x5c>)
 8001644:	69db      	ldr	r3, [r3, #28]
 8001646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800164e:	4b0a      	ldr	r3, [pc, #40]	@ (8001678 <HAL_MspInit+0x60>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	4a04      	ldr	r2, [pc, #16]	@ (8001678 <HAL_MspInit+0x60>)
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800166a:	bf00      	nop
 800166c:	3714      	adds	r7, #20
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr
 8001674:	40021000 	.word	0x40021000
 8001678:	40010000 	.word	0x40010000

0800167c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b088      	sub	sp, #32
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001684:	f107 0310 	add.w	r3, r7, #16
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a16      	ldr	r2, [pc, #88]	@ (80016f0 <HAL_I2C_MspInit+0x74>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d124      	bne.n	80016e6 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800169c:	4b15      	ldr	r3, [pc, #84]	@ (80016f4 <HAL_I2C_MspInit+0x78>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	4a14      	ldr	r2, [pc, #80]	@ (80016f4 <HAL_I2C_MspInit+0x78>)
 80016a2:	f043 0308 	orr.w	r3, r3, #8
 80016a6:	6193      	str	r3, [r2, #24]
 80016a8:	4b12      	ldr	r3, [pc, #72]	@ (80016f4 <HAL_I2C_MspInit+0x78>)
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	f003 0308 	and.w	r3, r3, #8
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80016b4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80016b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ba:	2312      	movs	r3, #18
 80016bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016be:	2303      	movs	r3, #3
 80016c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c2:	f107 0310 	add.w	r3, r7, #16
 80016c6:	4619      	mov	r1, r3
 80016c8:	480b      	ldr	r0, [pc, #44]	@ (80016f8 <HAL_I2C_MspInit+0x7c>)
 80016ca:	f000 fc1b 	bl	8001f04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80016ce:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <HAL_I2C_MspInit+0x78>)
 80016d0:	69db      	ldr	r3, [r3, #28]
 80016d2:	4a08      	ldr	r2, [pc, #32]	@ (80016f4 <HAL_I2C_MspInit+0x78>)
 80016d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016d8:	61d3      	str	r3, [r2, #28]
 80016da:	4b06      	ldr	r3, [pc, #24]	@ (80016f4 <HAL_I2C_MspInit+0x78>)
 80016dc:	69db      	ldr	r3, [r3, #28]
 80016de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016e2:	60bb      	str	r3, [r7, #8]
 80016e4:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 80016e6:	bf00      	nop
 80016e8:	3720      	adds	r7, #32
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40005800 	.word	0x40005800
 80016f4:	40021000 	.word	0x40021000
 80016f8:	40010c00 	.word	0x40010c00

080016fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]
 8001710:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a1b      	ldr	r2, [pc, #108]	@ (8001784 <HAL_SPI_MspInit+0x88>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d12f      	bne.n	800177c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800171c:	4b1a      	ldr	r3, [pc, #104]	@ (8001788 <HAL_SPI_MspInit+0x8c>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	4a19      	ldr	r2, [pc, #100]	@ (8001788 <HAL_SPI_MspInit+0x8c>)
 8001722:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001726:	6193      	str	r3, [r2, #24]
 8001728:	4b17      	ldr	r3, [pc, #92]	@ (8001788 <HAL_SPI_MspInit+0x8c>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001734:	4b14      	ldr	r3, [pc, #80]	@ (8001788 <HAL_SPI_MspInit+0x8c>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	4a13      	ldr	r2, [pc, #76]	@ (8001788 <HAL_SPI_MspInit+0x8c>)
 800173a:	f043 0304 	orr.w	r3, r3, #4
 800173e:	6193      	str	r3, [r2, #24]
 8001740:	4b11      	ldr	r3, [pc, #68]	@ (8001788 <HAL_SPI_MspInit+0x8c>)
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	f003 0304 	and.w	r3, r3, #4
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800174c:	23a0      	movs	r3, #160	@ 0xa0
 800174e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001750:	2302      	movs	r3, #2
 8001752:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001754:	2303      	movs	r3, #3
 8001756:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001758:	f107 0310 	add.w	r3, r7, #16
 800175c:	4619      	mov	r1, r3
 800175e:	480b      	ldr	r0, [pc, #44]	@ (800178c <HAL_SPI_MspInit+0x90>)
 8001760:	f000 fbd0 	bl	8001f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001764:	2340      	movs	r3, #64	@ 0x40
 8001766:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001768:	2300      	movs	r3, #0
 800176a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	2300      	movs	r3, #0
 800176e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001770:	f107 0310 	add.w	r3, r7, #16
 8001774:	4619      	mov	r1, r3
 8001776:	4805      	ldr	r0, [pc, #20]	@ (800178c <HAL_SPI_MspInit+0x90>)
 8001778:	f000 fbc4 	bl	8001f04 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800177c:	bf00      	nop
 800177e:	3720      	adds	r7, #32
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	40013000 	.word	0x40013000
 8001788:	40021000 	.word	0x40021000
 800178c:	40010800 	.word	0x40010800

08001790 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b088      	sub	sp, #32
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	f107 0310 	add.w	r3, r7, #16
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a1c      	ldr	r2, [pc, #112]	@ (800181c <HAL_UART_MspInit+0x8c>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d131      	bne.n	8001814 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001820 <HAL_UART_MspInit+0x90>)
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	4a1a      	ldr	r2, [pc, #104]	@ (8001820 <HAL_UART_MspInit+0x90>)
 80017b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017ba:	6193      	str	r3, [r2, #24]
 80017bc:	4b18      	ldr	r3, [pc, #96]	@ (8001820 <HAL_UART_MspInit+0x90>)
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c8:	4b15      	ldr	r3, [pc, #84]	@ (8001820 <HAL_UART_MspInit+0x90>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	4a14      	ldr	r2, [pc, #80]	@ (8001820 <HAL_UART_MspInit+0x90>)
 80017ce:	f043 0304 	orr.w	r3, r3, #4
 80017d2:	6193      	str	r3, [r2, #24]
 80017d4:	4b12      	ldr	r3, [pc, #72]	@ (8001820 <HAL_UART_MspInit+0x90>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	f003 0304 	and.w	r3, r3, #4
 80017dc:	60bb      	str	r3, [r7, #8]
 80017de:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e6:	2302      	movs	r3, #2
 80017e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ea:	2303      	movs	r3, #3
 80017ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ee:	f107 0310 	add.w	r3, r7, #16
 80017f2:	4619      	mov	r1, r3
 80017f4:	480b      	ldr	r0, [pc, #44]	@ (8001824 <HAL_UART_MspInit+0x94>)
 80017f6:	f000 fb85 	bl	8001f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001808:	f107 0310 	add.w	r3, r7, #16
 800180c:	4619      	mov	r1, r3
 800180e:	4805      	ldr	r0, [pc, #20]	@ (8001824 <HAL_UART_MspInit+0x94>)
 8001810:	f000 fb78 	bl	8001f04 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001814:	bf00      	nop
 8001816:	3720      	adds	r7, #32
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40013800 	.word	0x40013800
 8001820:	40021000 	.word	0x40021000
 8001824:	40010800 	.word	0x40010800

08001828 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800182c:	bf00      	nop
 800182e:	e7fd      	b.n	800182c <NMI_Handler+0x4>

08001830 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001834:	bf00      	nop
 8001836:	e7fd      	b.n	8001834 <HardFault_Handler+0x4>

08001838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800183c:	bf00      	nop
 800183e:	e7fd      	b.n	800183c <MemManage_Handler+0x4>

08001840 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001844:	bf00      	nop
 8001846:	e7fd      	b.n	8001844 <BusFault_Handler+0x4>

08001848 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800184c:	bf00      	nop
 800184e:	e7fd      	b.n	800184c <UsageFault_Handler+0x4>

08001850 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001854:	bf00      	nop
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr

0800185c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	bc80      	pop	{r7}
 8001866:	4770      	bx	lr

08001868 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr

08001874 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001878:	f000 f9f6 	bl	8001c68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}

08001880 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8001884:	2010      	movs	r0, #16
 8001886:	f000 fcf3 	bl	8002270 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}

0800188e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
  return 1;
 8001892:	2301      	movs	r3, #1
}
 8001894:	4618      	mov	r0, r3
 8001896:	46bd      	mov	sp, r7
 8001898:	bc80      	pop	{r7}
 800189a:	4770      	bx	lr

0800189c <_kill>:

int _kill(int pid, int sig)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018a6:	f004 f85d 	bl	8005964 <__errno>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2216      	movs	r2, #22
 80018ae:	601a      	str	r2, [r3, #0]
  return -1;
 80018b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <_exit>:

void _exit (int status)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018c4:	f04f 31ff 	mov.w	r1, #4294967295
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f7ff ffe7 	bl	800189c <_kill>
  while (1) {}    /* Make sure we hang here */
 80018ce:	bf00      	nop
 80018d0:	e7fd      	b.n	80018ce <_exit+0x12>

080018d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b086      	sub	sp, #24
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	60f8      	str	r0, [r7, #12]
 80018da:	60b9      	str	r1, [r7, #8]
 80018dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	e00a      	b.n	80018fa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018e4:	f3af 8000 	nop.w
 80018e8:	4601      	mov	r1, r0
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	1c5a      	adds	r2, r3, #1
 80018ee:	60ba      	str	r2, [r7, #8]
 80018f0:	b2ca      	uxtb	r2, r1
 80018f2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	3301      	adds	r3, #1
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	697a      	ldr	r2, [r7, #20]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	429a      	cmp	r2, r3
 8001900:	dbf0      	blt.n	80018e4 <_read+0x12>
  }

  return len;
 8001902:	687b      	ldr	r3, [r7, #4]
}
 8001904:	4618      	mov	r0, r3
 8001906:	3718      	adds	r7, #24
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	e009      	b.n	8001932 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	1c5a      	adds	r2, r3, #1
 8001922:	60ba      	str	r2, [r7, #8]
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff fc44 	bl	80011b4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	3301      	adds	r3, #1
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	429a      	cmp	r2, r3
 8001938:	dbf1      	blt.n	800191e <_write+0x12>
  }
  return len;
 800193a:	687b      	ldr	r3, [r7, #4]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <_close>:

int _close(int file)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800194c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001950:	4618      	mov	r0, r3
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr

0800195a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800195a:	b480      	push	{r7}
 800195c:	b083      	sub	sp, #12
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
 8001962:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800196a:	605a      	str	r2, [r3, #4]
  return 0;
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr

08001978 <_isatty>:

int _isatty(int file)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001980:	2301      	movs	r3, #1
}
 8001982:	4618      	mov	r0, r3
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	bc80      	pop	{r7}
 800198a:	4770      	bx	lr

0800198c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3714      	adds	r7, #20
 800199e:	46bd      	mov	sp, r7
 80019a0:	bc80      	pop	{r7}
 80019a2:	4770      	bx	lr

080019a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019ac:	4a14      	ldr	r2, [pc, #80]	@ (8001a00 <_sbrk+0x5c>)
 80019ae:	4b15      	ldr	r3, [pc, #84]	@ (8001a04 <_sbrk+0x60>)
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019b8:	4b13      	ldr	r3, [pc, #76]	@ (8001a08 <_sbrk+0x64>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d102      	bne.n	80019c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019c0:	4b11      	ldr	r3, [pc, #68]	@ (8001a08 <_sbrk+0x64>)
 80019c2:	4a12      	ldr	r2, [pc, #72]	@ (8001a0c <_sbrk+0x68>)
 80019c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019c6:	4b10      	ldr	r3, [pc, #64]	@ (8001a08 <_sbrk+0x64>)
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4413      	add	r3, r2
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d207      	bcs.n	80019e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019d4:	f003 ffc6 	bl	8005964 <__errno>
 80019d8:	4603      	mov	r3, r0
 80019da:	220c      	movs	r2, #12
 80019dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019de:	f04f 33ff 	mov.w	r3, #4294967295
 80019e2:	e009      	b.n	80019f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019e4:	4b08      	ldr	r3, [pc, #32]	@ (8001a08 <_sbrk+0x64>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ea:	4b07      	ldr	r3, [pc, #28]	@ (8001a08 <_sbrk+0x64>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4413      	add	r3, r2
 80019f2:	4a05      	ldr	r2, [pc, #20]	@ (8001a08 <_sbrk+0x64>)
 80019f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019f6:	68fb      	ldr	r3, [r7, #12]
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3718      	adds	r7, #24
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	20005000 	.word	0x20005000
 8001a04:	00000400 	.word	0x00000400
 8001a08:	2000031c 	.word	0x2000031c
 8001a0c:	20000470 	.word	0x20000470

08001a10 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr

08001a1c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a1c:	f7ff fff8 	bl	8001a10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a20:	480b      	ldr	r0, [pc, #44]	@ (8001a50 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a22:	490c      	ldr	r1, [pc, #48]	@ (8001a54 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a24:	4a0c      	ldr	r2, [pc, #48]	@ (8001a58 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a28:	e002      	b.n	8001a30 <LoopCopyDataInit>

08001a2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a2e:	3304      	adds	r3, #4

08001a30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a34:	d3f9      	bcc.n	8001a2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a36:	4a09      	ldr	r2, [pc, #36]	@ (8001a5c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a38:	4c09      	ldr	r4, [pc, #36]	@ (8001a60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a3c:	e001      	b.n	8001a42 <LoopFillZerobss>

08001a3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a40:	3204      	adds	r2, #4

08001a42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a44:	d3fb      	bcc.n	8001a3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a46:	f003 ff93 	bl	8005970 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a4a:	f7ff fbc9 	bl	80011e0 <main>
  bx lr
 8001a4e:	4770      	bx	lr
  ldr r0, =_sdata
 8001a50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a54:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001a58:	08007b38 	.word	0x08007b38
  ldr r2, =_sbss
 8001a5c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001a60:	20000470 	.word	0x20000470

08001a64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a64:	e7fe      	b.n	8001a64 <ADC1_2_IRQHandler>

08001a66 <hdc1080_init>:
#include "hdc1080.h"
#include "stm32f1xx_hal_i2c.h"

void hdc1080_init(I2C_HandleTypeDef* hi2c_x,Temp_Reso Temperature_Resolution_x_bit,Humi_Reso Humidity_Resolution_x_bit)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b088      	sub	sp, #32
 8001a6a:	af04      	add	r7, sp, #16
 8001a6c:	6078      	str	r0, [r7, #4]
 8001a6e:	460b      	mov	r3, r1
 8001a70:	70fb      	strb	r3, [r7, #3]
 8001a72:	4613      	mov	r3, r2
 8001a74:	70bb      	strb	r3, [r7, #2]
	 * Default:   Temperature resolution = 14 bit,
	 *            Humidity resolution = 14 bit
	 */

	/* Set the acquisition mode to measure both temperature and humidity by setting Bit[12] to 1 */
	uint16_t config_reg_value=0x1000;
 8001a76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a7a:	81fb      	strh	r3, [r7, #14]
	uint8_t data_send[2];

	if(Temperature_Resolution_x_bit == Temperature_Resolution_11_bit)
 8001a7c:	78fb      	ldrb	r3, [r7, #3]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d103      	bne.n	8001a8a <hdc1080_init+0x24>
	{
		config_reg_value |= (1<<10); //11 bit
 8001a82:	89fb      	ldrh	r3, [r7, #14]
 8001a84:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a88:	81fb      	strh	r3, [r7, #14]
	}

	switch(Humidity_Resolution_x_bit)
 8001a8a:	78bb      	ldrb	r3, [r7, #2]
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d002      	beq.n	8001a96 <hdc1080_init+0x30>
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d005      	beq.n	8001aa0 <hdc1080_init+0x3a>
 8001a94:	e009      	b.n	8001aaa <hdc1080_init+0x44>
	{
	case Humidity_Resolution_11_bit:
		config_reg_value|= (1<<8);
 8001a96:	89fb      	ldrh	r3, [r7, #14]
 8001a98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a9c:	81fb      	strh	r3, [r7, #14]
		break;
 8001a9e:	e004      	b.n	8001aaa <hdc1080_init+0x44>
	case Humidity_Resolution_8_bit:
		config_reg_value|= (1<<9);
 8001aa0:	89fb      	ldrh	r3, [r7, #14]
 8001aa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001aa6:	81fb      	strh	r3, [r7, #14]
		break;
 8001aa8:	bf00      	nop
	}

	data_send[0]= (config_reg_value>>8);
 8001aaa:	89fb      	ldrh	r3, [r7, #14]
 8001aac:	0a1b      	lsrs	r3, r3, #8
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	733b      	strb	r3, [r7, #12]
	data_send[1]= (config_reg_value&0x00ff);
 8001ab4:	89fb      	ldrh	r3, [r7, #14]
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write(hi2c_x,HDC_1080_ADD<<1,Configuration_register_add,I2C_MEMADD_SIZE_8BIT,data_send,2,1000);
 8001aba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001abe:	9302      	str	r3, [sp, #8]
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	9301      	str	r3, [sp, #4]
 8001ac4:	f107 030c 	add.w	r3, r7, #12
 8001ac8:	9300      	str	r3, [sp, #0]
 8001aca:	2301      	movs	r3, #1
 8001acc:	2202      	movs	r2, #2
 8001ace:	2180      	movs	r1, #128	@ 0x80
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f001 f893 	bl	8002bfc <HAL_I2C_Mem_Write>
}
 8001ad6:	bf00      	nop
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
	...

08001ae0 <hdc1080_start_measurement>:


uint8_t hdc1080_start_measurement(I2C_HandleTypeDef* hi2c_x,float* temperature, uint8_t* humidity)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08a      	sub	sp, #40	@ 0x28
 8001ae4:	af02      	add	r7, sp, #8
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
	uint8_t receive_data[4];
	uint16_t temp_x,humi_x;
	uint8_t send_data = Temperature_register_add;
 8001aec:	2300      	movs	r3, #0
 8001aee:	75fb      	strb	r3, [r7, #23]

	HAL_I2C_Master_Transmit(hi2c_x,HDC_1080_ADD<<1,&send_data,1,1000);
 8001af0:	f107 0217 	add.w	r2, r7, #23
 8001af4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	2301      	movs	r3, #1
 8001afc:	2180      	movs	r1, #128	@ 0x80
 8001afe:	68f8      	ldr	r0, [r7, #12]
 8001b00:	f000 fd12 	bl	8002528 <HAL_I2C_Master_Transmit>

	/* Delay here 15ms for conversion compelete.
	 * Note: datasheet say maximum is 7ms, but when delay=7ms, the read value is not correct
	 */
	HAL_Delay(15);
 8001b04:	200f      	movs	r0, #15
 8001b06:	f000 f8cb 	bl	8001ca0 <HAL_Delay>

	/* Read temperature and humidity */
	HAL_I2C_Master_Receive(hi2c_x,HDC_1080_ADD<<1,receive_data,4,1000);
 8001b0a:	f107 0218 	add.w	r2, r7, #24
 8001b0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	2304      	movs	r3, #4
 8001b16:	2180      	movs	r1, #128	@ 0x80
 8001b18:	68f8      	ldr	r0, [r7, #12]
 8001b1a:	f000 fe03 	bl	8002724 <HAL_I2C_Master_Receive>


	temp_x =((receive_data[0]<<8)|receive_data[1]);
 8001b1e:	7e3b      	ldrb	r3, [r7, #24]
 8001b20:	021b      	lsls	r3, r3, #8
 8001b22:	b21a      	sxth	r2, r3
 8001b24:	7e7b      	ldrb	r3, [r7, #25]
 8001b26:	b21b      	sxth	r3, r3
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	b21b      	sxth	r3, r3
 8001b2c:	83fb      	strh	r3, [r7, #30]
	humi_x =((receive_data[2]<<8)|receive_data[3]);
 8001b2e:	7ebb      	ldrb	r3, [r7, #26]
 8001b30:	021b      	lsls	r3, r3, #8
 8001b32:	b21a      	sxth	r2, r3
 8001b34:	7efb      	ldrb	r3, [r7, #27]
 8001b36:	b21b      	sxth	r3, r3
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	b21b      	sxth	r3, r3
 8001b3c:	83bb      	strh	r3, [r7, #28]

	*temperature=((temp_x/65536.0)*165.0)-40.0;
 8001b3e:	8bfb      	ldrh	r3, [r7, #30]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7fe fc5f 	bl	8000404 <__aeabi_i2d>
 8001b46:	f04f 0200 	mov.w	r2, #0
 8001b4a:	4b21      	ldr	r3, [pc, #132]	@ (8001bd0 <hdc1080_start_measurement+0xf0>)
 8001b4c:	f7fe fdee 	bl	800072c <__aeabi_ddiv>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4610      	mov	r0, r2
 8001b56:	4619      	mov	r1, r3
 8001b58:	a31b      	add	r3, pc, #108	@ (adr r3, 8001bc8 <hdc1080_start_measurement+0xe8>)
 8001b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5e:	f7fe fcbb 	bl	80004d8 <__aeabi_dmul>
 8001b62:	4602      	mov	r2, r0
 8001b64:	460b      	mov	r3, r1
 8001b66:	4610      	mov	r0, r2
 8001b68:	4619      	mov	r1, r3
 8001b6a:	f04f 0200 	mov.w	r2, #0
 8001b6e:	4b19      	ldr	r3, [pc, #100]	@ (8001bd4 <hdc1080_start_measurement+0xf4>)
 8001b70:	f7fe fafa 	bl	8000168 <__aeabi_dsub>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4610      	mov	r0, r2
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	f7fe ffa4 	bl	8000ac8 <__aeabi_d2f>
 8001b80:	4602      	mov	r2, r0
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	601a      	str	r2, [r3, #0]
	*humidity=(uint8_t)((humi_x/65536.0)*100.0);
 8001b86:	8bbb      	ldrh	r3, [r7, #28]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7fe fc3b 	bl	8000404 <__aeabi_i2d>
 8001b8e:	f04f 0200 	mov.w	r2, #0
 8001b92:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd0 <hdc1080_start_measurement+0xf0>)
 8001b94:	f7fe fdca 	bl	800072c <__aeabi_ddiv>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	4610      	mov	r0, r2
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	f04f 0200 	mov.w	r2, #0
 8001ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd8 <hdc1080_start_measurement+0xf8>)
 8001ba6:	f7fe fc97 	bl	80004d8 <__aeabi_dmul>
 8001baa:	4602      	mov	r2, r0
 8001bac:	460b      	mov	r3, r1
 8001bae:	4610      	mov	r0, r2
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f7fe ff69 	bl	8000a88 <__aeabi_d2uiz>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	b2da      	uxtb	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	701a      	strb	r2, [r3, #0]

	return 0;
 8001bbe:	2300      	movs	r3, #0

}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3720      	adds	r7, #32
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	00000000 	.word	0x00000000
 8001bcc:	4064a000 	.word	0x4064a000
 8001bd0:	40f00000 	.word	0x40f00000
 8001bd4:	40440000 	.word	0x40440000
 8001bd8:	40590000 	.word	0x40590000

08001bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001be0:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <HAL_Init+0x28>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a07      	ldr	r2, [pc, #28]	@ (8001c04 <HAL_Init+0x28>)
 8001be6:	f043 0310 	orr.w	r3, r3, #16
 8001bea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bec:	2003      	movs	r0, #3
 8001bee:	f000 f947 	bl	8001e80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bf2:	200f      	movs	r0, #15
 8001bf4:	f000 f808 	bl	8001c08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bf8:	f7ff fd0e 	bl	8001618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	40022000 	.word	0x40022000

08001c08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c10:	4b12      	ldr	r3, [pc, #72]	@ (8001c5c <HAL_InitTick+0x54>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4b12      	ldr	r3, [pc, #72]	@ (8001c60 <HAL_InitTick+0x58>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c26:	4618      	mov	r0, r3
 8001c28:	f000 f95f 	bl	8001eea <HAL_SYSTICK_Config>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e00e      	b.n	8001c54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2b0f      	cmp	r3, #15
 8001c3a:	d80a      	bhi.n	8001c52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	6879      	ldr	r1, [r7, #4]
 8001c40:	f04f 30ff 	mov.w	r0, #4294967295
 8001c44:	f000 f927 	bl	8001e96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c48:	4a06      	ldr	r2, [pc, #24]	@ (8001c64 <HAL_InitTick+0x5c>)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	e000      	b.n	8001c54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20000000 	.word	0x20000000
 8001c60:	20000008 	.word	0x20000008
 8001c64:	20000004 	.word	0x20000004

08001c68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c6c:	4b05      	ldr	r3, [pc, #20]	@ (8001c84 <HAL_IncTick+0x1c>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	461a      	mov	r2, r3
 8001c72:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <HAL_IncTick+0x20>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4413      	add	r3, r2
 8001c78:	4a03      	ldr	r2, [pc, #12]	@ (8001c88 <HAL_IncTick+0x20>)
 8001c7a:	6013      	str	r3, [r2, #0]
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	20000008 	.word	0x20000008
 8001c88:	20000320 	.word	0x20000320

08001c8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c90:	4b02      	ldr	r3, [pc, #8]	@ (8001c9c <HAL_GetTick+0x10>)
 8001c92:	681b      	ldr	r3, [r3, #0]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr
 8001c9c:	20000320 	.word	0x20000320

08001ca0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ca8:	f7ff fff0 	bl	8001c8c <HAL_GetTick>
 8001cac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb8:	d005      	beq.n	8001cc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cba:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce4 <HAL_Delay+0x44>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cc6:	bf00      	nop
 8001cc8:	f7ff ffe0 	bl	8001c8c <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d8f7      	bhi.n	8001cc8 <HAL_Delay+0x28>
  {
  }
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000008 	.word	0x20000008

08001ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d2c <__NVIC_SetPriorityGrouping+0x44>)
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cfe:	68ba      	ldr	r2, [r7, #8]
 8001d00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d04:	4013      	ands	r3, r2
 8001d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d1a:	4a04      	ldr	r2, [pc, #16]	@ (8001d2c <__NVIC_SetPriorityGrouping+0x44>)
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	60d3      	str	r3, [r2, #12]
}
 8001d20:	bf00      	nop
 8001d22:	3714      	adds	r7, #20
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	e000ed00 	.word	0xe000ed00

08001d30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d34:	4b04      	ldr	r3, [pc, #16]	@ (8001d48 <__NVIC_GetPriorityGrouping+0x18>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	0a1b      	lsrs	r3, r3, #8
 8001d3a:	f003 0307 	and.w	r3, r3, #7
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc80      	pop	{r7}
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	e000ed00 	.word	0xe000ed00

08001d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	db0b      	blt.n	8001d76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	f003 021f 	and.w	r2, r3, #31
 8001d64:	4906      	ldr	r1, [pc, #24]	@ (8001d80 <__NVIC_EnableIRQ+0x34>)
 8001d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6a:	095b      	lsrs	r3, r3, #5
 8001d6c:	2001      	movs	r0, #1
 8001d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr
 8001d80:	e000e100 	.word	0xe000e100

08001d84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	6039      	str	r1, [r7, #0]
 8001d8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	db0a      	blt.n	8001dae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	490c      	ldr	r1, [pc, #48]	@ (8001dd0 <__NVIC_SetPriority+0x4c>)
 8001d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da2:	0112      	lsls	r2, r2, #4
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	440b      	add	r3, r1
 8001da8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dac:	e00a      	b.n	8001dc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	4908      	ldr	r1, [pc, #32]	@ (8001dd4 <__NVIC_SetPriority+0x50>)
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	f003 030f 	and.w	r3, r3, #15
 8001dba:	3b04      	subs	r3, #4
 8001dbc:	0112      	lsls	r2, r2, #4
 8001dbe:	b2d2      	uxtb	r2, r2
 8001dc0:	440b      	add	r3, r1
 8001dc2:	761a      	strb	r2, [r3, #24]
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	e000e100 	.word	0xe000e100
 8001dd4:	e000ed00 	.word	0xe000ed00

08001dd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b089      	sub	sp, #36	@ 0x24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f003 0307 	and.w	r3, r3, #7
 8001dea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f1c3 0307 	rsb	r3, r3, #7
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	bf28      	it	cs
 8001df6:	2304      	movcs	r3, #4
 8001df8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	3304      	adds	r3, #4
 8001dfe:	2b06      	cmp	r3, #6
 8001e00:	d902      	bls.n	8001e08 <NVIC_EncodePriority+0x30>
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	3b03      	subs	r3, #3
 8001e06:	e000      	b.n	8001e0a <NVIC_EncodePriority+0x32>
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43da      	mvns	r2, r3
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	401a      	ands	r2, r3
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e20:	f04f 31ff 	mov.w	r1, #4294967295
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2a:	43d9      	mvns	r1, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e30:	4313      	orrs	r3, r2
         );
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3724      	adds	r7, #36	@ 0x24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr

08001e3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	3b01      	subs	r3, #1
 8001e48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e4c:	d301      	bcc.n	8001e52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e00f      	b.n	8001e72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e52:	4a0a      	ldr	r2, [pc, #40]	@ (8001e7c <SysTick_Config+0x40>)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	3b01      	subs	r3, #1
 8001e58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e5a:	210f      	movs	r1, #15
 8001e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e60:	f7ff ff90 	bl	8001d84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e64:	4b05      	ldr	r3, [pc, #20]	@ (8001e7c <SysTick_Config+0x40>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e6a:	4b04      	ldr	r3, [pc, #16]	@ (8001e7c <SysTick_Config+0x40>)
 8001e6c:	2207      	movs	r2, #7
 8001e6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	e000e010 	.word	0xe000e010

08001e80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7ff ff2d 	bl	8001ce8 <__NVIC_SetPriorityGrouping>
}
 8001e8e:	bf00      	nop
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b086      	sub	sp, #24
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	60b9      	str	r1, [r7, #8]
 8001ea0:	607a      	str	r2, [r7, #4]
 8001ea2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ea8:	f7ff ff42 	bl	8001d30 <__NVIC_GetPriorityGrouping>
 8001eac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	68b9      	ldr	r1, [r7, #8]
 8001eb2:	6978      	ldr	r0, [r7, #20]
 8001eb4:	f7ff ff90 	bl	8001dd8 <NVIC_EncodePriority>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ebe:	4611      	mov	r1, r2
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7ff ff5f 	bl	8001d84 <__NVIC_SetPriority>
}
 8001ec6:	bf00      	nop
 8001ec8:	3718      	adds	r7, #24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b082      	sub	sp, #8
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff ff35 	bl	8001d4c <__NVIC_EnableIRQ>
}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b082      	sub	sp, #8
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7ff ffa2 	bl	8001e3c <SysTick_Config>
 8001ef8:	4603      	mov	r3, r0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
	...

08001f04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b08b      	sub	sp, #44	@ 0x2c
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f12:	2300      	movs	r3, #0
 8001f14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f16:	e169      	b.n	80021ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f18:	2201      	movs	r2, #1
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	69fa      	ldr	r2, [r7, #28]
 8001f28:	4013      	ands	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	f040 8158 	bne.w	80021e6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	4a9a      	ldr	r2, [pc, #616]	@ (80021a4 <HAL_GPIO_Init+0x2a0>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d05e      	beq.n	8001ffe <HAL_GPIO_Init+0xfa>
 8001f40:	4a98      	ldr	r2, [pc, #608]	@ (80021a4 <HAL_GPIO_Init+0x2a0>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d875      	bhi.n	8002032 <HAL_GPIO_Init+0x12e>
 8001f46:	4a98      	ldr	r2, [pc, #608]	@ (80021a8 <HAL_GPIO_Init+0x2a4>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d058      	beq.n	8001ffe <HAL_GPIO_Init+0xfa>
 8001f4c:	4a96      	ldr	r2, [pc, #600]	@ (80021a8 <HAL_GPIO_Init+0x2a4>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d86f      	bhi.n	8002032 <HAL_GPIO_Init+0x12e>
 8001f52:	4a96      	ldr	r2, [pc, #600]	@ (80021ac <HAL_GPIO_Init+0x2a8>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d052      	beq.n	8001ffe <HAL_GPIO_Init+0xfa>
 8001f58:	4a94      	ldr	r2, [pc, #592]	@ (80021ac <HAL_GPIO_Init+0x2a8>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d869      	bhi.n	8002032 <HAL_GPIO_Init+0x12e>
 8001f5e:	4a94      	ldr	r2, [pc, #592]	@ (80021b0 <HAL_GPIO_Init+0x2ac>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d04c      	beq.n	8001ffe <HAL_GPIO_Init+0xfa>
 8001f64:	4a92      	ldr	r2, [pc, #584]	@ (80021b0 <HAL_GPIO_Init+0x2ac>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d863      	bhi.n	8002032 <HAL_GPIO_Init+0x12e>
 8001f6a:	4a92      	ldr	r2, [pc, #584]	@ (80021b4 <HAL_GPIO_Init+0x2b0>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d046      	beq.n	8001ffe <HAL_GPIO_Init+0xfa>
 8001f70:	4a90      	ldr	r2, [pc, #576]	@ (80021b4 <HAL_GPIO_Init+0x2b0>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d85d      	bhi.n	8002032 <HAL_GPIO_Init+0x12e>
 8001f76:	2b12      	cmp	r3, #18
 8001f78:	d82a      	bhi.n	8001fd0 <HAL_GPIO_Init+0xcc>
 8001f7a:	2b12      	cmp	r3, #18
 8001f7c:	d859      	bhi.n	8002032 <HAL_GPIO_Init+0x12e>
 8001f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8001f84 <HAL_GPIO_Init+0x80>)
 8001f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f84:	08001fff 	.word	0x08001fff
 8001f88:	08001fd9 	.word	0x08001fd9
 8001f8c:	08001feb 	.word	0x08001feb
 8001f90:	0800202d 	.word	0x0800202d
 8001f94:	08002033 	.word	0x08002033
 8001f98:	08002033 	.word	0x08002033
 8001f9c:	08002033 	.word	0x08002033
 8001fa0:	08002033 	.word	0x08002033
 8001fa4:	08002033 	.word	0x08002033
 8001fa8:	08002033 	.word	0x08002033
 8001fac:	08002033 	.word	0x08002033
 8001fb0:	08002033 	.word	0x08002033
 8001fb4:	08002033 	.word	0x08002033
 8001fb8:	08002033 	.word	0x08002033
 8001fbc:	08002033 	.word	0x08002033
 8001fc0:	08002033 	.word	0x08002033
 8001fc4:	08002033 	.word	0x08002033
 8001fc8:	08001fe1 	.word	0x08001fe1
 8001fcc:	08001ff5 	.word	0x08001ff5
 8001fd0:	4a79      	ldr	r2, [pc, #484]	@ (80021b8 <HAL_GPIO_Init+0x2b4>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d013      	beq.n	8001ffe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fd6:	e02c      	b.n	8002032 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	623b      	str	r3, [r7, #32]
          break;
 8001fde:	e029      	b.n	8002034 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	3304      	adds	r3, #4
 8001fe6:	623b      	str	r3, [r7, #32]
          break;
 8001fe8:	e024      	b.n	8002034 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	3308      	adds	r3, #8
 8001ff0:	623b      	str	r3, [r7, #32]
          break;
 8001ff2:	e01f      	b.n	8002034 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	330c      	adds	r3, #12
 8001ffa:	623b      	str	r3, [r7, #32]
          break;
 8001ffc:	e01a      	b.n	8002034 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d102      	bne.n	800200c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002006:	2304      	movs	r3, #4
 8002008:	623b      	str	r3, [r7, #32]
          break;
 800200a:	e013      	b.n	8002034 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d105      	bne.n	8002020 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002014:	2308      	movs	r3, #8
 8002016:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	69fa      	ldr	r2, [r7, #28]
 800201c:	611a      	str	r2, [r3, #16]
          break;
 800201e:	e009      	b.n	8002034 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002020:	2308      	movs	r3, #8
 8002022:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	69fa      	ldr	r2, [r7, #28]
 8002028:	615a      	str	r2, [r3, #20]
          break;
 800202a:	e003      	b.n	8002034 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800202c:	2300      	movs	r3, #0
 800202e:	623b      	str	r3, [r7, #32]
          break;
 8002030:	e000      	b.n	8002034 <HAL_GPIO_Init+0x130>
          break;
 8002032:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	2bff      	cmp	r3, #255	@ 0xff
 8002038:	d801      	bhi.n	800203e <HAL_GPIO_Init+0x13a>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	e001      	b.n	8002042 <HAL_GPIO_Init+0x13e>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	3304      	adds	r3, #4
 8002042:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	2bff      	cmp	r3, #255	@ 0xff
 8002048:	d802      	bhi.n	8002050 <HAL_GPIO_Init+0x14c>
 800204a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	e002      	b.n	8002056 <HAL_GPIO_Init+0x152>
 8002050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002052:	3b08      	subs	r3, #8
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	210f      	movs	r1, #15
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	fa01 f303 	lsl.w	r3, r1, r3
 8002064:	43db      	mvns	r3, r3
 8002066:	401a      	ands	r2, r3
 8002068:	6a39      	ldr	r1, [r7, #32]
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	fa01 f303 	lsl.w	r3, r1, r3
 8002070:	431a      	orrs	r2, r3
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800207e:	2b00      	cmp	r3, #0
 8002080:	f000 80b1 	beq.w	80021e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002084:	4b4d      	ldr	r3, [pc, #308]	@ (80021bc <HAL_GPIO_Init+0x2b8>)
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	4a4c      	ldr	r2, [pc, #304]	@ (80021bc <HAL_GPIO_Init+0x2b8>)
 800208a:	f043 0301 	orr.w	r3, r3, #1
 800208e:	6193      	str	r3, [r2, #24]
 8002090:	4b4a      	ldr	r3, [pc, #296]	@ (80021bc <HAL_GPIO_Init+0x2b8>)
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	60bb      	str	r3, [r7, #8]
 800209a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800209c:	4a48      	ldr	r2, [pc, #288]	@ (80021c0 <HAL_GPIO_Init+0x2bc>)
 800209e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a0:	089b      	lsrs	r3, r3, #2
 80020a2:	3302      	adds	r3, #2
 80020a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020a8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ac:	f003 0303 	and.w	r3, r3, #3
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	220f      	movs	r2, #15
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	43db      	mvns	r3, r3
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	4013      	ands	r3, r2
 80020be:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4a40      	ldr	r2, [pc, #256]	@ (80021c4 <HAL_GPIO_Init+0x2c0>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d013      	beq.n	80020f0 <HAL_GPIO_Init+0x1ec>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a3f      	ldr	r2, [pc, #252]	@ (80021c8 <HAL_GPIO_Init+0x2c4>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d00d      	beq.n	80020ec <HAL_GPIO_Init+0x1e8>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4a3e      	ldr	r2, [pc, #248]	@ (80021cc <HAL_GPIO_Init+0x2c8>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d007      	beq.n	80020e8 <HAL_GPIO_Init+0x1e4>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a3d      	ldr	r2, [pc, #244]	@ (80021d0 <HAL_GPIO_Init+0x2cc>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d101      	bne.n	80020e4 <HAL_GPIO_Init+0x1e0>
 80020e0:	2303      	movs	r3, #3
 80020e2:	e006      	b.n	80020f2 <HAL_GPIO_Init+0x1ee>
 80020e4:	2304      	movs	r3, #4
 80020e6:	e004      	b.n	80020f2 <HAL_GPIO_Init+0x1ee>
 80020e8:	2302      	movs	r3, #2
 80020ea:	e002      	b.n	80020f2 <HAL_GPIO_Init+0x1ee>
 80020ec:	2301      	movs	r3, #1
 80020ee:	e000      	b.n	80020f2 <HAL_GPIO_Init+0x1ee>
 80020f0:	2300      	movs	r3, #0
 80020f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020f4:	f002 0203 	and.w	r2, r2, #3
 80020f8:	0092      	lsls	r2, r2, #2
 80020fa:	4093      	lsls	r3, r2
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	4313      	orrs	r3, r2
 8002100:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002102:	492f      	ldr	r1, [pc, #188]	@ (80021c0 <HAL_GPIO_Init+0x2bc>)
 8002104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002106:	089b      	lsrs	r3, r3, #2
 8002108:	3302      	adds	r3, #2
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d006      	beq.n	800212a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800211c:	4b2d      	ldr	r3, [pc, #180]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	492c      	ldr	r1, [pc, #176]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	4313      	orrs	r3, r2
 8002126:	608b      	str	r3, [r1, #8]
 8002128:	e006      	b.n	8002138 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800212a:	4b2a      	ldr	r3, [pc, #168]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 800212c:	689a      	ldr	r2, [r3, #8]
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	43db      	mvns	r3, r3
 8002132:	4928      	ldr	r1, [pc, #160]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 8002134:	4013      	ands	r3, r2
 8002136:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002140:	2b00      	cmp	r3, #0
 8002142:	d006      	beq.n	8002152 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002144:	4b23      	ldr	r3, [pc, #140]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 8002146:	68da      	ldr	r2, [r3, #12]
 8002148:	4922      	ldr	r1, [pc, #136]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	4313      	orrs	r3, r2
 800214e:	60cb      	str	r3, [r1, #12]
 8002150:	e006      	b.n	8002160 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002152:	4b20      	ldr	r3, [pc, #128]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	43db      	mvns	r3, r3
 800215a:	491e      	ldr	r1, [pc, #120]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 800215c:	4013      	ands	r3, r2
 800215e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d006      	beq.n	800217a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800216c:	4b19      	ldr	r3, [pc, #100]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	4918      	ldr	r1, [pc, #96]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	4313      	orrs	r3, r2
 8002176:	604b      	str	r3, [r1, #4]
 8002178:	e006      	b.n	8002188 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800217a:	4b16      	ldr	r3, [pc, #88]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	43db      	mvns	r3, r3
 8002182:	4914      	ldr	r1, [pc, #80]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 8002184:	4013      	ands	r3, r2
 8002186:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d021      	beq.n	80021d8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002194:	4b0f      	ldr	r3, [pc, #60]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	490e      	ldr	r1, [pc, #56]	@ (80021d4 <HAL_GPIO_Init+0x2d0>)
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	4313      	orrs	r3, r2
 800219e:	600b      	str	r3, [r1, #0]
 80021a0:	e021      	b.n	80021e6 <HAL_GPIO_Init+0x2e2>
 80021a2:	bf00      	nop
 80021a4:	10320000 	.word	0x10320000
 80021a8:	10310000 	.word	0x10310000
 80021ac:	10220000 	.word	0x10220000
 80021b0:	10210000 	.word	0x10210000
 80021b4:	10120000 	.word	0x10120000
 80021b8:	10110000 	.word	0x10110000
 80021bc:	40021000 	.word	0x40021000
 80021c0:	40010000 	.word	0x40010000
 80021c4:	40010800 	.word	0x40010800
 80021c8:	40010c00 	.word	0x40010c00
 80021cc:	40011000 	.word	0x40011000
 80021d0:	40011400 	.word	0x40011400
 80021d4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002208 <HAL_GPIO_Init+0x304>)
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	43db      	mvns	r3, r3
 80021e0:	4909      	ldr	r1, [pc, #36]	@ (8002208 <HAL_GPIO_Init+0x304>)
 80021e2:	4013      	ands	r3, r2
 80021e4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80021e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e8:	3301      	adds	r3, #1
 80021ea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f2:	fa22 f303 	lsr.w	r3, r2, r3
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f47f ae8e 	bne.w	8001f18 <HAL_GPIO_Init+0x14>
  }
}
 80021fc:	bf00      	nop
 80021fe:	bf00      	nop
 8002200:	372c      	adds	r7, #44	@ 0x2c
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr
 8002208:	40010400 	.word	0x40010400

0800220c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	460b      	mov	r3, r1
 8002216:	807b      	strh	r3, [r7, #2]
 8002218:	4613      	mov	r3, r2
 800221a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800221c:	787b      	ldrb	r3, [r7, #1]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002222:	887a      	ldrh	r2, [r7, #2]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002228:	e003      	b.n	8002232 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800222a:	887b      	ldrh	r3, [r7, #2]
 800222c:	041a      	lsls	r2, r3, #16
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	611a      	str	r2, [r3, #16]
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr

0800223c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	460b      	mov	r3, r1
 8002246:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800224e:	887a      	ldrh	r2, [r7, #2]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	4013      	ands	r3, r2
 8002254:	041a      	lsls	r2, r3, #16
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	43d9      	mvns	r1, r3
 800225a:	887b      	ldrh	r3, [r7, #2]
 800225c:	400b      	ands	r3, r1
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	611a      	str	r2, [r3, #16]
}
 8002264:	bf00      	nop
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	bc80      	pop	{r7}
 800226c:	4770      	bx	lr
	...

08002270 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	4603      	mov	r3, r0
 8002278:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800227a:	4b08      	ldr	r3, [pc, #32]	@ (800229c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800227c:	695a      	ldr	r2, [r3, #20]
 800227e:	88fb      	ldrh	r3, [r7, #6]
 8002280:	4013      	ands	r3, r2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d006      	beq.n	8002294 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002286:	4a05      	ldr	r2, [pc, #20]	@ (800229c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002288:	88fb      	ldrh	r3, [r7, #6]
 800228a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800228c:	88fb      	ldrh	r3, [r7, #6]
 800228e:	4618      	mov	r0, r3
 8002290:	f7ff f9a4 	bl	80015dc <HAL_GPIO_EXTI_Callback>
  }
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40010400 	.word	0x40010400

080022a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e12b      	b.n	800250a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d106      	bne.n	80022cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2200      	movs	r2, #0
 80022c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f7ff f9d8 	bl	800167c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2224      	movs	r2, #36	@ 0x24
 80022d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f022 0201 	bic.w	r2, r2, #1
 80022e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002302:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002304:	f001 fd5a 	bl	8003dbc <HAL_RCC_GetPCLK1Freq>
 8002308:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	4a81      	ldr	r2, [pc, #516]	@ (8002514 <HAL_I2C_Init+0x274>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d807      	bhi.n	8002324 <HAL_I2C_Init+0x84>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	4a80      	ldr	r2, [pc, #512]	@ (8002518 <HAL_I2C_Init+0x278>)
 8002318:	4293      	cmp	r3, r2
 800231a:	bf94      	ite	ls
 800231c:	2301      	movls	r3, #1
 800231e:	2300      	movhi	r3, #0
 8002320:	b2db      	uxtb	r3, r3
 8002322:	e006      	b.n	8002332 <HAL_I2C_Init+0x92>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	4a7d      	ldr	r2, [pc, #500]	@ (800251c <HAL_I2C_Init+0x27c>)
 8002328:	4293      	cmp	r3, r2
 800232a:	bf94      	ite	ls
 800232c:	2301      	movls	r3, #1
 800232e:	2300      	movhi	r3, #0
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e0e7      	b.n	800250a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	4a78      	ldr	r2, [pc, #480]	@ (8002520 <HAL_I2C_Init+0x280>)
 800233e:	fba2 2303 	umull	r2, r3, r2, r3
 8002342:	0c9b      	lsrs	r3, r3, #18
 8002344:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68ba      	ldr	r2, [r7, #8]
 8002356:	430a      	orrs	r2, r1
 8002358:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	6a1b      	ldr	r3, [r3, #32]
 8002360:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	4a6a      	ldr	r2, [pc, #424]	@ (8002514 <HAL_I2C_Init+0x274>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d802      	bhi.n	8002374 <HAL_I2C_Init+0xd4>
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	3301      	adds	r3, #1
 8002372:	e009      	b.n	8002388 <HAL_I2C_Init+0xe8>
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800237a:	fb02 f303 	mul.w	r3, r2, r3
 800237e:	4a69      	ldr	r2, [pc, #420]	@ (8002524 <HAL_I2C_Init+0x284>)
 8002380:	fba2 2303 	umull	r2, r3, r2, r3
 8002384:	099b      	lsrs	r3, r3, #6
 8002386:	3301      	adds	r3, #1
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	6812      	ldr	r2, [r2, #0]
 800238c:	430b      	orrs	r3, r1
 800238e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800239a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	495c      	ldr	r1, [pc, #368]	@ (8002514 <HAL_I2C_Init+0x274>)
 80023a4:	428b      	cmp	r3, r1
 80023a6:	d819      	bhi.n	80023dc <HAL_I2C_Init+0x13c>
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	1e59      	subs	r1, r3, #1
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80023b6:	1c59      	adds	r1, r3, #1
 80023b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80023bc:	400b      	ands	r3, r1
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d00a      	beq.n	80023d8 <HAL_I2C_Init+0x138>
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	1e59      	subs	r1, r3, #1
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80023d0:	3301      	adds	r3, #1
 80023d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023d6:	e051      	b.n	800247c <HAL_I2C_Init+0x1dc>
 80023d8:	2304      	movs	r3, #4
 80023da:	e04f      	b.n	800247c <HAL_I2C_Init+0x1dc>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d111      	bne.n	8002408 <HAL_I2C_Init+0x168>
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	1e58      	subs	r0, r3, #1
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6859      	ldr	r1, [r3, #4]
 80023ec:	460b      	mov	r3, r1
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	440b      	add	r3, r1
 80023f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80023f6:	3301      	adds	r3, #1
 80023f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	bf0c      	ite	eq
 8002400:	2301      	moveq	r3, #1
 8002402:	2300      	movne	r3, #0
 8002404:	b2db      	uxtb	r3, r3
 8002406:	e012      	b.n	800242e <HAL_I2C_Init+0x18e>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	1e58      	subs	r0, r3, #1
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6859      	ldr	r1, [r3, #4]
 8002410:	460b      	mov	r3, r1
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	440b      	add	r3, r1
 8002416:	0099      	lsls	r1, r3, #2
 8002418:	440b      	add	r3, r1
 800241a:	fbb0 f3f3 	udiv	r3, r0, r3
 800241e:	3301      	adds	r3, #1
 8002420:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002424:	2b00      	cmp	r3, #0
 8002426:	bf0c      	ite	eq
 8002428:	2301      	moveq	r3, #1
 800242a:	2300      	movne	r3, #0
 800242c:	b2db      	uxtb	r3, r3
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <HAL_I2C_Init+0x196>
 8002432:	2301      	movs	r3, #1
 8002434:	e022      	b.n	800247c <HAL_I2C_Init+0x1dc>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d10e      	bne.n	800245c <HAL_I2C_Init+0x1bc>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	1e58      	subs	r0, r3, #1
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6859      	ldr	r1, [r3, #4]
 8002446:	460b      	mov	r3, r1
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	440b      	add	r3, r1
 800244c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002450:	3301      	adds	r3, #1
 8002452:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002456:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800245a:	e00f      	b.n	800247c <HAL_I2C_Init+0x1dc>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	1e58      	subs	r0, r3, #1
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6859      	ldr	r1, [r3, #4]
 8002464:	460b      	mov	r3, r1
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	440b      	add	r3, r1
 800246a:	0099      	lsls	r1, r3, #2
 800246c:	440b      	add	r3, r1
 800246e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002472:	3301      	adds	r3, #1
 8002474:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002478:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800247c:	6879      	ldr	r1, [r7, #4]
 800247e:	6809      	ldr	r1, [r1, #0]
 8002480:	4313      	orrs	r3, r2
 8002482:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69da      	ldr	r2, [r3, #28]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	431a      	orrs	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	430a      	orrs	r2, r1
 800249e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80024aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	6911      	ldr	r1, [r2, #16]
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	68d2      	ldr	r2, [r2, #12]
 80024b6:	4311      	orrs	r1, r2
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	6812      	ldr	r2, [r2, #0]
 80024bc:	430b      	orrs	r3, r1
 80024be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	695a      	ldr	r2, [r3, #20]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	699b      	ldr	r3, [r3, #24]
 80024d2:	431a      	orrs	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	430a      	orrs	r2, r1
 80024da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f042 0201 	orr.w	r2, r2, #1
 80024ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2220      	movs	r2, #32
 80024f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	000186a0 	.word	0x000186a0
 8002518:	001e847f 	.word	0x001e847f
 800251c:	003d08ff 	.word	0x003d08ff
 8002520:	431bde83 	.word	0x431bde83
 8002524:	10624dd3 	.word	0x10624dd3

08002528 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b088      	sub	sp, #32
 800252c:	af02      	add	r7, sp, #8
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	607a      	str	r2, [r7, #4]
 8002532:	461a      	mov	r2, r3
 8002534:	460b      	mov	r3, r1
 8002536:	817b      	strh	r3, [r7, #10]
 8002538:	4613      	mov	r3, r2
 800253a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800253c:	f7ff fba6 	bl	8001c8c <HAL_GetTick>
 8002540:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b20      	cmp	r3, #32
 800254c:	f040 80e0 	bne.w	8002710 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	9300      	str	r3, [sp, #0]
 8002554:	2319      	movs	r3, #25
 8002556:	2201      	movs	r2, #1
 8002558:	4970      	ldr	r1, [pc, #448]	@ (800271c <HAL_I2C_Master_Transmit+0x1f4>)
 800255a:	68f8      	ldr	r0, [r7, #12]
 800255c:	f000 fe2e 	bl	80031bc <I2C_WaitOnFlagUntilTimeout>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002566:	2302      	movs	r3, #2
 8002568:	e0d3      	b.n	8002712 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002570:	2b01      	cmp	r3, #1
 8002572:	d101      	bne.n	8002578 <HAL_I2C_Master_Transmit+0x50>
 8002574:	2302      	movs	r3, #2
 8002576:	e0cc      	b.n	8002712 <HAL_I2C_Master_Transmit+0x1ea>
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b01      	cmp	r3, #1
 800258c:	d007      	beq.n	800259e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f042 0201 	orr.w	r2, r2, #1
 800259c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2221      	movs	r2, #33	@ 0x21
 80025b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2210      	movs	r2, #16
 80025ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2200      	movs	r2, #0
 80025c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	893a      	ldrh	r2, [r7, #8]
 80025ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	4a50      	ldr	r2, [pc, #320]	@ (8002720 <HAL_I2C_Master_Transmit+0x1f8>)
 80025de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80025e0:	8979      	ldrh	r1, [r7, #10]
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	6a3a      	ldr	r2, [r7, #32]
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f000 fc02 	bl	8002df0 <I2C_MasterRequestWrite>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e08d      	b.n	8002712 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025f6:	2300      	movs	r3, #0
 80025f8:	613b      	str	r3, [r7, #16]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	695b      	ldr	r3, [r3, #20]
 8002600:	613b      	str	r3, [r7, #16]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	613b      	str	r3, [r7, #16]
 800260a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800260c:	e066      	b.n	80026dc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	6a39      	ldr	r1, [r7, #32]
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f000 feec 	bl	80033f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00d      	beq.n	800263a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002622:	2b04      	cmp	r3, #4
 8002624:	d107      	bne.n	8002636 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002634:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e06b      	b.n	8002712 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263e:	781a      	ldrb	r2, [r3, #0]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264a:	1c5a      	adds	r2, r3, #1
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002654:	b29b      	uxth	r3, r3
 8002656:	3b01      	subs	r3, #1
 8002658:	b29a      	uxth	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002662:	3b01      	subs	r3, #1
 8002664:	b29a      	uxth	r2, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	f003 0304 	and.w	r3, r3, #4
 8002674:	2b04      	cmp	r3, #4
 8002676:	d11b      	bne.n	80026b0 <HAL_I2C_Master_Transmit+0x188>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800267c:	2b00      	cmp	r3, #0
 800267e:	d017      	beq.n	80026b0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002684:	781a      	ldrb	r2, [r3, #0]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002690:	1c5a      	adds	r2, r3, #1
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800269a:	b29b      	uxth	r3, r3
 800269c:	3b01      	subs	r3, #1
 800269e:	b29a      	uxth	r2, r3
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026a8:	3b01      	subs	r3, #1
 80026aa:	b29a      	uxth	r2, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	6a39      	ldr	r1, [r7, #32]
 80026b4:	68f8      	ldr	r0, [r7, #12]
 80026b6:	f000 fee3 	bl	8003480 <I2C_WaitOnBTFFlagUntilTimeout>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d00d      	beq.n	80026dc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c4:	2b04      	cmp	r3, #4
 80026c6:	d107      	bne.n	80026d8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026d6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e01a      	b.n	8002712 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d194      	bne.n	800260e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2220      	movs	r2, #32
 80026f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800270c:	2300      	movs	r3, #0
 800270e:	e000      	b.n	8002712 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002710:	2302      	movs	r3, #2
  }
}
 8002712:	4618      	mov	r0, r3
 8002714:	3718      	adds	r7, #24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	00100002 	.word	0x00100002
 8002720:	ffff0000 	.word	0xffff0000

08002724 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b08c      	sub	sp, #48	@ 0x30
 8002728:	af02      	add	r7, sp, #8
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	607a      	str	r2, [r7, #4]
 800272e:	461a      	mov	r2, r3
 8002730:	460b      	mov	r3, r1
 8002732:	817b      	strh	r3, [r7, #10]
 8002734:	4613      	mov	r3, r2
 8002736:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002738:	2300      	movs	r3, #0
 800273a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800273c:	f7ff faa6 	bl	8001c8c <HAL_GetTick>
 8002740:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b20      	cmp	r3, #32
 800274c:	f040 824b 	bne.w	8002be6 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	2319      	movs	r3, #25
 8002756:	2201      	movs	r2, #1
 8002758:	497f      	ldr	r1, [pc, #508]	@ (8002958 <HAL_I2C_Master_Receive+0x234>)
 800275a:	68f8      	ldr	r0, [r7, #12]
 800275c:	f000 fd2e 	bl	80031bc <I2C_WaitOnFlagUntilTimeout>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002766:	2302      	movs	r3, #2
 8002768:	e23e      	b.n	8002be8 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <HAL_I2C_Master_Receive+0x54>
 8002774:	2302      	movs	r3, #2
 8002776:	e237      	b.n	8002be8 <HAL_I2C_Master_Receive+0x4c4>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b01      	cmp	r3, #1
 800278c:	d007      	beq.n	800279e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f042 0201 	orr.w	r2, r2, #1
 800279c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2222      	movs	r2, #34	@ 0x22
 80027b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2210      	movs	r2, #16
 80027ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	893a      	ldrh	r2, [r7, #8]
 80027ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d4:	b29a      	uxth	r2, r3
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	4a5f      	ldr	r2, [pc, #380]	@ (800295c <HAL_I2C_Master_Receive+0x238>)
 80027de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80027e0:	8979      	ldrh	r1, [r7, #10]
 80027e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 fb84 	bl	8002ef4 <I2C_MasterRequestRead>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e1f8      	b.n	8002be8 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d113      	bne.n	8002826 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027fe:	2300      	movs	r3, #0
 8002800:	61fb      	str	r3, [r7, #28]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	695b      	ldr	r3, [r3, #20]
 8002808:	61fb      	str	r3, [r7, #28]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	699b      	ldr	r3, [r3, #24]
 8002810:	61fb      	str	r3, [r7, #28]
 8002812:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	e1cc      	b.n	8002bc0 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800282a:	2b01      	cmp	r3, #1
 800282c:	d11e      	bne.n	800286c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800283c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800283e:	b672      	cpsid	i
}
 8002840:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002842:	2300      	movs	r3, #0
 8002844:	61bb      	str	r3, [r7, #24]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	695b      	ldr	r3, [r3, #20]
 800284c:	61bb      	str	r3, [r7, #24]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	61bb      	str	r3, [r7, #24]
 8002856:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002866:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002868:	b662      	cpsie	i
}
 800286a:	e035      	b.n	80028d8 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002870:	2b02      	cmp	r3, #2
 8002872:	d11e      	bne.n	80028b2 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002882:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002884:	b672      	cpsid	i
}
 8002886:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002888:	2300      	movs	r3, #0
 800288a:	617b      	str	r3, [r7, #20]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	617b      	str	r3, [r7, #20]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	617b      	str	r3, [r7, #20]
 800289c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028ac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80028ae:	b662      	cpsie	i
}
 80028b0:	e012      	b.n	80028d8 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80028c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028c2:	2300      	movs	r3, #0
 80028c4:	613b      	str	r3, [r7, #16]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	695b      	ldr	r3, [r3, #20]
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	613b      	str	r3, [r7, #16]
 80028d6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80028d8:	e172      	b.n	8002bc0 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028de:	2b03      	cmp	r3, #3
 80028e0:	f200 811f 	bhi.w	8002b22 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d123      	bne.n	8002934 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f000 fe0d 	bl	8003510 <I2C_WaitOnRXNEFlagUntilTimeout>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e173      	b.n	8002be8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	691a      	ldr	r2, [r3, #16]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290a:	b2d2      	uxtb	r2, r2
 800290c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002912:	1c5a      	adds	r2, r3, #1
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800291c:	3b01      	subs	r3, #1
 800291e:	b29a      	uxth	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002928:	b29b      	uxth	r3, r3
 800292a:	3b01      	subs	r3, #1
 800292c:	b29a      	uxth	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002932:	e145      	b.n	8002bc0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002938:	2b02      	cmp	r3, #2
 800293a:	d152      	bne.n	80029e2 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800293c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293e:	9300      	str	r3, [sp, #0]
 8002940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002942:	2200      	movs	r2, #0
 8002944:	4906      	ldr	r1, [pc, #24]	@ (8002960 <HAL_I2C_Master_Receive+0x23c>)
 8002946:	68f8      	ldr	r0, [r7, #12]
 8002948:	f000 fc38 	bl	80031bc <I2C_WaitOnFlagUntilTimeout>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d008      	beq.n	8002964 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e148      	b.n	8002be8 <HAL_I2C_Master_Receive+0x4c4>
 8002956:	bf00      	nop
 8002958:	00100002 	.word	0x00100002
 800295c:	ffff0000 	.word	0xffff0000
 8002960:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002964:	b672      	cpsid	i
}
 8002966:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002976:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	691a      	ldr	r2, [r3, #16]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002982:	b2d2      	uxtb	r2, r2
 8002984:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298a:	1c5a      	adds	r2, r3, #1
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002994:	3b01      	subs	r3, #1
 8002996:	b29a      	uxth	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	3b01      	subs	r3, #1
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80029aa:	b662      	cpsie	i
}
 80029ac:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	691a      	ldr	r2, [r3, #16]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b8:	b2d2      	uxtb	r2, r2
 80029ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c0:	1c5a      	adds	r2, r3, #1
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ca:	3b01      	subs	r3, #1
 80029cc:	b29a      	uxth	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	3b01      	subs	r3, #1
 80029da:	b29a      	uxth	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80029e0:	e0ee      	b.n	8002bc0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029e8:	2200      	movs	r2, #0
 80029ea:	4981      	ldr	r1, [pc, #516]	@ (8002bf0 <HAL_I2C_Master_Receive+0x4cc>)
 80029ec:	68f8      	ldr	r0, [r7, #12]
 80029ee:	f000 fbe5 	bl	80031bc <I2C_WaitOnFlagUntilTimeout>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0f5      	b.n	8002be8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a0a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a0c:	b672      	cpsid	i
}
 8002a0e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	691a      	ldr	r2, [r3, #16]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1a:	b2d2      	uxtb	r2, r2
 8002a1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a22:	1c5a      	adds	r2, r3, #1
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002a42:	4b6c      	ldr	r3, [pc, #432]	@ (8002bf4 <HAL_I2C_Master_Receive+0x4d0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	08db      	lsrs	r3, r3, #3
 8002a48:	4a6b      	ldr	r2, [pc, #428]	@ (8002bf8 <HAL_I2C_Master_Receive+0x4d4>)
 8002a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4e:	0a1a      	lsrs	r2, r3, #8
 8002a50:	4613      	mov	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	4413      	add	r3, r2
 8002a56:	00da      	lsls	r2, r3, #3
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002a5c:	6a3b      	ldr	r3, [r7, #32]
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002a62:	6a3b      	ldr	r3, [r7, #32]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d118      	bne.n	8002a9a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2220      	movs	r2, #32
 8002a72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a82:	f043 0220 	orr.w	r2, r3, #32
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002a8a:	b662      	cpsie	i
}
 8002a8c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e0a6      	b.n	8002be8 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	f003 0304 	and.w	r3, r3, #4
 8002aa4:	2b04      	cmp	r3, #4
 8002aa6:	d1d9      	bne.n	8002a5c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ab6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	691a      	ldr	r2, [r3, #16]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac2:	b2d2      	uxtb	r2, r2
 8002ac4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aca:	1c5a      	adds	r2, r3, #1
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	b29a      	uxth	r2, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002aea:	b662      	cpsie	i
}
 8002aec:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	691a      	ldr	r2, [r3, #16]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af8:	b2d2      	uxtb	r2, r2
 8002afa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b00:	1c5a      	adds	r2, r3, #1
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	b29a      	uxth	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	b29a      	uxth	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002b20:	e04e      	b.n	8002bc0 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b24:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	f000 fcf2 	bl	8003510 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e058      	b.n	8002be8 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	691a      	ldr	r2, [r3, #16]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b48:	1c5a      	adds	r2, r3, #1
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b52:	3b01      	subs	r3, #1
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	3b01      	subs	r3, #1
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	f003 0304 	and.w	r3, r3, #4
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d124      	bne.n	8002bc0 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b7a:	2b03      	cmp	r3, #3
 8002b7c:	d107      	bne.n	8002b8e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b8c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	691a      	ldr	r2, [r3, #16]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b98:	b2d2      	uxtb	r2, r2
 8002b9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba0:	1c5a      	adds	r2, r3, #1
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002baa:	3b01      	subs	r3, #1
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	3b01      	subs	r3, #1
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f47f ae88 	bne.w	80028da <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002be2:	2300      	movs	r3, #0
 8002be4:	e000      	b.n	8002be8 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002be6:	2302      	movs	r3, #2
  }
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3728      	adds	r7, #40	@ 0x28
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	00010004 	.word	0x00010004
 8002bf4:	20000000 	.word	0x20000000
 8002bf8:	14f8b589 	.word	0x14f8b589

08002bfc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b088      	sub	sp, #32
 8002c00:	af02      	add	r7, sp, #8
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	4608      	mov	r0, r1
 8002c06:	4611      	mov	r1, r2
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	817b      	strh	r3, [r7, #10]
 8002c0e:	460b      	mov	r3, r1
 8002c10:	813b      	strh	r3, [r7, #8]
 8002c12:	4613      	mov	r3, r2
 8002c14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c16:	f7ff f839 	bl	8001c8c <HAL_GetTick>
 8002c1a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	2b20      	cmp	r3, #32
 8002c26:	f040 80d9 	bne.w	8002ddc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	2319      	movs	r3, #25
 8002c30:	2201      	movs	r2, #1
 8002c32:	496d      	ldr	r1, [pc, #436]	@ (8002de8 <HAL_I2C_Mem_Write+0x1ec>)
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 fac1 	bl	80031bc <I2C_WaitOnFlagUntilTimeout>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002c40:	2302      	movs	r3, #2
 8002c42:	e0cc      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d101      	bne.n	8002c52 <HAL_I2C_Mem_Write+0x56>
 8002c4e:	2302      	movs	r3, #2
 8002c50:	e0c5      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d007      	beq.n	8002c78 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f042 0201 	orr.w	r2, r2, #1
 8002c76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2221      	movs	r2, #33	@ 0x21
 8002c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2240      	movs	r2, #64	@ 0x40
 8002c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6a3a      	ldr	r2, [r7, #32]
 8002ca2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002ca8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	4a4d      	ldr	r2, [pc, #308]	@ (8002dec <HAL_I2C_Mem_Write+0x1f0>)
 8002cb8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002cba:	88f8      	ldrh	r0, [r7, #6]
 8002cbc:	893a      	ldrh	r2, [r7, #8]
 8002cbe:	8979      	ldrh	r1, [r7, #10]
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	9301      	str	r3, [sp, #4]
 8002cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	4603      	mov	r3, r0
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 f9e0 	bl	8003090 <I2C_RequestMemoryWrite>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d052      	beq.n	8002d7c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e081      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 fb86 	bl	80033f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00d      	beq.n	8002d06 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d107      	bne.n	8002d02 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e06b      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0a:	781a      	ldrb	r2, [r3, #0]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d16:	1c5a      	adds	r2, r3, #1
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d20:	3b01      	subs	r3, #1
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d11b      	bne.n	8002d7c <HAL_I2C_Mem_Write+0x180>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d017      	beq.n	8002d7c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d50:	781a      	ldrb	r2, [r3, #0]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5c:	1c5a      	adds	r2, r3, #1
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d66:	3b01      	subs	r3, #1
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	3b01      	subs	r3, #1
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1aa      	bne.n	8002cda <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d84:	697a      	ldr	r2, [r7, #20]
 8002d86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 fb79 	bl	8003480 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00d      	beq.n	8002db0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d107      	bne.n	8002dac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002daa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e016      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	e000      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ddc:	2302      	movs	r3, #2
  }
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3718      	adds	r7, #24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	00100002 	.word	0x00100002
 8002dec:	ffff0000 	.word	0xffff0000

08002df0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b088      	sub	sp, #32
 8002df4:	af02      	add	r7, sp, #8
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	607a      	str	r2, [r7, #4]
 8002dfa:	603b      	str	r3, [r7, #0]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e04:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	2b08      	cmp	r3, #8
 8002e0a:	d006      	beq.n	8002e1a <I2C_MasterRequestWrite+0x2a>
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d003      	beq.n	8002e1a <I2C_MasterRequestWrite+0x2a>
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e18:	d108      	bne.n	8002e2c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e28:	601a      	str	r2, [r3, #0]
 8002e2a:	e00b      	b.n	8002e44 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e30:	2b12      	cmp	r3, #18
 8002e32:	d107      	bne.n	8002e44 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e42:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e50:	68f8      	ldr	r0, [r7, #12]
 8002e52:	f000 f9b3 	bl	80031bc <I2C_WaitOnFlagUntilTimeout>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d00d      	beq.n	8002e78 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e6a:	d103      	bne.n	8002e74 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e72:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e035      	b.n	8002ee4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e80:	d108      	bne.n	8002e94 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e82:	897b      	ldrh	r3, [r7, #10]
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	461a      	mov	r2, r3
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002e90:	611a      	str	r2, [r3, #16]
 8002e92:	e01b      	b.n	8002ecc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002e94:	897b      	ldrh	r3, [r7, #10]
 8002e96:	11db      	asrs	r3, r3, #7
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	f003 0306 	and.w	r3, r3, #6
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	f063 030f 	orn	r3, r3, #15
 8002ea4:	b2da      	uxtb	r2, r3
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	490e      	ldr	r1, [pc, #56]	@ (8002eec <I2C_MasterRequestWrite+0xfc>)
 8002eb2:	68f8      	ldr	r0, [r7, #12]
 8002eb4:	f000 f9fc 	bl	80032b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e010      	b.n	8002ee4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002ec2:	897b      	ldrh	r3, [r7, #10]
 8002ec4:	b2da      	uxtb	r2, r3
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	4907      	ldr	r1, [pc, #28]	@ (8002ef0 <I2C_MasterRequestWrite+0x100>)
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 f9ec 	bl	80032b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e000      	b.n	8002ee4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002ee2:	2300      	movs	r3, #0
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3718      	adds	r7, #24
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	00010008 	.word	0x00010008
 8002ef0:	00010002 	.word	0x00010002

08002ef4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b088      	sub	sp, #32
 8002ef8:	af02      	add	r7, sp, #8
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	607a      	str	r2, [r7, #4]
 8002efe:	603b      	str	r3, [r7, #0]
 8002f00:	460b      	mov	r3, r1
 8002f02:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f08:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f18:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	2b08      	cmp	r3, #8
 8002f1e:	d006      	beq.n	8002f2e <I2C_MasterRequestRead+0x3a>
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d003      	beq.n	8002f2e <I2C_MasterRequestRead+0x3a>
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f2c:	d108      	bne.n	8002f40 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f3c:	601a      	str	r2, [r3, #0]
 8002f3e:	e00b      	b.n	8002f58 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f44:	2b11      	cmp	r3, #17
 8002f46:	d107      	bne.n	8002f58 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f56:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f000 f929 	bl	80031bc <I2C_WaitOnFlagUntilTimeout>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00d      	beq.n	8002f8c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f7e:	d103      	bne.n	8002f88 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f86:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	e079      	b.n	8003080 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f94:	d108      	bne.n	8002fa8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002f96:	897b      	ldrh	r3, [r7, #10]
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	f043 0301 	orr.w	r3, r3, #1
 8002f9e:	b2da      	uxtb	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	611a      	str	r2, [r3, #16]
 8002fa6:	e05f      	b.n	8003068 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002fa8:	897b      	ldrh	r3, [r7, #10]
 8002faa:	11db      	asrs	r3, r3, #7
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	f003 0306 	and.w	r3, r3, #6
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	f063 030f 	orn	r3, r3, #15
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	4930      	ldr	r1, [pc, #192]	@ (8003088 <I2C_MasterRequestRead+0x194>)
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 f972 	bl	80032b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e054      	b.n	8003080 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002fd6:	897b      	ldrh	r3, [r7, #10]
 8002fd8:	b2da      	uxtb	r2, r3
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	4929      	ldr	r1, [pc, #164]	@ (800308c <I2C_MasterRequestRead+0x198>)
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 f962 	bl	80032b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e044      	b.n	8003080 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	613b      	str	r3, [r7, #16]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	695b      	ldr	r3, [r3, #20]
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	699b      	ldr	r3, [r3, #24]
 8003008:	613b      	str	r3, [r7, #16]
 800300a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800301a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	9300      	str	r3, [sp, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 f8c7 	bl	80031bc <I2C_WaitOnFlagUntilTimeout>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00d      	beq.n	8003050 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800303e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003042:	d103      	bne.n	800304c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800304a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800304c:	2303      	movs	r3, #3
 800304e:	e017      	b.n	8003080 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003050:	897b      	ldrh	r3, [r7, #10]
 8003052:	11db      	asrs	r3, r3, #7
 8003054:	b2db      	uxtb	r3, r3
 8003056:	f003 0306 	and.w	r3, r3, #6
 800305a:	b2db      	uxtb	r3, r3
 800305c:	f063 030e 	orn	r3, r3, #14
 8003060:	b2da      	uxtb	r2, r3
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	4907      	ldr	r1, [pc, #28]	@ (800308c <I2C_MasterRequestRead+0x198>)
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 f91e 	bl	80032b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e000      	b.n	8003080 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	3718      	adds	r7, #24
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	00010008 	.word	0x00010008
 800308c:	00010002 	.word	0x00010002

08003090 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b088      	sub	sp, #32
 8003094:	af02      	add	r7, sp, #8
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	4608      	mov	r0, r1
 800309a:	4611      	mov	r1, r2
 800309c:	461a      	mov	r2, r3
 800309e:	4603      	mov	r3, r0
 80030a0:	817b      	strh	r3, [r7, #10]
 80030a2:	460b      	mov	r3, r1
 80030a4:	813b      	strh	r3, [r7, #8]
 80030a6:	4613      	mov	r3, r2
 80030a8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030b8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030bc:	9300      	str	r3, [sp, #0]
 80030be:	6a3b      	ldr	r3, [r7, #32]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f000 f878 	bl	80031bc <I2C_WaitOnFlagUntilTimeout>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d00d      	beq.n	80030ee <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030e0:	d103      	bne.n	80030ea <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e05f      	b.n	80031ae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030ee:	897b      	ldrh	r3, [r7, #10]
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	461a      	mov	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80030fc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003100:	6a3a      	ldr	r2, [r7, #32]
 8003102:	492d      	ldr	r1, [pc, #180]	@ (80031b8 <I2C_RequestMemoryWrite+0x128>)
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 f8d3 	bl	80032b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e04c      	b.n	80031ae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003114:	2300      	movs	r3, #0
 8003116:	617b      	str	r3, [r7, #20]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	695b      	ldr	r3, [r3, #20]
 800311e:	617b      	str	r3, [r7, #20]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	617b      	str	r3, [r7, #20]
 8003128:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800312a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800312c:	6a39      	ldr	r1, [r7, #32]
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 f95e 	bl	80033f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d00d      	beq.n	8003156 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313e:	2b04      	cmp	r3, #4
 8003140:	d107      	bne.n	8003152 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003150:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e02b      	b.n	80031ae <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003156:	88fb      	ldrh	r3, [r7, #6]
 8003158:	2b01      	cmp	r3, #1
 800315a:	d105      	bne.n	8003168 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800315c:	893b      	ldrh	r3, [r7, #8]
 800315e:	b2da      	uxtb	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	611a      	str	r2, [r3, #16]
 8003166:	e021      	b.n	80031ac <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003168:	893b      	ldrh	r3, [r7, #8]
 800316a:	0a1b      	lsrs	r3, r3, #8
 800316c:	b29b      	uxth	r3, r3
 800316e:	b2da      	uxtb	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003178:	6a39      	ldr	r1, [r7, #32]
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f000 f938 	bl	80033f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00d      	beq.n	80031a2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318a:	2b04      	cmp	r3, #4
 800318c:	d107      	bne.n	800319e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800319c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e005      	b.n	80031ae <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80031a2:	893b      	ldrh	r3, [r7, #8]
 80031a4:	b2da      	uxtb	r2, r3
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	00010002 	.word	0x00010002

080031bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	603b      	str	r3, [r7, #0]
 80031c8:	4613      	mov	r3, r2
 80031ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031cc:	e048      	b.n	8003260 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031d4:	d044      	beq.n	8003260 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031d6:	f7fe fd59 	bl	8001c8c <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	683a      	ldr	r2, [r7, #0]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d302      	bcc.n	80031ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d139      	bne.n	8003260 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	0c1b      	lsrs	r3, r3, #16
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d10d      	bne.n	8003212 <I2C_WaitOnFlagUntilTimeout+0x56>
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	43da      	mvns	r2, r3
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	4013      	ands	r3, r2
 8003202:	b29b      	uxth	r3, r3
 8003204:	2b00      	cmp	r3, #0
 8003206:	bf0c      	ite	eq
 8003208:	2301      	moveq	r3, #1
 800320a:	2300      	movne	r3, #0
 800320c:	b2db      	uxtb	r3, r3
 800320e:	461a      	mov	r2, r3
 8003210:	e00c      	b.n	800322c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	43da      	mvns	r2, r3
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	4013      	ands	r3, r2
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	bf0c      	ite	eq
 8003224:	2301      	moveq	r3, #1
 8003226:	2300      	movne	r3, #0
 8003228:	b2db      	uxtb	r3, r3
 800322a:	461a      	mov	r2, r3
 800322c:	79fb      	ldrb	r3, [r7, #7]
 800322e:	429a      	cmp	r2, r3
 8003230:	d116      	bne.n	8003260 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2220      	movs	r2, #32
 800323c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324c:	f043 0220 	orr.w	r2, r3, #32
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e023      	b.n	80032a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	0c1b      	lsrs	r3, r3, #16
 8003264:	b2db      	uxtb	r3, r3
 8003266:	2b01      	cmp	r3, #1
 8003268:	d10d      	bne.n	8003286 <I2C_WaitOnFlagUntilTimeout+0xca>
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	695b      	ldr	r3, [r3, #20]
 8003270:	43da      	mvns	r2, r3
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	4013      	ands	r3, r2
 8003276:	b29b      	uxth	r3, r3
 8003278:	2b00      	cmp	r3, #0
 800327a:	bf0c      	ite	eq
 800327c:	2301      	moveq	r3, #1
 800327e:	2300      	movne	r3, #0
 8003280:	b2db      	uxtb	r3, r3
 8003282:	461a      	mov	r2, r3
 8003284:	e00c      	b.n	80032a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	43da      	mvns	r2, r3
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	4013      	ands	r3, r2
 8003292:	b29b      	uxth	r3, r3
 8003294:	2b00      	cmp	r3, #0
 8003296:	bf0c      	ite	eq
 8003298:	2301      	moveq	r3, #1
 800329a:	2300      	movne	r3, #0
 800329c:	b2db      	uxtb	r3, r3
 800329e:	461a      	mov	r2, r3
 80032a0:	79fb      	ldrb	r3, [r7, #7]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d093      	beq.n	80031ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032a6:	2300      	movs	r3, #0
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
 80032bc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032be:	e071      	b.n	80033a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032ce:	d123      	bne.n	8003318 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032de:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80032e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2200      	movs	r2, #0
 80032ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2220      	movs	r2, #32
 80032f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2200      	movs	r2, #0
 80032fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003304:	f043 0204 	orr.w	r2, r3, #4
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e067      	b.n	80033e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800331e:	d041      	beq.n	80033a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003320:	f7fe fcb4 	bl	8001c8c <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	429a      	cmp	r2, r3
 800332e:	d302      	bcc.n	8003336 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d136      	bne.n	80033a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	0c1b      	lsrs	r3, r3, #16
 800333a:	b2db      	uxtb	r3, r3
 800333c:	2b01      	cmp	r3, #1
 800333e:	d10c      	bne.n	800335a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	43da      	mvns	r2, r3
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	4013      	ands	r3, r2
 800334c:	b29b      	uxth	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	bf14      	ite	ne
 8003352:	2301      	movne	r3, #1
 8003354:	2300      	moveq	r3, #0
 8003356:	b2db      	uxtb	r3, r3
 8003358:	e00b      	b.n	8003372 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	43da      	mvns	r2, r3
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	4013      	ands	r3, r2
 8003366:	b29b      	uxth	r3, r3
 8003368:	2b00      	cmp	r3, #0
 800336a:	bf14      	ite	ne
 800336c:	2301      	movne	r3, #1
 800336e:	2300      	moveq	r3, #0
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d016      	beq.n	80033a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2220      	movs	r2, #32
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003390:	f043 0220 	orr.w	r2, r3, #32
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e021      	b.n	80033e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	0c1b      	lsrs	r3, r3, #16
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d10c      	bne.n	80033c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	695b      	ldr	r3, [r3, #20]
 80033b4:	43da      	mvns	r2, r3
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	4013      	ands	r3, r2
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	2b00      	cmp	r3, #0
 80033be:	bf14      	ite	ne
 80033c0:	2301      	movne	r3, #1
 80033c2:	2300      	moveq	r3, #0
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	e00b      	b.n	80033e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	43da      	mvns	r2, r3
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	4013      	ands	r3, r2
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	bf14      	ite	ne
 80033da:	2301      	movne	r3, #1
 80033dc:	2300      	moveq	r3, #0
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	f47f af6d 	bne.w	80032c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3710      	adds	r7, #16
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033fc:	e034      	b.n	8003468 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033fe:	68f8      	ldr	r0, [r7, #12]
 8003400:	f000 f8e3 	bl	80035ca <I2C_IsAcknowledgeFailed>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d001      	beq.n	800340e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e034      	b.n	8003478 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003414:	d028      	beq.n	8003468 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003416:	f7fe fc39 	bl	8001c8c <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	68ba      	ldr	r2, [r7, #8]
 8003422:	429a      	cmp	r2, r3
 8003424:	d302      	bcc.n	800342c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d11d      	bne.n	8003468 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003436:	2b80      	cmp	r3, #128	@ 0x80
 8003438:	d016      	beq.n	8003468 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2200      	movs	r2, #0
 800343e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2220      	movs	r2, #32
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003454:	f043 0220 	orr.w	r2, r3, #32
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e007      	b.n	8003478 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	695b      	ldr	r3, [r3, #20]
 800346e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003472:	2b80      	cmp	r3, #128	@ 0x80
 8003474:	d1c3      	bne.n	80033fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3710      	adds	r7, #16
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800348c:	e034      	b.n	80034f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f000 f89b 	bl	80035ca <I2C_IsAcknowledgeFailed>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e034      	b.n	8003508 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a4:	d028      	beq.n	80034f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034a6:	f7fe fbf1 	bl	8001c8c <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d302      	bcc.n	80034bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d11d      	bne.n	80034f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	f003 0304 	and.w	r3, r3, #4
 80034c6:	2b04      	cmp	r3, #4
 80034c8:	d016      	beq.n	80034f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2220      	movs	r2, #32
 80034d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e4:	f043 0220 	orr.w	r2, r3, #32
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e007      	b.n	8003508 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	f003 0304 	and.w	r3, r3, #4
 8003502:	2b04      	cmp	r3, #4
 8003504:	d1c3      	bne.n	800348e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3710      	adds	r7, #16
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800351c:	e049      	b.n	80035b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	695b      	ldr	r3, [r3, #20]
 8003524:	f003 0310 	and.w	r3, r3, #16
 8003528:	2b10      	cmp	r3, #16
 800352a:	d119      	bne.n	8003560 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f06f 0210 	mvn.w	r2, #16
 8003534:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2220      	movs	r2, #32
 8003540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e030      	b.n	80035c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003560:	f7fe fb94 	bl	8001c8c <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	68ba      	ldr	r2, [r7, #8]
 800356c:	429a      	cmp	r2, r3
 800356e:	d302      	bcc.n	8003576 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d11d      	bne.n	80035b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003580:	2b40      	cmp	r3, #64	@ 0x40
 8003582:	d016      	beq.n	80035b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2220      	movs	r2, #32
 800358e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359e:	f043 0220 	orr.w	r2, r3, #32
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e007      	b.n	80035c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035bc:	2b40      	cmp	r3, #64	@ 0x40
 80035be:	d1ae      	bne.n	800351e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80035ca:	b480      	push	{r7}
 80035cc:	b083      	sub	sp, #12
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035e0:	d11b      	bne.n	800361a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80035ea:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2220      	movs	r2, #32
 80035f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003606:	f043 0204 	orr.w	r2, r3, #4
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e000      	b.n	800361c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800361a:	2300      	movs	r3, #0
}
 800361c:	4618      	mov	r0, r3
 800361e:	370c      	adds	r7, #12
 8003620:	46bd      	mov	sp, r7
 8003622:	bc80      	pop	{r7}
 8003624:	4770      	bx	lr
	...

08003628 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b086      	sub	sp, #24
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e272      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b00      	cmp	r3, #0
 8003644:	f000 8087 	beq.w	8003756 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003648:	4b92      	ldr	r3, [pc, #584]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f003 030c 	and.w	r3, r3, #12
 8003650:	2b04      	cmp	r3, #4
 8003652:	d00c      	beq.n	800366e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003654:	4b8f      	ldr	r3, [pc, #572]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f003 030c 	and.w	r3, r3, #12
 800365c:	2b08      	cmp	r3, #8
 800365e:	d112      	bne.n	8003686 <HAL_RCC_OscConfig+0x5e>
 8003660:	4b8c      	ldr	r3, [pc, #560]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003668:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800366c:	d10b      	bne.n	8003686 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800366e:	4b89      	ldr	r3, [pc, #548]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d06c      	beq.n	8003754 <HAL_RCC_OscConfig+0x12c>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d168      	bne.n	8003754 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e24c      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800368e:	d106      	bne.n	800369e <HAL_RCC_OscConfig+0x76>
 8003690:	4b80      	ldr	r3, [pc, #512]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a7f      	ldr	r2, [pc, #508]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003696:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800369a:	6013      	str	r3, [r2, #0]
 800369c:	e02e      	b.n	80036fc <HAL_RCC_OscConfig+0xd4>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10c      	bne.n	80036c0 <HAL_RCC_OscConfig+0x98>
 80036a6:	4b7b      	ldr	r3, [pc, #492]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a7a      	ldr	r2, [pc, #488]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036b0:	6013      	str	r3, [r2, #0]
 80036b2:	4b78      	ldr	r3, [pc, #480]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a77      	ldr	r2, [pc, #476]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036bc:	6013      	str	r3, [r2, #0]
 80036be:	e01d      	b.n	80036fc <HAL_RCC_OscConfig+0xd4>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036c8:	d10c      	bne.n	80036e4 <HAL_RCC_OscConfig+0xbc>
 80036ca:	4b72      	ldr	r3, [pc, #456]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a71      	ldr	r2, [pc, #452]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036d4:	6013      	str	r3, [r2, #0]
 80036d6:	4b6f      	ldr	r3, [pc, #444]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a6e      	ldr	r2, [pc, #440]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036e0:	6013      	str	r3, [r2, #0]
 80036e2:	e00b      	b.n	80036fc <HAL_RCC_OscConfig+0xd4>
 80036e4:	4b6b      	ldr	r3, [pc, #428]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a6a      	ldr	r2, [pc, #424]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036ee:	6013      	str	r3, [r2, #0]
 80036f0:	4b68      	ldr	r3, [pc, #416]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a67      	ldr	r2, [pc, #412]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d013      	beq.n	800372c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003704:	f7fe fac2 	bl	8001c8c <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800370c:	f7fe fabe 	bl	8001c8c <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b64      	cmp	r3, #100	@ 0x64
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e200      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800371e:	4b5d      	ldr	r3, [pc, #372]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0f0      	beq.n	800370c <HAL_RCC_OscConfig+0xe4>
 800372a:	e014      	b.n	8003756 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800372c:	f7fe faae 	bl	8001c8c <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003732:	e008      	b.n	8003746 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003734:	f7fe faaa 	bl	8001c8c <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b64      	cmp	r3, #100	@ 0x64
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e1ec      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003746:	4b53      	ldr	r3, [pc, #332]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1f0      	bne.n	8003734 <HAL_RCC_OscConfig+0x10c>
 8003752:	e000      	b.n	8003756 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003754:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d063      	beq.n	800382a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003762:	4b4c      	ldr	r3, [pc, #304]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f003 030c 	and.w	r3, r3, #12
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00b      	beq.n	8003786 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800376e:	4b49      	ldr	r3, [pc, #292]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f003 030c 	and.w	r3, r3, #12
 8003776:	2b08      	cmp	r3, #8
 8003778:	d11c      	bne.n	80037b4 <HAL_RCC_OscConfig+0x18c>
 800377a:	4b46      	ldr	r3, [pc, #280]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d116      	bne.n	80037b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003786:	4b43      	ldr	r3, [pc, #268]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d005      	beq.n	800379e <HAL_RCC_OscConfig+0x176>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d001      	beq.n	800379e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e1c0      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800379e:	4b3d      	ldr	r3, [pc, #244]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4939      	ldr	r1, [pc, #228]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037b2:	e03a      	b.n	800382a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	691b      	ldr	r3, [r3, #16]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d020      	beq.n	80037fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037bc:	4b36      	ldr	r3, [pc, #216]	@ (8003898 <HAL_RCC_OscConfig+0x270>)
 80037be:	2201      	movs	r2, #1
 80037c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c2:	f7fe fa63 	bl	8001c8c <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c8:	e008      	b.n	80037dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037ca:	f7fe fa5f 	bl	8001c8c <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d901      	bls.n	80037dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e1a1      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0302 	and.w	r3, r3, #2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d0f0      	beq.n	80037ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	695b      	ldr	r3, [r3, #20]
 80037f4:	00db      	lsls	r3, r3, #3
 80037f6:	4927      	ldr	r1, [pc, #156]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	600b      	str	r3, [r1, #0]
 80037fc:	e015      	b.n	800382a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037fe:	4b26      	ldr	r3, [pc, #152]	@ (8003898 <HAL_RCC_OscConfig+0x270>)
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003804:	f7fe fa42 	bl	8001c8c <HAL_GetTick>
 8003808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800380a:	e008      	b.n	800381e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800380c:	f7fe fa3e 	bl	8001c8c <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e180      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800381e:	4b1d      	ldr	r3, [pc, #116]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f0      	bne.n	800380c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0308 	and.w	r3, r3, #8
 8003832:	2b00      	cmp	r3, #0
 8003834:	d03a      	beq.n	80038ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d019      	beq.n	8003872 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800383e:	4b17      	ldr	r3, [pc, #92]	@ (800389c <HAL_RCC_OscConfig+0x274>)
 8003840:	2201      	movs	r2, #1
 8003842:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003844:	f7fe fa22 	bl	8001c8c <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800384c:	f7fe fa1e 	bl	8001c8c <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e160      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800385e:	4b0d      	ldr	r3, [pc, #52]	@ (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d0f0      	beq.n	800384c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800386a:	2001      	movs	r0, #1
 800386c:	f000 face 	bl	8003e0c <RCC_Delay>
 8003870:	e01c      	b.n	80038ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003872:	4b0a      	ldr	r3, [pc, #40]	@ (800389c <HAL_RCC_OscConfig+0x274>)
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003878:	f7fe fa08 	bl	8001c8c <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800387e:	e00f      	b.n	80038a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003880:	f7fe fa04 	bl	8001c8c <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d908      	bls.n	80038a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e146      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
 8003892:	bf00      	nop
 8003894:	40021000 	.word	0x40021000
 8003898:	42420000 	.word	0x42420000
 800389c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038a0:	4b92      	ldr	r3, [pc, #584]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 80038a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a4:	f003 0302 	and.w	r3, r3, #2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1e9      	bne.n	8003880 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	f000 80a6 	beq.w	8003a06 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ba:	2300      	movs	r3, #0
 80038bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038be:	4b8b      	ldr	r3, [pc, #556]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d10d      	bne.n	80038e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ca:	4b88      	ldr	r3, [pc, #544]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 80038cc:	69db      	ldr	r3, [r3, #28]
 80038ce:	4a87      	ldr	r2, [pc, #540]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 80038d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038d4:	61d3      	str	r3, [r2, #28]
 80038d6:	4b85      	ldr	r3, [pc, #532]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038de:	60bb      	str	r3, [r7, #8]
 80038e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038e2:	2301      	movs	r3, #1
 80038e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e6:	4b82      	ldr	r3, [pc, #520]	@ (8003af0 <HAL_RCC_OscConfig+0x4c8>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d118      	bne.n	8003924 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038f2:	4b7f      	ldr	r3, [pc, #508]	@ (8003af0 <HAL_RCC_OscConfig+0x4c8>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a7e      	ldr	r2, [pc, #504]	@ (8003af0 <HAL_RCC_OscConfig+0x4c8>)
 80038f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038fe:	f7fe f9c5 	bl	8001c8c <HAL_GetTick>
 8003902:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003904:	e008      	b.n	8003918 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003906:	f7fe f9c1 	bl	8001c8c <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b64      	cmp	r3, #100	@ 0x64
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e103      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003918:	4b75      	ldr	r3, [pc, #468]	@ (8003af0 <HAL_RCC_OscConfig+0x4c8>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003920:	2b00      	cmp	r3, #0
 8003922:	d0f0      	beq.n	8003906 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d106      	bne.n	800393a <HAL_RCC_OscConfig+0x312>
 800392c:	4b6f      	ldr	r3, [pc, #444]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	4a6e      	ldr	r2, [pc, #440]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003932:	f043 0301 	orr.w	r3, r3, #1
 8003936:	6213      	str	r3, [r2, #32]
 8003938:	e02d      	b.n	8003996 <HAL_RCC_OscConfig+0x36e>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d10c      	bne.n	800395c <HAL_RCC_OscConfig+0x334>
 8003942:	4b6a      	ldr	r3, [pc, #424]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003944:	6a1b      	ldr	r3, [r3, #32]
 8003946:	4a69      	ldr	r2, [pc, #420]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003948:	f023 0301 	bic.w	r3, r3, #1
 800394c:	6213      	str	r3, [r2, #32]
 800394e:	4b67      	ldr	r3, [pc, #412]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	4a66      	ldr	r2, [pc, #408]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003954:	f023 0304 	bic.w	r3, r3, #4
 8003958:	6213      	str	r3, [r2, #32]
 800395a:	e01c      	b.n	8003996 <HAL_RCC_OscConfig+0x36e>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	2b05      	cmp	r3, #5
 8003962:	d10c      	bne.n	800397e <HAL_RCC_OscConfig+0x356>
 8003964:	4b61      	ldr	r3, [pc, #388]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003966:	6a1b      	ldr	r3, [r3, #32]
 8003968:	4a60      	ldr	r2, [pc, #384]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 800396a:	f043 0304 	orr.w	r3, r3, #4
 800396e:	6213      	str	r3, [r2, #32]
 8003970:	4b5e      	ldr	r3, [pc, #376]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003972:	6a1b      	ldr	r3, [r3, #32]
 8003974:	4a5d      	ldr	r2, [pc, #372]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003976:	f043 0301 	orr.w	r3, r3, #1
 800397a:	6213      	str	r3, [r2, #32]
 800397c:	e00b      	b.n	8003996 <HAL_RCC_OscConfig+0x36e>
 800397e:	4b5b      	ldr	r3, [pc, #364]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	4a5a      	ldr	r2, [pc, #360]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003984:	f023 0301 	bic.w	r3, r3, #1
 8003988:	6213      	str	r3, [r2, #32]
 800398a:	4b58      	ldr	r3, [pc, #352]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	4a57      	ldr	r2, [pc, #348]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003990:	f023 0304 	bic.w	r3, r3, #4
 8003994:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d015      	beq.n	80039ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800399e:	f7fe f975 	bl	8001c8c <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039a4:	e00a      	b.n	80039bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a6:	f7fe f971 	bl	8001c8c <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e0b1      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039bc:	4b4b      	ldr	r3, [pc, #300]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 80039be:	6a1b      	ldr	r3, [r3, #32]
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0ee      	beq.n	80039a6 <HAL_RCC_OscConfig+0x37e>
 80039c8:	e014      	b.n	80039f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039ca:	f7fe f95f 	bl	8001c8c <HAL_GetTick>
 80039ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039d0:	e00a      	b.n	80039e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d2:	f7fe f95b 	bl	8001c8c <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e09b      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039e8:	4b40      	ldr	r3, [pc, #256]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 80039ea:	6a1b      	ldr	r3, [r3, #32]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d1ee      	bne.n	80039d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039f4:	7dfb      	ldrb	r3, [r7, #23]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d105      	bne.n	8003a06 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039fa:	4b3c      	ldr	r3, [pc, #240]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 80039fc:	69db      	ldr	r3, [r3, #28]
 80039fe:	4a3b      	ldr	r2, [pc, #236]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003a00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a04:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69db      	ldr	r3, [r3, #28]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	f000 8087 	beq.w	8003b1e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a10:	4b36      	ldr	r3, [pc, #216]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f003 030c 	and.w	r3, r3, #12
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d061      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69db      	ldr	r3, [r3, #28]
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d146      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a24:	4b33      	ldr	r3, [pc, #204]	@ (8003af4 <HAL_RCC_OscConfig+0x4cc>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a2a:	f7fe f92f 	bl	8001c8c <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a32:	f7fe f92b 	bl	8001c8c <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e06d      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a44:	4b29      	ldr	r3, [pc, #164]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1f0      	bne.n	8003a32 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a58:	d108      	bne.n	8003a6c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a5a:	4b24      	ldr	r3, [pc, #144]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	4921      	ldr	r1, [pc, #132]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a6c:	4b1f      	ldr	r3, [pc, #124]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a19      	ldr	r1, [r3, #32]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	491b      	ldr	r1, [pc, #108]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003a80:	4313      	orrs	r3, r2
 8003a82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a84:	4b1b      	ldr	r3, [pc, #108]	@ (8003af4 <HAL_RCC_OscConfig+0x4cc>)
 8003a86:	2201      	movs	r2, #1
 8003a88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a8a:	f7fe f8ff 	bl	8001c8c <HAL_GetTick>
 8003a8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a90:	e008      	b.n	8003aa4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a92:	f7fe f8fb 	bl	8001c8c <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d901      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e03d      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003aa4:	4b11      	ldr	r3, [pc, #68]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d0f0      	beq.n	8003a92 <HAL_RCC_OscConfig+0x46a>
 8003ab0:	e035      	b.n	8003b1e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab2:	4b10      	ldr	r3, [pc, #64]	@ (8003af4 <HAL_RCC_OscConfig+0x4cc>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab8:	f7fe f8e8 	bl	8001c8c <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ac0:	f7fe f8e4 	bl	8001c8c <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e026      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ad2:	4b06      	ldr	r3, [pc, #24]	@ (8003aec <HAL_RCC_OscConfig+0x4c4>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f0      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x498>
 8003ade:	e01e      	b.n	8003b1e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	69db      	ldr	r3, [r3, #28]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d107      	bne.n	8003af8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e019      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
 8003aec:	40021000 	.word	0x40021000
 8003af0:	40007000 	.word	0x40007000
 8003af4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003af8:	4b0b      	ldr	r3, [pc, #44]	@ (8003b28 <HAL_RCC_OscConfig+0x500>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d106      	bne.n	8003b1a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d001      	beq.n	8003b1e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e000      	b.n	8003b20 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003b1e:	2300      	movs	r3, #0
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3718      	adds	r7, #24
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	40021000 	.word	0x40021000

08003b2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d101      	bne.n	8003b40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e0d0      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b40:	4b6a      	ldr	r3, [pc, #424]	@ (8003cec <HAL_RCC_ClockConfig+0x1c0>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0307 	and.w	r3, r3, #7
 8003b48:	683a      	ldr	r2, [r7, #0]
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d910      	bls.n	8003b70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b4e:	4b67      	ldr	r3, [pc, #412]	@ (8003cec <HAL_RCC_ClockConfig+0x1c0>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f023 0207 	bic.w	r2, r3, #7
 8003b56:	4965      	ldr	r1, [pc, #404]	@ (8003cec <HAL_RCC_ClockConfig+0x1c0>)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b5e:	4b63      	ldr	r3, [pc, #396]	@ (8003cec <HAL_RCC_ClockConfig+0x1c0>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0307 	and.w	r3, r3, #7
 8003b66:	683a      	ldr	r2, [r7, #0]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d001      	beq.n	8003b70 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e0b8      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0302 	and.w	r3, r3, #2
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d020      	beq.n	8003bbe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0304 	and.w	r3, r3, #4
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d005      	beq.n	8003b94 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b88:	4b59      	ldr	r3, [pc, #356]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	4a58      	ldr	r2, [pc, #352]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003b8e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003b92:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0308 	and.w	r3, r3, #8
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d005      	beq.n	8003bac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ba0:	4b53      	ldr	r3, [pc, #332]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	4a52      	ldr	r2, [pc, #328]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ba6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003baa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bac:	4b50      	ldr	r3, [pc, #320]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	494d      	ldr	r1, [pc, #308]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d040      	beq.n	8003c4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d107      	bne.n	8003be2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd2:	4b47      	ldr	r3, [pc, #284]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d115      	bne.n	8003c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e07f      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d107      	bne.n	8003bfa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bea:	4b41      	ldr	r3, [pc, #260]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d109      	bne.n	8003c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e073      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bfa:	4b3d      	ldr	r3, [pc, #244]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e06b      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c0a:	4b39      	ldr	r3, [pc, #228]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	f023 0203 	bic.w	r2, r3, #3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	4936      	ldr	r1, [pc, #216]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c1c:	f7fe f836 	bl	8001c8c <HAL_GetTick>
 8003c20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c22:	e00a      	b.n	8003c3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c24:	f7fe f832 	bl	8001c8c <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e053      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c3a:	4b2d      	ldr	r3, [pc, #180]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f003 020c 	and.w	r2, r3, #12
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d1eb      	bne.n	8003c24 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c4c:	4b27      	ldr	r3, [pc, #156]	@ (8003cec <HAL_RCC_ClockConfig+0x1c0>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	683a      	ldr	r2, [r7, #0]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d210      	bcs.n	8003c7c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c5a:	4b24      	ldr	r3, [pc, #144]	@ (8003cec <HAL_RCC_ClockConfig+0x1c0>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f023 0207 	bic.w	r2, r3, #7
 8003c62:	4922      	ldr	r1, [pc, #136]	@ (8003cec <HAL_RCC_ClockConfig+0x1c0>)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c6a:	4b20      	ldr	r3, [pc, #128]	@ (8003cec <HAL_RCC_ClockConfig+0x1c0>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d001      	beq.n	8003c7c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e032      	b.n	8003ce2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0304 	and.w	r3, r3, #4
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d008      	beq.n	8003c9a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c88:	4b19      	ldr	r3, [pc, #100]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	4916      	ldr	r1, [pc, #88]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003c96:	4313      	orrs	r3, r2
 8003c98:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0308 	and.w	r3, r3, #8
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d009      	beq.n	8003cba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ca6:	4b12      	ldr	r3, [pc, #72]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	691b      	ldr	r3, [r3, #16]
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	490e      	ldr	r1, [pc, #56]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cba:	f000 f821 	bl	8003d00 <HAL_RCC_GetSysClockFreq>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	091b      	lsrs	r3, r3, #4
 8003cc6:	f003 030f 	and.w	r3, r3, #15
 8003cca:	490a      	ldr	r1, [pc, #40]	@ (8003cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8003ccc:	5ccb      	ldrb	r3, [r1, r3]
 8003cce:	fa22 f303 	lsr.w	r3, r2, r3
 8003cd2:	4a09      	ldr	r2, [pc, #36]	@ (8003cf8 <HAL_RCC_ClockConfig+0x1cc>)
 8003cd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003cd6:	4b09      	ldr	r3, [pc, #36]	@ (8003cfc <HAL_RCC_ClockConfig+0x1d0>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7fd ff94 	bl	8001c08 <HAL_InitTick>

  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3710      	adds	r7, #16
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	40022000 	.word	0x40022000
 8003cf0:	40021000 	.word	0x40021000
 8003cf4:	0800778c 	.word	0x0800778c
 8003cf8:	20000000 	.word	0x20000000
 8003cfc:	20000004 	.word	0x20000004

08003d00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b087      	sub	sp, #28
 8003d04:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d06:	2300      	movs	r3, #0
 8003d08:	60fb      	str	r3, [r7, #12]
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	60bb      	str	r3, [r7, #8]
 8003d0e:	2300      	movs	r3, #0
 8003d10:	617b      	str	r3, [r7, #20]
 8003d12:	2300      	movs	r3, #0
 8003d14:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d16:	2300      	movs	r3, #0
 8003d18:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8003d94 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f003 030c 	and.w	r3, r3, #12
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	d002      	beq.n	8003d30 <HAL_RCC_GetSysClockFreq+0x30>
 8003d2a:	2b08      	cmp	r3, #8
 8003d2c:	d003      	beq.n	8003d36 <HAL_RCC_GetSysClockFreq+0x36>
 8003d2e:	e027      	b.n	8003d80 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d30:	4b19      	ldr	r3, [pc, #100]	@ (8003d98 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d32:	613b      	str	r3, [r7, #16]
      break;
 8003d34:	e027      	b.n	8003d86 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	0c9b      	lsrs	r3, r3, #18
 8003d3a:	f003 030f 	and.w	r3, r3, #15
 8003d3e:	4a17      	ldr	r2, [pc, #92]	@ (8003d9c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d40:	5cd3      	ldrb	r3, [r2, r3]
 8003d42:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d010      	beq.n	8003d70 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d4e:	4b11      	ldr	r3, [pc, #68]	@ (8003d94 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	0c5b      	lsrs	r3, r3, #17
 8003d54:	f003 0301 	and.w	r3, r3, #1
 8003d58:	4a11      	ldr	r2, [pc, #68]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003d5a:	5cd3      	ldrb	r3, [r2, r3]
 8003d5c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a0d      	ldr	r2, [pc, #52]	@ (8003d98 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d62:	fb03 f202 	mul.w	r2, r3, r2
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d6c:	617b      	str	r3, [r7, #20]
 8003d6e:	e004      	b.n	8003d7a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a0c      	ldr	r2, [pc, #48]	@ (8003da4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003d74:	fb02 f303 	mul.w	r3, r2, r3
 8003d78:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	613b      	str	r3, [r7, #16]
      break;
 8003d7e:	e002      	b.n	8003d86 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d80:	4b05      	ldr	r3, [pc, #20]	@ (8003d98 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d82:	613b      	str	r3, [r7, #16]
      break;
 8003d84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d86:	693b      	ldr	r3, [r7, #16]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	371c      	adds	r7, #28
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bc80      	pop	{r7}
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	40021000 	.word	0x40021000
 8003d98:	007a1200 	.word	0x007a1200
 8003d9c:	080077a4 	.word	0x080077a4
 8003da0:	080077b4 	.word	0x080077b4
 8003da4:	003d0900 	.word	0x003d0900

08003da8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003da8:	b480      	push	{r7}
 8003daa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dac:	4b02      	ldr	r3, [pc, #8]	@ (8003db8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003dae:	681b      	ldr	r3, [r3, #0]
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bc80      	pop	{r7}
 8003db6:	4770      	bx	lr
 8003db8:	20000000 	.word	0x20000000

08003dbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003dc0:	f7ff fff2 	bl	8003da8 <HAL_RCC_GetHCLKFreq>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	4b05      	ldr	r3, [pc, #20]	@ (8003ddc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	0a1b      	lsrs	r3, r3, #8
 8003dcc:	f003 0307 	and.w	r3, r3, #7
 8003dd0:	4903      	ldr	r1, [pc, #12]	@ (8003de0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dd2:	5ccb      	ldrb	r3, [r1, r3]
 8003dd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	40021000 	.word	0x40021000
 8003de0:	0800779c 	.word	0x0800779c

08003de4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003de8:	f7ff ffde 	bl	8003da8 <HAL_RCC_GetHCLKFreq>
 8003dec:	4602      	mov	r2, r0
 8003dee:	4b05      	ldr	r3, [pc, #20]	@ (8003e04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	0adb      	lsrs	r3, r3, #11
 8003df4:	f003 0307 	and.w	r3, r3, #7
 8003df8:	4903      	ldr	r1, [pc, #12]	@ (8003e08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dfa:	5ccb      	ldrb	r3, [r1, r3]
 8003dfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	40021000 	.word	0x40021000
 8003e08:	0800779c 	.word	0x0800779c

08003e0c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b085      	sub	sp, #20
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e14:	4b0a      	ldr	r3, [pc, #40]	@ (8003e40 <RCC_Delay+0x34>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a0a      	ldr	r2, [pc, #40]	@ (8003e44 <RCC_Delay+0x38>)
 8003e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1e:	0a5b      	lsrs	r3, r3, #9
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	fb02 f303 	mul.w	r3, r2, r3
 8003e26:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e28:	bf00      	nop
  }
  while (Delay --);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	1e5a      	subs	r2, r3, #1
 8003e2e:	60fa      	str	r2, [r7, #12]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1f9      	bne.n	8003e28 <RCC_Delay+0x1c>
}
 8003e34:	bf00      	nop
 8003e36:	bf00      	nop
 8003e38:	3714      	adds	r7, #20
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bc80      	pop	{r7}
 8003e3e:	4770      	bx	lr
 8003e40:	20000000 	.word	0x20000000
 8003e44:	10624dd3 	.word	0x10624dd3

08003e48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e076      	b.n	8003f48 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d108      	bne.n	8003e74 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e6a:	d009      	beq.n	8003e80 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	61da      	str	r2, [r3, #28]
 8003e72:	e005      	b.n	8003e80 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d106      	bne.n	8003ea0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7fd fc2e 	bl	80016fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003eb6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003ec8:	431a      	orrs	r2, r3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	431a      	orrs	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	431a      	orrs	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	699b      	ldr	r3, [r3, #24]
 8003eec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003efa:	431a      	orrs	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a1b      	ldr	r3, [r3, #32]
 8003f00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f04:	ea42 0103 	orr.w	r1, r2, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f0c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	430a      	orrs	r2, r1
 8003f16:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	0c1a      	lsrs	r2, r3, #16
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f002 0204 	and.w	r2, r2, #4
 8003f26:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	69da      	ldr	r2, [r3, #28]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f36:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3708      	adds	r7, #8
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b088      	sub	sp, #32
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	603b      	str	r3, [r7, #0]
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f60:	f7fd fe94 	bl	8001c8c <HAL_GetTick>
 8003f64:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003f66:	88fb      	ldrh	r3, [r7, #6]
 8003f68:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d001      	beq.n	8003f7a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003f76:	2302      	movs	r3, #2
 8003f78:	e12a      	b.n	80041d0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <HAL_SPI_Transmit+0x36>
 8003f80:	88fb      	ldrh	r3, [r7, #6]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d101      	bne.n	8003f8a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e122      	b.n	80041d0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d101      	bne.n	8003f98 <HAL_SPI_Transmit+0x48>
 8003f94:	2302      	movs	r3, #2
 8003f96:	e11b      	b.n	80041d0 <HAL_SPI_Transmit+0x280>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2203      	movs	r2, #3
 8003fa4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	68ba      	ldr	r2, [r7, #8]
 8003fb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	88fa      	ldrh	r2, [r7, #6]
 8003fb8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	88fa      	ldrh	r2, [r7, #6]
 8003fbe:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fe6:	d10f      	bne.n	8004008 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ff6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004006:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004012:	2b40      	cmp	r3, #64	@ 0x40
 8004014:	d007      	beq.n	8004026 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004024:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800402e:	d152      	bne.n	80040d6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d002      	beq.n	800403e <HAL_SPI_Transmit+0xee>
 8004038:	8b7b      	ldrh	r3, [r7, #26]
 800403a:	2b01      	cmp	r3, #1
 800403c:	d145      	bne.n	80040ca <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004042:	881a      	ldrh	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404e:	1c9a      	adds	r2, r3, #2
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004058:	b29b      	uxth	r3, r3
 800405a:	3b01      	subs	r3, #1
 800405c:	b29a      	uxth	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004062:	e032      	b.n	80040ca <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	2b02      	cmp	r3, #2
 8004070:	d112      	bne.n	8004098 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004076:	881a      	ldrh	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004082:	1c9a      	adds	r2, r3, #2
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800408c:	b29b      	uxth	r3, r3
 800408e:	3b01      	subs	r3, #1
 8004090:	b29a      	uxth	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004096:	e018      	b.n	80040ca <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004098:	f7fd fdf8 	bl	8001c8c <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d803      	bhi.n	80040b0 <HAL_SPI_Transmit+0x160>
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ae:	d102      	bne.n	80040b6 <HAL_SPI_Transmit+0x166>
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d109      	bne.n	80040ca <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e082      	b.n	80041d0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d1c7      	bne.n	8004064 <HAL_SPI_Transmit+0x114>
 80040d4:	e053      	b.n	800417e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d002      	beq.n	80040e4 <HAL_SPI_Transmit+0x194>
 80040de:	8b7b      	ldrh	r3, [r7, #26]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d147      	bne.n	8004174 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	330c      	adds	r3, #12
 80040ee:	7812      	ldrb	r2, [r2, #0]
 80040f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f6:	1c5a      	adds	r2, r3, #1
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004100:	b29b      	uxth	r3, r3
 8004102:	3b01      	subs	r3, #1
 8004104:	b29a      	uxth	r2, r3
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800410a:	e033      	b.n	8004174 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b02      	cmp	r3, #2
 8004118:	d113      	bne.n	8004142 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	330c      	adds	r3, #12
 8004124:	7812      	ldrb	r2, [r2, #0]
 8004126:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412c:	1c5a      	adds	r2, r3, #1
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004136:	b29b      	uxth	r3, r3
 8004138:	3b01      	subs	r3, #1
 800413a:	b29a      	uxth	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004140:	e018      	b.n	8004174 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004142:	f7fd fda3 	bl	8001c8c <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	683a      	ldr	r2, [r7, #0]
 800414e:	429a      	cmp	r2, r3
 8004150:	d803      	bhi.n	800415a <HAL_SPI_Transmit+0x20a>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004158:	d102      	bne.n	8004160 <HAL_SPI_Transmit+0x210>
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d109      	bne.n	8004174 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e02d      	b.n	80041d0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004178:	b29b      	uxth	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1c6      	bne.n	800410c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800417e:	69fa      	ldr	r2, [r7, #28]
 8004180:	6839      	ldr	r1, [r7, #0]
 8004182:	68f8      	ldr	r0, [r7, #12]
 8004184:	f000 fbd2 	bl	800492c <SPI_EndRxTxTransaction>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d002      	beq.n	8004194 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2220      	movs	r2, #32
 8004192:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d10a      	bne.n	80041b2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800419c:	2300      	movs	r3, #0
 800419e:	617b      	str	r3, [r7, #20]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	617b      	str	r3, [r7, #20]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	617b      	str	r3, [r7, #20]
 80041b0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2201      	movs	r2, #1
 80041b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d001      	beq.n	80041ce <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80041ce:	2300      	movs	r3, #0
  }
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3720      	adds	r7, #32
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b088      	sub	sp, #32
 80041dc:	af02      	add	r7, sp, #8
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	603b      	str	r3, [r7, #0]
 80041e4:	4613      	mov	r3, r2
 80041e6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d001      	beq.n	80041f8 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80041f4:	2302      	movs	r3, #2
 80041f6:	e104      	b.n	8004402 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004200:	d112      	bne.n	8004228 <HAL_SPI_Receive+0x50>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10e      	bne.n	8004228 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2204      	movs	r2, #4
 800420e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004212:	88fa      	ldrh	r2, [r7, #6]
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	4613      	mov	r3, r2
 800421a:	68ba      	ldr	r2, [r7, #8]
 800421c:	68b9      	ldr	r1, [r7, #8]
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f000 f8f3 	bl	800440a <HAL_SPI_TransmitReceive>
 8004224:	4603      	mov	r3, r0
 8004226:	e0ec      	b.n	8004402 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004228:	f7fd fd30 	bl	8001c8c <HAL_GetTick>
 800422c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d002      	beq.n	800423a <HAL_SPI_Receive+0x62>
 8004234:	88fb      	ldrh	r3, [r7, #6]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e0e1      	b.n	8004402 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004244:	2b01      	cmp	r3, #1
 8004246:	d101      	bne.n	800424c <HAL_SPI_Receive+0x74>
 8004248:	2302      	movs	r3, #2
 800424a:	e0da      	b.n	8004402 <HAL_SPI_Receive+0x22a>
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2204      	movs	r2, #4
 8004258:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	68ba      	ldr	r2, [r7, #8]
 8004266:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	88fa      	ldrh	r2, [r7, #6]
 800426c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	88fa      	ldrh	r2, [r7, #6]
 8004272:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2200      	movs	r2, #0
 8004284:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800429a:	d10f      	bne.n	80042bc <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042aa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80042ba:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c6:	2b40      	cmp	r3, #64	@ 0x40
 80042c8:	d007      	beq.n	80042da <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042d8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d170      	bne.n	80043c4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80042e2:	e035      	b.n	8004350 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d115      	bne.n	800431e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f103 020c 	add.w	r2, r3, #12
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042fe:	7812      	ldrb	r2, [r2, #0]
 8004300:	b2d2      	uxtb	r2, r2
 8004302:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004308:	1c5a      	adds	r2, r3, #1
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004312:	b29b      	uxth	r3, r3
 8004314:	3b01      	subs	r3, #1
 8004316:	b29a      	uxth	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800431c:	e018      	b.n	8004350 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800431e:	f7fd fcb5 	bl	8001c8c <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	683a      	ldr	r2, [r7, #0]
 800432a:	429a      	cmp	r2, r3
 800432c:	d803      	bhi.n	8004336 <HAL_SPI_Receive+0x15e>
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004334:	d102      	bne.n	800433c <HAL_SPI_Receive+0x164>
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d109      	bne.n	8004350 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800434c:	2303      	movs	r3, #3
 800434e:	e058      	b.n	8004402 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004354:	b29b      	uxth	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d1c4      	bne.n	80042e4 <HAL_SPI_Receive+0x10c>
 800435a:	e038      	b.n	80043ce <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b01      	cmp	r3, #1
 8004368:	d113      	bne.n	8004392 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	68da      	ldr	r2, [r3, #12]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004374:	b292      	uxth	r2, r2
 8004376:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800437c:	1c9a      	adds	r2, r3, #2
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004386:	b29b      	uxth	r3, r3
 8004388:	3b01      	subs	r3, #1
 800438a:	b29a      	uxth	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004390:	e018      	b.n	80043c4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004392:	f7fd fc7b 	bl	8001c8c <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d803      	bhi.n	80043aa <HAL_SPI_Receive+0x1d2>
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a8:	d102      	bne.n	80043b0 <HAL_SPI_Receive+0x1d8>
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d109      	bne.n	80043c4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e01e      	b.n	8004402 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1c6      	bne.n	800435c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043ce:	697a      	ldr	r2, [r7, #20]
 80043d0:	6839      	ldr	r1, [r7, #0]
 80043d2:	68f8      	ldr	r0, [r7, #12]
 80043d4:	f000 fa58 	bl	8004888 <SPI_EndRxTransaction>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d002      	beq.n	80043e4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2220      	movs	r2, #32
 80043e2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d001      	beq.n	8004400 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e000      	b.n	8004402 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004400:	2300      	movs	r3, #0
  }
}
 8004402:	4618      	mov	r0, r3
 8004404:	3718      	adds	r7, #24
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800440a:	b580      	push	{r7, lr}
 800440c:	b08a      	sub	sp, #40	@ 0x28
 800440e:	af00      	add	r7, sp, #0
 8004410:	60f8      	str	r0, [r7, #12]
 8004412:	60b9      	str	r1, [r7, #8]
 8004414:	607a      	str	r2, [r7, #4]
 8004416:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004418:	2301      	movs	r3, #1
 800441a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800441c:	f7fd fc36 	bl	8001c8c <HAL_GetTick>
 8004420:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004428:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004430:	887b      	ldrh	r3, [r7, #2]
 8004432:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004434:	7ffb      	ldrb	r3, [r7, #31]
 8004436:	2b01      	cmp	r3, #1
 8004438:	d00c      	beq.n	8004454 <HAL_SPI_TransmitReceive+0x4a>
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004440:	d106      	bne.n	8004450 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d102      	bne.n	8004450 <HAL_SPI_TransmitReceive+0x46>
 800444a:	7ffb      	ldrb	r3, [r7, #31]
 800444c:	2b04      	cmp	r3, #4
 800444e:	d001      	beq.n	8004454 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004450:	2302      	movs	r3, #2
 8004452:	e17f      	b.n	8004754 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d005      	beq.n	8004466 <HAL_SPI_TransmitReceive+0x5c>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d002      	beq.n	8004466 <HAL_SPI_TransmitReceive+0x5c>
 8004460:	887b      	ldrh	r3, [r7, #2]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e174      	b.n	8004754 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004470:	2b01      	cmp	r3, #1
 8004472:	d101      	bne.n	8004478 <HAL_SPI_TransmitReceive+0x6e>
 8004474:	2302      	movs	r3, #2
 8004476:	e16d      	b.n	8004754 <HAL_SPI_TransmitReceive+0x34a>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b04      	cmp	r3, #4
 800448a:	d003      	beq.n	8004494 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2205      	movs	r2, #5
 8004490:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	887a      	ldrh	r2, [r7, #2]
 80044a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	887a      	ldrh	r2, [r7, #2]
 80044aa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	68ba      	ldr	r2, [r7, #8]
 80044b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	887a      	ldrh	r2, [r7, #2]
 80044b6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	887a      	ldrh	r2, [r7, #2]
 80044bc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044d4:	2b40      	cmp	r3, #64	@ 0x40
 80044d6:	d007      	beq.n	80044e8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044f0:	d17e      	bne.n	80045f0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d002      	beq.n	8004500 <HAL_SPI_TransmitReceive+0xf6>
 80044fa:	8afb      	ldrh	r3, [r7, #22]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d16c      	bne.n	80045da <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004504:	881a      	ldrh	r2, [r3, #0]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004510:	1c9a      	adds	r2, r3, #2
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800451a:	b29b      	uxth	r3, r3
 800451c:	3b01      	subs	r3, #1
 800451e:	b29a      	uxth	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004524:	e059      	b.n	80045da <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	2b02      	cmp	r3, #2
 8004532:	d11b      	bne.n	800456c <HAL_SPI_TransmitReceive+0x162>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004538:	b29b      	uxth	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d016      	beq.n	800456c <HAL_SPI_TransmitReceive+0x162>
 800453e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004540:	2b01      	cmp	r3, #1
 8004542:	d113      	bne.n	800456c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004548:	881a      	ldrh	r2, [r3, #0]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004554:	1c9a      	adds	r2, r3, #2
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800455e:	b29b      	uxth	r3, r3
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004568:	2300      	movs	r3, #0
 800456a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b01      	cmp	r3, #1
 8004578:	d119      	bne.n	80045ae <HAL_SPI_TransmitReceive+0x1a4>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800457e:	b29b      	uxth	r3, r3
 8004580:	2b00      	cmp	r3, #0
 8004582:	d014      	beq.n	80045ae <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68da      	ldr	r2, [r3, #12]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800458e:	b292      	uxth	r2, r2
 8004590:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004596:	1c9a      	adds	r2, r3, #2
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	3b01      	subs	r3, #1
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80045aa:	2301      	movs	r3, #1
 80045ac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80045ae:	f7fd fb6d 	bl	8001c8c <HAL_GetTick>
 80045b2:	4602      	mov	r2, r0
 80045b4:	6a3b      	ldr	r3, [r7, #32]
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d80d      	bhi.n	80045da <HAL_SPI_TransmitReceive+0x1d0>
 80045be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c4:	d009      	beq.n	80045da <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e0bc      	b.n	8004754 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045de:	b29b      	uxth	r3, r3
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d1a0      	bne.n	8004526 <HAL_SPI_TransmitReceive+0x11c>
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d19b      	bne.n	8004526 <HAL_SPI_TransmitReceive+0x11c>
 80045ee:	e082      	b.n	80046f6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d002      	beq.n	80045fe <HAL_SPI_TransmitReceive+0x1f4>
 80045f8:	8afb      	ldrh	r3, [r7, #22]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d171      	bne.n	80046e2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	330c      	adds	r3, #12
 8004608:	7812      	ldrb	r2, [r2, #0]
 800460a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004610:	1c5a      	adds	r2, r3, #1
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800461a:	b29b      	uxth	r3, r3
 800461c:	3b01      	subs	r3, #1
 800461e:	b29a      	uxth	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004624:	e05d      	b.n	80046e2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b02      	cmp	r3, #2
 8004632:	d11c      	bne.n	800466e <HAL_SPI_TransmitReceive+0x264>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004638:	b29b      	uxth	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d017      	beq.n	800466e <HAL_SPI_TransmitReceive+0x264>
 800463e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004640:	2b01      	cmp	r3, #1
 8004642:	d114      	bne.n	800466e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	330c      	adds	r3, #12
 800464e:	7812      	ldrb	r2, [r2, #0]
 8004650:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004656:	1c5a      	adds	r2, r3, #1
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004660:	b29b      	uxth	r3, r3
 8004662:	3b01      	subs	r3, #1
 8004664:	b29a      	uxth	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800466a:	2300      	movs	r3, #0
 800466c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	2b01      	cmp	r3, #1
 800467a:	d119      	bne.n	80046b0 <HAL_SPI_TransmitReceive+0x2a6>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004680:	b29b      	uxth	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d014      	beq.n	80046b0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68da      	ldr	r2, [r3, #12]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004690:	b2d2      	uxtb	r2, r2
 8004692:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004698:	1c5a      	adds	r2, r3, #1
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	3b01      	subs	r3, #1
 80046a6:	b29a      	uxth	r2, r3
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046ac:	2301      	movs	r3, #1
 80046ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80046b0:	f7fd faec 	bl	8001c8c <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	6a3b      	ldr	r3, [r7, #32]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046bc:	429a      	cmp	r2, r3
 80046be:	d803      	bhi.n	80046c8 <HAL_SPI_TransmitReceive+0x2be>
 80046c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c6:	d102      	bne.n	80046ce <HAL_SPI_TransmitReceive+0x2c4>
 80046c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d109      	bne.n	80046e2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2201      	movs	r2, #1
 80046d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e038      	b.n	8004754 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d19c      	bne.n	8004626 <HAL_SPI_TransmitReceive+0x21c>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d197      	bne.n	8004626 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046f6:	6a3a      	ldr	r2, [r7, #32]
 80046f8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f000 f916 	bl	800492c <SPI_EndRxTxTransaction>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d008      	beq.n	8004718 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2220      	movs	r2, #32
 800470a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e01d      	b.n	8004754 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d10a      	bne.n	8004736 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004720:	2300      	movs	r3, #0
 8004722:	613b      	str	r3, [r7, #16]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	613b      	str	r3, [r7, #16]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	613b      	str	r3, [r7, #16]
 8004734:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2201      	movs	r2, #1
 800473a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800474a:	2b00      	cmp	r3, #0
 800474c:	d001      	beq.n	8004752 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e000      	b.n	8004754 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004752:	2300      	movs	r3, #0
  }
}
 8004754:	4618      	mov	r0, r3
 8004756:	3728      	adds	r7, #40	@ 0x28
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800476a:	b2db      	uxtb	r3, r3
}
 800476c:	4618      	mov	r0, r3
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	bc80      	pop	{r7}
 8004774:	4770      	bx	lr
	...

08004778 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b088      	sub	sp, #32
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	603b      	str	r3, [r7, #0]
 8004784:	4613      	mov	r3, r2
 8004786:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004788:	f7fd fa80 	bl	8001c8c <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004790:	1a9b      	subs	r3, r3, r2
 8004792:	683a      	ldr	r2, [r7, #0]
 8004794:	4413      	add	r3, r2
 8004796:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004798:	f7fd fa78 	bl	8001c8c <HAL_GetTick>
 800479c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800479e:	4b39      	ldr	r3, [pc, #228]	@ (8004884 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	015b      	lsls	r3, r3, #5
 80047a4:	0d1b      	lsrs	r3, r3, #20
 80047a6:	69fa      	ldr	r2, [r7, #28]
 80047a8:	fb02 f303 	mul.w	r3, r2, r3
 80047ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047ae:	e054      	b.n	800485a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b6:	d050      	beq.n	800485a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047b8:	f7fd fa68 	bl	8001c8c <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	69fa      	ldr	r2, [r7, #28]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d902      	bls.n	80047ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d13d      	bne.n	800484a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	685a      	ldr	r2, [r3, #4]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80047dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047e6:	d111      	bne.n	800480c <SPI_WaitFlagStateUntilTimeout+0x94>
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047f0:	d004      	beq.n	80047fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047fa:	d107      	bne.n	800480c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800480a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004810:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004814:	d10f      	bne.n	8004836 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004824:	601a      	str	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004834:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e017      	b.n	800487a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d101      	bne.n	8004854 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004850:	2300      	movs	r3, #0
 8004852:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	3b01      	subs	r3, #1
 8004858:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	689a      	ldr	r2, [r3, #8]
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	4013      	ands	r3, r2
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	429a      	cmp	r2, r3
 8004868:	bf0c      	ite	eq
 800486a:	2301      	moveq	r3, #1
 800486c:	2300      	movne	r3, #0
 800486e:	b2db      	uxtb	r3, r3
 8004870:	461a      	mov	r2, r3
 8004872:	79fb      	ldrb	r3, [r7, #7]
 8004874:	429a      	cmp	r2, r3
 8004876:	d19b      	bne.n	80047b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3720      	adds	r7, #32
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	20000000 	.word	0x20000000

08004888 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af02      	add	r7, sp, #8
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800489c:	d111      	bne.n	80048c2 <SPI_EndRxTransaction+0x3a>
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048a6:	d004      	beq.n	80048b2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048b0:	d107      	bne.n	80048c2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048c0:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048ca:	d117      	bne.n	80048fc <SPI_EndRxTransaction+0x74>
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048d4:	d112      	bne.n	80048fc <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	9300      	str	r3, [sp, #0]
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	2200      	movs	r2, #0
 80048de:	2101      	movs	r1, #1
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f7ff ff49 	bl	8004778 <SPI_WaitFlagStateUntilTimeout>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d01a      	beq.n	8004922 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048f0:	f043 0220 	orr.w	r2, r3, #32
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e013      	b.n	8004924 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	9300      	str	r3, [sp, #0]
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	2200      	movs	r2, #0
 8004904:	2180      	movs	r1, #128	@ 0x80
 8004906:	68f8      	ldr	r0, [r7, #12]
 8004908:	f7ff ff36 	bl	8004778 <SPI_WaitFlagStateUntilTimeout>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d007      	beq.n	8004922 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004916:	f043 0220 	orr.w	r2, r3, #32
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e000      	b.n	8004924 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3710      	adds	r7, #16
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}

0800492c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b086      	sub	sp, #24
 8004930:	af02      	add	r7, sp, #8
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	9300      	str	r3, [sp, #0]
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	2201      	movs	r2, #1
 8004940:	2102      	movs	r1, #2
 8004942:	68f8      	ldr	r0, [r7, #12]
 8004944:	f7ff ff18 	bl	8004778 <SPI_WaitFlagStateUntilTimeout>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d007      	beq.n	800495e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004952:	f043 0220 	orr.w	r2, r3, #32
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e013      	b.n	8004986 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	9300      	str	r3, [sp, #0]
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	2200      	movs	r2, #0
 8004966:	2180      	movs	r1, #128	@ 0x80
 8004968:	68f8      	ldr	r0, [r7, #12]
 800496a:	f7ff ff05 	bl	8004778 <SPI_WaitFlagStateUntilTimeout>
 800496e:	4603      	mov	r3, r0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d007      	beq.n	8004984 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004978:	f043 0220 	orr.w	r2, r3, #32
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e000      	b.n	8004986 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3710      	adds	r7, #16
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}

0800498e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800498e:	b580      	push	{r7, lr}
 8004990:	b082      	sub	sp, #8
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d101      	bne.n	80049a0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e042      	b.n	8004a26 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d106      	bne.n	80049ba <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f7fc feeb 	bl	8001790 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2224      	movs	r2, #36	@ 0x24
 80049be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68da      	ldr	r2, [r3, #12]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049d0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f972 	bl	8004cbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	691a      	ldr	r2, [r3, #16]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049e6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	695a      	ldr	r2, [r3, #20]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049f6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68da      	ldr	r2, [r3, #12]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a06:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2220      	movs	r2, #32
 8004a12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2220      	movs	r2, #32
 8004a1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3708      	adds	r7, #8
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a2e:	b580      	push	{r7, lr}
 8004a30:	b08a      	sub	sp, #40	@ 0x28
 8004a32:	af02      	add	r7, sp, #8
 8004a34:	60f8      	str	r0, [r7, #12]
 8004a36:	60b9      	str	r1, [r7, #8]
 8004a38:	603b      	str	r3, [r7, #0]
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b20      	cmp	r3, #32
 8004a4c:	d175      	bne.n	8004b3a <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d002      	beq.n	8004a5a <HAL_UART_Transmit+0x2c>
 8004a54:	88fb      	ldrh	r3, [r7, #6]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d101      	bne.n	8004a5e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e06e      	b.n	8004b3c <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2221      	movs	r2, #33	@ 0x21
 8004a68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a6c:	f7fd f90e 	bl	8001c8c <HAL_GetTick>
 8004a70:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	88fa      	ldrh	r2, [r7, #6]
 8004a76:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	88fa      	ldrh	r2, [r7, #6]
 8004a7c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a86:	d108      	bne.n	8004a9a <HAL_UART_Transmit+0x6c>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d104      	bne.n	8004a9a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a90:	2300      	movs	r3, #0
 8004a92:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	61bb      	str	r3, [r7, #24]
 8004a98:	e003      	b.n	8004aa2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004aa2:	e02e      	b.n	8004b02 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	9300      	str	r3, [sp, #0]
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	2180      	movs	r1, #128	@ 0x80
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f000 f848 	bl	8004b44 <UART_WaitOnFlagUntilTimeout>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d005      	beq.n	8004ac6 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2220      	movs	r2, #32
 8004abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e03a      	b.n	8004b3c <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d10b      	bne.n	8004ae4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	881b      	ldrh	r3, [r3, #0]
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ada:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	3302      	adds	r3, #2
 8004ae0:	61bb      	str	r3, [r7, #24]
 8004ae2:	e007      	b.n	8004af4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	781a      	ldrb	r2, [r3, #0]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	3301      	adds	r3, #1
 8004af2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	3b01      	subs	r3, #1
 8004afc:	b29a      	uxth	r2, r3
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1cb      	bne.n	8004aa4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	9300      	str	r3, [sp, #0]
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	2200      	movs	r2, #0
 8004b14:	2140      	movs	r1, #64	@ 0x40
 8004b16:	68f8      	ldr	r0, [r7, #12]
 8004b18:	f000 f814 	bl	8004b44 <UART_WaitOnFlagUntilTimeout>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d005      	beq.n	8004b2e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2220      	movs	r2, #32
 8004b26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e006      	b.n	8004b3c <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2220      	movs	r2, #32
 8004b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004b36:	2300      	movs	r3, #0
 8004b38:	e000      	b.n	8004b3c <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004b3a:	2302      	movs	r3, #2
  }
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3720      	adds	r7, #32
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	603b      	str	r3, [r7, #0]
 8004b50:	4613      	mov	r3, r2
 8004b52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b54:	e03b      	b.n	8004bce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b56:	6a3b      	ldr	r3, [r7, #32]
 8004b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b5c:	d037      	beq.n	8004bce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b5e:	f7fd f895 	bl	8001c8c <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	6a3a      	ldr	r2, [r7, #32]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d302      	bcc.n	8004b74 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b6e:	6a3b      	ldr	r3, [r7, #32]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e03a      	b.n	8004bee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	f003 0304 	and.w	r3, r3, #4
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d023      	beq.n	8004bce <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	2b80      	cmp	r3, #128	@ 0x80
 8004b8a:	d020      	beq.n	8004bce <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	2b40      	cmp	r3, #64	@ 0x40
 8004b90:	d01d      	beq.n	8004bce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0308 	and.w	r3, r3, #8
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	d116      	bne.n	8004bce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	617b      	str	r3, [r7, #20]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	617b      	str	r3, [r7, #20]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	617b      	str	r3, [r7, #20]
 8004bb4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f000 f81d 	bl	8004bf6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2208      	movs	r2, #8
 8004bc0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e00f      	b.n	8004bee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	68ba      	ldr	r2, [r7, #8]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	bf0c      	ite	eq
 8004bde:	2301      	moveq	r3, #1
 8004be0:	2300      	movne	r3, #0
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	461a      	mov	r2, r3
 8004be6:	79fb      	ldrb	r3, [r7, #7]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d0b4      	beq.n	8004b56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3718      	adds	r7, #24
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	b095      	sub	sp, #84	@ 0x54
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	330c      	adds	r3, #12
 8004c04:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c08:	e853 3f00 	ldrex	r3, [r3]
 8004c0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	330c      	adds	r3, #12
 8004c1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c1e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c26:	e841 2300 	strex	r3, r2, [r1]
 8004c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1e5      	bne.n	8004bfe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3314      	adds	r3, #20
 8004c38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3a:	6a3b      	ldr	r3, [r7, #32]
 8004c3c:	e853 3f00 	ldrex	r3, [r3]
 8004c40:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	f023 0301 	bic.w	r3, r3, #1
 8004c48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	3314      	adds	r3, #20
 8004c50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c5a:	e841 2300 	strex	r3, r2, [r1]
 8004c5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1e5      	bne.n	8004c32 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d119      	bne.n	8004ca2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	330c      	adds	r3, #12
 8004c74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	e853 3f00 	ldrex	r3, [r3]
 8004c7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	f023 0310 	bic.w	r3, r3, #16
 8004c84:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	330c      	adds	r3, #12
 8004c8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c8e:	61ba      	str	r2, [r7, #24]
 8004c90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c92:	6979      	ldr	r1, [r7, #20]
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	e841 2300 	strex	r3, r2, [r1]
 8004c9a:	613b      	str	r3, [r7, #16]
   return(result);
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1e5      	bne.n	8004c6e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2220      	movs	r2, #32
 8004ca6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004cb0:	bf00      	nop
 8004cb2:	3754      	adds	r7, #84	@ 0x54
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bc80      	pop	{r7}
 8004cb8:	4770      	bx	lr
	...

08004cbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	68da      	ldr	r2, [r3, #12]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	430a      	orrs	r2, r1
 8004cd8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	689a      	ldr	r2, [r3, #8]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004cf6:	f023 030c 	bic.w	r3, r3, #12
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	6812      	ldr	r2, [r2, #0]
 8004cfe:	68b9      	ldr	r1, [r7, #8]
 8004d00:	430b      	orrs	r3, r1
 8004d02:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	699a      	ldr	r2, [r3, #24]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	430a      	orrs	r2, r1
 8004d18:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a2c      	ldr	r2, [pc, #176]	@ (8004dd0 <UART_SetConfig+0x114>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d103      	bne.n	8004d2c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004d24:	f7ff f85e 	bl	8003de4 <HAL_RCC_GetPCLK2Freq>
 8004d28:	60f8      	str	r0, [r7, #12]
 8004d2a:	e002      	b.n	8004d32 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004d2c:	f7ff f846 	bl	8003dbc <HAL_RCC_GetPCLK1Freq>
 8004d30:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d32:	68fa      	ldr	r2, [r7, #12]
 8004d34:	4613      	mov	r3, r2
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	4413      	add	r3, r2
 8004d3a:	009a      	lsls	r2, r3, #2
 8004d3c:	441a      	add	r2, r3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d48:	4a22      	ldr	r2, [pc, #136]	@ (8004dd4 <UART_SetConfig+0x118>)
 8004d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d4e:	095b      	lsrs	r3, r3, #5
 8004d50:	0119      	lsls	r1, r3, #4
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	4613      	mov	r3, r2
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	4413      	add	r3, r2
 8004d5a:	009a      	lsls	r2, r3, #2
 8004d5c:	441a      	add	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d68:	4b1a      	ldr	r3, [pc, #104]	@ (8004dd4 <UART_SetConfig+0x118>)
 8004d6a:	fba3 0302 	umull	r0, r3, r3, r2
 8004d6e:	095b      	lsrs	r3, r3, #5
 8004d70:	2064      	movs	r0, #100	@ 0x64
 8004d72:	fb00 f303 	mul.w	r3, r0, r3
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	011b      	lsls	r3, r3, #4
 8004d7a:	3332      	adds	r3, #50	@ 0x32
 8004d7c:	4a15      	ldr	r2, [pc, #84]	@ (8004dd4 <UART_SetConfig+0x118>)
 8004d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d82:	095b      	lsrs	r3, r3, #5
 8004d84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d88:	4419      	add	r1, r3
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	4413      	add	r3, r2
 8004d92:	009a      	lsls	r2, r3, #2
 8004d94:	441a      	add	r2, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004da0:	4b0c      	ldr	r3, [pc, #48]	@ (8004dd4 <UART_SetConfig+0x118>)
 8004da2:	fba3 0302 	umull	r0, r3, r3, r2
 8004da6:	095b      	lsrs	r3, r3, #5
 8004da8:	2064      	movs	r0, #100	@ 0x64
 8004daa:	fb00 f303 	mul.w	r3, r0, r3
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	011b      	lsls	r3, r3, #4
 8004db2:	3332      	adds	r3, #50	@ 0x32
 8004db4:	4a07      	ldr	r2, [pc, #28]	@ (8004dd4 <UART_SetConfig+0x118>)
 8004db6:	fba2 2303 	umull	r2, r3, r2, r3
 8004dba:	095b      	lsrs	r3, r3, #5
 8004dbc:	f003 020f 	and.w	r2, r3, #15
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	440a      	add	r2, r1
 8004dc6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004dc8:	bf00      	nop
 8004dca:	3710      	adds	r7, #16
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	40013800 	.word	0x40013800
 8004dd4:	51eb851f 	.word	0x51eb851f

08004dd8 <__cvt>:
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dde:	461d      	mov	r5, r3
 8004de0:	bfbb      	ittet	lt
 8004de2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004de6:	461d      	movlt	r5, r3
 8004de8:	2300      	movge	r3, #0
 8004dea:	232d      	movlt	r3, #45	@ 0x2d
 8004dec:	b088      	sub	sp, #32
 8004dee:	4614      	mov	r4, r2
 8004df0:	bfb8      	it	lt
 8004df2:	4614      	movlt	r4, r2
 8004df4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004df6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004df8:	7013      	strb	r3, [r2, #0]
 8004dfa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004dfc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004e00:	f023 0820 	bic.w	r8, r3, #32
 8004e04:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004e08:	d005      	beq.n	8004e16 <__cvt+0x3e>
 8004e0a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004e0e:	d100      	bne.n	8004e12 <__cvt+0x3a>
 8004e10:	3601      	adds	r6, #1
 8004e12:	2302      	movs	r3, #2
 8004e14:	e000      	b.n	8004e18 <__cvt+0x40>
 8004e16:	2303      	movs	r3, #3
 8004e18:	aa07      	add	r2, sp, #28
 8004e1a:	9204      	str	r2, [sp, #16]
 8004e1c:	aa06      	add	r2, sp, #24
 8004e1e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004e22:	e9cd 3600 	strd	r3, r6, [sp]
 8004e26:	4622      	mov	r2, r4
 8004e28:	462b      	mov	r3, r5
 8004e2a:	f000 fe6d 	bl	8005b08 <_dtoa_r>
 8004e2e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004e32:	4607      	mov	r7, r0
 8004e34:	d119      	bne.n	8004e6a <__cvt+0x92>
 8004e36:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004e38:	07db      	lsls	r3, r3, #31
 8004e3a:	d50e      	bpl.n	8004e5a <__cvt+0x82>
 8004e3c:	eb00 0906 	add.w	r9, r0, r6
 8004e40:	2200      	movs	r2, #0
 8004e42:	2300      	movs	r3, #0
 8004e44:	4620      	mov	r0, r4
 8004e46:	4629      	mov	r1, r5
 8004e48:	f7fb fdae 	bl	80009a8 <__aeabi_dcmpeq>
 8004e4c:	b108      	cbz	r0, 8004e52 <__cvt+0x7a>
 8004e4e:	f8cd 901c 	str.w	r9, [sp, #28]
 8004e52:	2230      	movs	r2, #48	@ 0x30
 8004e54:	9b07      	ldr	r3, [sp, #28]
 8004e56:	454b      	cmp	r3, r9
 8004e58:	d31e      	bcc.n	8004e98 <__cvt+0xc0>
 8004e5a:	4638      	mov	r0, r7
 8004e5c:	9b07      	ldr	r3, [sp, #28]
 8004e5e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004e60:	1bdb      	subs	r3, r3, r7
 8004e62:	6013      	str	r3, [r2, #0]
 8004e64:	b008      	add	sp, #32
 8004e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e6a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004e6e:	eb00 0906 	add.w	r9, r0, r6
 8004e72:	d1e5      	bne.n	8004e40 <__cvt+0x68>
 8004e74:	7803      	ldrb	r3, [r0, #0]
 8004e76:	2b30      	cmp	r3, #48	@ 0x30
 8004e78:	d10a      	bne.n	8004e90 <__cvt+0xb8>
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	4620      	mov	r0, r4
 8004e80:	4629      	mov	r1, r5
 8004e82:	f7fb fd91 	bl	80009a8 <__aeabi_dcmpeq>
 8004e86:	b918      	cbnz	r0, 8004e90 <__cvt+0xb8>
 8004e88:	f1c6 0601 	rsb	r6, r6, #1
 8004e8c:	f8ca 6000 	str.w	r6, [sl]
 8004e90:	f8da 3000 	ldr.w	r3, [sl]
 8004e94:	4499      	add	r9, r3
 8004e96:	e7d3      	b.n	8004e40 <__cvt+0x68>
 8004e98:	1c59      	adds	r1, r3, #1
 8004e9a:	9107      	str	r1, [sp, #28]
 8004e9c:	701a      	strb	r2, [r3, #0]
 8004e9e:	e7d9      	b.n	8004e54 <__cvt+0x7c>

08004ea0 <__exponent>:
 8004ea0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ea2:	2900      	cmp	r1, #0
 8004ea4:	bfb6      	itet	lt
 8004ea6:	232d      	movlt	r3, #45	@ 0x2d
 8004ea8:	232b      	movge	r3, #43	@ 0x2b
 8004eaa:	4249      	neglt	r1, r1
 8004eac:	2909      	cmp	r1, #9
 8004eae:	7002      	strb	r2, [r0, #0]
 8004eb0:	7043      	strb	r3, [r0, #1]
 8004eb2:	dd29      	ble.n	8004f08 <__exponent+0x68>
 8004eb4:	f10d 0307 	add.w	r3, sp, #7
 8004eb8:	461d      	mov	r5, r3
 8004eba:	270a      	movs	r7, #10
 8004ebc:	fbb1 f6f7 	udiv	r6, r1, r7
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	fb07 1416 	mls	r4, r7, r6, r1
 8004ec6:	3430      	adds	r4, #48	@ 0x30
 8004ec8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004ecc:	460c      	mov	r4, r1
 8004ece:	2c63      	cmp	r4, #99	@ 0x63
 8004ed0:	4631      	mov	r1, r6
 8004ed2:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ed6:	dcf1      	bgt.n	8004ebc <__exponent+0x1c>
 8004ed8:	3130      	adds	r1, #48	@ 0x30
 8004eda:	1e94      	subs	r4, r2, #2
 8004edc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004ee0:	4623      	mov	r3, r4
 8004ee2:	1c41      	adds	r1, r0, #1
 8004ee4:	42ab      	cmp	r3, r5
 8004ee6:	d30a      	bcc.n	8004efe <__exponent+0x5e>
 8004ee8:	f10d 0309 	add.w	r3, sp, #9
 8004eec:	1a9b      	subs	r3, r3, r2
 8004eee:	42ac      	cmp	r4, r5
 8004ef0:	bf88      	it	hi
 8004ef2:	2300      	movhi	r3, #0
 8004ef4:	3302      	adds	r3, #2
 8004ef6:	4403      	add	r3, r0
 8004ef8:	1a18      	subs	r0, r3, r0
 8004efa:	b003      	add	sp, #12
 8004efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004efe:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004f02:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004f06:	e7ed      	b.n	8004ee4 <__exponent+0x44>
 8004f08:	2330      	movs	r3, #48	@ 0x30
 8004f0a:	3130      	adds	r1, #48	@ 0x30
 8004f0c:	7083      	strb	r3, [r0, #2]
 8004f0e:	70c1      	strb	r1, [r0, #3]
 8004f10:	1d03      	adds	r3, r0, #4
 8004f12:	e7f1      	b.n	8004ef8 <__exponent+0x58>

08004f14 <_printf_float>:
 8004f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f18:	b091      	sub	sp, #68	@ 0x44
 8004f1a:	460c      	mov	r4, r1
 8004f1c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004f20:	4616      	mov	r6, r2
 8004f22:	461f      	mov	r7, r3
 8004f24:	4605      	mov	r5, r0
 8004f26:	f000 fcd3 	bl	80058d0 <_localeconv_r>
 8004f2a:	6803      	ldr	r3, [r0, #0]
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	9308      	str	r3, [sp, #32]
 8004f30:	f7fb f90e 	bl	8000150 <strlen>
 8004f34:	2300      	movs	r3, #0
 8004f36:	930e      	str	r3, [sp, #56]	@ 0x38
 8004f38:	f8d8 3000 	ldr.w	r3, [r8]
 8004f3c:	9009      	str	r0, [sp, #36]	@ 0x24
 8004f3e:	3307      	adds	r3, #7
 8004f40:	f023 0307 	bic.w	r3, r3, #7
 8004f44:	f103 0208 	add.w	r2, r3, #8
 8004f48:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004f4c:	f8d4 b000 	ldr.w	fp, [r4]
 8004f50:	f8c8 2000 	str.w	r2, [r8]
 8004f54:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004f58:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004f5c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004f5e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004f62:	f04f 32ff 	mov.w	r2, #4294967295
 8004f66:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004f6a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004f6e:	4b9c      	ldr	r3, [pc, #624]	@ (80051e0 <_printf_float+0x2cc>)
 8004f70:	f7fb fd4c 	bl	8000a0c <__aeabi_dcmpun>
 8004f74:	bb70      	cbnz	r0, 8004fd4 <_printf_float+0xc0>
 8004f76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8004f7e:	4b98      	ldr	r3, [pc, #608]	@ (80051e0 <_printf_float+0x2cc>)
 8004f80:	f7fb fd26 	bl	80009d0 <__aeabi_dcmple>
 8004f84:	bb30      	cbnz	r0, 8004fd4 <_printf_float+0xc0>
 8004f86:	2200      	movs	r2, #0
 8004f88:	2300      	movs	r3, #0
 8004f8a:	4640      	mov	r0, r8
 8004f8c:	4649      	mov	r1, r9
 8004f8e:	f7fb fd15 	bl	80009bc <__aeabi_dcmplt>
 8004f92:	b110      	cbz	r0, 8004f9a <_printf_float+0x86>
 8004f94:	232d      	movs	r3, #45	@ 0x2d
 8004f96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f9a:	4a92      	ldr	r2, [pc, #584]	@ (80051e4 <_printf_float+0x2d0>)
 8004f9c:	4b92      	ldr	r3, [pc, #584]	@ (80051e8 <_printf_float+0x2d4>)
 8004f9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004fa2:	bf94      	ite	ls
 8004fa4:	4690      	movls	r8, r2
 8004fa6:	4698      	movhi	r8, r3
 8004fa8:	2303      	movs	r3, #3
 8004faa:	f04f 0900 	mov.w	r9, #0
 8004fae:	6123      	str	r3, [r4, #16]
 8004fb0:	f02b 0304 	bic.w	r3, fp, #4
 8004fb4:	6023      	str	r3, [r4, #0]
 8004fb6:	4633      	mov	r3, r6
 8004fb8:	4621      	mov	r1, r4
 8004fba:	4628      	mov	r0, r5
 8004fbc:	9700      	str	r7, [sp, #0]
 8004fbe:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004fc0:	f000 f9d4 	bl	800536c <_printf_common>
 8004fc4:	3001      	adds	r0, #1
 8004fc6:	f040 8090 	bne.w	80050ea <_printf_float+0x1d6>
 8004fca:	f04f 30ff 	mov.w	r0, #4294967295
 8004fce:	b011      	add	sp, #68	@ 0x44
 8004fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fd4:	4642      	mov	r2, r8
 8004fd6:	464b      	mov	r3, r9
 8004fd8:	4640      	mov	r0, r8
 8004fda:	4649      	mov	r1, r9
 8004fdc:	f7fb fd16 	bl	8000a0c <__aeabi_dcmpun>
 8004fe0:	b148      	cbz	r0, 8004ff6 <_printf_float+0xe2>
 8004fe2:	464b      	mov	r3, r9
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	bfb8      	it	lt
 8004fe8:	232d      	movlt	r3, #45	@ 0x2d
 8004fea:	4a80      	ldr	r2, [pc, #512]	@ (80051ec <_printf_float+0x2d8>)
 8004fec:	bfb8      	it	lt
 8004fee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004ff2:	4b7f      	ldr	r3, [pc, #508]	@ (80051f0 <_printf_float+0x2dc>)
 8004ff4:	e7d3      	b.n	8004f9e <_printf_float+0x8a>
 8004ff6:	6863      	ldr	r3, [r4, #4]
 8004ff8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004ffc:	1c5a      	adds	r2, r3, #1
 8004ffe:	d13f      	bne.n	8005080 <_printf_float+0x16c>
 8005000:	2306      	movs	r3, #6
 8005002:	6063      	str	r3, [r4, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800500a:	6023      	str	r3, [r4, #0]
 800500c:	9206      	str	r2, [sp, #24]
 800500e:	aa0e      	add	r2, sp, #56	@ 0x38
 8005010:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005014:	aa0d      	add	r2, sp, #52	@ 0x34
 8005016:	9203      	str	r2, [sp, #12]
 8005018:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800501c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005020:	6863      	ldr	r3, [r4, #4]
 8005022:	4642      	mov	r2, r8
 8005024:	9300      	str	r3, [sp, #0]
 8005026:	4628      	mov	r0, r5
 8005028:	464b      	mov	r3, r9
 800502a:	910a      	str	r1, [sp, #40]	@ 0x28
 800502c:	f7ff fed4 	bl	8004dd8 <__cvt>
 8005030:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005032:	4680      	mov	r8, r0
 8005034:	2947      	cmp	r1, #71	@ 0x47
 8005036:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005038:	d128      	bne.n	800508c <_printf_float+0x178>
 800503a:	1cc8      	adds	r0, r1, #3
 800503c:	db02      	blt.n	8005044 <_printf_float+0x130>
 800503e:	6863      	ldr	r3, [r4, #4]
 8005040:	4299      	cmp	r1, r3
 8005042:	dd40      	ble.n	80050c6 <_printf_float+0x1b2>
 8005044:	f1aa 0a02 	sub.w	sl, sl, #2
 8005048:	fa5f fa8a 	uxtb.w	sl, sl
 800504c:	4652      	mov	r2, sl
 800504e:	3901      	subs	r1, #1
 8005050:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005054:	910d      	str	r1, [sp, #52]	@ 0x34
 8005056:	f7ff ff23 	bl	8004ea0 <__exponent>
 800505a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800505c:	4681      	mov	r9, r0
 800505e:	1813      	adds	r3, r2, r0
 8005060:	2a01      	cmp	r2, #1
 8005062:	6123      	str	r3, [r4, #16]
 8005064:	dc02      	bgt.n	800506c <_printf_float+0x158>
 8005066:	6822      	ldr	r2, [r4, #0]
 8005068:	07d2      	lsls	r2, r2, #31
 800506a:	d501      	bpl.n	8005070 <_printf_float+0x15c>
 800506c:	3301      	adds	r3, #1
 800506e:	6123      	str	r3, [r4, #16]
 8005070:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005074:	2b00      	cmp	r3, #0
 8005076:	d09e      	beq.n	8004fb6 <_printf_float+0xa2>
 8005078:	232d      	movs	r3, #45	@ 0x2d
 800507a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800507e:	e79a      	b.n	8004fb6 <_printf_float+0xa2>
 8005080:	2947      	cmp	r1, #71	@ 0x47
 8005082:	d1bf      	bne.n	8005004 <_printf_float+0xf0>
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1bd      	bne.n	8005004 <_printf_float+0xf0>
 8005088:	2301      	movs	r3, #1
 800508a:	e7ba      	b.n	8005002 <_printf_float+0xee>
 800508c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005090:	d9dc      	bls.n	800504c <_printf_float+0x138>
 8005092:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005096:	d118      	bne.n	80050ca <_printf_float+0x1b6>
 8005098:	2900      	cmp	r1, #0
 800509a:	6863      	ldr	r3, [r4, #4]
 800509c:	dd0b      	ble.n	80050b6 <_printf_float+0x1a2>
 800509e:	6121      	str	r1, [r4, #16]
 80050a0:	b913      	cbnz	r3, 80050a8 <_printf_float+0x194>
 80050a2:	6822      	ldr	r2, [r4, #0]
 80050a4:	07d0      	lsls	r0, r2, #31
 80050a6:	d502      	bpl.n	80050ae <_printf_float+0x19a>
 80050a8:	3301      	adds	r3, #1
 80050aa:	440b      	add	r3, r1
 80050ac:	6123      	str	r3, [r4, #16]
 80050ae:	f04f 0900 	mov.w	r9, #0
 80050b2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80050b4:	e7dc      	b.n	8005070 <_printf_float+0x15c>
 80050b6:	b913      	cbnz	r3, 80050be <_printf_float+0x1aa>
 80050b8:	6822      	ldr	r2, [r4, #0]
 80050ba:	07d2      	lsls	r2, r2, #31
 80050bc:	d501      	bpl.n	80050c2 <_printf_float+0x1ae>
 80050be:	3302      	adds	r3, #2
 80050c0:	e7f4      	b.n	80050ac <_printf_float+0x198>
 80050c2:	2301      	movs	r3, #1
 80050c4:	e7f2      	b.n	80050ac <_printf_float+0x198>
 80050c6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80050ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80050cc:	4299      	cmp	r1, r3
 80050ce:	db05      	blt.n	80050dc <_printf_float+0x1c8>
 80050d0:	6823      	ldr	r3, [r4, #0]
 80050d2:	6121      	str	r1, [r4, #16]
 80050d4:	07d8      	lsls	r0, r3, #31
 80050d6:	d5ea      	bpl.n	80050ae <_printf_float+0x19a>
 80050d8:	1c4b      	adds	r3, r1, #1
 80050da:	e7e7      	b.n	80050ac <_printf_float+0x198>
 80050dc:	2900      	cmp	r1, #0
 80050de:	bfcc      	ite	gt
 80050e0:	2201      	movgt	r2, #1
 80050e2:	f1c1 0202 	rsble	r2, r1, #2
 80050e6:	4413      	add	r3, r2
 80050e8:	e7e0      	b.n	80050ac <_printf_float+0x198>
 80050ea:	6823      	ldr	r3, [r4, #0]
 80050ec:	055a      	lsls	r2, r3, #21
 80050ee:	d407      	bmi.n	8005100 <_printf_float+0x1ec>
 80050f0:	6923      	ldr	r3, [r4, #16]
 80050f2:	4642      	mov	r2, r8
 80050f4:	4631      	mov	r1, r6
 80050f6:	4628      	mov	r0, r5
 80050f8:	47b8      	blx	r7
 80050fa:	3001      	adds	r0, #1
 80050fc:	d12b      	bne.n	8005156 <_printf_float+0x242>
 80050fe:	e764      	b.n	8004fca <_printf_float+0xb6>
 8005100:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005104:	f240 80dc 	bls.w	80052c0 <_printf_float+0x3ac>
 8005108:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800510c:	2200      	movs	r2, #0
 800510e:	2300      	movs	r3, #0
 8005110:	f7fb fc4a 	bl	80009a8 <__aeabi_dcmpeq>
 8005114:	2800      	cmp	r0, #0
 8005116:	d033      	beq.n	8005180 <_printf_float+0x26c>
 8005118:	2301      	movs	r3, #1
 800511a:	4631      	mov	r1, r6
 800511c:	4628      	mov	r0, r5
 800511e:	4a35      	ldr	r2, [pc, #212]	@ (80051f4 <_printf_float+0x2e0>)
 8005120:	47b8      	blx	r7
 8005122:	3001      	adds	r0, #1
 8005124:	f43f af51 	beq.w	8004fca <_printf_float+0xb6>
 8005128:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800512c:	4543      	cmp	r3, r8
 800512e:	db02      	blt.n	8005136 <_printf_float+0x222>
 8005130:	6823      	ldr	r3, [r4, #0]
 8005132:	07d8      	lsls	r0, r3, #31
 8005134:	d50f      	bpl.n	8005156 <_printf_float+0x242>
 8005136:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800513a:	4631      	mov	r1, r6
 800513c:	4628      	mov	r0, r5
 800513e:	47b8      	blx	r7
 8005140:	3001      	adds	r0, #1
 8005142:	f43f af42 	beq.w	8004fca <_printf_float+0xb6>
 8005146:	f04f 0900 	mov.w	r9, #0
 800514a:	f108 38ff 	add.w	r8, r8, #4294967295
 800514e:	f104 0a1a 	add.w	sl, r4, #26
 8005152:	45c8      	cmp	r8, r9
 8005154:	dc09      	bgt.n	800516a <_printf_float+0x256>
 8005156:	6823      	ldr	r3, [r4, #0]
 8005158:	079b      	lsls	r3, r3, #30
 800515a:	f100 8102 	bmi.w	8005362 <_printf_float+0x44e>
 800515e:	68e0      	ldr	r0, [r4, #12]
 8005160:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005162:	4298      	cmp	r0, r3
 8005164:	bfb8      	it	lt
 8005166:	4618      	movlt	r0, r3
 8005168:	e731      	b.n	8004fce <_printf_float+0xba>
 800516a:	2301      	movs	r3, #1
 800516c:	4652      	mov	r2, sl
 800516e:	4631      	mov	r1, r6
 8005170:	4628      	mov	r0, r5
 8005172:	47b8      	blx	r7
 8005174:	3001      	adds	r0, #1
 8005176:	f43f af28 	beq.w	8004fca <_printf_float+0xb6>
 800517a:	f109 0901 	add.w	r9, r9, #1
 800517e:	e7e8      	b.n	8005152 <_printf_float+0x23e>
 8005180:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005182:	2b00      	cmp	r3, #0
 8005184:	dc38      	bgt.n	80051f8 <_printf_float+0x2e4>
 8005186:	2301      	movs	r3, #1
 8005188:	4631      	mov	r1, r6
 800518a:	4628      	mov	r0, r5
 800518c:	4a19      	ldr	r2, [pc, #100]	@ (80051f4 <_printf_float+0x2e0>)
 800518e:	47b8      	blx	r7
 8005190:	3001      	adds	r0, #1
 8005192:	f43f af1a 	beq.w	8004fca <_printf_float+0xb6>
 8005196:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800519a:	ea59 0303 	orrs.w	r3, r9, r3
 800519e:	d102      	bne.n	80051a6 <_printf_float+0x292>
 80051a0:	6823      	ldr	r3, [r4, #0]
 80051a2:	07d9      	lsls	r1, r3, #31
 80051a4:	d5d7      	bpl.n	8005156 <_printf_float+0x242>
 80051a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80051aa:	4631      	mov	r1, r6
 80051ac:	4628      	mov	r0, r5
 80051ae:	47b8      	blx	r7
 80051b0:	3001      	adds	r0, #1
 80051b2:	f43f af0a 	beq.w	8004fca <_printf_float+0xb6>
 80051b6:	f04f 0a00 	mov.w	sl, #0
 80051ba:	f104 0b1a 	add.w	fp, r4, #26
 80051be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80051c0:	425b      	negs	r3, r3
 80051c2:	4553      	cmp	r3, sl
 80051c4:	dc01      	bgt.n	80051ca <_printf_float+0x2b6>
 80051c6:	464b      	mov	r3, r9
 80051c8:	e793      	b.n	80050f2 <_printf_float+0x1de>
 80051ca:	2301      	movs	r3, #1
 80051cc:	465a      	mov	r2, fp
 80051ce:	4631      	mov	r1, r6
 80051d0:	4628      	mov	r0, r5
 80051d2:	47b8      	blx	r7
 80051d4:	3001      	adds	r0, #1
 80051d6:	f43f aef8 	beq.w	8004fca <_printf_float+0xb6>
 80051da:	f10a 0a01 	add.w	sl, sl, #1
 80051de:	e7ee      	b.n	80051be <_printf_float+0x2aa>
 80051e0:	7fefffff 	.word	0x7fefffff
 80051e4:	080077b6 	.word	0x080077b6
 80051e8:	080077ba 	.word	0x080077ba
 80051ec:	080077be 	.word	0x080077be
 80051f0:	080077c2 	.word	0x080077c2
 80051f4:	080077c6 	.word	0x080077c6
 80051f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80051fa:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80051fe:	4553      	cmp	r3, sl
 8005200:	bfa8      	it	ge
 8005202:	4653      	movge	r3, sl
 8005204:	2b00      	cmp	r3, #0
 8005206:	4699      	mov	r9, r3
 8005208:	dc36      	bgt.n	8005278 <_printf_float+0x364>
 800520a:	f04f 0b00 	mov.w	fp, #0
 800520e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005212:	f104 021a 	add.w	r2, r4, #26
 8005216:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005218:	930a      	str	r3, [sp, #40]	@ 0x28
 800521a:	eba3 0309 	sub.w	r3, r3, r9
 800521e:	455b      	cmp	r3, fp
 8005220:	dc31      	bgt.n	8005286 <_printf_float+0x372>
 8005222:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005224:	459a      	cmp	sl, r3
 8005226:	dc3a      	bgt.n	800529e <_printf_float+0x38a>
 8005228:	6823      	ldr	r3, [r4, #0]
 800522a:	07da      	lsls	r2, r3, #31
 800522c:	d437      	bmi.n	800529e <_printf_float+0x38a>
 800522e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005230:	ebaa 0903 	sub.w	r9, sl, r3
 8005234:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005236:	ebaa 0303 	sub.w	r3, sl, r3
 800523a:	4599      	cmp	r9, r3
 800523c:	bfa8      	it	ge
 800523e:	4699      	movge	r9, r3
 8005240:	f1b9 0f00 	cmp.w	r9, #0
 8005244:	dc33      	bgt.n	80052ae <_printf_float+0x39a>
 8005246:	f04f 0800 	mov.w	r8, #0
 800524a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800524e:	f104 0b1a 	add.w	fp, r4, #26
 8005252:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005254:	ebaa 0303 	sub.w	r3, sl, r3
 8005258:	eba3 0309 	sub.w	r3, r3, r9
 800525c:	4543      	cmp	r3, r8
 800525e:	f77f af7a 	ble.w	8005156 <_printf_float+0x242>
 8005262:	2301      	movs	r3, #1
 8005264:	465a      	mov	r2, fp
 8005266:	4631      	mov	r1, r6
 8005268:	4628      	mov	r0, r5
 800526a:	47b8      	blx	r7
 800526c:	3001      	adds	r0, #1
 800526e:	f43f aeac 	beq.w	8004fca <_printf_float+0xb6>
 8005272:	f108 0801 	add.w	r8, r8, #1
 8005276:	e7ec      	b.n	8005252 <_printf_float+0x33e>
 8005278:	4642      	mov	r2, r8
 800527a:	4631      	mov	r1, r6
 800527c:	4628      	mov	r0, r5
 800527e:	47b8      	blx	r7
 8005280:	3001      	adds	r0, #1
 8005282:	d1c2      	bne.n	800520a <_printf_float+0x2f6>
 8005284:	e6a1      	b.n	8004fca <_printf_float+0xb6>
 8005286:	2301      	movs	r3, #1
 8005288:	4631      	mov	r1, r6
 800528a:	4628      	mov	r0, r5
 800528c:	920a      	str	r2, [sp, #40]	@ 0x28
 800528e:	47b8      	blx	r7
 8005290:	3001      	adds	r0, #1
 8005292:	f43f ae9a 	beq.w	8004fca <_printf_float+0xb6>
 8005296:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005298:	f10b 0b01 	add.w	fp, fp, #1
 800529c:	e7bb      	b.n	8005216 <_printf_float+0x302>
 800529e:	4631      	mov	r1, r6
 80052a0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80052a4:	4628      	mov	r0, r5
 80052a6:	47b8      	blx	r7
 80052a8:	3001      	adds	r0, #1
 80052aa:	d1c0      	bne.n	800522e <_printf_float+0x31a>
 80052ac:	e68d      	b.n	8004fca <_printf_float+0xb6>
 80052ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052b0:	464b      	mov	r3, r9
 80052b2:	4631      	mov	r1, r6
 80052b4:	4628      	mov	r0, r5
 80052b6:	4442      	add	r2, r8
 80052b8:	47b8      	blx	r7
 80052ba:	3001      	adds	r0, #1
 80052bc:	d1c3      	bne.n	8005246 <_printf_float+0x332>
 80052be:	e684      	b.n	8004fca <_printf_float+0xb6>
 80052c0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80052c4:	f1ba 0f01 	cmp.w	sl, #1
 80052c8:	dc01      	bgt.n	80052ce <_printf_float+0x3ba>
 80052ca:	07db      	lsls	r3, r3, #31
 80052cc:	d536      	bpl.n	800533c <_printf_float+0x428>
 80052ce:	2301      	movs	r3, #1
 80052d0:	4642      	mov	r2, r8
 80052d2:	4631      	mov	r1, r6
 80052d4:	4628      	mov	r0, r5
 80052d6:	47b8      	blx	r7
 80052d8:	3001      	adds	r0, #1
 80052da:	f43f ae76 	beq.w	8004fca <_printf_float+0xb6>
 80052de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80052e2:	4631      	mov	r1, r6
 80052e4:	4628      	mov	r0, r5
 80052e6:	47b8      	blx	r7
 80052e8:	3001      	adds	r0, #1
 80052ea:	f43f ae6e 	beq.w	8004fca <_printf_float+0xb6>
 80052ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80052f2:	2200      	movs	r2, #0
 80052f4:	2300      	movs	r3, #0
 80052f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052fa:	f7fb fb55 	bl	80009a8 <__aeabi_dcmpeq>
 80052fe:	b9c0      	cbnz	r0, 8005332 <_printf_float+0x41e>
 8005300:	4653      	mov	r3, sl
 8005302:	f108 0201 	add.w	r2, r8, #1
 8005306:	4631      	mov	r1, r6
 8005308:	4628      	mov	r0, r5
 800530a:	47b8      	blx	r7
 800530c:	3001      	adds	r0, #1
 800530e:	d10c      	bne.n	800532a <_printf_float+0x416>
 8005310:	e65b      	b.n	8004fca <_printf_float+0xb6>
 8005312:	2301      	movs	r3, #1
 8005314:	465a      	mov	r2, fp
 8005316:	4631      	mov	r1, r6
 8005318:	4628      	mov	r0, r5
 800531a:	47b8      	blx	r7
 800531c:	3001      	adds	r0, #1
 800531e:	f43f ae54 	beq.w	8004fca <_printf_float+0xb6>
 8005322:	f108 0801 	add.w	r8, r8, #1
 8005326:	45d0      	cmp	r8, sl
 8005328:	dbf3      	blt.n	8005312 <_printf_float+0x3fe>
 800532a:	464b      	mov	r3, r9
 800532c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005330:	e6e0      	b.n	80050f4 <_printf_float+0x1e0>
 8005332:	f04f 0800 	mov.w	r8, #0
 8005336:	f104 0b1a 	add.w	fp, r4, #26
 800533a:	e7f4      	b.n	8005326 <_printf_float+0x412>
 800533c:	2301      	movs	r3, #1
 800533e:	4642      	mov	r2, r8
 8005340:	e7e1      	b.n	8005306 <_printf_float+0x3f2>
 8005342:	2301      	movs	r3, #1
 8005344:	464a      	mov	r2, r9
 8005346:	4631      	mov	r1, r6
 8005348:	4628      	mov	r0, r5
 800534a:	47b8      	blx	r7
 800534c:	3001      	adds	r0, #1
 800534e:	f43f ae3c 	beq.w	8004fca <_printf_float+0xb6>
 8005352:	f108 0801 	add.w	r8, r8, #1
 8005356:	68e3      	ldr	r3, [r4, #12]
 8005358:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800535a:	1a5b      	subs	r3, r3, r1
 800535c:	4543      	cmp	r3, r8
 800535e:	dcf0      	bgt.n	8005342 <_printf_float+0x42e>
 8005360:	e6fd      	b.n	800515e <_printf_float+0x24a>
 8005362:	f04f 0800 	mov.w	r8, #0
 8005366:	f104 0919 	add.w	r9, r4, #25
 800536a:	e7f4      	b.n	8005356 <_printf_float+0x442>

0800536c <_printf_common>:
 800536c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005370:	4616      	mov	r6, r2
 8005372:	4698      	mov	r8, r3
 8005374:	688a      	ldr	r2, [r1, #8]
 8005376:	690b      	ldr	r3, [r1, #16]
 8005378:	4607      	mov	r7, r0
 800537a:	4293      	cmp	r3, r2
 800537c:	bfb8      	it	lt
 800537e:	4613      	movlt	r3, r2
 8005380:	6033      	str	r3, [r6, #0]
 8005382:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005386:	460c      	mov	r4, r1
 8005388:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800538c:	b10a      	cbz	r2, 8005392 <_printf_common+0x26>
 800538e:	3301      	adds	r3, #1
 8005390:	6033      	str	r3, [r6, #0]
 8005392:	6823      	ldr	r3, [r4, #0]
 8005394:	0699      	lsls	r1, r3, #26
 8005396:	bf42      	ittt	mi
 8005398:	6833      	ldrmi	r3, [r6, #0]
 800539a:	3302      	addmi	r3, #2
 800539c:	6033      	strmi	r3, [r6, #0]
 800539e:	6825      	ldr	r5, [r4, #0]
 80053a0:	f015 0506 	ands.w	r5, r5, #6
 80053a4:	d106      	bne.n	80053b4 <_printf_common+0x48>
 80053a6:	f104 0a19 	add.w	sl, r4, #25
 80053aa:	68e3      	ldr	r3, [r4, #12]
 80053ac:	6832      	ldr	r2, [r6, #0]
 80053ae:	1a9b      	subs	r3, r3, r2
 80053b0:	42ab      	cmp	r3, r5
 80053b2:	dc2b      	bgt.n	800540c <_printf_common+0xa0>
 80053b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80053b8:	6822      	ldr	r2, [r4, #0]
 80053ba:	3b00      	subs	r3, #0
 80053bc:	bf18      	it	ne
 80053be:	2301      	movne	r3, #1
 80053c0:	0692      	lsls	r2, r2, #26
 80053c2:	d430      	bmi.n	8005426 <_printf_common+0xba>
 80053c4:	4641      	mov	r1, r8
 80053c6:	4638      	mov	r0, r7
 80053c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80053cc:	47c8      	blx	r9
 80053ce:	3001      	adds	r0, #1
 80053d0:	d023      	beq.n	800541a <_printf_common+0xae>
 80053d2:	6823      	ldr	r3, [r4, #0]
 80053d4:	6922      	ldr	r2, [r4, #16]
 80053d6:	f003 0306 	and.w	r3, r3, #6
 80053da:	2b04      	cmp	r3, #4
 80053dc:	bf14      	ite	ne
 80053de:	2500      	movne	r5, #0
 80053e0:	6833      	ldreq	r3, [r6, #0]
 80053e2:	f04f 0600 	mov.w	r6, #0
 80053e6:	bf08      	it	eq
 80053e8:	68e5      	ldreq	r5, [r4, #12]
 80053ea:	f104 041a 	add.w	r4, r4, #26
 80053ee:	bf08      	it	eq
 80053f0:	1aed      	subeq	r5, r5, r3
 80053f2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80053f6:	bf08      	it	eq
 80053f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053fc:	4293      	cmp	r3, r2
 80053fe:	bfc4      	itt	gt
 8005400:	1a9b      	subgt	r3, r3, r2
 8005402:	18ed      	addgt	r5, r5, r3
 8005404:	42b5      	cmp	r5, r6
 8005406:	d11a      	bne.n	800543e <_printf_common+0xd2>
 8005408:	2000      	movs	r0, #0
 800540a:	e008      	b.n	800541e <_printf_common+0xb2>
 800540c:	2301      	movs	r3, #1
 800540e:	4652      	mov	r2, sl
 8005410:	4641      	mov	r1, r8
 8005412:	4638      	mov	r0, r7
 8005414:	47c8      	blx	r9
 8005416:	3001      	adds	r0, #1
 8005418:	d103      	bne.n	8005422 <_printf_common+0xb6>
 800541a:	f04f 30ff 	mov.w	r0, #4294967295
 800541e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005422:	3501      	adds	r5, #1
 8005424:	e7c1      	b.n	80053aa <_printf_common+0x3e>
 8005426:	2030      	movs	r0, #48	@ 0x30
 8005428:	18e1      	adds	r1, r4, r3
 800542a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800542e:	1c5a      	adds	r2, r3, #1
 8005430:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005434:	4422      	add	r2, r4
 8005436:	3302      	adds	r3, #2
 8005438:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800543c:	e7c2      	b.n	80053c4 <_printf_common+0x58>
 800543e:	2301      	movs	r3, #1
 8005440:	4622      	mov	r2, r4
 8005442:	4641      	mov	r1, r8
 8005444:	4638      	mov	r0, r7
 8005446:	47c8      	blx	r9
 8005448:	3001      	adds	r0, #1
 800544a:	d0e6      	beq.n	800541a <_printf_common+0xae>
 800544c:	3601      	adds	r6, #1
 800544e:	e7d9      	b.n	8005404 <_printf_common+0x98>

08005450 <_printf_i>:
 8005450:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005454:	7e0f      	ldrb	r7, [r1, #24]
 8005456:	4691      	mov	r9, r2
 8005458:	2f78      	cmp	r7, #120	@ 0x78
 800545a:	4680      	mov	r8, r0
 800545c:	460c      	mov	r4, r1
 800545e:	469a      	mov	sl, r3
 8005460:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005462:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005466:	d807      	bhi.n	8005478 <_printf_i+0x28>
 8005468:	2f62      	cmp	r7, #98	@ 0x62
 800546a:	d80a      	bhi.n	8005482 <_printf_i+0x32>
 800546c:	2f00      	cmp	r7, #0
 800546e:	f000 80d3 	beq.w	8005618 <_printf_i+0x1c8>
 8005472:	2f58      	cmp	r7, #88	@ 0x58
 8005474:	f000 80ba 	beq.w	80055ec <_printf_i+0x19c>
 8005478:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800547c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005480:	e03a      	b.n	80054f8 <_printf_i+0xa8>
 8005482:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005486:	2b15      	cmp	r3, #21
 8005488:	d8f6      	bhi.n	8005478 <_printf_i+0x28>
 800548a:	a101      	add	r1, pc, #4	@ (adr r1, 8005490 <_printf_i+0x40>)
 800548c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005490:	080054e9 	.word	0x080054e9
 8005494:	080054fd 	.word	0x080054fd
 8005498:	08005479 	.word	0x08005479
 800549c:	08005479 	.word	0x08005479
 80054a0:	08005479 	.word	0x08005479
 80054a4:	08005479 	.word	0x08005479
 80054a8:	080054fd 	.word	0x080054fd
 80054ac:	08005479 	.word	0x08005479
 80054b0:	08005479 	.word	0x08005479
 80054b4:	08005479 	.word	0x08005479
 80054b8:	08005479 	.word	0x08005479
 80054bc:	080055ff 	.word	0x080055ff
 80054c0:	08005527 	.word	0x08005527
 80054c4:	080055b9 	.word	0x080055b9
 80054c8:	08005479 	.word	0x08005479
 80054cc:	08005479 	.word	0x08005479
 80054d0:	08005621 	.word	0x08005621
 80054d4:	08005479 	.word	0x08005479
 80054d8:	08005527 	.word	0x08005527
 80054dc:	08005479 	.word	0x08005479
 80054e0:	08005479 	.word	0x08005479
 80054e4:	080055c1 	.word	0x080055c1
 80054e8:	6833      	ldr	r3, [r6, #0]
 80054ea:	1d1a      	adds	r2, r3, #4
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	6032      	str	r2, [r6, #0]
 80054f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80054f8:	2301      	movs	r3, #1
 80054fa:	e09e      	b.n	800563a <_printf_i+0x1ea>
 80054fc:	6833      	ldr	r3, [r6, #0]
 80054fe:	6820      	ldr	r0, [r4, #0]
 8005500:	1d19      	adds	r1, r3, #4
 8005502:	6031      	str	r1, [r6, #0]
 8005504:	0606      	lsls	r6, r0, #24
 8005506:	d501      	bpl.n	800550c <_printf_i+0xbc>
 8005508:	681d      	ldr	r5, [r3, #0]
 800550a:	e003      	b.n	8005514 <_printf_i+0xc4>
 800550c:	0645      	lsls	r5, r0, #25
 800550e:	d5fb      	bpl.n	8005508 <_printf_i+0xb8>
 8005510:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005514:	2d00      	cmp	r5, #0
 8005516:	da03      	bge.n	8005520 <_printf_i+0xd0>
 8005518:	232d      	movs	r3, #45	@ 0x2d
 800551a:	426d      	negs	r5, r5
 800551c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005520:	230a      	movs	r3, #10
 8005522:	4859      	ldr	r0, [pc, #356]	@ (8005688 <_printf_i+0x238>)
 8005524:	e011      	b.n	800554a <_printf_i+0xfa>
 8005526:	6821      	ldr	r1, [r4, #0]
 8005528:	6833      	ldr	r3, [r6, #0]
 800552a:	0608      	lsls	r0, r1, #24
 800552c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005530:	d402      	bmi.n	8005538 <_printf_i+0xe8>
 8005532:	0649      	lsls	r1, r1, #25
 8005534:	bf48      	it	mi
 8005536:	b2ad      	uxthmi	r5, r5
 8005538:	2f6f      	cmp	r7, #111	@ 0x6f
 800553a:	6033      	str	r3, [r6, #0]
 800553c:	bf14      	ite	ne
 800553e:	230a      	movne	r3, #10
 8005540:	2308      	moveq	r3, #8
 8005542:	4851      	ldr	r0, [pc, #324]	@ (8005688 <_printf_i+0x238>)
 8005544:	2100      	movs	r1, #0
 8005546:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800554a:	6866      	ldr	r6, [r4, #4]
 800554c:	2e00      	cmp	r6, #0
 800554e:	bfa8      	it	ge
 8005550:	6821      	ldrge	r1, [r4, #0]
 8005552:	60a6      	str	r6, [r4, #8]
 8005554:	bfa4      	itt	ge
 8005556:	f021 0104 	bicge.w	r1, r1, #4
 800555a:	6021      	strge	r1, [r4, #0]
 800555c:	b90d      	cbnz	r5, 8005562 <_printf_i+0x112>
 800555e:	2e00      	cmp	r6, #0
 8005560:	d04b      	beq.n	80055fa <_printf_i+0x1aa>
 8005562:	4616      	mov	r6, r2
 8005564:	fbb5 f1f3 	udiv	r1, r5, r3
 8005568:	fb03 5711 	mls	r7, r3, r1, r5
 800556c:	5dc7      	ldrb	r7, [r0, r7]
 800556e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005572:	462f      	mov	r7, r5
 8005574:	42bb      	cmp	r3, r7
 8005576:	460d      	mov	r5, r1
 8005578:	d9f4      	bls.n	8005564 <_printf_i+0x114>
 800557a:	2b08      	cmp	r3, #8
 800557c:	d10b      	bne.n	8005596 <_printf_i+0x146>
 800557e:	6823      	ldr	r3, [r4, #0]
 8005580:	07df      	lsls	r7, r3, #31
 8005582:	d508      	bpl.n	8005596 <_printf_i+0x146>
 8005584:	6923      	ldr	r3, [r4, #16]
 8005586:	6861      	ldr	r1, [r4, #4]
 8005588:	4299      	cmp	r1, r3
 800558a:	bfde      	ittt	le
 800558c:	2330      	movle	r3, #48	@ 0x30
 800558e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005592:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005596:	1b92      	subs	r2, r2, r6
 8005598:	6122      	str	r2, [r4, #16]
 800559a:	464b      	mov	r3, r9
 800559c:	4621      	mov	r1, r4
 800559e:	4640      	mov	r0, r8
 80055a0:	f8cd a000 	str.w	sl, [sp]
 80055a4:	aa03      	add	r2, sp, #12
 80055a6:	f7ff fee1 	bl	800536c <_printf_common>
 80055aa:	3001      	adds	r0, #1
 80055ac:	d14a      	bne.n	8005644 <_printf_i+0x1f4>
 80055ae:	f04f 30ff 	mov.w	r0, #4294967295
 80055b2:	b004      	add	sp, #16
 80055b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055b8:	6823      	ldr	r3, [r4, #0]
 80055ba:	f043 0320 	orr.w	r3, r3, #32
 80055be:	6023      	str	r3, [r4, #0]
 80055c0:	2778      	movs	r7, #120	@ 0x78
 80055c2:	4832      	ldr	r0, [pc, #200]	@ (800568c <_printf_i+0x23c>)
 80055c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80055c8:	6823      	ldr	r3, [r4, #0]
 80055ca:	6831      	ldr	r1, [r6, #0]
 80055cc:	061f      	lsls	r7, r3, #24
 80055ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80055d2:	d402      	bmi.n	80055da <_printf_i+0x18a>
 80055d4:	065f      	lsls	r7, r3, #25
 80055d6:	bf48      	it	mi
 80055d8:	b2ad      	uxthmi	r5, r5
 80055da:	6031      	str	r1, [r6, #0]
 80055dc:	07d9      	lsls	r1, r3, #31
 80055de:	bf44      	itt	mi
 80055e0:	f043 0320 	orrmi.w	r3, r3, #32
 80055e4:	6023      	strmi	r3, [r4, #0]
 80055e6:	b11d      	cbz	r5, 80055f0 <_printf_i+0x1a0>
 80055e8:	2310      	movs	r3, #16
 80055ea:	e7ab      	b.n	8005544 <_printf_i+0xf4>
 80055ec:	4826      	ldr	r0, [pc, #152]	@ (8005688 <_printf_i+0x238>)
 80055ee:	e7e9      	b.n	80055c4 <_printf_i+0x174>
 80055f0:	6823      	ldr	r3, [r4, #0]
 80055f2:	f023 0320 	bic.w	r3, r3, #32
 80055f6:	6023      	str	r3, [r4, #0]
 80055f8:	e7f6      	b.n	80055e8 <_printf_i+0x198>
 80055fa:	4616      	mov	r6, r2
 80055fc:	e7bd      	b.n	800557a <_printf_i+0x12a>
 80055fe:	6833      	ldr	r3, [r6, #0]
 8005600:	6825      	ldr	r5, [r4, #0]
 8005602:	1d18      	adds	r0, r3, #4
 8005604:	6961      	ldr	r1, [r4, #20]
 8005606:	6030      	str	r0, [r6, #0]
 8005608:	062e      	lsls	r6, r5, #24
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	d501      	bpl.n	8005612 <_printf_i+0x1c2>
 800560e:	6019      	str	r1, [r3, #0]
 8005610:	e002      	b.n	8005618 <_printf_i+0x1c8>
 8005612:	0668      	lsls	r0, r5, #25
 8005614:	d5fb      	bpl.n	800560e <_printf_i+0x1be>
 8005616:	8019      	strh	r1, [r3, #0]
 8005618:	2300      	movs	r3, #0
 800561a:	4616      	mov	r6, r2
 800561c:	6123      	str	r3, [r4, #16]
 800561e:	e7bc      	b.n	800559a <_printf_i+0x14a>
 8005620:	6833      	ldr	r3, [r6, #0]
 8005622:	2100      	movs	r1, #0
 8005624:	1d1a      	adds	r2, r3, #4
 8005626:	6032      	str	r2, [r6, #0]
 8005628:	681e      	ldr	r6, [r3, #0]
 800562a:	6862      	ldr	r2, [r4, #4]
 800562c:	4630      	mov	r0, r6
 800562e:	f000 f9c6 	bl	80059be <memchr>
 8005632:	b108      	cbz	r0, 8005638 <_printf_i+0x1e8>
 8005634:	1b80      	subs	r0, r0, r6
 8005636:	6060      	str	r0, [r4, #4]
 8005638:	6863      	ldr	r3, [r4, #4]
 800563a:	6123      	str	r3, [r4, #16]
 800563c:	2300      	movs	r3, #0
 800563e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005642:	e7aa      	b.n	800559a <_printf_i+0x14a>
 8005644:	4632      	mov	r2, r6
 8005646:	4649      	mov	r1, r9
 8005648:	4640      	mov	r0, r8
 800564a:	6923      	ldr	r3, [r4, #16]
 800564c:	47d0      	blx	sl
 800564e:	3001      	adds	r0, #1
 8005650:	d0ad      	beq.n	80055ae <_printf_i+0x15e>
 8005652:	6823      	ldr	r3, [r4, #0]
 8005654:	079b      	lsls	r3, r3, #30
 8005656:	d413      	bmi.n	8005680 <_printf_i+0x230>
 8005658:	68e0      	ldr	r0, [r4, #12]
 800565a:	9b03      	ldr	r3, [sp, #12]
 800565c:	4298      	cmp	r0, r3
 800565e:	bfb8      	it	lt
 8005660:	4618      	movlt	r0, r3
 8005662:	e7a6      	b.n	80055b2 <_printf_i+0x162>
 8005664:	2301      	movs	r3, #1
 8005666:	4632      	mov	r2, r6
 8005668:	4649      	mov	r1, r9
 800566a:	4640      	mov	r0, r8
 800566c:	47d0      	blx	sl
 800566e:	3001      	adds	r0, #1
 8005670:	d09d      	beq.n	80055ae <_printf_i+0x15e>
 8005672:	3501      	adds	r5, #1
 8005674:	68e3      	ldr	r3, [r4, #12]
 8005676:	9903      	ldr	r1, [sp, #12]
 8005678:	1a5b      	subs	r3, r3, r1
 800567a:	42ab      	cmp	r3, r5
 800567c:	dcf2      	bgt.n	8005664 <_printf_i+0x214>
 800567e:	e7eb      	b.n	8005658 <_printf_i+0x208>
 8005680:	2500      	movs	r5, #0
 8005682:	f104 0619 	add.w	r6, r4, #25
 8005686:	e7f5      	b.n	8005674 <_printf_i+0x224>
 8005688:	080077c8 	.word	0x080077c8
 800568c:	080077d9 	.word	0x080077d9

08005690 <std>:
 8005690:	2300      	movs	r3, #0
 8005692:	b510      	push	{r4, lr}
 8005694:	4604      	mov	r4, r0
 8005696:	e9c0 3300 	strd	r3, r3, [r0]
 800569a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800569e:	6083      	str	r3, [r0, #8]
 80056a0:	8181      	strh	r1, [r0, #12]
 80056a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80056a4:	81c2      	strh	r2, [r0, #14]
 80056a6:	6183      	str	r3, [r0, #24]
 80056a8:	4619      	mov	r1, r3
 80056aa:	2208      	movs	r2, #8
 80056ac:	305c      	adds	r0, #92	@ 0x5c
 80056ae:	f000 f906 	bl	80058be <memset>
 80056b2:	4b0d      	ldr	r3, [pc, #52]	@ (80056e8 <std+0x58>)
 80056b4:	6224      	str	r4, [r4, #32]
 80056b6:	6263      	str	r3, [r4, #36]	@ 0x24
 80056b8:	4b0c      	ldr	r3, [pc, #48]	@ (80056ec <std+0x5c>)
 80056ba:	62a3      	str	r3, [r4, #40]	@ 0x28
 80056bc:	4b0c      	ldr	r3, [pc, #48]	@ (80056f0 <std+0x60>)
 80056be:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80056c0:	4b0c      	ldr	r3, [pc, #48]	@ (80056f4 <std+0x64>)
 80056c2:	6323      	str	r3, [r4, #48]	@ 0x30
 80056c4:	4b0c      	ldr	r3, [pc, #48]	@ (80056f8 <std+0x68>)
 80056c6:	429c      	cmp	r4, r3
 80056c8:	d006      	beq.n	80056d8 <std+0x48>
 80056ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80056ce:	4294      	cmp	r4, r2
 80056d0:	d002      	beq.n	80056d8 <std+0x48>
 80056d2:	33d0      	adds	r3, #208	@ 0xd0
 80056d4:	429c      	cmp	r4, r3
 80056d6:	d105      	bne.n	80056e4 <std+0x54>
 80056d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80056dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056e0:	f000 b96a 	b.w	80059b8 <__retarget_lock_init_recursive>
 80056e4:	bd10      	pop	{r4, pc}
 80056e6:	bf00      	nop
 80056e8:	08005839 	.word	0x08005839
 80056ec:	0800585b 	.word	0x0800585b
 80056f0:	08005893 	.word	0x08005893
 80056f4:	080058b7 	.word	0x080058b7
 80056f8:	20000324 	.word	0x20000324

080056fc <stdio_exit_handler>:
 80056fc:	4a02      	ldr	r2, [pc, #8]	@ (8005708 <stdio_exit_handler+0xc>)
 80056fe:	4903      	ldr	r1, [pc, #12]	@ (800570c <stdio_exit_handler+0x10>)
 8005700:	4803      	ldr	r0, [pc, #12]	@ (8005710 <stdio_exit_handler+0x14>)
 8005702:	f000 b869 	b.w	80057d8 <_fwalk_sglue>
 8005706:	bf00      	nop
 8005708:	2000000c 	.word	0x2000000c
 800570c:	08007315 	.word	0x08007315
 8005710:	2000001c 	.word	0x2000001c

08005714 <cleanup_stdio>:
 8005714:	6841      	ldr	r1, [r0, #4]
 8005716:	4b0c      	ldr	r3, [pc, #48]	@ (8005748 <cleanup_stdio+0x34>)
 8005718:	b510      	push	{r4, lr}
 800571a:	4299      	cmp	r1, r3
 800571c:	4604      	mov	r4, r0
 800571e:	d001      	beq.n	8005724 <cleanup_stdio+0x10>
 8005720:	f001 fdf8 	bl	8007314 <_fflush_r>
 8005724:	68a1      	ldr	r1, [r4, #8]
 8005726:	4b09      	ldr	r3, [pc, #36]	@ (800574c <cleanup_stdio+0x38>)
 8005728:	4299      	cmp	r1, r3
 800572a:	d002      	beq.n	8005732 <cleanup_stdio+0x1e>
 800572c:	4620      	mov	r0, r4
 800572e:	f001 fdf1 	bl	8007314 <_fflush_r>
 8005732:	68e1      	ldr	r1, [r4, #12]
 8005734:	4b06      	ldr	r3, [pc, #24]	@ (8005750 <cleanup_stdio+0x3c>)
 8005736:	4299      	cmp	r1, r3
 8005738:	d004      	beq.n	8005744 <cleanup_stdio+0x30>
 800573a:	4620      	mov	r0, r4
 800573c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005740:	f001 bde8 	b.w	8007314 <_fflush_r>
 8005744:	bd10      	pop	{r4, pc}
 8005746:	bf00      	nop
 8005748:	20000324 	.word	0x20000324
 800574c:	2000038c 	.word	0x2000038c
 8005750:	200003f4 	.word	0x200003f4

08005754 <global_stdio_init.part.0>:
 8005754:	b510      	push	{r4, lr}
 8005756:	4b0b      	ldr	r3, [pc, #44]	@ (8005784 <global_stdio_init.part.0+0x30>)
 8005758:	4c0b      	ldr	r4, [pc, #44]	@ (8005788 <global_stdio_init.part.0+0x34>)
 800575a:	4a0c      	ldr	r2, [pc, #48]	@ (800578c <global_stdio_init.part.0+0x38>)
 800575c:	4620      	mov	r0, r4
 800575e:	601a      	str	r2, [r3, #0]
 8005760:	2104      	movs	r1, #4
 8005762:	2200      	movs	r2, #0
 8005764:	f7ff ff94 	bl	8005690 <std>
 8005768:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800576c:	2201      	movs	r2, #1
 800576e:	2109      	movs	r1, #9
 8005770:	f7ff ff8e 	bl	8005690 <std>
 8005774:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005778:	2202      	movs	r2, #2
 800577a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800577e:	2112      	movs	r1, #18
 8005780:	f7ff bf86 	b.w	8005690 <std>
 8005784:	2000045c 	.word	0x2000045c
 8005788:	20000324 	.word	0x20000324
 800578c:	080056fd 	.word	0x080056fd

08005790 <__sfp_lock_acquire>:
 8005790:	4801      	ldr	r0, [pc, #4]	@ (8005798 <__sfp_lock_acquire+0x8>)
 8005792:	f000 b912 	b.w	80059ba <__retarget_lock_acquire_recursive>
 8005796:	bf00      	nop
 8005798:	20000465 	.word	0x20000465

0800579c <__sfp_lock_release>:
 800579c:	4801      	ldr	r0, [pc, #4]	@ (80057a4 <__sfp_lock_release+0x8>)
 800579e:	f000 b90d 	b.w	80059bc <__retarget_lock_release_recursive>
 80057a2:	bf00      	nop
 80057a4:	20000465 	.word	0x20000465

080057a8 <__sinit>:
 80057a8:	b510      	push	{r4, lr}
 80057aa:	4604      	mov	r4, r0
 80057ac:	f7ff fff0 	bl	8005790 <__sfp_lock_acquire>
 80057b0:	6a23      	ldr	r3, [r4, #32]
 80057b2:	b11b      	cbz	r3, 80057bc <__sinit+0x14>
 80057b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057b8:	f7ff bff0 	b.w	800579c <__sfp_lock_release>
 80057bc:	4b04      	ldr	r3, [pc, #16]	@ (80057d0 <__sinit+0x28>)
 80057be:	6223      	str	r3, [r4, #32]
 80057c0:	4b04      	ldr	r3, [pc, #16]	@ (80057d4 <__sinit+0x2c>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1f5      	bne.n	80057b4 <__sinit+0xc>
 80057c8:	f7ff ffc4 	bl	8005754 <global_stdio_init.part.0>
 80057cc:	e7f2      	b.n	80057b4 <__sinit+0xc>
 80057ce:	bf00      	nop
 80057d0:	08005715 	.word	0x08005715
 80057d4:	2000045c 	.word	0x2000045c

080057d8 <_fwalk_sglue>:
 80057d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057dc:	4607      	mov	r7, r0
 80057de:	4688      	mov	r8, r1
 80057e0:	4614      	mov	r4, r2
 80057e2:	2600      	movs	r6, #0
 80057e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80057e8:	f1b9 0901 	subs.w	r9, r9, #1
 80057ec:	d505      	bpl.n	80057fa <_fwalk_sglue+0x22>
 80057ee:	6824      	ldr	r4, [r4, #0]
 80057f0:	2c00      	cmp	r4, #0
 80057f2:	d1f7      	bne.n	80057e4 <_fwalk_sglue+0xc>
 80057f4:	4630      	mov	r0, r6
 80057f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057fa:	89ab      	ldrh	r3, [r5, #12]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d907      	bls.n	8005810 <_fwalk_sglue+0x38>
 8005800:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005804:	3301      	adds	r3, #1
 8005806:	d003      	beq.n	8005810 <_fwalk_sglue+0x38>
 8005808:	4629      	mov	r1, r5
 800580a:	4638      	mov	r0, r7
 800580c:	47c0      	blx	r8
 800580e:	4306      	orrs	r6, r0
 8005810:	3568      	adds	r5, #104	@ 0x68
 8005812:	e7e9      	b.n	80057e8 <_fwalk_sglue+0x10>

08005814 <iprintf>:
 8005814:	b40f      	push	{r0, r1, r2, r3}
 8005816:	b507      	push	{r0, r1, r2, lr}
 8005818:	4906      	ldr	r1, [pc, #24]	@ (8005834 <iprintf+0x20>)
 800581a:	ab04      	add	r3, sp, #16
 800581c:	6808      	ldr	r0, [r1, #0]
 800581e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005822:	6881      	ldr	r1, [r0, #8]
 8005824:	9301      	str	r3, [sp, #4]
 8005826:	f001 fbdd 	bl	8006fe4 <_vfiprintf_r>
 800582a:	b003      	add	sp, #12
 800582c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005830:	b004      	add	sp, #16
 8005832:	4770      	bx	lr
 8005834:	20000018 	.word	0x20000018

08005838 <__sread>:
 8005838:	b510      	push	{r4, lr}
 800583a:	460c      	mov	r4, r1
 800583c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005840:	f000 f86c 	bl	800591c <_read_r>
 8005844:	2800      	cmp	r0, #0
 8005846:	bfab      	itete	ge
 8005848:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800584a:	89a3      	ldrhlt	r3, [r4, #12]
 800584c:	181b      	addge	r3, r3, r0
 800584e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005852:	bfac      	ite	ge
 8005854:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005856:	81a3      	strhlt	r3, [r4, #12]
 8005858:	bd10      	pop	{r4, pc}

0800585a <__swrite>:
 800585a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800585e:	461f      	mov	r7, r3
 8005860:	898b      	ldrh	r3, [r1, #12]
 8005862:	4605      	mov	r5, r0
 8005864:	05db      	lsls	r3, r3, #23
 8005866:	460c      	mov	r4, r1
 8005868:	4616      	mov	r6, r2
 800586a:	d505      	bpl.n	8005878 <__swrite+0x1e>
 800586c:	2302      	movs	r3, #2
 800586e:	2200      	movs	r2, #0
 8005870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005874:	f000 f840 	bl	80058f8 <_lseek_r>
 8005878:	89a3      	ldrh	r3, [r4, #12]
 800587a:	4632      	mov	r2, r6
 800587c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005880:	81a3      	strh	r3, [r4, #12]
 8005882:	4628      	mov	r0, r5
 8005884:	463b      	mov	r3, r7
 8005886:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800588a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800588e:	f000 b857 	b.w	8005940 <_write_r>

08005892 <__sseek>:
 8005892:	b510      	push	{r4, lr}
 8005894:	460c      	mov	r4, r1
 8005896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800589a:	f000 f82d 	bl	80058f8 <_lseek_r>
 800589e:	1c43      	adds	r3, r0, #1
 80058a0:	89a3      	ldrh	r3, [r4, #12]
 80058a2:	bf15      	itete	ne
 80058a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80058a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80058aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80058ae:	81a3      	strheq	r3, [r4, #12]
 80058b0:	bf18      	it	ne
 80058b2:	81a3      	strhne	r3, [r4, #12]
 80058b4:	bd10      	pop	{r4, pc}

080058b6 <__sclose>:
 80058b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058ba:	f000 b80d 	b.w	80058d8 <_close_r>

080058be <memset>:
 80058be:	4603      	mov	r3, r0
 80058c0:	4402      	add	r2, r0
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d100      	bne.n	80058c8 <memset+0xa>
 80058c6:	4770      	bx	lr
 80058c8:	f803 1b01 	strb.w	r1, [r3], #1
 80058cc:	e7f9      	b.n	80058c2 <memset+0x4>
	...

080058d0 <_localeconv_r>:
 80058d0:	4800      	ldr	r0, [pc, #0]	@ (80058d4 <_localeconv_r+0x4>)
 80058d2:	4770      	bx	lr
 80058d4:	20000158 	.word	0x20000158

080058d8 <_close_r>:
 80058d8:	b538      	push	{r3, r4, r5, lr}
 80058da:	2300      	movs	r3, #0
 80058dc:	4d05      	ldr	r5, [pc, #20]	@ (80058f4 <_close_r+0x1c>)
 80058de:	4604      	mov	r4, r0
 80058e0:	4608      	mov	r0, r1
 80058e2:	602b      	str	r3, [r5, #0]
 80058e4:	f7fc f82e 	bl	8001944 <_close>
 80058e8:	1c43      	adds	r3, r0, #1
 80058ea:	d102      	bne.n	80058f2 <_close_r+0x1a>
 80058ec:	682b      	ldr	r3, [r5, #0]
 80058ee:	b103      	cbz	r3, 80058f2 <_close_r+0x1a>
 80058f0:	6023      	str	r3, [r4, #0]
 80058f2:	bd38      	pop	{r3, r4, r5, pc}
 80058f4:	20000460 	.word	0x20000460

080058f8 <_lseek_r>:
 80058f8:	b538      	push	{r3, r4, r5, lr}
 80058fa:	4604      	mov	r4, r0
 80058fc:	4608      	mov	r0, r1
 80058fe:	4611      	mov	r1, r2
 8005900:	2200      	movs	r2, #0
 8005902:	4d05      	ldr	r5, [pc, #20]	@ (8005918 <_lseek_r+0x20>)
 8005904:	602a      	str	r2, [r5, #0]
 8005906:	461a      	mov	r2, r3
 8005908:	f7fc f840 	bl	800198c <_lseek>
 800590c:	1c43      	adds	r3, r0, #1
 800590e:	d102      	bne.n	8005916 <_lseek_r+0x1e>
 8005910:	682b      	ldr	r3, [r5, #0]
 8005912:	b103      	cbz	r3, 8005916 <_lseek_r+0x1e>
 8005914:	6023      	str	r3, [r4, #0]
 8005916:	bd38      	pop	{r3, r4, r5, pc}
 8005918:	20000460 	.word	0x20000460

0800591c <_read_r>:
 800591c:	b538      	push	{r3, r4, r5, lr}
 800591e:	4604      	mov	r4, r0
 8005920:	4608      	mov	r0, r1
 8005922:	4611      	mov	r1, r2
 8005924:	2200      	movs	r2, #0
 8005926:	4d05      	ldr	r5, [pc, #20]	@ (800593c <_read_r+0x20>)
 8005928:	602a      	str	r2, [r5, #0]
 800592a:	461a      	mov	r2, r3
 800592c:	f7fb ffd1 	bl	80018d2 <_read>
 8005930:	1c43      	adds	r3, r0, #1
 8005932:	d102      	bne.n	800593a <_read_r+0x1e>
 8005934:	682b      	ldr	r3, [r5, #0]
 8005936:	b103      	cbz	r3, 800593a <_read_r+0x1e>
 8005938:	6023      	str	r3, [r4, #0]
 800593a:	bd38      	pop	{r3, r4, r5, pc}
 800593c:	20000460 	.word	0x20000460

08005940 <_write_r>:
 8005940:	b538      	push	{r3, r4, r5, lr}
 8005942:	4604      	mov	r4, r0
 8005944:	4608      	mov	r0, r1
 8005946:	4611      	mov	r1, r2
 8005948:	2200      	movs	r2, #0
 800594a:	4d05      	ldr	r5, [pc, #20]	@ (8005960 <_write_r+0x20>)
 800594c:	602a      	str	r2, [r5, #0]
 800594e:	461a      	mov	r2, r3
 8005950:	f7fb ffdc 	bl	800190c <_write>
 8005954:	1c43      	adds	r3, r0, #1
 8005956:	d102      	bne.n	800595e <_write_r+0x1e>
 8005958:	682b      	ldr	r3, [r5, #0]
 800595a:	b103      	cbz	r3, 800595e <_write_r+0x1e>
 800595c:	6023      	str	r3, [r4, #0]
 800595e:	bd38      	pop	{r3, r4, r5, pc}
 8005960:	20000460 	.word	0x20000460

08005964 <__errno>:
 8005964:	4b01      	ldr	r3, [pc, #4]	@ (800596c <__errno+0x8>)
 8005966:	6818      	ldr	r0, [r3, #0]
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	20000018 	.word	0x20000018

08005970 <__libc_init_array>:
 8005970:	b570      	push	{r4, r5, r6, lr}
 8005972:	2600      	movs	r6, #0
 8005974:	4d0c      	ldr	r5, [pc, #48]	@ (80059a8 <__libc_init_array+0x38>)
 8005976:	4c0d      	ldr	r4, [pc, #52]	@ (80059ac <__libc_init_array+0x3c>)
 8005978:	1b64      	subs	r4, r4, r5
 800597a:	10a4      	asrs	r4, r4, #2
 800597c:	42a6      	cmp	r6, r4
 800597e:	d109      	bne.n	8005994 <__libc_init_array+0x24>
 8005980:	f001 fec8 	bl	8007714 <_init>
 8005984:	2600      	movs	r6, #0
 8005986:	4d0a      	ldr	r5, [pc, #40]	@ (80059b0 <__libc_init_array+0x40>)
 8005988:	4c0a      	ldr	r4, [pc, #40]	@ (80059b4 <__libc_init_array+0x44>)
 800598a:	1b64      	subs	r4, r4, r5
 800598c:	10a4      	asrs	r4, r4, #2
 800598e:	42a6      	cmp	r6, r4
 8005990:	d105      	bne.n	800599e <__libc_init_array+0x2e>
 8005992:	bd70      	pop	{r4, r5, r6, pc}
 8005994:	f855 3b04 	ldr.w	r3, [r5], #4
 8005998:	4798      	blx	r3
 800599a:	3601      	adds	r6, #1
 800599c:	e7ee      	b.n	800597c <__libc_init_array+0xc>
 800599e:	f855 3b04 	ldr.w	r3, [r5], #4
 80059a2:	4798      	blx	r3
 80059a4:	3601      	adds	r6, #1
 80059a6:	e7f2      	b.n	800598e <__libc_init_array+0x1e>
 80059a8:	08007b30 	.word	0x08007b30
 80059ac:	08007b30 	.word	0x08007b30
 80059b0:	08007b30 	.word	0x08007b30
 80059b4:	08007b34 	.word	0x08007b34

080059b8 <__retarget_lock_init_recursive>:
 80059b8:	4770      	bx	lr

080059ba <__retarget_lock_acquire_recursive>:
 80059ba:	4770      	bx	lr

080059bc <__retarget_lock_release_recursive>:
 80059bc:	4770      	bx	lr

080059be <memchr>:
 80059be:	4603      	mov	r3, r0
 80059c0:	b510      	push	{r4, lr}
 80059c2:	b2c9      	uxtb	r1, r1
 80059c4:	4402      	add	r2, r0
 80059c6:	4293      	cmp	r3, r2
 80059c8:	4618      	mov	r0, r3
 80059ca:	d101      	bne.n	80059d0 <memchr+0x12>
 80059cc:	2000      	movs	r0, #0
 80059ce:	e003      	b.n	80059d8 <memchr+0x1a>
 80059d0:	7804      	ldrb	r4, [r0, #0]
 80059d2:	3301      	adds	r3, #1
 80059d4:	428c      	cmp	r4, r1
 80059d6:	d1f6      	bne.n	80059c6 <memchr+0x8>
 80059d8:	bd10      	pop	{r4, pc}

080059da <memcpy>:
 80059da:	440a      	add	r2, r1
 80059dc:	4291      	cmp	r1, r2
 80059de:	f100 33ff 	add.w	r3, r0, #4294967295
 80059e2:	d100      	bne.n	80059e6 <memcpy+0xc>
 80059e4:	4770      	bx	lr
 80059e6:	b510      	push	{r4, lr}
 80059e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059ec:	4291      	cmp	r1, r2
 80059ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059f2:	d1f9      	bne.n	80059e8 <memcpy+0xe>
 80059f4:	bd10      	pop	{r4, pc}

080059f6 <quorem>:
 80059f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059fa:	6903      	ldr	r3, [r0, #16]
 80059fc:	690c      	ldr	r4, [r1, #16]
 80059fe:	4607      	mov	r7, r0
 8005a00:	42a3      	cmp	r3, r4
 8005a02:	db7e      	blt.n	8005b02 <quorem+0x10c>
 8005a04:	3c01      	subs	r4, #1
 8005a06:	00a3      	lsls	r3, r4, #2
 8005a08:	f100 0514 	add.w	r5, r0, #20
 8005a0c:	f101 0814 	add.w	r8, r1, #20
 8005a10:	9300      	str	r3, [sp, #0]
 8005a12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a16:	9301      	str	r3, [sp, #4]
 8005a18:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a20:	3301      	adds	r3, #1
 8005a22:	429a      	cmp	r2, r3
 8005a24:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a2c:	d32e      	bcc.n	8005a8c <quorem+0x96>
 8005a2e:	f04f 0a00 	mov.w	sl, #0
 8005a32:	46c4      	mov	ip, r8
 8005a34:	46ae      	mov	lr, r5
 8005a36:	46d3      	mov	fp, sl
 8005a38:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005a3c:	b298      	uxth	r0, r3
 8005a3e:	fb06 a000 	mla	r0, r6, r0, sl
 8005a42:	0c1b      	lsrs	r3, r3, #16
 8005a44:	0c02      	lsrs	r2, r0, #16
 8005a46:	fb06 2303 	mla	r3, r6, r3, r2
 8005a4a:	f8de 2000 	ldr.w	r2, [lr]
 8005a4e:	b280      	uxth	r0, r0
 8005a50:	b292      	uxth	r2, r2
 8005a52:	1a12      	subs	r2, r2, r0
 8005a54:	445a      	add	r2, fp
 8005a56:	f8de 0000 	ldr.w	r0, [lr]
 8005a5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005a64:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005a68:	b292      	uxth	r2, r2
 8005a6a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005a6e:	45e1      	cmp	r9, ip
 8005a70:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005a74:	f84e 2b04 	str.w	r2, [lr], #4
 8005a78:	d2de      	bcs.n	8005a38 <quorem+0x42>
 8005a7a:	9b00      	ldr	r3, [sp, #0]
 8005a7c:	58eb      	ldr	r3, [r5, r3]
 8005a7e:	b92b      	cbnz	r3, 8005a8c <quorem+0x96>
 8005a80:	9b01      	ldr	r3, [sp, #4]
 8005a82:	3b04      	subs	r3, #4
 8005a84:	429d      	cmp	r5, r3
 8005a86:	461a      	mov	r2, r3
 8005a88:	d32f      	bcc.n	8005aea <quorem+0xf4>
 8005a8a:	613c      	str	r4, [r7, #16]
 8005a8c:	4638      	mov	r0, r7
 8005a8e:	f001 f979 	bl	8006d84 <__mcmp>
 8005a92:	2800      	cmp	r0, #0
 8005a94:	db25      	blt.n	8005ae2 <quorem+0xec>
 8005a96:	4629      	mov	r1, r5
 8005a98:	2000      	movs	r0, #0
 8005a9a:	f858 2b04 	ldr.w	r2, [r8], #4
 8005a9e:	f8d1 c000 	ldr.w	ip, [r1]
 8005aa2:	fa1f fe82 	uxth.w	lr, r2
 8005aa6:	fa1f f38c 	uxth.w	r3, ip
 8005aaa:	eba3 030e 	sub.w	r3, r3, lr
 8005aae:	4403      	add	r3, r0
 8005ab0:	0c12      	lsrs	r2, r2, #16
 8005ab2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005ab6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ac0:	45c1      	cmp	r9, r8
 8005ac2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005ac6:	f841 3b04 	str.w	r3, [r1], #4
 8005aca:	d2e6      	bcs.n	8005a9a <quorem+0xa4>
 8005acc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ad0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ad4:	b922      	cbnz	r2, 8005ae0 <quorem+0xea>
 8005ad6:	3b04      	subs	r3, #4
 8005ad8:	429d      	cmp	r5, r3
 8005ada:	461a      	mov	r2, r3
 8005adc:	d30b      	bcc.n	8005af6 <quorem+0x100>
 8005ade:	613c      	str	r4, [r7, #16]
 8005ae0:	3601      	adds	r6, #1
 8005ae2:	4630      	mov	r0, r6
 8005ae4:	b003      	add	sp, #12
 8005ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aea:	6812      	ldr	r2, [r2, #0]
 8005aec:	3b04      	subs	r3, #4
 8005aee:	2a00      	cmp	r2, #0
 8005af0:	d1cb      	bne.n	8005a8a <quorem+0x94>
 8005af2:	3c01      	subs	r4, #1
 8005af4:	e7c6      	b.n	8005a84 <quorem+0x8e>
 8005af6:	6812      	ldr	r2, [r2, #0]
 8005af8:	3b04      	subs	r3, #4
 8005afa:	2a00      	cmp	r2, #0
 8005afc:	d1ef      	bne.n	8005ade <quorem+0xe8>
 8005afe:	3c01      	subs	r4, #1
 8005b00:	e7ea      	b.n	8005ad8 <quorem+0xe2>
 8005b02:	2000      	movs	r0, #0
 8005b04:	e7ee      	b.n	8005ae4 <quorem+0xee>
	...

08005b08 <_dtoa_r>:
 8005b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b0c:	4614      	mov	r4, r2
 8005b0e:	461d      	mov	r5, r3
 8005b10:	69c7      	ldr	r7, [r0, #28]
 8005b12:	b097      	sub	sp, #92	@ 0x5c
 8005b14:	4683      	mov	fp, r0
 8005b16:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005b1a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005b1c:	b97f      	cbnz	r7, 8005b3e <_dtoa_r+0x36>
 8005b1e:	2010      	movs	r0, #16
 8005b20:	f000 fe02 	bl	8006728 <malloc>
 8005b24:	4602      	mov	r2, r0
 8005b26:	f8cb 001c 	str.w	r0, [fp, #28]
 8005b2a:	b920      	cbnz	r0, 8005b36 <_dtoa_r+0x2e>
 8005b2c:	21ef      	movs	r1, #239	@ 0xef
 8005b2e:	4ba8      	ldr	r3, [pc, #672]	@ (8005dd0 <_dtoa_r+0x2c8>)
 8005b30:	48a8      	ldr	r0, [pc, #672]	@ (8005dd4 <_dtoa_r+0x2cc>)
 8005b32:	f001 fcbb 	bl	80074ac <__assert_func>
 8005b36:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005b3a:	6007      	str	r7, [r0, #0]
 8005b3c:	60c7      	str	r7, [r0, #12]
 8005b3e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005b42:	6819      	ldr	r1, [r3, #0]
 8005b44:	b159      	cbz	r1, 8005b5e <_dtoa_r+0x56>
 8005b46:	685a      	ldr	r2, [r3, #4]
 8005b48:	2301      	movs	r3, #1
 8005b4a:	4093      	lsls	r3, r2
 8005b4c:	604a      	str	r2, [r1, #4]
 8005b4e:	608b      	str	r3, [r1, #8]
 8005b50:	4658      	mov	r0, fp
 8005b52:	f000 fedf 	bl	8006914 <_Bfree>
 8005b56:	2200      	movs	r2, #0
 8005b58:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005b5c:	601a      	str	r2, [r3, #0]
 8005b5e:	1e2b      	subs	r3, r5, #0
 8005b60:	bfaf      	iteee	ge
 8005b62:	2300      	movge	r3, #0
 8005b64:	2201      	movlt	r2, #1
 8005b66:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005b6a:	9303      	strlt	r3, [sp, #12]
 8005b6c:	bfa8      	it	ge
 8005b6e:	6033      	strge	r3, [r6, #0]
 8005b70:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005b74:	4b98      	ldr	r3, [pc, #608]	@ (8005dd8 <_dtoa_r+0x2d0>)
 8005b76:	bfb8      	it	lt
 8005b78:	6032      	strlt	r2, [r6, #0]
 8005b7a:	ea33 0308 	bics.w	r3, r3, r8
 8005b7e:	d112      	bne.n	8005ba6 <_dtoa_r+0x9e>
 8005b80:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005b84:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005b86:	6013      	str	r3, [r2, #0]
 8005b88:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005b8c:	4323      	orrs	r3, r4
 8005b8e:	f000 8550 	beq.w	8006632 <_dtoa_r+0xb2a>
 8005b92:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005b94:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8005ddc <_dtoa_r+0x2d4>
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	f000 8552 	beq.w	8006642 <_dtoa_r+0xb3a>
 8005b9e:	f10a 0303 	add.w	r3, sl, #3
 8005ba2:	f000 bd4c 	b.w	800663e <_dtoa_r+0xb36>
 8005ba6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005baa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005bae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	f7fa fef7 	bl	80009a8 <__aeabi_dcmpeq>
 8005bba:	4607      	mov	r7, r0
 8005bbc:	b158      	cbz	r0, 8005bd6 <_dtoa_r+0xce>
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005bc2:	6013      	str	r3, [r2, #0]
 8005bc4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005bc6:	b113      	cbz	r3, 8005bce <_dtoa_r+0xc6>
 8005bc8:	4b85      	ldr	r3, [pc, #532]	@ (8005de0 <_dtoa_r+0x2d8>)
 8005bca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005bcc:	6013      	str	r3, [r2, #0]
 8005bce:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8005de4 <_dtoa_r+0x2dc>
 8005bd2:	f000 bd36 	b.w	8006642 <_dtoa_r+0xb3a>
 8005bd6:	ab14      	add	r3, sp, #80	@ 0x50
 8005bd8:	9301      	str	r3, [sp, #4]
 8005bda:	ab15      	add	r3, sp, #84	@ 0x54
 8005bdc:	9300      	str	r3, [sp, #0]
 8005bde:	4658      	mov	r0, fp
 8005be0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005be4:	f001 f97e 	bl	8006ee4 <__d2b>
 8005be8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005bec:	4681      	mov	r9, r0
 8005bee:	2e00      	cmp	r6, #0
 8005bf0:	d077      	beq.n	8005ce2 <_dtoa_r+0x1da>
 8005bf2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005bf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bf8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005bfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c00:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005c04:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005c08:	9712      	str	r7, [sp, #72]	@ 0x48
 8005c0a:	4619      	mov	r1, r3
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	4b76      	ldr	r3, [pc, #472]	@ (8005de8 <_dtoa_r+0x2e0>)
 8005c10:	f7fa faaa 	bl	8000168 <__aeabi_dsub>
 8005c14:	a368      	add	r3, pc, #416	@ (adr r3, 8005db8 <_dtoa_r+0x2b0>)
 8005c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c1a:	f7fa fc5d 	bl	80004d8 <__aeabi_dmul>
 8005c1e:	a368      	add	r3, pc, #416	@ (adr r3, 8005dc0 <_dtoa_r+0x2b8>)
 8005c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c24:	f7fa faa2 	bl	800016c <__adddf3>
 8005c28:	4604      	mov	r4, r0
 8005c2a:	4630      	mov	r0, r6
 8005c2c:	460d      	mov	r5, r1
 8005c2e:	f7fa fbe9 	bl	8000404 <__aeabi_i2d>
 8005c32:	a365      	add	r3, pc, #404	@ (adr r3, 8005dc8 <_dtoa_r+0x2c0>)
 8005c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c38:	f7fa fc4e 	bl	80004d8 <__aeabi_dmul>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	460b      	mov	r3, r1
 8005c40:	4620      	mov	r0, r4
 8005c42:	4629      	mov	r1, r5
 8005c44:	f7fa fa92 	bl	800016c <__adddf3>
 8005c48:	4604      	mov	r4, r0
 8005c4a:	460d      	mov	r5, r1
 8005c4c:	f7fa fef4 	bl	8000a38 <__aeabi_d2iz>
 8005c50:	2200      	movs	r2, #0
 8005c52:	4607      	mov	r7, r0
 8005c54:	2300      	movs	r3, #0
 8005c56:	4620      	mov	r0, r4
 8005c58:	4629      	mov	r1, r5
 8005c5a:	f7fa feaf 	bl	80009bc <__aeabi_dcmplt>
 8005c5e:	b140      	cbz	r0, 8005c72 <_dtoa_r+0x16a>
 8005c60:	4638      	mov	r0, r7
 8005c62:	f7fa fbcf 	bl	8000404 <__aeabi_i2d>
 8005c66:	4622      	mov	r2, r4
 8005c68:	462b      	mov	r3, r5
 8005c6a:	f7fa fe9d 	bl	80009a8 <__aeabi_dcmpeq>
 8005c6e:	b900      	cbnz	r0, 8005c72 <_dtoa_r+0x16a>
 8005c70:	3f01      	subs	r7, #1
 8005c72:	2f16      	cmp	r7, #22
 8005c74:	d853      	bhi.n	8005d1e <_dtoa_r+0x216>
 8005c76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c7a:	4b5c      	ldr	r3, [pc, #368]	@ (8005dec <_dtoa_r+0x2e4>)
 8005c7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c84:	f7fa fe9a 	bl	80009bc <__aeabi_dcmplt>
 8005c88:	2800      	cmp	r0, #0
 8005c8a:	d04a      	beq.n	8005d22 <_dtoa_r+0x21a>
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	3f01      	subs	r7, #1
 8005c90:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005c92:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005c94:	1b9b      	subs	r3, r3, r6
 8005c96:	1e5a      	subs	r2, r3, #1
 8005c98:	bf46      	itte	mi
 8005c9a:	f1c3 0801 	rsbmi	r8, r3, #1
 8005c9e:	2300      	movmi	r3, #0
 8005ca0:	f04f 0800 	movpl.w	r8, #0
 8005ca4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ca6:	bf48      	it	mi
 8005ca8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005caa:	2f00      	cmp	r7, #0
 8005cac:	db3b      	blt.n	8005d26 <_dtoa_r+0x21e>
 8005cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cb0:	970e      	str	r7, [sp, #56]	@ 0x38
 8005cb2:	443b      	add	r3, r7
 8005cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005cbc:	2b09      	cmp	r3, #9
 8005cbe:	d866      	bhi.n	8005d8e <_dtoa_r+0x286>
 8005cc0:	2b05      	cmp	r3, #5
 8005cc2:	bfc4      	itt	gt
 8005cc4:	3b04      	subgt	r3, #4
 8005cc6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005cc8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005cca:	bfc8      	it	gt
 8005ccc:	2400      	movgt	r4, #0
 8005cce:	f1a3 0302 	sub.w	r3, r3, #2
 8005cd2:	bfd8      	it	le
 8005cd4:	2401      	movle	r4, #1
 8005cd6:	2b03      	cmp	r3, #3
 8005cd8:	d864      	bhi.n	8005da4 <_dtoa_r+0x29c>
 8005cda:	e8df f003 	tbb	[pc, r3]
 8005cde:	382b      	.short	0x382b
 8005ce0:	5636      	.short	0x5636
 8005ce2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005ce6:	441e      	add	r6, r3
 8005ce8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005cec:	2b20      	cmp	r3, #32
 8005cee:	bfc1      	itttt	gt
 8005cf0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005cf4:	fa08 f803 	lslgt.w	r8, r8, r3
 8005cf8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005cfc:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005d00:	bfd6      	itet	le
 8005d02:	f1c3 0320 	rsble	r3, r3, #32
 8005d06:	ea48 0003 	orrgt.w	r0, r8, r3
 8005d0a:	fa04 f003 	lslle.w	r0, r4, r3
 8005d0e:	f7fa fb69 	bl	80003e4 <__aeabi_ui2d>
 8005d12:	2201      	movs	r2, #1
 8005d14:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005d18:	3e01      	subs	r6, #1
 8005d1a:	9212      	str	r2, [sp, #72]	@ 0x48
 8005d1c:	e775      	b.n	8005c0a <_dtoa_r+0x102>
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e7b6      	b.n	8005c90 <_dtoa_r+0x188>
 8005d22:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005d24:	e7b5      	b.n	8005c92 <_dtoa_r+0x18a>
 8005d26:	427b      	negs	r3, r7
 8005d28:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	eba8 0807 	sub.w	r8, r8, r7
 8005d30:	930e      	str	r3, [sp, #56]	@ 0x38
 8005d32:	e7c2      	b.n	8005cba <_dtoa_r+0x1b2>
 8005d34:	2300      	movs	r3, #0
 8005d36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	dc35      	bgt.n	8005daa <_dtoa_r+0x2a2>
 8005d3e:	2301      	movs	r3, #1
 8005d40:	461a      	mov	r2, r3
 8005d42:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005d46:	9221      	str	r2, [sp, #132]	@ 0x84
 8005d48:	e00b      	b.n	8005d62 <_dtoa_r+0x25a>
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e7f3      	b.n	8005d36 <_dtoa_r+0x22e>
 8005d4e:	2300      	movs	r3, #0
 8005d50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d52:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d54:	18fb      	adds	r3, r7, r3
 8005d56:	9308      	str	r3, [sp, #32]
 8005d58:	3301      	adds	r3, #1
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	9307      	str	r3, [sp, #28]
 8005d5e:	bfb8      	it	lt
 8005d60:	2301      	movlt	r3, #1
 8005d62:	2100      	movs	r1, #0
 8005d64:	2204      	movs	r2, #4
 8005d66:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005d6a:	f102 0514 	add.w	r5, r2, #20
 8005d6e:	429d      	cmp	r5, r3
 8005d70:	d91f      	bls.n	8005db2 <_dtoa_r+0x2aa>
 8005d72:	6041      	str	r1, [r0, #4]
 8005d74:	4658      	mov	r0, fp
 8005d76:	f000 fd8d 	bl	8006894 <_Balloc>
 8005d7a:	4682      	mov	sl, r0
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	d139      	bne.n	8005df4 <_dtoa_r+0x2ec>
 8005d80:	4602      	mov	r2, r0
 8005d82:	f240 11af 	movw	r1, #431	@ 0x1af
 8005d86:	4b1a      	ldr	r3, [pc, #104]	@ (8005df0 <_dtoa_r+0x2e8>)
 8005d88:	e6d2      	b.n	8005b30 <_dtoa_r+0x28>
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e7e0      	b.n	8005d50 <_dtoa_r+0x248>
 8005d8e:	2401      	movs	r4, #1
 8005d90:	2300      	movs	r3, #0
 8005d92:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005d94:	9320      	str	r3, [sp, #128]	@ 0x80
 8005d96:	f04f 33ff 	mov.w	r3, #4294967295
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005da0:	2312      	movs	r3, #18
 8005da2:	e7d0      	b.n	8005d46 <_dtoa_r+0x23e>
 8005da4:	2301      	movs	r3, #1
 8005da6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005da8:	e7f5      	b.n	8005d96 <_dtoa_r+0x28e>
 8005daa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005dac:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005db0:	e7d7      	b.n	8005d62 <_dtoa_r+0x25a>
 8005db2:	3101      	adds	r1, #1
 8005db4:	0052      	lsls	r2, r2, #1
 8005db6:	e7d8      	b.n	8005d6a <_dtoa_r+0x262>
 8005db8:	636f4361 	.word	0x636f4361
 8005dbc:	3fd287a7 	.word	0x3fd287a7
 8005dc0:	8b60c8b3 	.word	0x8b60c8b3
 8005dc4:	3fc68a28 	.word	0x3fc68a28
 8005dc8:	509f79fb 	.word	0x509f79fb
 8005dcc:	3fd34413 	.word	0x3fd34413
 8005dd0:	080077f7 	.word	0x080077f7
 8005dd4:	0800780e 	.word	0x0800780e
 8005dd8:	7ff00000 	.word	0x7ff00000
 8005ddc:	080077f3 	.word	0x080077f3
 8005de0:	080077c7 	.word	0x080077c7
 8005de4:	080077c6 	.word	0x080077c6
 8005de8:	3ff80000 	.word	0x3ff80000
 8005dec:	08007908 	.word	0x08007908
 8005df0:	08007866 	.word	0x08007866
 8005df4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005df8:	6018      	str	r0, [r3, #0]
 8005dfa:	9b07      	ldr	r3, [sp, #28]
 8005dfc:	2b0e      	cmp	r3, #14
 8005dfe:	f200 80a4 	bhi.w	8005f4a <_dtoa_r+0x442>
 8005e02:	2c00      	cmp	r4, #0
 8005e04:	f000 80a1 	beq.w	8005f4a <_dtoa_r+0x442>
 8005e08:	2f00      	cmp	r7, #0
 8005e0a:	dd33      	ble.n	8005e74 <_dtoa_r+0x36c>
 8005e0c:	4b86      	ldr	r3, [pc, #536]	@ (8006028 <_dtoa_r+0x520>)
 8005e0e:	f007 020f 	and.w	r2, r7, #15
 8005e12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e16:	05f8      	lsls	r0, r7, #23
 8005e18:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e1c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005e20:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005e24:	d516      	bpl.n	8005e54 <_dtoa_r+0x34c>
 8005e26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e2a:	4b80      	ldr	r3, [pc, #512]	@ (800602c <_dtoa_r+0x524>)
 8005e2c:	2603      	movs	r6, #3
 8005e2e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e32:	f7fa fc7b 	bl	800072c <__aeabi_ddiv>
 8005e36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e3a:	f004 040f 	and.w	r4, r4, #15
 8005e3e:	4d7b      	ldr	r5, [pc, #492]	@ (800602c <_dtoa_r+0x524>)
 8005e40:	b954      	cbnz	r4, 8005e58 <_dtoa_r+0x350>
 8005e42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e4a:	f7fa fc6f 	bl	800072c <__aeabi_ddiv>
 8005e4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e52:	e028      	b.n	8005ea6 <_dtoa_r+0x39e>
 8005e54:	2602      	movs	r6, #2
 8005e56:	e7f2      	b.n	8005e3e <_dtoa_r+0x336>
 8005e58:	07e1      	lsls	r1, r4, #31
 8005e5a:	d508      	bpl.n	8005e6e <_dtoa_r+0x366>
 8005e5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e60:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005e64:	f7fa fb38 	bl	80004d8 <__aeabi_dmul>
 8005e68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e6c:	3601      	adds	r6, #1
 8005e6e:	1064      	asrs	r4, r4, #1
 8005e70:	3508      	adds	r5, #8
 8005e72:	e7e5      	b.n	8005e40 <_dtoa_r+0x338>
 8005e74:	f000 80d2 	beq.w	800601c <_dtoa_r+0x514>
 8005e78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e7c:	427c      	negs	r4, r7
 8005e7e:	4b6a      	ldr	r3, [pc, #424]	@ (8006028 <_dtoa_r+0x520>)
 8005e80:	f004 020f 	and.w	r2, r4, #15
 8005e84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8c:	f7fa fb24 	bl	80004d8 <__aeabi_dmul>
 8005e90:	2602      	movs	r6, #2
 8005e92:	2300      	movs	r3, #0
 8005e94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e98:	4d64      	ldr	r5, [pc, #400]	@ (800602c <_dtoa_r+0x524>)
 8005e9a:	1124      	asrs	r4, r4, #4
 8005e9c:	2c00      	cmp	r4, #0
 8005e9e:	f040 80b2 	bne.w	8006006 <_dtoa_r+0x4fe>
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d1d3      	bne.n	8005e4e <_dtoa_r+0x346>
 8005ea6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005eaa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	f000 80b7 	beq.w	8006020 <_dtoa_r+0x518>
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	4629      	mov	r1, r5
 8005eb8:	4b5d      	ldr	r3, [pc, #372]	@ (8006030 <_dtoa_r+0x528>)
 8005eba:	f7fa fd7f 	bl	80009bc <__aeabi_dcmplt>
 8005ebe:	2800      	cmp	r0, #0
 8005ec0:	f000 80ae 	beq.w	8006020 <_dtoa_r+0x518>
 8005ec4:	9b07      	ldr	r3, [sp, #28]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	f000 80aa 	beq.w	8006020 <_dtoa_r+0x518>
 8005ecc:	9b08      	ldr	r3, [sp, #32]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	dd37      	ble.n	8005f42 <_dtoa_r+0x43a>
 8005ed2:	1e7b      	subs	r3, r7, #1
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	9304      	str	r3, [sp, #16]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	4629      	mov	r1, r5
 8005edc:	4b55      	ldr	r3, [pc, #340]	@ (8006034 <_dtoa_r+0x52c>)
 8005ede:	f7fa fafb 	bl	80004d8 <__aeabi_dmul>
 8005ee2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ee6:	9c08      	ldr	r4, [sp, #32]
 8005ee8:	3601      	adds	r6, #1
 8005eea:	4630      	mov	r0, r6
 8005eec:	f7fa fa8a 	bl	8000404 <__aeabi_i2d>
 8005ef0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ef4:	f7fa faf0 	bl	80004d8 <__aeabi_dmul>
 8005ef8:	2200      	movs	r2, #0
 8005efa:	4b4f      	ldr	r3, [pc, #316]	@ (8006038 <_dtoa_r+0x530>)
 8005efc:	f7fa f936 	bl	800016c <__adddf3>
 8005f00:	4605      	mov	r5, r0
 8005f02:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005f06:	2c00      	cmp	r4, #0
 8005f08:	f040 809a 	bne.w	8006040 <_dtoa_r+0x538>
 8005f0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f10:	2200      	movs	r2, #0
 8005f12:	4b4a      	ldr	r3, [pc, #296]	@ (800603c <_dtoa_r+0x534>)
 8005f14:	f7fa f928 	bl	8000168 <__aeabi_dsub>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	460b      	mov	r3, r1
 8005f1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005f20:	462a      	mov	r2, r5
 8005f22:	4633      	mov	r3, r6
 8005f24:	f7fa fd68 	bl	80009f8 <__aeabi_dcmpgt>
 8005f28:	2800      	cmp	r0, #0
 8005f2a:	f040 828e 	bne.w	800644a <_dtoa_r+0x942>
 8005f2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f32:	462a      	mov	r2, r5
 8005f34:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005f38:	f7fa fd40 	bl	80009bc <__aeabi_dcmplt>
 8005f3c:	2800      	cmp	r0, #0
 8005f3e:	f040 8127 	bne.w	8006190 <_dtoa_r+0x688>
 8005f42:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005f46:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005f4a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f2c0 8163 	blt.w	8006218 <_dtoa_r+0x710>
 8005f52:	2f0e      	cmp	r7, #14
 8005f54:	f300 8160 	bgt.w	8006218 <_dtoa_r+0x710>
 8005f58:	4b33      	ldr	r3, [pc, #204]	@ (8006028 <_dtoa_r+0x520>)
 8005f5a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f5e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f62:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005f66:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	da03      	bge.n	8005f74 <_dtoa_r+0x46c>
 8005f6c:	9b07      	ldr	r3, [sp, #28]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f340 8100 	ble.w	8006174 <_dtoa_r+0x66c>
 8005f74:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005f78:	4656      	mov	r6, sl
 8005f7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f7e:	4620      	mov	r0, r4
 8005f80:	4629      	mov	r1, r5
 8005f82:	f7fa fbd3 	bl	800072c <__aeabi_ddiv>
 8005f86:	f7fa fd57 	bl	8000a38 <__aeabi_d2iz>
 8005f8a:	4680      	mov	r8, r0
 8005f8c:	f7fa fa3a 	bl	8000404 <__aeabi_i2d>
 8005f90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f94:	f7fa faa0 	bl	80004d8 <__aeabi_dmul>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	4629      	mov	r1, r5
 8005fa0:	f7fa f8e2 	bl	8000168 <__aeabi_dsub>
 8005fa4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005fa8:	9d07      	ldr	r5, [sp, #28]
 8005faa:	f806 4b01 	strb.w	r4, [r6], #1
 8005fae:	eba6 040a 	sub.w	r4, r6, sl
 8005fb2:	42a5      	cmp	r5, r4
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	460b      	mov	r3, r1
 8005fb8:	f040 8116 	bne.w	80061e8 <_dtoa_r+0x6e0>
 8005fbc:	f7fa f8d6 	bl	800016c <__adddf3>
 8005fc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fc4:	4604      	mov	r4, r0
 8005fc6:	460d      	mov	r5, r1
 8005fc8:	f7fa fd16 	bl	80009f8 <__aeabi_dcmpgt>
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	f040 80f8 	bne.w	80061c2 <_dtoa_r+0x6ba>
 8005fd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fd6:	4620      	mov	r0, r4
 8005fd8:	4629      	mov	r1, r5
 8005fda:	f7fa fce5 	bl	80009a8 <__aeabi_dcmpeq>
 8005fde:	b118      	cbz	r0, 8005fe8 <_dtoa_r+0x4e0>
 8005fe0:	f018 0f01 	tst.w	r8, #1
 8005fe4:	f040 80ed 	bne.w	80061c2 <_dtoa_r+0x6ba>
 8005fe8:	4649      	mov	r1, r9
 8005fea:	4658      	mov	r0, fp
 8005fec:	f000 fc92 	bl	8006914 <_Bfree>
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	7033      	strb	r3, [r6, #0]
 8005ff4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005ff6:	3701      	adds	r7, #1
 8005ff8:	601f      	str	r7, [r3, #0]
 8005ffa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	f000 8320 	beq.w	8006642 <_dtoa_r+0xb3a>
 8006002:	601e      	str	r6, [r3, #0]
 8006004:	e31d      	b.n	8006642 <_dtoa_r+0xb3a>
 8006006:	07e2      	lsls	r2, r4, #31
 8006008:	d505      	bpl.n	8006016 <_dtoa_r+0x50e>
 800600a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800600e:	f7fa fa63 	bl	80004d8 <__aeabi_dmul>
 8006012:	2301      	movs	r3, #1
 8006014:	3601      	adds	r6, #1
 8006016:	1064      	asrs	r4, r4, #1
 8006018:	3508      	adds	r5, #8
 800601a:	e73f      	b.n	8005e9c <_dtoa_r+0x394>
 800601c:	2602      	movs	r6, #2
 800601e:	e742      	b.n	8005ea6 <_dtoa_r+0x39e>
 8006020:	9c07      	ldr	r4, [sp, #28]
 8006022:	9704      	str	r7, [sp, #16]
 8006024:	e761      	b.n	8005eea <_dtoa_r+0x3e2>
 8006026:	bf00      	nop
 8006028:	08007908 	.word	0x08007908
 800602c:	080078e0 	.word	0x080078e0
 8006030:	3ff00000 	.word	0x3ff00000
 8006034:	40240000 	.word	0x40240000
 8006038:	401c0000 	.word	0x401c0000
 800603c:	40140000 	.word	0x40140000
 8006040:	4b70      	ldr	r3, [pc, #448]	@ (8006204 <_dtoa_r+0x6fc>)
 8006042:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006044:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006048:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800604c:	4454      	add	r4, sl
 800604e:	2900      	cmp	r1, #0
 8006050:	d045      	beq.n	80060de <_dtoa_r+0x5d6>
 8006052:	2000      	movs	r0, #0
 8006054:	496c      	ldr	r1, [pc, #432]	@ (8006208 <_dtoa_r+0x700>)
 8006056:	f7fa fb69 	bl	800072c <__aeabi_ddiv>
 800605a:	4633      	mov	r3, r6
 800605c:	462a      	mov	r2, r5
 800605e:	f7fa f883 	bl	8000168 <__aeabi_dsub>
 8006062:	4656      	mov	r6, sl
 8006064:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006068:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800606c:	f7fa fce4 	bl	8000a38 <__aeabi_d2iz>
 8006070:	4605      	mov	r5, r0
 8006072:	f7fa f9c7 	bl	8000404 <__aeabi_i2d>
 8006076:	4602      	mov	r2, r0
 8006078:	460b      	mov	r3, r1
 800607a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800607e:	f7fa f873 	bl	8000168 <__aeabi_dsub>
 8006082:	4602      	mov	r2, r0
 8006084:	460b      	mov	r3, r1
 8006086:	3530      	adds	r5, #48	@ 0x30
 8006088:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800608c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006090:	f806 5b01 	strb.w	r5, [r6], #1
 8006094:	f7fa fc92 	bl	80009bc <__aeabi_dcmplt>
 8006098:	2800      	cmp	r0, #0
 800609a:	d163      	bne.n	8006164 <_dtoa_r+0x65c>
 800609c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80060a0:	2000      	movs	r0, #0
 80060a2:	495a      	ldr	r1, [pc, #360]	@ (800620c <_dtoa_r+0x704>)
 80060a4:	f7fa f860 	bl	8000168 <__aeabi_dsub>
 80060a8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80060ac:	f7fa fc86 	bl	80009bc <__aeabi_dcmplt>
 80060b0:	2800      	cmp	r0, #0
 80060b2:	f040 8087 	bne.w	80061c4 <_dtoa_r+0x6bc>
 80060b6:	42a6      	cmp	r6, r4
 80060b8:	f43f af43 	beq.w	8005f42 <_dtoa_r+0x43a>
 80060bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80060c0:	2200      	movs	r2, #0
 80060c2:	4b53      	ldr	r3, [pc, #332]	@ (8006210 <_dtoa_r+0x708>)
 80060c4:	f7fa fa08 	bl	80004d8 <__aeabi_dmul>
 80060c8:	2200      	movs	r2, #0
 80060ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80060ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060d2:	4b4f      	ldr	r3, [pc, #316]	@ (8006210 <_dtoa_r+0x708>)
 80060d4:	f7fa fa00 	bl	80004d8 <__aeabi_dmul>
 80060d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060dc:	e7c4      	b.n	8006068 <_dtoa_r+0x560>
 80060de:	4631      	mov	r1, r6
 80060e0:	4628      	mov	r0, r5
 80060e2:	f7fa f9f9 	bl	80004d8 <__aeabi_dmul>
 80060e6:	4656      	mov	r6, sl
 80060e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80060ec:	9413      	str	r4, [sp, #76]	@ 0x4c
 80060ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060f2:	f7fa fca1 	bl	8000a38 <__aeabi_d2iz>
 80060f6:	4605      	mov	r5, r0
 80060f8:	f7fa f984 	bl	8000404 <__aeabi_i2d>
 80060fc:	4602      	mov	r2, r0
 80060fe:	460b      	mov	r3, r1
 8006100:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006104:	f7fa f830 	bl	8000168 <__aeabi_dsub>
 8006108:	4602      	mov	r2, r0
 800610a:	460b      	mov	r3, r1
 800610c:	3530      	adds	r5, #48	@ 0x30
 800610e:	f806 5b01 	strb.w	r5, [r6], #1
 8006112:	42a6      	cmp	r6, r4
 8006114:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006118:	f04f 0200 	mov.w	r2, #0
 800611c:	d124      	bne.n	8006168 <_dtoa_r+0x660>
 800611e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006122:	4b39      	ldr	r3, [pc, #228]	@ (8006208 <_dtoa_r+0x700>)
 8006124:	f7fa f822 	bl	800016c <__adddf3>
 8006128:	4602      	mov	r2, r0
 800612a:	460b      	mov	r3, r1
 800612c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006130:	f7fa fc62 	bl	80009f8 <__aeabi_dcmpgt>
 8006134:	2800      	cmp	r0, #0
 8006136:	d145      	bne.n	80061c4 <_dtoa_r+0x6bc>
 8006138:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800613c:	2000      	movs	r0, #0
 800613e:	4932      	ldr	r1, [pc, #200]	@ (8006208 <_dtoa_r+0x700>)
 8006140:	f7fa f812 	bl	8000168 <__aeabi_dsub>
 8006144:	4602      	mov	r2, r0
 8006146:	460b      	mov	r3, r1
 8006148:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800614c:	f7fa fc36 	bl	80009bc <__aeabi_dcmplt>
 8006150:	2800      	cmp	r0, #0
 8006152:	f43f aef6 	beq.w	8005f42 <_dtoa_r+0x43a>
 8006156:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006158:	1e73      	subs	r3, r6, #1
 800615a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800615c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006160:	2b30      	cmp	r3, #48	@ 0x30
 8006162:	d0f8      	beq.n	8006156 <_dtoa_r+0x64e>
 8006164:	9f04      	ldr	r7, [sp, #16]
 8006166:	e73f      	b.n	8005fe8 <_dtoa_r+0x4e0>
 8006168:	4b29      	ldr	r3, [pc, #164]	@ (8006210 <_dtoa_r+0x708>)
 800616a:	f7fa f9b5 	bl	80004d8 <__aeabi_dmul>
 800616e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006172:	e7bc      	b.n	80060ee <_dtoa_r+0x5e6>
 8006174:	d10c      	bne.n	8006190 <_dtoa_r+0x688>
 8006176:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800617a:	2200      	movs	r2, #0
 800617c:	4b25      	ldr	r3, [pc, #148]	@ (8006214 <_dtoa_r+0x70c>)
 800617e:	f7fa f9ab 	bl	80004d8 <__aeabi_dmul>
 8006182:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006186:	f7fa fc2d 	bl	80009e4 <__aeabi_dcmpge>
 800618a:	2800      	cmp	r0, #0
 800618c:	f000 815b 	beq.w	8006446 <_dtoa_r+0x93e>
 8006190:	2400      	movs	r4, #0
 8006192:	4625      	mov	r5, r4
 8006194:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006196:	4656      	mov	r6, sl
 8006198:	43db      	mvns	r3, r3
 800619a:	9304      	str	r3, [sp, #16]
 800619c:	2700      	movs	r7, #0
 800619e:	4621      	mov	r1, r4
 80061a0:	4658      	mov	r0, fp
 80061a2:	f000 fbb7 	bl	8006914 <_Bfree>
 80061a6:	2d00      	cmp	r5, #0
 80061a8:	d0dc      	beq.n	8006164 <_dtoa_r+0x65c>
 80061aa:	b12f      	cbz	r7, 80061b8 <_dtoa_r+0x6b0>
 80061ac:	42af      	cmp	r7, r5
 80061ae:	d003      	beq.n	80061b8 <_dtoa_r+0x6b0>
 80061b0:	4639      	mov	r1, r7
 80061b2:	4658      	mov	r0, fp
 80061b4:	f000 fbae 	bl	8006914 <_Bfree>
 80061b8:	4629      	mov	r1, r5
 80061ba:	4658      	mov	r0, fp
 80061bc:	f000 fbaa 	bl	8006914 <_Bfree>
 80061c0:	e7d0      	b.n	8006164 <_dtoa_r+0x65c>
 80061c2:	9704      	str	r7, [sp, #16]
 80061c4:	4633      	mov	r3, r6
 80061c6:	461e      	mov	r6, r3
 80061c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061cc:	2a39      	cmp	r2, #57	@ 0x39
 80061ce:	d107      	bne.n	80061e0 <_dtoa_r+0x6d8>
 80061d0:	459a      	cmp	sl, r3
 80061d2:	d1f8      	bne.n	80061c6 <_dtoa_r+0x6be>
 80061d4:	9a04      	ldr	r2, [sp, #16]
 80061d6:	3201      	adds	r2, #1
 80061d8:	9204      	str	r2, [sp, #16]
 80061da:	2230      	movs	r2, #48	@ 0x30
 80061dc:	f88a 2000 	strb.w	r2, [sl]
 80061e0:	781a      	ldrb	r2, [r3, #0]
 80061e2:	3201      	adds	r2, #1
 80061e4:	701a      	strb	r2, [r3, #0]
 80061e6:	e7bd      	b.n	8006164 <_dtoa_r+0x65c>
 80061e8:	2200      	movs	r2, #0
 80061ea:	4b09      	ldr	r3, [pc, #36]	@ (8006210 <_dtoa_r+0x708>)
 80061ec:	f7fa f974 	bl	80004d8 <__aeabi_dmul>
 80061f0:	2200      	movs	r2, #0
 80061f2:	2300      	movs	r3, #0
 80061f4:	4604      	mov	r4, r0
 80061f6:	460d      	mov	r5, r1
 80061f8:	f7fa fbd6 	bl	80009a8 <__aeabi_dcmpeq>
 80061fc:	2800      	cmp	r0, #0
 80061fe:	f43f aebc 	beq.w	8005f7a <_dtoa_r+0x472>
 8006202:	e6f1      	b.n	8005fe8 <_dtoa_r+0x4e0>
 8006204:	08007908 	.word	0x08007908
 8006208:	3fe00000 	.word	0x3fe00000
 800620c:	3ff00000 	.word	0x3ff00000
 8006210:	40240000 	.word	0x40240000
 8006214:	40140000 	.word	0x40140000
 8006218:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800621a:	2a00      	cmp	r2, #0
 800621c:	f000 80db 	beq.w	80063d6 <_dtoa_r+0x8ce>
 8006220:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006222:	2a01      	cmp	r2, #1
 8006224:	f300 80bf 	bgt.w	80063a6 <_dtoa_r+0x89e>
 8006228:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800622a:	2a00      	cmp	r2, #0
 800622c:	f000 80b7 	beq.w	800639e <_dtoa_r+0x896>
 8006230:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006234:	4646      	mov	r6, r8
 8006236:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006238:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800623a:	2101      	movs	r1, #1
 800623c:	441a      	add	r2, r3
 800623e:	4658      	mov	r0, fp
 8006240:	4498      	add	r8, r3
 8006242:	9209      	str	r2, [sp, #36]	@ 0x24
 8006244:	f000 fc1a 	bl	8006a7c <__i2b>
 8006248:	4605      	mov	r5, r0
 800624a:	b15e      	cbz	r6, 8006264 <_dtoa_r+0x75c>
 800624c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800624e:	2b00      	cmp	r3, #0
 8006250:	dd08      	ble.n	8006264 <_dtoa_r+0x75c>
 8006252:	42b3      	cmp	r3, r6
 8006254:	bfa8      	it	ge
 8006256:	4633      	movge	r3, r6
 8006258:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800625a:	eba8 0803 	sub.w	r8, r8, r3
 800625e:	1af6      	subs	r6, r6, r3
 8006260:	1ad3      	subs	r3, r2, r3
 8006262:	9309      	str	r3, [sp, #36]	@ 0x24
 8006264:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006266:	b1f3      	cbz	r3, 80062a6 <_dtoa_r+0x79e>
 8006268:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800626a:	2b00      	cmp	r3, #0
 800626c:	f000 80b7 	beq.w	80063de <_dtoa_r+0x8d6>
 8006270:	b18c      	cbz	r4, 8006296 <_dtoa_r+0x78e>
 8006272:	4629      	mov	r1, r5
 8006274:	4622      	mov	r2, r4
 8006276:	4658      	mov	r0, fp
 8006278:	f000 fcbe 	bl	8006bf8 <__pow5mult>
 800627c:	464a      	mov	r2, r9
 800627e:	4601      	mov	r1, r0
 8006280:	4605      	mov	r5, r0
 8006282:	4658      	mov	r0, fp
 8006284:	f000 fc10 	bl	8006aa8 <__multiply>
 8006288:	4649      	mov	r1, r9
 800628a:	9004      	str	r0, [sp, #16]
 800628c:	4658      	mov	r0, fp
 800628e:	f000 fb41 	bl	8006914 <_Bfree>
 8006292:	9b04      	ldr	r3, [sp, #16]
 8006294:	4699      	mov	r9, r3
 8006296:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006298:	1b1a      	subs	r2, r3, r4
 800629a:	d004      	beq.n	80062a6 <_dtoa_r+0x79e>
 800629c:	4649      	mov	r1, r9
 800629e:	4658      	mov	r0, fp
 80062a0:	f000 fcaa 	bl	8006bf8 <__pow5mult>
 80062a4:	4681      	mov	r9, r0
 80062a6:	2101      	movs	r1, #1
 80062a8:	4658      	mov	r0, fp
 80062aa:	f000 fbe7 	bl	8006a7c <__i2b>
 80062ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062b0:	4604      	mov	r4, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	f000 81c9 	beq.w	800664a <_dtoa_r+0xb42>
 80062b8:	461a      	mov	r2, r3
 80062ba:	4601      	mov	r1, r0
 80062bc:	4658      	mov	r0, fp
 80062be:	f000 fc9b 	bl	8006bf8 <__pow5mult>
 80062c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80062c4:	4604      	mov	r4, r0
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	f300 808f 	bgt.w	80063ea <_dtoa_r+0x8e2>
 80062cc:	9b02      	ldr	r3, [sp, #8]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f040 8087 	bne.w	80063e2 <_dtoa_r+0x8da>
 80062d4:	9b03      	ldr	r3, [sp, #12]
 80062d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f040 8083 	bne.w	80063e6 <_dtoa_r+0x8de>
 80062e0:	9b03      	ldr	r3, [sp, #12]
 80062e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80062e6:	0d1b      	lsrs	r3, r3, #20
 80062e8:	051b      	lsls	r3, r3, #20
 80062ea:	b12b      	cbz	r3, 80062f8 <_dtoa_r+0x7f0>
 80062ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ee:	f108 0801 	add.w	r8, r8, #1
 80062f2:	3301      	adds	r3, #1
 80062f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80062f6:	2301      	movs	r3, #1
 80062f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80062fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	f000 81aa 	beq.w	8006656 <_dtoa_r+0xb4e>
 8006302:	6923      	ldr	r3, [r4, #16]
 8006304:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006308:	6918      	ldr	r0, [r3, #16]
 800630a:	f000 fb6b 	bl	80069e4 <__hi0bits>
 800630e:	f1c0 0020 	rsb	r0, r0, #32
 8006312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006314:	4418      	add	r0, r3
 8006316:	f010 001f 	ands.w	r0, r0, #31
 800631a:	d071      	beq.n	8006400 <_dtoa_r+0x8f8>
 800631c:	f1c0 0320 	rsb	r3, r0, #32
 8006320:	2b04      	cmp	r3, #4
 8006322:	dd65      	ble.n	80063f0 <_dtoa_r+0x8e8>
 8006324:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006326:	f1c0 001c 	rsb	r0, r0, #28
 800632a:	4403      	add	r3, r0
 800632c:	4480      	add	r8, r0
 800632e:	4406      	add	r6, r0
 8006330:	9309      	str	r3, [sp, #36]	@ 0x24
 8006332:	f1b8 0f00 	cmp.w	r8, #0
 8006336:	dd05      	ble.n	8006344 <_dtoa_r+0x83c>
 8006338:	4649      	mov	r1, r9
 800633a:	4642      	mov	r2, r8
 800633c:	4658      	mov	r0, fp
 800633e:	f000 fcb5 	bl	8006cac <__lshift>
 8006342:	4681      	mov	r9, r0
 8006344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006346:	2b00      	cmp	r3, #0
 8006348:	dd05      	ble.n	8006356 <_dtoa_r+0x84e>
 800634a:	4621      	mov	r1, r4
 800634c:	461a      	mov	r2, r3
 800634e:	4658      	mov	r0, fp
 8006350:	f000 fcac 	bl	8006cac <__lshift>
 8006354:	4604      	mov	r4, r0
 8006356:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006358:	2b00      	cmp	r3, #0
 800635a:	d053      	beq.n	8006404 <_dtoa_r+0x8fc>
 800635c:	4621      	mov	r1, r4
 800635e:	4648      	mov	r0, r9
 8006360:	f000 fd10 	bl	8006d84 <__mcmp>
 8006364:	2800      	cmp	r0, #0
 8006366:	da4d      	bge.n	8006404 <_dtoa_r+0x8fc>
 8006368:	1e7b      	subs	r3, r7, #1
 800636a:	4649      	mov	r1, r9
 800636c:	9304      	str	r3, [sp, #16]
 800636e:	220a      	movs	r2, #10
 8006370:	2300      	movs	r3, #0
 8006372:	4658      	mov	r0, fp
 8006374:	f000 faf0 	bl	8006958 <__multadd>
 8006378:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800637a:	4681      	mov	r9, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	f000 816c 	beq.w	800665a <_dtoa_r+0xb52>
 8006382:	2300      	movs	r3, #0
 8006384:	4629      	mov	r1, r5
 8006386:	220a      	movs	r2, #10
 8006388:	4658      	mov	r0, fp
 800638a:	f000 fae5 	bl	8006958 <__multadd>
 800638e:	9b08      	ldr	r3, [sp, #32]
 8006390:	4605      	mov	r5, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	dc61      	bgt.n	800645a <_dtoa_r+0x952>
 8006396:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006398:	2b02      	cmp	r3, #2
 800639a:	dc3b      	bgt.n	8006414 <_dtoa_r+0x90c>
 800639c:	e05d      	b.n	800645a <_dtoa_r+0x952>
 800639e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80063a0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80063a4:	e746      	b.n	8006234 <_dtoa_r+0x72c>
 80063a6:	9b07      	ldr	r3, [sp, #28]
 80063a8:	1e5c      	subs	r4, r3, #1
 80063aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063ac:	42a3      	cmp	r3, r4
 80063ae:	bfbf      	itttt	lt
 80063b0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80063b2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80063b4:	1ae3      	sublt	r3, r4, r3
 80063b6:	18d2      	addlt	r2, r2, r3
 80063b8:	bfa8      	it	ge
 80063ba:	1b1c      	subge	r4, r3, r4
 80063bc:	9b07      	ldr	r3, [sp, #28]
 80063be:	bfbe      	ittt	lt
 80063c0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80063c2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80063c4:	2400      	movlt	r4, #0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	bfb5      	itete	lt
 80063ca:	eba8 0603 	sublt.w	r6, r8, r3
 80063ce:	4646      	movge	r6, r8
 80063d0:	2300      	movlt	r3, #0
 80063d2:	9b07      	ldrge	r3, [sp, #28]
 80063d4:	e730      	b.n	8006238 <_dtoa_r+0x730>
 80063d6:	4646      	mov	r6, r8
 80063d8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80063da:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80063dc:	e735      	b.n	800624a <_dtoa_r+0x742>
 80063de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80063e0:	e75c      	b.n	800629c <_dtoa_r+0x794>
 80063e2:	2300      	movs	r3, #0
 80063e4:	e788      	b.n	80062f8 <_dtoa_r+0x7f0>
 80063e6:	9b02      	ldr	r3, [sp, #8]
 80063e8:	e786      	b.n	80062f8 <_dtoa_r+0x7f0>
 80063ea:	2300      	movs	r3, #0
 80063ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80063ee:	e788      	b.n	8006302 <_dtoa_r+0x7fa>
 80063f0:	d09f      	beq.n	8006332 <_dtoa_r+0x82a>
 80063f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063f4:	331c      	adds	r3, #28
 80063f6:	441a      	add	r2, r3
 80063f8:	4498      	add	r8, r3
 80063fa:	441e      	add	r6, r3
 80063fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80063fe:	e798      	b.n	8006332 <_dtoa_r+0x82a>
 8006400:	4603      	mov	r3, r0
 8006402:	e7f6      	b.n	80063f2 <_dtoa_r+0x8ea>
 8006404:	9b07      	ldr	r3, [sp, #28]
 8006406:	9704      	str	r7, [sp, #16]
 8006408:	2b00      	cmp	r3, #0
 800640a:	dc20      	bgt.n	800644e <_dtoa_r+0x946>
 800640c:	9308      	str	r3, [sp, #32]
 800640e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006410:	2b02      	cmp	r3, #2
 8006412:	dd1e      	ble.n	8006452 <_dtoa_r+0x94a>
 8006414:	9b08      	ldr	r3, [sp, #32]
 8006416:	2b00      	cmp	r3, #0
 8006418:	f47f aebc 	bne.w	8006194 <_dtoa_r+0x68c>
 800641c:	4621      	mov	r1, r4
 800641e:	2205      	movs	r2, #5
 8006420:	4658      	mov	r0, fp
 8006422:	f000 fa99 	bl	8006958 <__multadd>
 8006426:	4601      	mov	r1, r0
 8006428:	4604      	mov	r4, r0
 800642a:	4648      	mov	r0, r9
 800642c:	f000 fcaa 	bl	8006d84 <__mcmp>
 8006430:	2800      	cmp	r0, #0
 8006432:	f77f aeaf 	ble.w	8006194 <_dtoa_r+0x68c>
 8006436:	2331      	movs	r3, #49	@ 0x31
 8006438:	4656      	mov	r6, sl
 800643a:	f806 3b01 	strb.w	r3, [r6], #1
 800643e:	9b04      	ldr	r3, [sp, #16]
 8006440:	3301      	adds	r3, #1
 8006442:	9304      	str	r3, [sp, #16]
 8006444:	e6aa      	b.n	800619c <_dtoa_r+0x694>
 8006446:	9c07      	ldr	r4, [sp, #28]
 8006448:	9704      	str	r7, [sp, #16]
 800644a:	4625      	mov	r5, r4
 800644c:	e7f3      	b.n	8006436 <_dtoa_r+0x92e>
 800644e:	9b07      	ldr	r3, [sp, #28]
 8006450:	9308      	str	r3, [sp, #32]
 8006452:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006454:	2b00      	cmp	r3, #0
 8006456:	f000 8104 	beq.w	8006662 <_dtoa_r+0xb5a>
 800645a:	2e00      	cmp	r6, #0
 800645c:	dd05      	ble.n	800646a <_dtoa_r+0x962>
 800645e:	4629      	mov	r1, r5
 8006460:	4632      	mov	r2, r6
 8006462:	4658      	mov	r0, fp
 8006464:	f000 fc22 	bl	8006cac <__lshift>
 8006468:	4605      	mov	r5, r0
 800646a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800646c:	2b00      	cmp	r3, #0
 800646e:	d05a      	beq.n	8006526 <_dtoa_r+0xa1e>
 8006470:	4658      	mov	r0, fp
 8006472:	6869      	ldr	r1, [r5, #4]
 8006474:	f000 fa0e 	bl	8006894 <_Balloc>
 8006478:	4606      	mov	r6, r0
 800647a:	b928      	cbnz	r0, 8006488 <_dtoa_r+0x980>
 800647c:	4602      	mov	r2, r0
 800647e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006482:	4b83      	ldr	r3, [pc, #524]	@ (8006690 <_dtoa_r+0xb88>)
 8006484:	f7ff bb54 	b.w	8005b30 <_dtoa_r+0x28>
 8006488:	692a      	ldr	r2, [r5, #16]
 800648a:	f105 010c 	add.w	r1, r5, #12
 800648e:	3202      	adds	r2, #2
 8006490:	0092      	lsls	r2, r2, #2
 8006492:	300c      	adds	r0, #12
 8006494:	f7ff faa1 	bl	80059da <memcpy>
 8006498:	2201      	movs	r2, #1
 800649a:	4631      	mov	r1, r6
 800649c:	4658      	mov	r0, fp
 800649e:	f000 fc05 	bl	8006cac <__lshift>
 80064a2:	462f      	mov	r7, r5
 80064a4:	4605      	mov	r5, r0
 80064a6:	f10a 0301 	add.w	r3, sl, #1
 80064aa:	9307      	str	r3, [sp, #28]
 80064ac:	9b08      	ldr	r3, [sp, #32]
 80064ae:	4453      	add	r3, sl
 80064b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80064b2:	9b02      	ldr	r3, [sp, #8]
 80064b4:	f003 0301 	and.w	r3, r3, #1
 80064b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80064ba:	9b07      	ldr	r3, [sp, #28]
 80064bc:	4621      	mov	r1, r4
 80064be:	3b01      	subs	r3, #1
 80064c0:	4648      	mov	r0, r9
 80064c2:	9302      	str	r3, [sp, #8]
 80064c4:	f7ff fa97 	bl	80059f6 <quorem>
 80064c8:	4639      	mov	r1, r7
 80064ca:	9008      	str	r0, [sp, #32]
 80064cc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80064d0:	4648      	mov	r0, r9
 80064d2:	f000 fc57 	bl	8006d84 <__mcmp>
 80064d6:	462a      	mov	r2, r5
 80064d8:	9009      	str	r0, [sp, #36]	@ 0x24
 80064da:	4621      	mov	r1, r4
 80064dc:	4658      	mov	r0, fp
 80064de:	f000 fc6d 	bl	8006dbc <__mdiff>
 80064e2:	68c2      	ldr	r2, [r0, #12]
 80064e4:	4606      	mov	r6, r0
 80064e6:	bb02      	cbnz	r2, 800652a <_dtoa_r+0xa22>
 80064e8:	4601      	mov	r1, r0
 80064ea:	4648      	mov	r0, r9
 80064ec:	f000 fc4a 	bl	8006d84 <__mcmp>
 80064f0:	4602      	mov	r2, r0
 80064f2:	4631      	mov	r1, r6
 80064f4:	4658      	mov	r0, fp
 80064f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80064f8:	f000 fa0c 	bl	8006914 <_Bfree>
 80064fc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80064fe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006500:	9e07      	ldr	r6, [sp, #28]
 8006502:	ea43 0102 	orr.w	r1, r3, r2
 8006506:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006508:	4319      	orrs	r1, r3
 800650a:	d110      	bne.n	800652e <_dtoa_r+0xa26>
 800650c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006510:	d029      	beq.n	8006566 <_dtoa_r+0xa5e>
 8006512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006514:	2b00      	cmp	r3, #0
 8006516:	dd02      	ble.n	800651e <_dtoa_r+0xa16>
 8006518:	9b08      	ldr	r3, [sp, #32]
 800651a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800651e:	9b02      	ldr	r3, [sp, #8]
 8006520:	f883 8000 	strb.w	r8, [r3]
 8006524:	e63b      	b.n	800619e <_dtoa_r+0x696>
 8006526:	4628      	mov	r0, r5
 8006528:	e7bb      	b.n	80064a2 <_dtoa_r+0x99a>
 800652a:	2201      	movs	r2, #1
 800652c:	e7e1      	b.n	80064f2 <_dtoa_r+0x9ea>
 800652e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006530:	2b00      	cmp	r3, #0
 8006532:	db04      	blt.n	800653e <_dtoa_r+0xa36>
 8006534:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006536:	430b      	orrs	r3, r1
 8006538:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800653a:	430b      	orrs	r3, r1
 800653c:	d120      	bne.n	8006580 <_dtoa_r+0xa78>
 800653e:	2a00      	cmp	r2, #0
 8006540:	dded      	ble.n	800651e <_dtoa_r+0xa16>
 8006542:	4649      	mov	r1, r9
 8006544:	2201      	movs	r2, #1
 8006546:	4658      	mov	r0, fp
 8006548:	f000 fbb0 	bl	8006cac <__lshift>
 800654c:	4621      	mov	r1, r4
 800654e:	4681      	mov	r9, r0
 8006550:	f000 fc18 	bl	8006d84 <__mcmp>
 8006554:	2800      	cmp	r0, #0
 8006556:	dc03      	bgt.n	8006560 <_dtoa_r+0xa58>
 8006558:	d1e1      	bne.n	800651e <_dtoa_r+0xa16>
 800655a:	f018 0f01 	tst.w	r8, #1
 800655e:	d0de      	beq.n	800651e <_dtoa_r+0xa16>
 8006560:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006564:	d1d8      	bne.n	8006518 <_dtoa_r+0xa10>
 8006566:	2339      	movs	r3, #57	@ 0x39
 8006568:	9a02      	ldr	r2, [sp, #8]
 800656a:	7013      	strb	r3, [r2, #0]
 800656c:	4633      	mov	r3, r6
 800656e:	461e      	mov	r6, r3
 8006570:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006574:	3b01      	subs	r3, #1
 8006576:	2a39      	cmp	r2, #57	@ 0x39
 8006578:	d052      	beq.n	8006620 <_dtoa_r+0xb18>
 800657a:	3201      	adds	r2, #1
 800657c:	701a      	strb	r2, [r3, #0]
 800657e:	e60e      	b.n	800619e <_dtoa_r+0x696>
 8006580:	2a00      	cmp	r2, #0
 8006582:	dd07      	ble.n	8006594 <_dtoa_r+0xa8c>
 8006584:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006588:	d0ed      	beq.n	8006566 <_dtoa_r+0xa5e>
 800658a:	9a02      	ldr	r2, [sp, #8]
 800658c:	f108 0301 	add.w	r3, r8, #1
 8006590:	7013      	strb	r3, [r2, #0]
 8006592:	e604      	b.n	800619e <_dtoa_r+0x696>
 8006594:	9b07      	ldr	r3, [sp, #28]
 8006596:	9a07      	ldr	r2, [sp, #28]
 8006598:	f803 8c01 	strb.w	r8, [r3, #-1]
 800659c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800659e:	4293      	cmp	r3, r2
 80065a0:	d028      	beq.n	80065f4 <_dtoa_r+0xaec>
 80065a2:	4649      	mov	r1, r9
 80065a4:	2300      	movs	r3, #0
 80065a6:	220a      	movs	r2, #10
 80065a8:	4658      	mov	r0, fp
 80065aa:	f000 f9d5 	bl	8006958 <__multadd>
 80065ae:	42af      	cmp	r7, r5
 80065b0:	4681      	mov	r9, r0
 80065b2:	f04f 0300 	mov.w	r3, #0
 80065b6:	f04f 020a 	mov.w	r2, #10
 80065ba:	4639      	mov	r1, r7
 80065bc:	4658      	mov	r0, fp
 80065be:	d107      	bne.n	80065d0 <_dtoa_r+0xac8>
 80065c0:	f000 f9ca 	bl	8006958 <__multadd>
 80065c4:	4607      	mov	r7, r0
 80065c6:	4605      	mov	r5, r0
 80065c8:	9b07      	ldr	r3, [sp, #28]
 80065ca:	3301      	adds	r3, #1
 80065cc:	9307      	str	r3, [sp, #28]
 80065ce:	e774      	b.n	80064ba <_dtoa_r+0x9b2>
 80065d0:	f000 f9c2 	bl	8006958 <__multadd>
 80065d4:	4629      	mov	r1, r5
 80065d6:	4607      	mov	r7, r0
 80065d8:	2300      	movs	r3, #0
 80065da:	220a      	movs	r2, #10
 80065dc:	4658      	mov	r0, fp
 80065de:	f000 f9bb 	bl	8006958 <__multadd>
 80065e2:	4605      	mov	r5, r0
 80065e4:	e7f0      	b.n	80065c8 <_dtoa_r+0xac0>
 80065e6:	9b08      	ldr	r3, [sp, #32]
 80065e8:	2700      	movs	r7, #0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	bfcc      	ite	gt
 80065ee:	461e      	movgt	r6, r3
 80065f0:	2601      	movle	r6, #1
 80065f2:	4456      	add	r6, sl
 80065f4:	4649      	mov	r1, r9
 80065f6:	2201      	movs	r2, #1
 80065f8:	4658      	mov	r0, fp
 80065fa:	f000 fb57 	bl	8006cac <__lshift>
 80065fe:	4621      	mov	r1, r4
 8006600:	4681      	mov	r9, r0
 8006602:	f000 fbbf 	bl	8006d84 <__mcmp>
 8006606:	2800      	cmp	r0, #0
 8006608:	dcb0      	bgt.n	800656c <_dtoa_r+0xa64>
 800660a:	d102      	bne.n	8006612 <_dtoa_r+0xb0a>
 800660c:	f018 0f01 	tst.w	r8, #1
 8006610:	d1ac      	bne.n	800656c <_dtoa_r+0xa64>
 8006612:	4633      	mov	r3, r6
 8006614:	461e      	mov	r6, r3
 8006616:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800661a:	2a30      	cmp	r2, #48	@ 0x30
 800661c:	d0fa      	beq.n	8006614 <_dtoa_r+0xb0c>
 800661e:	e5be      	b.n	800619e <_dtoa_r+0x696>
 8006620:	459a      	cmp	sl, r3
 8006622:	d1a4      	bne.n	800656e <_dtoa_r+0xa66>
 8006624:	9b04      	ldr	r3, [sp, #16]
 8006626:	3301      	adds	r3, #1
 8006628:	9304      	str	r3, [sp, #16]
 800662a:	2331      	movs	r3, #49	@ 0x31
 800662c:	f88a 3000 	strb.w	r3, [sl]
 8006630:	e5b5      	b.n	800619e <_dtoa_r+0x696>
 8006632:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006634:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006694 <_dtoa_r+0xb8c>
 8006638:	b11b      	cbz	r3, 8006642 <_dtoa_r+0xb3a>
 800663a:	f10a 0308 	add.w	r3, sl, #8
 800663e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006640:	6013      	str	r3, [r2, #0]
 8006642:	4650      	mov	r0, sl
 8006644:	b017      	add	sp, #92	@ 0x5c
 8006646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800664a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800664c:	2b01      	cmp	r3, #1
 800664e:	f77f ae3d 	ble.w	80062cc <_dtoa_r+0x7c4>
 8006652:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006654:	930a      	str	r3, [sp, #40]	@ 0x28
 8006656:	2001      	movs	r0, #1
 8006658:	e65b      	b.n	8006312 <_dtoa_r+0x80a>
 800665a:	9b08      	ldr	r3, [sp, #32]
 800665c:	2b00      	cmp	r3, #0
 800665e:	f77f aed6 	ble.w	800640e <_dtoa_r+0x906>
 8006662:	4656      	mov	r6, sl
 8006664:	4621      	mov	r1, r4
 8006666:	4648      	mov	r0, r9
 8006668:	f7ff f9c5 	bl	80059f6 <quorem>
 800666c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006670:	9b08      	ldr	r3, [sp, #32]
 8006672:	f806 8b01 	strb.w	r8, [r6], #1
 8006676:	eba6 020a 	sub.w	r2, r6, sl
 800667a:	4293      	cmp	r3, r2
 800667c:	ddb3      	ble.n	80065e6 <_dtoa_r+0xade>
 800667e:	4649      	mov	r1, r9
 8006680:	2300      	movs	r3, #0
 8006682:	220a      	movs	r2, #10
 8006684:	4658      	mov	r0, fp
 8006686:	f000 f967 	bl	8006958 <__multadd>
 800668a:	4681      	mov	r9, r0
 800668c:	e7ea      	b.n	8006664 <_dtoa_r+0xb5c>
 800668e:	bf00      	nop
 8006690:	08007866 	.word	0x08007866
 8006694:	080077ea 	.word	0x080077ea

08006698 <_free_r>:
 8006698:	b538      	push	{r3, r4, r5, lr}
 800669a:	4605      	mov	r5, r0
 800669c:	2900      	cmp	r1, #0
 800669e:	d040      	beq.n	8006722 <_free_r+0x8a>
 80066a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066a4:	1f0c      	subs	r4, r1, #4
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	bfb8      	it	lt
 80066aa:	18e4      	addlt	r4, r4, r3
 80066ac:	f000 f8e6 	bl	800687c <__malloc_lock>
 80066b0:	4a1c      	ldr	r2, [pc, #112]	@ (8006724 <_free_r+0x8c>)
 80066b2:	6813      	ldr	r3, [r2, #0]
 80066b4:	b933      	cbnz	r3, 80066c4 <_free_r+0x2c>
 80066b6:	6063      	str	r3, [r4, #4]
 80066b8:	6014      	str	r4, [r2, #0]
 80066ba:	4628      	mov	r0, r5
 80066bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066c0:	f000 b8e2 	b.w	8006888 <__malloc_unlock>
 80066c4:	42a3      	cmp	r3, r4
 80066c6:	d908      	bls.n	80066da <_free_r+0x42>
 80066c8:	6820      	ldr	r0, [r4, #0]
 80066ca:	1821      	adds	r1, r4, r0
 80066cc:	428b      	cmp	r3, r1
 80066ce:	bf01      	itttt	eq
 80066d0:	6819      	ldreq	r1, [r3, #0]
 80066d2:	685b      	ldreq	r3, [r3, #4]
 80066d4:	1809      	addeq	r1, r1, r0
 80066d6:	6021      	streq	r1, [r4, #0]
 80066d8:	e7ed      	b.n	80066b6 <_free_r+0x1e>
 80066da:	461a      	mov	r2, r3
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	b10b      	cbz	r3, 80066e4 <_free_r+0x4c>
 80066e0:	42a3      	cmp	r3, r4
 80066e2:	d9fa      	bls.n	80066da <_free_r+0x42>
 80066e4:	6811      	ldr	r1, [r2, #0]
 80066e6:	1850      	adds	r0, r2, r1
 80066e8:	42a0      	cmp	r0, r4
 80066ea:	d10b      	bne.n	8006704 <_free_r+0x6c>
 80066ec:	6820      	ldr	r0, [r4, #0]
 80066ee:	4401      	add	r1, r0
 80066f0:	1850      	adds	r0, r2, r1
 80066f2:	4283      	cmp	r3, r0
 80066f4:	6011      	str	r1, [r2, #0]
 80066f6:	d1e0      	bne.n	80066ba <_free_r+0x22>
 80066f8:	6818      	ldr	r0, [r3, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	4408      	add	r0, r1
 80066fe:	6010      	str	r0, [r2, #0]
 8006700:	6053      	str	r3, [r2, #4]
 8006702:	e7da      	b.n	80066ba <_free_r+0x22>
 8006704:	d902      	bls.n	800670c <_free_r+0x74>
 8006706:	230c      	movs	r3, #12
 8006708:	602b      	str	r3, [r5, #0]
 800670a:	e7d6      	b.n	80066ba <_free_r+0x22>
 800670c:	6820      	ldr	r0, [r4, #0]
 800670e:	1821      	adds	r1, r4, r0
 8006710:	428b      	cmp	r3, r1
 8006712:	bf01      	itttt	eq
 8006714:	6819      	ldreq	r1, [r3, #0]
 8006716:	685b      	ldreq	r3, [r3, #4]
 8006718:	1809      	addeq	r1, r1, r0
 800671a:	6021      	streq	r1, [r4, #0]
 800671c:	6063      	str	r3, [r4, #4]
 800671e:	6054      	str	r4, [r2, #4]
 8006720:	e7cb      	b.n	80066ba <_free_r+0x22>
 8006722:	bd38      	pop	{r3, r4, r5, pc}
 8006724:	2000046c 	.word	0x2000046c

08006728 <malloc>:
 8006728:	4b02      	ldr	r3, [pc, #8]	@ (8006734 <malloc+0xc>)
 800672a:	4601      	mov	r1, r0
 800672c:	6818      	ldr	r0, [r3, #0]
 800672e:	f000 b825 	b.w	800677c <_malloc_r>
 8006732:	bf00      	nop
 8006734:	20000018 	.word	0x20000018

08006738 <sbrk_aligned>:
 8006738:	b570      	push	{r4, r5, r6, lr}
 800673a:	4e0f      	ldr	r6, [pc, #60]	@ (8006778 <sbrk_aligned+0x40>)
 800673c:	460c      	mov	r4, r1
 800673e:	6831      	ldr	r1, [r6, #0]
 8006740:	4605      	mov	r5, r0
 8006742:	b911      	cbnz	r1, 800674a <sbrk_aligned+0x12>
 8006744:	f000 fea2 	bl	800748c <_sbrk_r>
 8006748:	6030      	str	r0, [r6, #0]
 800674a:	4621      	mov	r1, r4
 800674c:	4628      	mov	r0, r5
 800674e:	f000 fe9d 	bl	800748c <_sbrk_r>
 8006752:	1c43      	adds	r3, r0, #1
 8006754:	d103      	bne.n	800675e <sbrk_aligned+0x26>
 8006756:	f04f 34ff 	mov.w	r4, #4294967295
 800675a:	4620      	mov	r0, r4
 800675c:	bd70      	pop	{r4, r5, r6, pc}
 800675e:	1cc4      	adds	r4, r0, #3
 8006760:	f024 0403 	bic.w	r4, r4, #3
 8006764:	42a0      	cmp	r0, r4
 8006766:	d0f8      	beq.n	800675a <sbrk_aligned+0x22>
 8006768:	1a21      	subs	r1, r4, r0
 800676a:	4628      	mov	r0, r5
 800676c:	f000 fe8e 	bl	800748c <_sbrk_r>
 8006770:	3001      	adds	r0, #1
 8006772:	d1f2      	bne.n	800675a <sbrk_aligned+0x22>
 8006774:	e7ef      	b.n	8006756 <sbrk_aligned+0x1e>
 8006776:	bf00      	nop
 8006778:	20000468 	.word	0x20000468

0800677c <_malloc_r>:
 800677c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006780:	1ccd      	adds	r5, r1, #3
 8006782:	f025 0503 	bic.w	r5, r5, #3
 8006786:	3508      	adds	r5, #8
 8006788:	2d0c      	cmp	r5, #12
 800678a:	bf38      	it	cc
 800678c:	250c      	movcc	r5, #12
 800678e:	2d00      	cmp	r5, #0
 8006790:	4606      	mov	r6, r0
 8006792:	db01      	blt.n	8006798 <_malloc_r+0x1c>
 8006794:	42a9      	cmp	r1, r5
 8006796:	d904      	bls.n	80067a2 <_malloc_r+0x26>
 8006798:	230c      	movs	r3, #12
 800679a:	6033      	str	r3, [r6, #0]
 800679c:	2000      	movs	r0, #0
 800679e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006878 <_malloc_r+0xfc>
 80067a6:	f000 f869 	bl	800687c <__malloc_lock>
 80067aa:	f8d8 3000 	ldr.w	r3, [r8]
 80067ae:	461c      	mov	r4, r3
 80067b0:	bb44      	cbnz	r4, 8006804 <_malloc_r+0x88>
 80067b2:	4629      	mov	r1, r5
 80067b4:	4630      	mov	r0, r6
 80067b6:	f7ff ffbf 	bl	8006738 <sbrk_aligned>
 80067ba:	1c43      	adds	r3, r0, #1
 80067bc:	4604      	mov	r4, r0
 80067be:	d158      	bne.n	8006872 <_malloc_r+0xf6>
 80067c0:	f8d8 4000 	ldr.w	r4, [r8]
 80067c4:	4627      	mov	r7, r4
 80067c6:	2f00      	cmp	r7, #0
 80067c8:	d143      	bne.n	8006852 <_malloc_r+0xd6>
 80067ca:	2c00      	cmp	r4, #0
 80067cc:	d04b      	beq.n	8006866 <_malloc_r+0xea>
 80067ce:	6823      	ldr	r3, [r4, #0]
 80067d0:	4639      	mov	r1, r7
 80067d2:	4630      	mov	r0, r6
 80067d4:	eb04 0903 	add.w	r9, r4, r3
 80067d8:	f000 fe58 	bl	800748c <_sbrk_r>
 80067dc:	4581      	cmp	r9, r0
 80067de:	d142      	bne.n	8006866 <_malloc_r+0xea>
 80067e0:	6821      	ldr	r1, [r4, #0]
 80067e2:	4630      	mov	r0, r6
 80067e4:	1a6d      	subs	r5, r5, r1
 80067e6:	4629      	mov	r1, r5
 80067e8:	f7ff ffa6 	bl	8006738 <sbrk_aligned>
 80067ec:	3001      	adds	r0, #1
 80067ee:	d03a      	beq.n	8006866 <_malloc_r+0xea>
 80067f0:	6823      	ldr	r3, [r4, #0]
 80067f2:	442b      	add	r3, r5
 80067f4:	6023      	str	r3, [r4, #0]
 80067f6:	f8d8 3000 	ldr.w	r3, [r8]
 80067fa:	685a      	ldr	r2, [r3, #4]
 80067fc:	bb62      	cbnz	r2, 8006858 <_malloc_r+0xdc>
 80067fe:	f8c8 7000 	str.w	r7, [r8]
 8006802:	e00f      	b.n	8006824 <_malloc_r+0xa8>
 8006804:	6822      	ldr	r2, [r4, #0]
 8006806:	1b52      	subs	r2, r2, r5
 8006808:	d420      	bmi.n	800684c <_malloc_r+0xd0>
 800680a:	2a0b      	cmp	r2, #11
 800680c:	d917      	bls.n	800683e <_malloc_r+0xc2>
 800680e:	1961      	adds	r1, r4, r5
 8006810:	42a3      	cmp	r3, r4
 8006812:	6025      	str	r5, [r4, #0]
 8006814:	bf18      	it	ne
 8006816:	6059      	strne	r1, [r3, #4]
 8006818:	6863      	ldr	r3, [r4, #4]
 800681a:	bf08      	it	eq
 800681c:	f8c8 1000 	streq.w	r1, [r8]
 8006820:	5162      	str	r2, [r4, r5]
 8006822:	604b      	str	r3, [r1, #4]
 8006824:	4630      	mov	r0, r6
 8006826:	f000 f82f 	bl	8006888 <__malloc_unlock>
 800682a:	f104 000b 	add.w	r0, r4, #11
 800682e:	1d23      	adds	r3, r4, #4
 8006830:	f020 0007 	bic.w	r0, r0, #7
 8006834:	1ac2      	subs	r2, r0, r3
 8006836:	bf1c      	itt	ne
 8006838:	1a1b      	subne	r3, r3, r0
 800683a:	50a3      	strne	r3, [r4, r2]
 800683c:	e7af      	b.n	800679e <_malloc_r+0x22>
 800683e:	6862      	ldr	r2, [r4, #4]
 8006840:	42a3      	cmp	r3, r4
 8006842:	bf0c      	ite	eq
 8006844:	f8c8 2000 	streq.w	r2, [r8]
 8006848:	605a      	strne	r2, [r3, #4]
 800684a:	e7eb      	b.n	8006824 <_malloc_r+0xa8>
 800684c:	4623      	mov	r3, r4
 800684e:	6864      	ldr	r4, [r4, #4]
 8006850:	e7ae      	b.n	80067b0 <_malloc_r+0x34>
 8006852:	463c      	mov	r4, r7
 8006854:	687f      	ldr	r7, [r7, #4]
 8006856:	e7b6      	b.n	80067c6 <_malloc_r+0x4a>
 8006858:	461a      	mov	r2, r3
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	42a3      	cmp	r3, r4
 800685e:	d1fb      	bne.n	8006858 <_malloc_r+0xdc>
 8006860:	2300      	movs	r3, #0
 8006862:	6053      	str	r3, [r2, #4]
 8006864:	e7de      	b.n	8006824 <_malloc_r+0xa8>
 8006866:	230c      	movs	r3, #12
 8006868:	4630      	mov	r0, r6
 800686a:	6033      	str	r3, [r6, #0]
 800686c:	f000 f80c 	bl	8006888 <__malloc_unlock>
 8006870:	e794      	b.n	800679c <_malloc_r+0x20>
 8006872:	6005      	str	r5, [r0, #0]
 8006874:	e7d6      	b.n	8006824 <_malloc_r+0xa8>
 8006876:	bf00      	nop
 8006878:	2000046c 	.word	0x2000046c

0800687c <__malloc_lock>:
 800687c:	4801      	ldr	r0, [pc, #4]	@ (8006884 <__malloc_lock+0x8>)
 800687e:	f7ff b89c 	b.w	80059ba <__retarget_lock_acquire_recursive>
 8006882:	bf00      	nop
 8006884:	20000464 	.word	0x20000464

08006888 <__malloc_unlock>:
 8006888:	4801      	ldr	r0, [pc, #4]	@ (8006890 <__malloc_unlock+0x8>)
 800688a:	f7ff b897 	b.w	80059bc <__retarget_lock_release_recursive>
 800688e:	bf00      	nop
 8006890:	20000464 	.word	0x20000464

08006894 <_Balloc>:
 8006894:	b570      	push	{r4, r5, r6, lr}
 8006896:	69c6      	ldr	r6, [r0, #28]
 8006898:	4604      	mov	r4, r0
 800689a:	460d      	mov	r5, r1
 800689c:	b976      	cbnz	r6, 80068bc <_Balloc+0x28>
 800689e:	2010      	movs	r0, #16
 80068a0:	f7ff ff42 	bl	8006728 <malloc>
 80068a4:	4602      	mov	r2, r0
 80068a6:	61e0      	str	r0, [r4, #28]
 80068a8:	b920      	cbnz	r0, 80068b4 <_Balloc+0x20>
 80068aa:	216b      	movs	r1, #107	@ 0x6b
 80068ac:	4b17      	ldr	r3, [pc, #92]	@ (800690c <_Balloc+0x78>)
 80068ae:	4818      	ldr	r0, [pc, #96]	@ (8006910 <_Balloc+0x7c>)
 80068b0:	f000 fdfc 	bl	80074ac <__assert_func>
 80068b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80068b8:	6006      	str	r6, [r0, #0]
 80068ba:	60c6      	str	r6, [r0, #12]
 80068bc:	69e6      	ldr	r6, [r4, #28]
 80068be:	68f3      	ldr	r3, [r6, #12]
 80068c0:	b183      	cbz	r3, 80068e4 <_Balloc+0x50>
 80068c2:	69e3      	ldr	r3, [r4, #28]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80068ca:	b9b8      	cbnz	r0, 80068fc <_Balloc+0x68>
 80068cc:	2101      	movs	r1, #1
 80068ce:	fa01 f605 	lsl.w	r6, r1, r5
 80068d2:	1d72      	adds	r2, r6, #5
 80068d4:	4620      	mov	r0, r4
 80068d6:	0092      	lsls	r2, r2, #2
 80068d8:	f000 fe06 	bl	80074e8 <_calloc_r>
 80068dc:	b160      	cbz	r0, 80068f8 <_Balloc+0x64>
 80068de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80068e2:	e00e      	b.n	8006902 <_Balloc+0x6e>
 80068e4:	2221      	movs	r2, #33	@ 0x21
 80068e6:	2104      	movs	r1, #4
 80068e8:	4620      	mov	r0, r4
 80068ea:	f000 fdfd 	bl	80074e8 <_calloc_r>
 80068ee:	69e3      	ldr	r3, [r4, #28]
 80068f0:	60f0      	str	r0, [r6, #12]
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d1e4      	bne.n	80068c2 <_Balloc+0x2e>
 80068f8:	2000      	movs	r0, #0
 80068fa:	bd70      	pop	{r4, r5, r6, pc}
 80068fc:	6802      	ldr	r2, [r0, #0]
 80068fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006902:	2300      	movs	r3, #0
 8006904:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006908:	e7f7      	b.n	80068fa <_Balloc+0x66>
 800690a:	bf00      	nop
 800690c:	080077f7 	.word	0x080077f7
 8006910:	08007877 	.word	0x08007877

08006914 <_Bfree>:
 8006914:	b570      	push	{r4, r5, r6, lr}
 8006916:	69c6      	ldr	r6, [r0, #28]
 8006918:	4605      	mov	r5, r0
 800691a:	460c      	mov	r4, r1
 800691c:	b976      	cbnz	r6, 800693c <_Bfree+0x28>
 800691e:	2010      	movs	r0, #16
 8006920:	f7ff ff02 	bl	8006728 <malloc>
 8006924:	4602      	mov	r2, r0
 8006926:	61e8      	str	r0, [r5, #28]
 8006928:	b920      	cbnz	r0, 8006934 <_Bfree+0x20>
 800692a:	218f      	movs	r1, #143	@ 0x8f
 800692c:	4b08      	ldr	r3, [pc, #32]	@ (8006950 <_Bfree+0x3c>)
 800692e:	4809      	ldr	r0, [pc, #36]	@ (8006954 <_Bfree+0x40>)
 8006930:	f000 fdbc 	bl	80074ac <__assert_func>
 8006934:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006938:	6006      	str	r6, [r0, #0]
 800693a:	60c6      	str	r6, [r0, #12]
 800693c:	b13c      	cbz	r4, 800694e <_Bfree+0x3a>
 800693e:	69eb      	ldr	r3, [r5, #28]
 8006940:	6862      	ldr	r2, [r4, #4]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006948:	6021      	str	r1, [r4, #0]
 800694a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800694e:	bd70      	pop	{r4, r5, r6, pc}
 8006950:	080077f7 	.word	0x080077f7
 8006954:	08007877 	.word	0x08007877

08006958 <__multadd>:
 8006958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800695c:	4607      	mov	r7, r0
 800695e:	460c      	mov	r4, r1
 8006960:	461e      	mov	r6, r3
 8006962:	2000      	movs	r0, #0
 8006964:	690d      	ldr	r5, [r1, #16]
 8006966:	f101 0c14 	add.w	ip, r1, #20
 800696a:	f8dc 3000 	ldr.w	r3, [ip]
 800696e:	3001      	adds	r0, #1
 8006970:	b299      	uxth	r1, r3
 8006972:	fb02 6101 	mla	r1, r2, r1, r6
 8006976:	0c1e      	lsrs	r6, r3, #16
 8006978:	0c0b      	lsrs	r3, r1, #16
 800697a:	fb02 3306 	mla	r3, r2, r6, r3
 800697e:	b289      	uxth	r1, r1
 8006980:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006984:	4285      	cmp	r5, r0
 8006986:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800698a:	f84c 1b04 	str.w	r1, [ip], #4
 800698e:	dcec      	bgt.n	800696a <__multadd+0x12>
 8006990:	b30e      	cbz	r6, 80069d6 <__multadd+0x7e>
 8006992:	68a3      	ldr	r3, [r4, #8]
 8006994:	42ab      	cmp	r3, r5
 8006996:	dc19      	bgt.n	80069cc <__multadd+0x74>
 8006998:	6861      	ldr	r1, [r4, #4]
 800699a:	4638      	mov	r0, r7
 800699c:	3101      	adds	r1, #1
 800699e:	f7ff ff79 	bl	8006894 <_Balloc>
 80069a2:	4680      	mov	r8, r0
 80069a4:	b928      	cbnz	r0, 80069b2 <__multadd+0x5a>
 80069a6:	4602      	mov	r2, r0
 80069a8:	21ba      	movs	r1, #186	@ 0xba
 80069aa:	4b0c      	ldr	r3, [pc, #48]	@ (80069dc <__multadd+0x84>)
 80069ac:	480c      	ldr	r0, [pc, #48]	@ (80069e0 <__multadd+0x88>)
 80069ae:	f000 fd7d 	bl	80074ac <__assert_func>
 80069b2:	6922      	ldr	r2, [r4, #16]
 80069b4:	f104 010c 	add.w	r1, r4, #12
 80069b8:	3202      	adds	r2, #2
 80069ba:	0092      	lsls	r2, r2, #2
 80069bc:	300c      	adds	r0, #12
 80069be:	f7ff f80c 	bl	80059da <memcpy>
 80069c2:	4621      	mov	r1, r4
 80069c4:	4638      	mov	r0, r7
 80069c6:	f7ff ffa5 	bl	8006914 <_Bfree>
 80069ca:	4644      	mov	r4, r8
 80069cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80069d0:	3501      	adds	r5, #1
 80069d2:	615e      	str	r6, [r3, #20]
 80069d4:	6125      	str	r5, [r4, #16]
 80069d6:	4620      	mov	r0, r4
 80069d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069dc:	08007866 	.word	0x08007866
 80069e0:	08007877 	.word	0x08007877

080069e4 <__hi0bits>:
 80069e4:	4603      	mov	r3, r0
 80069e6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80069ea:	bf3a      	itte	cc
 80069ec:	0403      	lslcc	r3, r0, #16
 80069ee:	2010      	movcc	r0, #16
 80069f0:	2000      	movcs	r0, #0
 80069f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80069f6:	bf3c      	itt	cc
 80069f8:	021b      	lslcc	r3, r3, #8
 80069fa:	3008      	addcc	r0, #8
 80069fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a00:	bf3c      	itt	cc
 8006a02:	011b      	lslcc	r3, r3, #4
 8006a04:	3004      	addcc	r0, #4
 8006a06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a0a:	bf3c      	itt	cc
 8006a0c:	009b      	lslcc	r3, r3, #2
 8006a0e:	3002      	addcc	r0, #2
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	db05      	blt.n	8006a20 <__hi0bits+0x3c>
 8006a14:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006a18:	f100 0001 	add.w	r0, r0, #1
 8006a1c:	bf08      	it	eq
 8006a1e:	2020      	moveq	r0, #32
 8006a20:	4770      	bx	lr

08006a22 <__lo0bits>:
 8006a22:	6803      	ldr	r3, [r0, #0]
 8006a24:	4602      	mov	r2, r0
 8006a26:	f013 0007 	ands.w	r0, r3, #7
 8006a2a:	d00b      	beq.n	8006a44 <__lo0bits+0x22>
 8006a2c:	07d9      	lsls	r1, r3, #31
 8006a2e:	d421      	bmi.n	8006a74 <__lo0bits+0x52>
 8006a30:	0798      	lsls	r0, r3, #30
 8006a32:	bf49      	itett	mi
 8006a34:	085b      	lsrmi	r3, r3, #1
 8006a36:	089b      	lsrpl	r3, r3, #2
 8006a38:	2001      	movmi	r0, #1
 8006a3a:	6013      	strmi	r3, [r2, #0]
 8006a3c:	bf5c      	itt	pl
 8006a3e:	2002      	movpl	r0, #2
 8006a40:	6013      	strpl	r3, [r2, #0]
 8006a42:	4770      	bx	lr
 8006a44:	b299      	uxth	r1, r3
 8006a46:	b909      	cbnz	r1, 8006a4c <__lo0bits+0x2a>
 8006a48:	2010      	movs	r0, #16
 8006a4a:	0c1b      	lsrs	r3, r3, #16
 8006a4c:	b2d9      	uxtb	r1, r3
 8006a4e:	b909      	cbnz	r1, 8006a54 <__lo0bits+0x32>
 8006a50:	3008      	adds	r0, #8
 8006a52:	0a1b      	lsrs	r3, r3, #8
 8006a54:	0719      	lsls	r1, r3, #28
 8006a56:	bf04      	itt	eq
 8006a58:	091b      	lsreq	r3, r3, #4
 8006a5a:	3004      	addeq	r0, #4
 8006a5c:	0799      	lsls	r1, r3, #30
 8006a5e:	bf04      	itt	eq
 8006a60:	089b      	lsreq	r3, r3, #2
 8006a62:	3002      	addeq	r0, #2
 8006a64:	07d9      	lsls	r1, r3, #31
 8006a66:	d403      	bmi.n	8006a70 <__lo0bits+0x4e>
 8006a68:	085b      	lsrs	r3, r3, #1
 8006a6a:	f100 0001 	add.w	r0, r0, #1
 8006a6e:	d003      	beq.n	8006a78 <__lo0bits+0x56>
 8006a70:	6013      	str	r3, [r2, #0]
 8006a72:	4770      	bx	lr
 8006a74:	2000      	movs	r0, #0
 8006a76:	4770      	bx	lr
 8006a78:	2020      	movs	r0, #32
 8006a7a:	4770      	bx	lr

08006a7c <__i2b>:
 8006a7c:	b510      	push	{r4, lr}
 8006a7e:	460c      	mov	r4, r1
 8006a80:	2101      	movs	r1, #1
 8006a82:	f7ff ff07 	bl	8006894 <_Balloc>
 8006a86:	4602      	mov	r2, r0
 8006a88:	b928      	cbnz	r0, 8006a96 <__i2b+0x1a>
 8006a8a:	f240 1145 	movw	r1, #325	@ 0x145
 8006a8e:	4b04      	ldr	r3, [pc, #16]	@ (8006aa0 <__i2b+0x24>)
 8006a90:	4804      	ldr	r0, [pc, #16]	@ (8006aa4 <__i2b+0x28>)
 8006a92:	f000 fd0b 	bl	80074ac <__assert_func>
 8006a96:	2301      	movs	r3, #1
 8006a98:	6144      	str	r4, [r0, #20]
 8006a9a:	6103      	str	r3, [r0, #16]
 8006a9c:	bd10      	pop	{r4, pc}
 8006a9e:	bf00      	nop
 8006aa0:	08007866 	.word	0x08007866
 8006aa4:	08007877 	.word	0x08007877

08006aa8 <__multiply>:
 8006aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aac:	4614      	mov	r4, r2
 8006aae:	690a      	ldr	r2, [r1, #16]
 8006ab0:	6923      	ldr	r3, [r4, #16]
 8006ab2:	460f      	mov	r7, r1
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	bfa2      	ittt	ge
 8006ab8:	4623      	movge	r3, r4
 8006aba:	460c      	movge	r4, r1
 8006abc:	461f      	movge	r7, r3
 8006abe:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006ac2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006ac6:	68a3      	ldr	r3, [r4, #8]
 8006ac8:	6861      	ldr	r1, [r4, #4]
 8006aca:	eb0a 0609 	add.w	r6, sl, r9
 8006ace:	42b3      	cmp	r3, r6
 8006ad0:	b085      	sub	sp, #20
 8006ad2:	bfb8      	it	lt
 8006ad4:	3101      	addlt	r1, #1
 8006ad6:	f7ff fedd 	bl	8006894 <_Balloc>
 8006ada:	b930      	cbnz	r0, 8006aea <__multiply+0x42>
 8006adc:	4602      	mov	r2, r0
 8006ade:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006ae2:	4b43      	ldr	r3, [pc, #268]	@ (8006bf0 <__multiply+0x148>)
 8006ae4:	4843      	ldr	r0, [pc, #268]	@ (8006bf4 <__multiply+0x14c>)
 8006ae6:	f000 fce1 	bl	80074ac <__assert_func>
 8006aea:	f100 0514 	add.w	r5, r0, #20
 8006aee:	462b      	mov	r3, r5
 8006af0:	2200      	movs	r2, #0
 8006af2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006af6:	4543      	cmp	r3, r8
 8006af8:	d321      	bcc.n	8006b3e <__multiply+0x96>
 8006afa:	f107 0114 	add.w	r1, r7, #20
 8006afe:	f104 0214 	add.w	r2, r4, #20
 8006b02:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006b06:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006b0a:	9302      	str	r3, [sp, #8]
 8006b0c:	1b13      	subs	r3, r2, r4
 8006b0e:	3b15      	subs	r3, #21
 8006b10:	f023 0303 	bic.w	r3, r3, #3
 8006b14:	3304      	adds	r3, #4
 8006b16:	f104 0715 	add.w	r7, r4, #21
 8006b1a:	42ba      	cmp	r2, r7
 8006b1c:	bf38      	it	cc
 8006b1e:	2304      	movcc	r3, #4
 8006b20:	9301      	str	r3, [sp, #4]
 8006b22:	9b02      	ldr	r3, [sp, #8]
 8006b24:	9103      	str	r1, [sp, #12]
 8006b26:	428b      	cmp	r3, r1
 8006b28:	d80c      	bhi.n	8006b44 <__multiply+0x9c>
 8006b2a:	2e00      	cmp	r6, #0
 8006b2c:	dd03      	ble.n	8006b36 <__multiply+0x8e>
 8006b2e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d05a      	beq.n	8006bec <__multiply+0x144>
 8006b36:	6106      	str	r6, [r0, #16]
 8006b38:	b005      	add	sp, #20
 8006b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b3e:	f843 2b04 	str.w	r2, [r3], #4
 8006b42:	e7d8      	b.n	8006af6 <__multiply+0x4e>
 8006b44:	f8b1 a000 	ldrh.w	sl, [r1]
 8006b48:	f1ba 0f00 	cmp.w	sl, #0
 8006b4c:	d023      	beq.n	8006b96 <__multiply+0xee>
 8006b4e:	46a9      	mov	r9, r5
 8006b50:	f04f 0c00 	mov.w	ip, #0
 8006b54:	f104 0e14 	add.w	lr, r4, #20
 8006b58:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006b5c:	f8d9 3000 	ldr.w	r3, [r9]
 8006b60:	fa1f fb87 	uxth.w	fp, r7
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	fb0a 330b 	mla	r3, sl, fp, r3
 8006b6a:	4463      	add	r3, ip
 8006b6c:	f8d9 c000 	ldr.w	ip, [r9]
 8006b70:	0c3f      	lsrs	r7, r7, #16
 8006b72:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006b76:	fb0a c707 	mla	r7, sl, r7, ip
 8006b7a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006b84:	4572      	cmp	r2, lr
 8006b86:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006b8a:	f849 3b04 	str.w	r3, [r9], #4
 8006b8e:	d8e3      	bhi.n	8006b58 <__multiply+0xb0>
 8006b90:	9b01      	ldr	r3, [sp, #4]
 8006b92:	f845 c003 	str.w	ip, [r5, r3]
 8006b96:	9b03      	ldr	r3, [sp, #12]
 8006b98:	3104      	adds	r1, #4
 8006b9a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006b9e:	f1b9 0f00 	cmp.w	r9, #0
 8006ba2:	d021      	beq.n	8006be8 <__multiply+0x140>
 8006ba4:	46ae      	mov	lr, r5
 8006ba6:	f04f 0a00 	mov.w	sl, #0
 8006baa:	682b      	ldr	r3, [r5, #0]
 8006bac:	f104 0c14 	add.w	ip, r4, #20
 8006bb0:	f8bc b000 	ldrh.w	fp, [ip]
 8006bb4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	fb09 770b 	mla	r7, r9, fp, r7
 8006bbe:	4457      	add	r7, sl
 8006bc0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006bc4:	f84e 3b04 	str.w	r3, [lr], #4
 8006bc8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006bcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006bd0:	f8be 3000 	ldrh.w	r3, [lr]
 8006bd4:	4562      	cmp	r2, ip
 8006bd6:	fb09 330a 	mla	r3, r9, sl, r3
 8006bda:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006bde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006be2:	d8e5      	bhi.n	8006bb0 <__multiply+0x108>
 8006be4:	9f01      	ldr	r7, [sp, #4]
 8006be6:	51eb      	str	r3, [r5, r7]
 8006be8:	3504      	adds	r5, #4
 8006bea:	e79a      	b.n	8006b22 <__multiply+0x7a>
 8006bec:	3e01      	subs	r6, #1
 8006bee:	e79c      	b.n	8006b2a <__multiply+0x82>
 8006bf0:	08007866 	.word	0x08007866
 8006bf4:	08007877 	.word	0x08007877

08006bf8 <__pow5mult>:
 8006bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bfc:	4615      	mov	r5, r2
 8006bfe:	f012 0203 	ands.w	r2, r2, #3
 8006c02:	4607      	mov	r7, r0
 8006c04:	460e      	mov	r6, r1
 8006c06:	d007      	beq.n	8006c18 <__pow5mult+0x20>
 8006c08:	4c25      	ldr	r4, [pc, #148]	@ (8006ca0 <__pow5mult+0xa8>)
 8006c0a:	3a01      	subs	r2, #1
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c12:	f7ff fea1 	bl	8006958 <__multadd>
 8006c16:	4606      	mov	r6, r0
 8006c18:	10ad      	asrs	r5, r5, #2
 8006c1a:	d03d      	beq.n	8006c98 <__pow5mult+0xa0>
 8006c1c:	69fc      	ldr	r4, [r7, #28]
 8006c1e:	b97c      	cbnz	r4, 8006c40 <__pow5mult+0x48>
 8006c20:	2010      	movs	r0, #16
 8006c22:	f7ff fd81 	bl	8006728 <malloc>
 8006c26:	4602      	mov	r2, r0
 8006c28:	61f8      	str	r0, [r7, #28]
 8006c2a:	b928      	cbnz	r0, 8006c38 <__pow5mult+0x40>
 8006c2c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006c30:	4b1c      	ldr	r3, [pc, #112]	@ (8006ca4 <__pow5mult+0xac>)
 8006c32:	481d      	ldr	r0, [pc, #116]	@ (8006ca8 <__pow5mult+0xb0>)
 8006c34:	f000 fc3a 	bl	80074ac <__assert_func>
 8006c38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c3c:	6004      	str	r4, [r0, #0]
 8006c3e:	60c4      	str	r4, [r0, #12]
 8006c40:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006c44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006c48:	b94c      	cbnz	r4, 8006c5e <__pow5mult+0x66>
 8006c4a:	f240 2171 	movw	r1, #625	@ 0x271
 8006c4e:	4638      	mov	r0, r7
 8006c50:	f7ff ff14 	bl	8006a7c <__i2b>
 8006c54:	2300      	movs	r3, #0
 8006c56:	4604      	mov	r4, r0
 8006c58:	f8c8 0008 	str.w	r0, [r8, #8]
 8006c5c:	6003      	str	r3, [r0, #0]
 8006c5e:	f04f 0900 	mov.w	r9, #0
 8006c62:	07eb      	lsls	r3, r5, #31
 8006c64:	d50a      	bpl.n	8006c7c <__pow5mult+0x84>
 8006c66:	4631      	mov	r1, r6
 8006c68:	4622      	mov	r2, r4
 8006c6a:	4638      	mov	r0, r7
 8006c6c:	f7ff ff1c 	bl	8006aa8 <__multiply>
 8006c70:	4680      	mov	r8, r0
 8006c72:	4631      	mov	r1, r6
 8006c74:	4638      	mov	r0, r7
 8006c76:	f7ff fe4d 	bl	8006914 <_Bfree>
 8006c7a:	4646      	mov	r6, r8
 8006c7c:	106d      	asrs	r5, r5, #1
 8006c7e:	d00b      	beq.n	8006c98 <__pow5mult+0xa0>
 8006c80:	6820      	ldr	r0, [r4, #0]
 8006c82:	b938      	cbnz	r0, 8006c94 <__pow5mult+0x9c>
 8006c84:	4622      	mov	r2, r4
 8006c86:	4621      	mov	r1, r4
 8006c88:	4638      	mov	r0, r7
 8006c8a:	f7ff ff0d 	bl	8006aa8 <__multiply>
 8006c8e:	6020      	str	r0, [r4, #0]
 8006c90:	f8c0 9000 	str.w	r9, [r0]
 8006c94:	4604      	mov	r4, r0
 8006c96:	e7e4      	b.n	8006c62 <__pow5mult+0x6a>
 8006c98:	4630      	mov	r0, r6
 8006c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c9e:	bf00      	nop
 8006ca0:	080078d0 	.word	0x080078d0
 8006ca4:	080077f7 	.word	0x080077f7
 8006ca8:	08007877 	.word	0x08007877

08006cac <__lshift>:
 8006cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cb0:	460c      	mov	r4, r1
 8006cb2:	4607      	mov	r7, r0
 8006cb4:	4691      	mov	r9, r2
 8006cb6:	6923      	ldr	r3, [r4, #16]
 8006cb8:	6849      	ldr	r1, [r1, #4]
 8006cba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006cbe:	68a3      	ldr	r3, [r4, #8]
 8006cc0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006cc4:	f108 0601 	add.w	r6, r8, #1
 8006cc8:	42b3      	cmp	r3, r6
 8006cca:	db0b      	blt.n	8006ce4 <__lshift+0x38>
 8006ccc:	4638      	mov	r0, r7
 8006cce:	f7ff fde1 	bl	8006894 <_Balloc>
 8006cd2:	4605      	mov	r5, r0
 8006cd4:	b948      	cbnz	r0, 8006cea <__lshift+0x3e>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006cdc:	4b27      	ldr	r3, [pc, #156]	@ (8006d7c <__lshift+0xd0>)
 8006cde:	4828      	ldr	r0, [pc, #160]	@ (8006d80 <__lshift+0xd4>)
 8006ce0:	f000 fbe4 	bl	80074ac <__assert_func>
 8006ce4:	3101      	adds	r1, #1
 8006ce6:	005b      	lsls	r3, r3, #1
 8006ce8:	e7ee      	b.n	8006cc8 <__lshift+0x1c>
 8006cea:	2300      	movs	r3, #0
 8006cec:	f100 0114 	add.w	r1, r0, #20
 8006cf0:	f100 0210 	add.w	r2, r0, #16
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	4553      	cmp	r3, sl
 8006cf8:	db33      	blt.n	8006d62 <__lshift+0xb6>
 8006cfa:	6920      	ldr	r0, [r4, #16]
 8006cfc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d00:	f104 0314 	add.w	r3, r4, #20
 8006d04:	f019 091f 	ands.w	r9, r9, #31
 8006d08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d0c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006d10:	d02b      	beq.n	8006d6a <__lshift+0xbe>
 8006d12:	468a      	mov	sl, r1
 8006d14:	2200      	movs	r2, #0
 8006d16:	f1c9 0e20 	rsb	lr, r9, #32
 8006d1a:	6818      	ldr	r0, [r3, #0]
 8006d1c:	fa00 f009 	lsl.w	r0, r0, r9
 8006d20:	4310      	orrs	r0, r2
 8006d22:	f84a 0b04 	str.w	r0, [sl], #4
 8006d26:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d2a:	459c      	cmp	ip, r3
 8006d2c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006d30:	d8f3      	bhi.n	8006d1a <__lshift+0x6e>
 8006d32:	ebac 0304 	sub.w	r3, ip, r4
 8006d36:	3b15      	subs	r3, #21
 8006d38:	f023 0303 	bic.w	r3, r3, #3
 8006d3c:	3304      	adds	r3, #4
 8006d3e:	f104 0015 	add.w	r0, r4, #21
 8006d42:	4584      	cmp	ip, r0
 8006d44:	bf38      	it	cc
 8006d46:	2304      	movcc	r3, #4
 8006d48:	50ca      	str	r2, [r1, r3]
 8006d4a:	b10a      	cbz	r2, 8006d50 <__lshift+0xa4>
 8006d4c:	f108 0602 	add.w	r6, r8, #2
 8006d50:	3e01      	subs	r6, #1
 8006d52:	4638      	mov	r0, r7
 8006d54:	4621      	mov	r1, r4
 8006d56:	612e      	str	r6, [r5, #16]
 8006d58:	f7ff fddc 	bl	8006914 <_Bfree>
 8006d5c:	4628      	mov	r0, r5
 8006d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d62:	f842 0f04 	str.w	r0, [r2, #4]!
 8006d66:	3301      	adds	r3, #1
 8006d68:	e7c5      	b.n	8006cf6 <__lshift+0x4a>
 8006d6a:	3904      	subs	r1, #4
 8006d6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d70:	459c      	cmp	ip, r3
 8006d72:	f841 2f04 	str.w	r2, [r1, #4]!
 8006d76:	d8f9      	bhi.n	8006d6c <__lshift+0xc0>
 8006d78:	e7ea      	b.n	8006d50 <__lshift+0xa4>
 8006d7a:	bf00      	nop
 8006d7c:	08007866 	.word	0x08007866
 8006d80:	08007877 	.word	0x08007877

08006d84 <__mcmp>:
 8006d84:	4603      	mov	r3, r0
 8006d86:	690a      	ldr	r2, [r1, #16]
 8006d88:	6900      	ldr	r0, [r0, #16]
 8006d8a:	b530      	push	{r4, r5, lr}
 8006d8c:	1a80      	subs	r0, r0, r2
 8006d8e:	d10e      	bne.n	8006dae <__mcmp+0x2a>
 8006d90:	3314      	adds	r3, #20
 8006d92:	3114      	adds	r1, #20
 8006d94:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006d98:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006d9c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006da0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006da4:	4295      	cmp	r5, r2
 8006da6:	d003      	beq.n	8006db0 <__mcmp+0x2c>
 8006da8:	d205      	bcs.n	8006db6 <__mcmp+0x32>
 8006daa:	f04f 30ff 	mov.w	r0, #4294967295
 8006dae:	bd30      	pop	{r4, r5, pc}
 8006db0:	42a3      	cmp	r3, r4
 8006db2:	d3f3      	bcc.n	8006d9c <__mcmp+0x18>
 8006db4:	e7fb      	b.n	8006dae <__mcmp+0x2a>
 8006db6:	2001      	movs	r0, #1
 8006db8:	e7f9      	b.n	8006dae <__mcmp+0x2a>
	...

08006dbc <__mdiff>:
 8006dbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc0:	4689      	mov	r9, r1
 8006dc2:	4606      	mov	r6, r0
 8006dc4:	4611      	mov	r1, r2
 8006dc6:	4648      	mov	r0, r9
 8006dc8:	4614      	mov	r4, r2
 8006dca:	f7ff ffdb 	bl	8006d84 <__mcmp>
 8006dce:	1e05      	subs	r5, r0, #0
 8006dd0:	d112      	bne.n	8006df8 <__mdiff+0x3c>
 8006dd2:	4629      	mov	r1, r5
 8006dd4:	4630      	mov	r0, r6
 8006dd6:	f7ff fd5d 	bl	8006894 <_Balloc>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	b928      	cbnz	r0, 8006dea <__mdiff+0x2e>
 8006dde:	f240 2137 	movw	r1, #567	@ 0x237
 8006de2:	4b3e      	ldr	r3, [pc, #248]	@ (8006edc <__mdiff+0x120>)
 8006de4:	483e      	ldr	r0, [pc, #248]	@ (8006ee0 <__mdiff+0x124>)
 8006de6:	f000 fb61 	bl	80074ac <__assert_func>
 8006dea:	2301      	movs	r3, #1
 8006dec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006df0:	4610      	mov	r0, r2
 8006df2:	b003      	add	sp, #12
 8006df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006df8:	bfbc      	itt	lt
 8006dfa:	464b      	movlt	r3, r9
 8006dfc:	46a1      	movlt	r9, r4
 8006dfe:	4630      	mov	r0, r6
 8006e00:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006e04:	bfba      	itte	lt
 8006e06:	461c      	movlt	r4, r3
 8006e08:	2501      	movlt	r5, #1
 8006e0a:	2500      	movge	r5, #0
 8006e0c:	f7ff fd42 	bl	8006894 <_Balloc>
 8006e10:	4602      	mov	r2, r0
 8006e12:	b918      	cbnz	r0, 8006e1c <__mdiff+0x60>
 8006e14:	f240 2145 	movw	r1, #581	@ 0x245
 8006e18:	4b30      	ldr	r3, [pc, #192]	@ (8006edc <__mdiff+0x120>)
 8006e1a:	e7e3      	b.n	8006de4 <__mdiff+0x28>
 8006e1c:	f100 0b14 	add.w	fp, r0, #20
 8006e20:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006e24:	f109 0310 	add.w	r3, r9, #16
 8006e28:	60c5      	str	r5, [r0, #12]
 8006e2a:	f04f 0c00 	mov.w	ip, #0
 8006e2e:	f109 0514 	add.w	r5, r9, #20
 8006e32:	46d9      	mov	r9, fp
 8006e34:	6926      	ldr	r6, [r4, #16]
 8006e36:	f104 0e14 	add.w	lr, r4, #20
 8006e3a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006e3e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006e42:	9301      	str	r3, [sp, #4]
 8006e44:	9b01      	ldr	r3, [sp, #4]
 8006e46:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006e4a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006e4e:	b281      	uxth	r1, r0
 8006e50:	9301      	str	r3, [sp, #4]
 8006e52:	fa1f f38a 	uxth.w	r3, sl
 8006e56:	1a5b      	subs	r3, r3, r1
 8006e58:	0c00      	lsrs	r0, r0, #16
 8006e5a:	4463      	add	r3, ip
 8006e5c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006e60:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006e6a:	4576      	cmp	r6, lr
 8006e6c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006e70:	f849 3b04 	str.w	r3, [r9], #4
 8006e74:	d8e6      	bhi.n	8006e44 <__mdiff+0x88>
 8006e76:	1b33      	subs	r3, r6, r4
 8006e78:	3b15      	subs	r3, #21
 8006e7a:	f023 0303 	bic.w	r3, r3, #3
 8006e7e:	3415      	adds	r4, #21
 8006e80:	3304      	adds	r3, #4
 8006e82:	42a6      	cmp	r6, r4
 8006e84:	bf38      	it	cc
 8006e86:	2304      	movcc	r3, #4
 8006e88:	441d      	add	r5, r3
 8006e8a:	445b      	add	r3, fp
 8006e8c:	461e      	mov	r6, r3
 8006e8e:	462c      	mov	r4, r5
 8006e90:	4544      	cmp	r4, r8
 8006e92:	d30e      	bcc.n	8006eb2 <__mdiff+0xf6>
 8006e94:	f108 0103 	add.w	r1, r8, #3
 8006e98:	1b49      	subs	r1, r1, r5
 8006e9a:	f021 0103 	bic.w	r1, r1, #3
 8006e9e:	3d03      	subs	r5, #3
 8006ea0:	45a8      	cmp	r8, r5
 8006ea2:	bf38      	it	cc
 8006ea4:	2100      	movcc	r1, #0
 8006ea6:	440b      	add	r3, r1
 8006ea8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006eac:	b199      	cbz	r1, 8006ed6 <__mdiff+0x11a>
 8006eae:	6117      	str	r7, [r2, #16]
 8006eb0:	e79e      	b.n	8006df0 <__mdiff+0x34>
 8006eb2:	46e6      	mov	lr, ip
 8006eb4:	f854 1b04 	ldr.w	r1, [r4], #4
 8006eb8:	fa1f fc81 	uxth.w	ip, r1
 8006ebc:	44f4      	add	ip, lr
 8006ebe:	0c08      	lsrs	r0, r1, #16
 8006ec0:	4471      	add	r1, lr
 8006ec2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006ec6:	b289      	uxth	r1, r1
 8006ec8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006ecc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ed0:	f846 1b04 	str.w	r1, [r6], #4
 8006ed4:	e7dc      	b.n	8006e90 <__mdiff+0xd4>
 8006ed6:	3f01      	subs	r7, #1
 8006ed8:	e7e6      	b.n	8006ea8 <__mdiff+0xec>
 8006eda:	bf00      	nop
 8006edc:	08007866 	.word	0x08007866
 8006ee0:	08007877 	.word	0x08007877

08006ee4 <__d2b>:
 8006ee4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006ee8:	2101      	movs	r1, #1
 8006eea:	4690      	mov	r8, r2
 8006eec:	4699      	mov	r9, r3
 8006eee:	9e08      	ldr	r6, [sp, #32]
 8006ef0:	f7ff fcd0 	bl	8006894 <_Balloc>
 8006ef4:	4604      	mov	r4, r0
 8006ef6:	b930      	cbnz	r0, 8006f06 <__d2b+0x22>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	f240 310f 	movw	r1, #783	@ 0x30f
 8006efe:	4b23      	ldr	r3, [pc, #140]	@ (8006f8c <__d2b+0xa8>)
 8006f00:	4823      	ldr	r0, [pc, #140]	@ (8006f90 <__d2b+0xac>)
 8006f02:	f000 fad3 	bl	80074ac <__assert_func>
 8006f06:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006f0a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f0e:	b10d      	cbz	r5, 8006f14 <__d2b+0x30>
 8006f10:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f14:	9301      	str	r3, [sp, #4]
 8006f16:	f1b8 0300 	subs.w	r3, r8, #0
 8006f1a:	d024      	beq.n	8006f66 <__d2b+0x82>
 8006f1c:	4668      	mov	r0, sp
 8006f1e:	9300      	str	r3, [sp, #0]
 8006f20:	f7ff fd7f 	bl	8006a22 <__lo0bits>
 8006f24:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006f28:	b1d8      	cbz	r0, 8006f62 <__d2b+0x7e>
 8006f2a:	f1c0 0320 	rsb	r3, r0, #32
 8006f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f32:	430b      	orrs	r3, r1
 8006f34:	40c2      	lsrs	r2, r0
 8006f36:	6163      	str	r3, [r4, #20]
 8006f38:	9201      	str	r2, [sp, #4]
 8006f3a:	9b01      	ldr	r3, [sp, #4]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	bf0c      	ite	eq
 8006f40:	2201      	moveq	r2, #1
 8006f42:	2202      	movne	r2, #2
 8006f44:	61a3      	str	r3, [r4, #24]
 8006f46:	6122      	str	r2, [r4, #16]
 8006f48:	b1ad      	cbz	r5, 8006f76 <__d2b+0x92>
 8006f4a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006f4e:	4405      	add	r5, r0
 8006f50:	6035      	str	r5, [r6, #0]
 8006f52:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f58:	6018      	str	r0, [r3, #0]
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	b002      	add	sp, #8
 8006f5e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006f62:	6161      	str	r1, [r4, #20]
 8006f64:	e7e9      	b.n	8006f3a <__d2b+0x56>
 8006f66:	a801      	add	r0, sp, #4
 8006f68:	f7ff fd5b 	bl	8006a22 <__lo0bits>
 8006f6c:	9b01      	ldr	r3, [sp, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	6163      	str	r3, [r4, #20]
 8006f72:	3020      	adds	r0, #32
 8006f74:	e7e7      	b.n	8006f46 <__d2b+0x62>
 8006f76:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006f7a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006f7e:	6030      	str	r0, [r6, #0]
 8006f80:	6918      	ldr	r0, [r3, #16]
 8006f82:	f7ff fd2f 	bl	80069e4 <__hi0bits>
 8006f86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006f8a:	e7e4      	b.n	8006f56 <__d2b+0x72>
 8006f8c:	08007866 	.word	0x08007866
 8006f90:	08007877 	.word	0x08007877

08006f94 <__sfputc_r>:
 8006f94:	6893      	ldr	r3, [r2, #8]
 8006f96:	b410      	push	{r4}
 8006f98:	3b01      	subs	r3, #1
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	6093      	str	r3, [r2, #8]
 8006f9e:	da07      	bge.n	8006fb0 <__sfputc_r+0x1c>
 8006fa0:	6994      	ldr	r4, [r2, #24]
 8006fa2:	42a3      	cmp	r3, r4
 8006fa4:	db01      	blt.n	8006faa <__sfputc_r+0x16>
 8006fa6:	290a      	cmp	r1, #10
 8006fa8:	d102      	bne.n	8006fb0 <__sfputc_r+0x1c>
 8006faa:	bc10      	pop	{r4}
 8006fac:	f000 b9da 	b.w	8007364 <__swbuf_r>
 8006fb0:	6813      	ldr	r3, [r2, #0]
 8006fb2:	1c58      	adds	r0, r3, #1
 8006fb4:	6010      	str	r0, [r2, #0]
 8006fb6:	7019      	strb	r1, [r3, #0]
 8006fb8:	4608      	mov	r0, r1
 8006fba:	bc10      	pop	{r4}
 8006fbc:	4770      	bx	lr

08006fbe <__sfputs_r>:
 8006fbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fc0:	4606      	mov	r6, r0
 8006fc2:	460f      	mov	r7, r1
 8006fc4:	4614      	mov	r4, r2
 8006fc6:	18d5      	adds	r5, r2, r3
 8006fc8:	42ac      	cmp	r4, r5
 8006fca:	d101      	bne.n	8006fd0 <__sfputs_r+0x12>
 8006fcc:	2000      	movs	r0, #0
 8006fce:	e007      	b.n	8006fe0 <__sfputs_r+0x22>
 8006fd0:	463a      	mov	r2, r7
 8006fd2:	4630      	mov	r0, r6
 8006fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fd8:	f7ff ffdc 	bl	8006f94 <__sfputc_r>
 8006fdc:	1c43      	adds	r3, r0, #1
 8006fde:	d1f3      	bne.n	8006fc8 <__sfputs_r+0xa>
 8006fe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006fe4 <_vfiprintf_r>:
 8006fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fe8:	460d      	mov	r5, r1
 8006fea:	4614      	mov	r4, r2
 8006fec:	4698      	mov	r8, r3
 8006fee:	4606      	mov	r6, r0
 8006ff0:	b09d      	sub	sp, #116	@ 0x74
 8006ff2:	b118      	cbz	r0, 8006ffc <_vfiprintf_r+0x18>
 8006ff4:	6a03      	ldr	r3, [r0, #32]
 8006ff6:	b90b      	cbnz	r3, 8006ffc <_vfiprintf_r+0x18>
 8006ff8:	f7fe fbd6 	bl	80057a8 <__sinit>
 8006ffc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ffe:	07d9      	lsls	r1, r3, #31
 8007000:	d405      	bmi.n	800700e <_vfiprintf_r+0x2a>
 8007002:	89ab      	ldrh	r3, [r5, #12]
 8007004:	059a      	lsls	r2, r3, #22
 8007006:	d402      	bmi.n	800700e <_vfiprintf_r+0x2a>
 8007008:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800700a:	f7fe fcd6 	bl	80059ba <__retarget_lock_acquire_recursive>
 800700e:	89ab      	ldrh	r3, [r5, #12]
 8007010:	071b      	lsls	r3, r3, #28
 8007012:	d501      	bpl.n	8007018 <_vfiprintf_r+0x34>
 8007014:	692b      	ldr	r3, [r5, #16]
 8007016:	b99b      	cbnz	r3, 8007040 <_vfiprintf_r+0x5c>
 8007018:	4629      	mov	r1, r5
 800701a:	4630      	mov	r0, r6
 800701c:	f000 f9e0 	bl	80073e0 <__swsetup_r>
 8007020:	b170      	cbz	r0, 8007040 <_vfiprintf_r+0x5c>
 8007022:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007024:	07dc      	lsls	r4, r3, #31
 8007026:	d504      	bpl.n	8007032 <_vfiprintf_r+0x4e>
 8007028:	f04f 30ff 	mov.w	r0, #4294967295
 800702c:	b01d      	add	sp, #116	@ 0x74
 800702e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007032:	89ab      	ldrh	r3, [r5, #12]
 8007034:	0598      	lsls	r0, r3, #22
 8007036:	d4f7      	bmi.n	8007028 <_vfiprintf_r+0x44>
 8007038:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800703a:	f7fe fcbf 	bl	80059bc <__retarget_lock_release_recursive>
 800703e:	e7f3      	b.n	8007028 <_vfiprintf_r+0x44>
 8007040:	2300      	movs	r3, #0
 8007042:	9309      	str	r3, [sp, #36]	@ 0x24
 8007044:	2320      	movs	r3, #32
 8007046:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800704a:	2330      	movs	r3, #48	@ 0x30
 800704c:	f04f 0901 	mov.w	r9, #1
 8007050:	f8cd 800c 	str.w	r8, [sp, #12]
 8007054:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007200 <_vfiprintf_r+0x21c>
 8007058:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800705c:	4623      	mov	r3, r4
 800705e:	469a      	mov	sl, r3
 8007060:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007064:	b10a      	cbz	r2, 800706a <_vfiprintf_r+0x86>
 8007066:	2a25      	cmp	r2, #37	@ 0x25
 8007068:	d1f9      	bne.n	800705e <_vfiprintf_r+0x7a>
 800706a:	ebba 0b04 	subs.w	fp, sl, r4
 800706e:	d00b      	beq.n	8007088 <_vfiprintf_r+0xa4>
 8007070:	465b      	mov	r3, fp
 8007072:	4622      	mov	r2, r4
 8007074:	4629      	mov	r1, r5
 8007076:	4630      	mov	r0, r6
 8007078:	f7ff ffa1 	bl	8006fbe <__sfputs_r>
 800707c:	3001      	adds	r0, #1
 800707e:	f000 80a7 	beq.w	80071d0 <_vfiprintf_r+0x1ec>
 8007082:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007084:	445a      	add	r2, fp
 8007086:	9209      	str	r2, [sp, #36]	@ 0x24
 8007088:	f89a 3000 	ldrb.w	r3, [sl]
 800708c:	2b00      	cmp	r3, #0
 800708e:	f000 809f 	beq.w	80071d0 <_vfiprintf_r+0x1ec>
 8007092:	2300      	movs	r3, #0
 8007094:	f04f 32ff 	mov.w	r2, #4294967295
 8007098:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800709c:	f10a 0a01 	add.w	sl, sl, #1
 80070a0:	9304      	str	r3, [sp, #16]
 80070a2:	9307      	str	r3, [sp, #28]
 80070a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80070a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80070aa:	4654      	mov	r4, sl
 80070ac:	2205      	movs	r2, #5
 80070ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070b2:	4853      	ldr	r0, [pc, #332]	@ (8007200 <_vfiprintf_r+0x21c>)
 80070b4:	f7fe fc83 	bl	80059be <memchr>
 80070b8:	9a04      	ldr	r2, [sp, #16]
 80070ba:	b9d8      	cbnz	r0, 80070f4 <_vfiprintf_r+0x110>
 80070bc:	06d1      	lsls	r1, r2, #27
 80070be:	bf44      	itt	mi
 80070c0:	2320      	movmi	r3, #32
 80070c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070c6:	0713      	lsls	r3, r2, #28
 80070c8:	bf44      	itt	mi
 80070ca:	232b      	movmi	r3, #43	@ 0x2b
 80070cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070d0:	f89a 3000 	ldrb.w	r3, [sl]
 80070d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80070d6:	d015      	beq.n	8007104 <_vfiprintf_r+0x120>
 80070d8:	4654      	mov	r4, sl
 80070da:	2000      	movs	r0, #0
 80070dc:	f04f 0c0a 	mov.w	ip, #10
 80070e0:	9a07      	ldr	r2, [sp, #28]
 80070e2:	4621      	mov	r1, r4
 80070e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070e8:	3b30      	subs	r3, #48	@ 0x30
 80070ea:	2b09      	cmp	r3, #9
 80070ec:	d94b      	bls.n	8007186 <_vfiprintf_r+0x1a2>
 80070ee:	b1b0      	cbz	r0, 800711e <_vfiprintf_r+0x13a>
 80070f0:	9207      	str	r2, [sp, #28]
 80070f2:	e014      	b.n	800711e <_vfiprintf_r+0x13a>
 80070f4:	eba0 0308 	sub.w	r3, r0, r8
 80070f8:	fa09 f303 	lsl.w	r3, r9, r3
 80070fc:	4313      	orrs	r3, r2
 80070fe:	46a2      	mov	sl, r4
 8007100:	9304      	str	r3, [sp, #16]
 8007102:	e7d2      	b.n	80070aa <_vfiprintf_r+0xc6>
 8007104:	9b03      	ldr	r3, [sp, #12]
 8007106:	1d19      	adds	r1, r3, #4
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	9103      	str	r1, [sp, #12]
 800710c:	2b00      	cmp	r3, #0
 800710e:	bfbb      	ittet	lt
 8007110:	425b      	neglt	r3, r3
 8007112:	f042 0202 	orrlt.w	r2, r2, #2
 8007116:	9307      	strge	r3, [sp, #28]
 8007118:	9307      	strlt	r3, [sp, #28]
 800711a:	bfb8      	it	lt
 800711c:	9204      	strlt	r2, [sp, #16]
 800711e:	7823      	ldrb	r3, [r4, #0]
 8007120:	2b2e      	cmp	r3, #46	@ 0x2e
 8007122:	d10a      	bne.n	800713a <_vfiprintf_r+0x156>
 8007124:	7863      	ldrb	r3, [r4, #1]
 8007126:	2b2a      	cmp	r3, #42	@ 0x2a
 8007128:	d132      	bne.n	8007190 <_vfiprintf_r+0x1ac>
 800712a:	9b03      	ldr	r3, [sp, #12]
 800712c:	3402      	adds	r4, #2
 800712e:	1d1a      	adds	r2, r3, #4
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	9203      	str	r2, [sp, #12]
 8007134:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007138:	9305      	str	r3, [sp, #20]
 800713a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007204 <_vfiprintf_r+0x220>
 800713e:	2203      	movs	r2, #3
 8007140:	4650      	mov	r0, sl
 8007142:	7821      	ldrb	r1, [r4, #0]
 8007144:	f7fe fc3b 	bl	80059be <memchr>
 8007148:	b138      	cbz	r0, 800715a <_vfiprintf_r+0x176>
 800714a:	2240      	movs	r2, #64	@ 0x40
 800714c:	9b04      	ldr	r3, [sp, #16]
 800714e:	eba0 000a 	sub.w	r0, r0, sl
 8007152:	4082      	lsls	r2, r0
 8007154:	4313      	orrs	r3, r2
 8007156:	3401      	adds	r4, #1
 8007158:	9304      	str	r3, [sp, #16]
 800715a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800715e:	2206      	movs	r2, #6
 8007160:	4829      	ldr	r0, [pc, #164]	@ (8007208 <_vfiprintf_r+0x224>)
 8007162:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007166:	f7fe fc2a 	bl	80059be <memchr>
 800716a:	2800      	cmp	r0, #0
 800716c:	d03f      	beq.n	80071ee <_vfiprintf_r+0x20a>
 800716e:	4b27      	ldr	r3, [pc, #156]	@ (800720c <_vfiprintf_r+0x228>)
 8007170:	bb1b      	cbnz	r3, 80071ba <_vfiprintf_r+0x1d6>
 8007172:	9b03      	ldr	r3, [sp, #12]
 8007174:	3307      	adds	r3, #7
 8007176:	f023 0307 	bic.w	r3, r3, #7
 800717a:	3308      	adds	r3, #8
 800717c:	9303      	str	r3, [sp, #12]
 800717e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007180:	443b      	add	r3, r7
 8007182:	9309      	str	r3, [sp, #36]	@ 0x24
 8007184:	e76a      	b.n	800705c <_vfiprintf_r+0x78>
 8007186:	460c      	mov	r4, r1
 8007188:	2001      	movs	r0, #1
 800718a:	fb0c 3202 	mla	r2, ip, r2, r3
 800718e:	e7a8      	b.n	80070e2 <_vfiprintf_r+0xfe>
 8007190:	2300      	movs	r3, #0
 8007192:	f04f 0c0a 	mov.w	ip, #10
 8007196:	4619      	mov	r1, r3
 8007198:	3401      	adds	r4, #1
 800719a:	9305      	str	r3, [sp, #20]
 800719c:	4620      	mov	r0, r4
 800719e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071a2:	3a30      	subs	r2, #48	@ 0x30
 80071a4:	2a09      	cmp	r2, #9
 80071a6:	d903      	bls.n	80071b0 <_vfiprintf_r+0x1cc>
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d0c6      	beq.n	800713a <_vfiprintf_r+0x156>
 80071ac:	9105      	str	r1, [sp, #20]
 80071ae:	e7c4      	b.n	800713a <_vfiprintf_r+0x156>
 80071b0:	4604      	mov	r4, r0
 80071b2:	2301      	movs	r3, #1
 80071b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80071b8:	e7f0      	b.n	800719c <_vfiprintf_r+0x1b8>
 80071ba:	ab03      	add	r3, sp, #12
 80071bc:	9300      	str	r3, [sp, #0]
 80071be:	462a      	mov	r2, r5
 80071c0:	4630      	mov	r0, r6
 80071c2:	4b13      	ldr	r3, [pc, #76]	@ (8007210 <_vfiprintf_r+0x22c>)
 80071c4:	a904      	add	r1, sp, #16
 80071c6:	f7fd fea5 	bl	8004f14 <_printf_float>
 80071ca:	4607      	mov	r7, r0
 80071cc:	1c78      	adds	r0, r7, #1
 80071ce:	d1d6      	bne.n	800717e <_vfiprintf_r+0x19a>
 80071d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071d2:	07d9      	lsls	r1, r3, #31
 80071d4:	d405      	bmi.n	80071e2 <_vfiprintf_r+0x1fe>
 80071d6:	89ab      	ldrh	r3, [r5, #12]
 80071d8:	059a      	lsls	r2, r3, #22
 80071da:	d402      	bmi.n	80071e2 <_vfiprintf_r+0x1fe>
 80071dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80071de:	f7fe fbed 	bl	80059bc <__retarget_lock_release_recursive>
 80071e2:	89ab      	ldrh	r3, [r5, #12]
 80071e4:	065b      	lsls	r3, r3, #25
 80071e6:	f53f af1f 	bmi.w	8007028 <_vfiprintf_r+0x44>
 80071ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80071ec:	e71e      	b.n	800702c <_vfiprintf_r+0x48>
 80071ee:	ab03      	add	r3, sp, #12
 80071f0:	9300      	str	r3, [sp, #0]
 80071f2:	462a      	mov	r2, r5
 80071f4:	4630      	mov	r0, r6
 80071f6:	4b06      	ldr	r3, [pc, #24]	@ (8007210 <_vfiprintf_r+0x22c>)
 80071f8:	a904      	add	r1, sp, #16
 80071fa:	f7fe f929 	bl	8005450 <_printf_i>
 80071fe:	e7e4      	b.n	80071ca <_vfiprintf_r+0x1e6>
 8007200:	080079d0 	.word	0x080079d0
 8007204:	080079d6 	.word	0x080079d6
 8007208:	080079da 	.word	0x080079da
 800720c:	08004f15 	.word	0x08004f15
 8007210:	08006fbf 	.word	0x08006fbf

08007214 <__sflush_r>:
 8007214:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800721a:	0716      	lsls	r6, r2, #28
 800721c:	4605      	mov	r5, r0
 800721e:	460c      	mov	r4, r1
 8007220:	d454      	bmi.n	80072cc <__sflush_r+0xb8>
 8007222:	684b      	ldr	r3, [r1, #4]
 8007224:	2b00      	cmp	r3, #0
 8007226:	dc02      	bgt.n	800722e <__sflush_r+0x1a>
 8007228:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800722a:	2b00      	cmp	r3, #0
 800722c:	dd48      	ble.n	80072c0 <__sflush_r+0xac>
 800722e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007230:	2e00      	cmp	r6, #0
 8007232:	d045      	beq.n	80072c0 <__sflush_r+0xac>
 8007234:	2300      	movs	r3, #0
 8007236:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800723a:	682f      	ldr	r7, [r5, #0]
 800723c:	6a21      	ldr	r1, [r4, #32]
 800723e:	602b      	str	r3, [r5, #0]
 8007240:	d030      	beq.n	80072a4 <__sflush_r+0x90>
 8007242:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007244:	89a3      	ldrh	r3, [r4, #12]
 8007246:	0759      	lsls	r1, r3, #29
 8007248:	d505      	bpl.n	8007256 <__sflush_r+0x42>
 800724a:	6863      	ldr	r3, [r4, #4]
 800724c:	1ad2      	subs	r2, r2, r3
 800724e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007250:	b10b      	cbz	r3, 8007256 <__sflush_r+0x42>
 8007252:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007254:	1ad2      	subs	r2, r2, r3
 8007256:	2300      	movs	r3, #0
 8007258:	4628      	mov	r0, r5
 800725a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800725c:	6a21      	ldr	r1, [r4, #32]
 800725e:	47b0      	blx	r6
 8007260:	1c43      	adds	r3, r0, #1
 8007262:	89a3      	ldrh	r3, [r4, #12]
 8007264:	d106      	bne.n	8007274 <__sflush_r+0x60>
 8007266:	6829      	ldr	r1, [r5, #0]
 8007268:	291d      	cmp	r1, #29
 800726a:	d82b      	bhi.n	80072c4 <__sflush_r+0xb0>
 800726c:	4a28      	ldr	r2, [pc, #160]	@ (8007310 <__sflush_r+0xfc>)
 800726e:	410a      	asrs	r2, r1
 8007270:	07d6      	lsls	r6, r2, #31
 8007272:	d427      	bmi.n	80072c4 <__sflush_r+0xb0>
 8007274:	2200      	movs	r2, #0
 8007276:	6062      	str	r2, [r4, #4]
 8007278:	6922      	ldr	r2, [r4, #16]
 800727a:	04d9      	lsls	r1, r3, #19
 800727c:	6022      	str	r2, [r4, #0]
 800727e:	d504      	bpl.n	800728a <__sflush_r+0x76>
 8007280:	1c42      	adds	r2, r0, #1
 8007282:	d101      	bne.n	8007288 <__sflush_r+0x74>
 8007284:	682b      	ldr	r3, [r5, #0]
 8007286:	b903      	cbnz	r3, 800728a <__sflush_r+0x76>
 8007288:	6560      	str	r0, [r4, #84]	@ 0x54
 800728a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800728c:	602f      	str	r7, [r5, #0]
 800728e:	b1b9      	cbz	r1, 80072c0 <__sflush_r+0xac>
 8007290:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007294:	4299      	cmp	r1, r3
 8007296:	d002      	beq.n	800729e <__sflush_r+0x8a>
 8007298:	4628      	mov	r0, r5
 800729a:	f7ff f9fd 	bl	8006698 <_free_r>
 800729e:	2300      	movs	r3, #0
 80072a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80072a2:	e00d      	b.n	80072c0 <__sflush_r+0xac>
 80072a4:	2301      	movs	r3, #1
 80072a6:	4628      	mov	r0, r5
 80072a8:	47b0      	blx	r6
 80072aa:	4602      	mov	r2, r0
 80072ac:	1c50      	adds	r0, r2, #1
 80072ae:	d1c9      	bne.n	8007244 <__sflush_r+0x30>
 80072b0:	682b      	ldr	r3, [r5, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d0c6      	beq.n	8007244 <__sflush_r+0x30>
 80072b6:	2b1d      	cmp	r3, #29
 80072b8:	d001      	beq.n	80072be <__sflush_r+0xaa>
 80072ba:	2b16      	cmp	r3, #22
 80072bc:	d11d      	bne.n	80072fa <__sflush_r+0xe6>
 80072be:	602f      	str	r7, [r5, #0]
 80072c0:	2000      	movs	r0, #0
 80072c2:	e021      	b.n	8007308 <__sflush_r+0xf4>
 80072c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072c8:	b21b      	sxth	r3, r3
 80072ca:	e01a      	b.n	8007302 <__sflush_r+0xee>
 80072cc:	690f      	ldr	r7, [r1, #16]
 80072ce:	2f00      	cmp	r7, #0
 80072d0:	d0f6      	beq.n	80072c0 <__sflush_r+0xac>
 80072d2:	0793      	lsls	r3, r2, #30
 80072d4:	bf18      	it	ne
 80072d6:	2300      	movne	r3, #0
 80072d8:	680e      	ldr	r6, [r1, #0]
 80072da:	bf08      	it	eq
 80072dc:	694b      	ldreq	r3, [r1, #20]
 80072de:	1bf6      	subs	r6, r6, r7
 80072e0:	600f      	str	r7, [r1, #0]
 80072e2:	608b      	str	r3, [r1, #8]
 80072e4:	2e00      	cmp	r6, #0
 80072e6:	ddeb      	ble.n	80072c0 <__sflush_r+0xac>
 80072e8:	4633      	mov	r3, r6
 80072ea:	463a      	mov	r2, r7
 80072ec:	4628      	mov	r0, r5
 80072ee:	6a21      	ldr	r1, [r4, #32]
 80072f0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80072f4:	47e0      	blx	ip
 80072f6:	2800      	cmp	r0, #0
 80072f8:	dc07      	bgt.n	800730a <__sflush_r+0xf6>
 80072fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007302:	f04f 30ff 	mov.w	r0, #4294967295
 8007306:	81a3      	strh	r3, [r4, #12]
 8007308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800730a:	4407      	add	r7, r0
 800730c:	1a36      	subs	r6, r6, r0
 800730e:	e7e9      	b.n	80072e4 <__sflush_r+0xd0>
 8007310:	dfbffffe 	.word	0xdfbffffe

08007314 <_fflush_r>:
 8007314:	b538      	push	{r3, r4, r5, lr}
 8007316:	690b      	ldr	r3, [r1, #16]
 8007318:	4605      	mov	r5, r0
 800731a:	460c      	mov	r4, r1
 800731c:	b913      	cbnz	r3, 8007324 <_fflush_r+0x10>
 800731e:	2500      	movs	r5, #0
 8007320:	4628      	mov	r0, r5
 8007322:	bd38      	pop	{r3, r4, r5, pc}
 8007324:	b118      	cbz	r0, 800732e <_fflush_r+0x1a>
 8007326:	6a03      	ldr	r3, [r0, #32]
 8007328:	b90b      	cbnz	r3, 800732e <_fflush_r+0x1a>
 800732a:	f7fe fa3d 	bl	80057a8 <__sinit>
 800732e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d0f3      	beq.n	800731e <_fflush_r+0xa>
 8007336:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007338:	07d0      	lsls	r0, r2, #31
 800733a:	d404      	bmi.n	8007346 <_fflush_r+0x32>
 800733c:	0599      	lsls	r1, r3, #22
 800733e:	d402      	bmi.n	8007346 <_fflush_r+0x32>
 8007340:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007342:	f7fe fb3a 	bl	80059ba <__retarget_lock_acquire_recursive>
 8007346:	4628      	mov	r0, r5
 8007348:	4621      	mov	r1, r4
 800734a:	f7ff ff63 	bl	8007214 <__sflush_r>
 800734e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007350:	4605      	mov	r5, r0
 8007352:	07da      	lsls	r2, r3, #31
 8007354:	d4e4      	bmi.n	8007320 <_fflush_r+0xc>
 8007356:	89a3      	ldrh	r3, [r4, #12]
 8007358:	059b      	lsls	r3, r3, #22
 800735a:	d4e1      	bmi.n	8007320 <_fflush_r+0xc>
 800735c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800735e:	f7fe fb2d 	bl	80059bc <__retarget_lock_release_recursive>
 8007362:	e7dd      	b.n	8007320 <_fflush_r+0xc>

08007364 <__swbuf_r>:
 8007364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007366:	460e      	mov	r6, r1
 8007368:	4614      	mov	r4, r2
 800736a:	4605      	mov	r5, r0
 800736c:	b118      	cbz	r0, 8007376 <__swbuf_r+0x12>
 800736e:	6a03      	ldr	r3, [r0, #32]
 8007370:	b90b      	cbnz	r3, 8007376 <__swbuf_r+0x12>
 8007372:	f7fe fa19 	bl	80057a8 <__sinit>
 8007376:	69a3      	ldr	r3, [r4, #24]
 8007378:	60a3      	str	r3, [r4, #8]
 800737a:	89a3      	ldrh	r3, [r4, #12]
 800737c:	071a      	lsls	r2, r3, #28
 800737e:	d501      	bpl.n	8007384 <__swbuf_r+0x20>
 8007380:	6923      	ldr	r3, [r4, #16]
 8007382:	b943      	cbnz	r3, 8007396 <__swbuf_r+0x32>
 8007384:	4621      	mov	r1, r4
 8007386:	4628      	mov	r0, r5
 8007388:	f000 f82a 	bl	80073e0 <__swsetup_r>
 800738c:	b118      	cbz	r0, 8007396 <__swbuf_r+0x32>
 800738e:	f04f 37ff 	mov.w	r7, #4294967295
 8007392:	4638      	mov	r0, r7
 8007394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007396:	6823      	ldr	r3, [r4, #0]
 8007398:	6922      	ldr	r2, [r4, #16]
 800739a:	b2f6      	uxtb	r6, r6
 800739c:	1a98      	subs	r0, r3, r2
 800739e:	6963      	ldr	r3, [r4, #20]
 80073a0:	4637      	mov	r7, r6
 80073a2:	4283      	cmp	r3, r0
 80073a4:	dc05      	bgt.n	80073b2 <__swbuf_r+0x4e>
 80073a6:	4621      	mov	r1, r4
 80073a8:	4628      	mov	r0, r5
 80073aa:	f7ff ffb3 	bl	8007314 <_fflush_r>
 80073ae:	2800      	cmp	r0, #0
 80073b0:	d1ed      	bne.n	800738e <__swbuf_r+0x2a>
 80073b2:	68a3      	ldr	r3, [r4, #8]
 80073b4:	3b01      	subs	r3, #1
 80073b6:	60a3      	str	r3, [r4, #8]
 80073b8:	6823      	ldr	r3, [r4, #0]
 80073ba:	1c5a      	adds	r2, r3, #1
 80073bc:	6022      	str	r2, [r4, #0]
 80073be:	701e      	strb	r6, [r3, #0]
 80073c0:	6962      	ldr	r2, [r4, #20]
 80073c2:	1c43      	adds	r3, r0, #1
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d004      	beq.n	80073d2 <__swbuf_r+0x6e>
 80073c8:	89a3      	ldrh	r3, [r4, #12]
 80073ca:	07db      	lsls	r3, r3, #31
 80073cc:	d5e1      	bpl.n	8007392 <__swbuf_r+0x2e>
 80073ce:	2e0a      	cmp	r6, #10
 80073d0:	d1df      	bne.n	8007392 <__swbuf_r+0x2e>
 80073d2:	4621      	mov	r1, r4
 80073d4:	4628      	mov	r0, r5
 80073d6:	f7ff ff9d 	bl	8007314 <_fflush_r>
 80073da:	2800      	cmp	r0, #0
 80073dc:	d0d9      	beq.n	8007392 <__swbuf_r+0x2e>
 80073de:	e7d6      	b.n	800738e <__swbuf_r+0x2a>

080073e0 <__swsetup_r>:
 80073e0:	b538      	push	{r3, r4, r5, lr}
 80073e2:	4b29      	ldr	r3, [pc, #164]	@ (8007488 <__swsetup_r+0xa8>)
 80073e4:	4605      	mov	r5, r0
 80073e6:	6818      	ldr	r0, [r3, #0]
 80073e8:	460c      	mov	r4, r1
 80073ea:	b118      	cbz	r0, 80073f4 <__swsetup_r+0x14>
 80073ec:	6a03      	ldr	r3, [r0, #32]
 80073ee:	b90b      	cbnz	r3, 80073f4 <__swsetup_r+0x14>
 80073f0:	f7fe f9da 	bl	80057a8 <__sinit>
 80073f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073f8:	0719      	lsls	r1, r3, #28
 80073fa:	d422      	bmi.n	8007442 <__swsetup_r+0x62>
 80073fc:	06da      	lsls	r2, r3, #27
 80073fe:	d407      	bmi.n	8007410 <__swsetup_r+0x30>
 8007400:	2209      	movs	r2, #9
 8007402:	602a      	str	r2, [r5, #0]
 8007404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007408:	f04f 30ff 	mov.w	r0, #4294967295
 800740c:	81a3      	strh	r3, [r4, #12]
 800740e:	e033      	b.n	8007478 <__swsetup_r+0x98>
 8007410:	0758      	lsls	r0, r3, #29
 8007412:	d512      	bpl.n	800743a <__swsetup_r+0x5a>
 8007414:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007416:	b141      	cbz	r1, 800742a <__swsetup_r+0x4a>
 8007418:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800741c:	4299      	cmp	r1, r3
 800741e:	d002      	beq.n	8007426 <__swsetup_r+0x46>
 8007420:	4628      	mov	r0, r5
 8007422:	f7ff f939 	bl	8006698 <_free_r>
 8007426:	2300      	movs	r3, #0
 8007428:	6363      	str	r3, [r4, #52]	@ 0x34
 800742a:	89a3      	ldrh	r3, [r4, #12]
 800742c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007430:	81a3      	strh	r3, [r4, #12]
 8007432:	2300      	movs	r3, #0
 8007434:	6063      	str	r3, [r4, #4]
 8007436:	6923      	ldr	r3, [r4, #16]
 8007438:	6023      	str	r3, [r4, #0]
 800743a:	89a3      	ldrh	r3, [r4, #12]
 800743c:	f043 0308 	orr.w	r3, r3, #8
 8007440:	81a3      	strh	r3, [r4, #12]
 8007442:	6923      	ldr	r3, [r4, #16]
 8007444:	b94b      	cbnz	r3, 800745a <__swsetup_r+0x7a>
 8007446:	89a3      	ldrh	r3, [r4, #12]
 8007448:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800744c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007450:	d003      	beq.n	800745a <__swsetup_r+0x7a>
 8007452:	4621      	mov	r1, r4
 8007454:	4628      	mov	r0, r5
 8007456:	f000 f8b2 	bl	80075be <__smakebuf_r>
 800745a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800745e:	f013 0201 	ands.w	r2, r3, #1
 8007462:	d00a      	beq.n	800747a <__swsetup_r+0x9a>
 8007464:	2200      	movs	r2, #0
 8007466:	60a2      	str	r2, [r4, #8]
 8007468:	6962      	ldr	r2, [r4, #20]
 800746a:	4252      	negs	r2, r2
 800746c:	61a2      	str	r2, [r4, #24]
 800746e:	6922      	ldr	r2, [r4, #16]
 8007470:	b942      	cbnz	r2, 8007484 <__swsetup_r+0xa4>
 8007472:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007476:	d1c5      	bne.n	8007404 <__swsetup_r+0x24>
 8007478:	bd38      	pop	{r3, r4, r5, pc}
 800747a:	0799      	lsls	r1, r3, #30
 800747c:	bf58      	it	pl
 800747e:	6962      	ldrpl	r2, [r4, #20]
 8007480:	60a2      	str	r2, [r4, #8]
 8007482:	e7f4      	b.n	800746e <__swsetup_r+0x8e>
 8007484:	2000      	movs	r0, #0
 8007486:	e7f7      	b.n	8007478 <__swsetup_r+0x98>
 8007488:	20000018 	.word	0x20000018

0800748c <_sbrk_r>:
 800748c:	b538      	push	{r3, r4, r5, lr}
 800748e:	2300      	movs	r3, #0
 8007490:	4d05      	ldr	r5, [pc, #20]	@ (80074a8 <_sbrk_r+0x1c>)
 8007492:	4604      	mov	r4, r0
 8007494:	4608      	mov	r0, r1
 8007496:	602b      	str	r3, [r5, #0]
 8007498:	f7fa fa84 	bl	80019a4 <_sbrk>
 800749c:	1c43      	adds	r3, r0, #1
 800749e:	d102      	bne.n	80074a6 <_sbrk_r+0x1a>
 80074a0:	682b      	ldr	r3, [r5, #0]
 80074a2:	b103      	cbz	r3, 80074a6 <_sbrk_r+0x1a>
 80074a4:	6023      	str	r3, [r4, #0]
 80074a6:	bd38      	pop	{r3, r4, r5, pc}
 80074a8:	20000460 	.word	0x20000460

080074ac <__assert_func>:
 80074ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80074ae:	4614      	mov	r4, r2
 80074b0:	461a      	mov	r2, r3
 80074b2:	4b09      	ldr	r3, [pc, #36]	@ (80074d8 <__assert_func+0x2c>)
 80074b4:	4605      	mov	r5, r0
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	68d8      	ldr	r0, [r3, #12]
 80074ba:	b954      	cbnz	r4, 80074d2 <__assert_func+0x26>
 80074bc:	4b07      	ldr	r3, [pc, #28]	@ (80074dc <__assert_func+0x30>)
 80074be:	461c      	mov	r4, r3
 80074c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80074c4:	9100      	str	r1, [sp, #0]
 80074c6:	462b      	mov	r3, r5
 80074c8:	4905      	ldr	r1, [pc, #20]	@ (80074e0 <__assert_func+0x34>)
 80074ca:	f000 f841 	bl	8007550 <fiprintf>
 80074ce:	f000 f8d5 	bl	800767c <abort>
 80074d2:	4b04      	ldr	r3, [pc, #16]	@ (80074e4 <__assert_func+0x38>)
 80074d4:	e7f4      	b.n	80074c0 <__assert_func+0x14>
 80074d6:	bf00      	nop
 80074d8:	20000018 	.word	0x20000018
 80074dc:	08007a26 	.word	0x08007a26
 80074e0:	080079f8 	.word	0x080079f8
 80074e4:	080079eb 	.word	0x080079eb

080074e8 <_calloc_r>:
 80074e8:	b570      	push	{r4, r5, r6, lr}
 80074ea:	fba1 5402 	umull	r5, r4, r1, r2
 80074ee:	b93c      	cbnz	r4, 8007500 <_calloc_r+0x18>
 80074f0:	4629      	mov	r1, r5
 80074f2:	f7ff f943 	bl	800677c <_malloc_r>
 80074f6:	4606      	mov	r6, r0
 80074f8:	b928      	cbnz	r0, 8007506 <_calloc_r+0x1e>
 80074fa:	2600      	movs	r6, #0
 80074fc:	4630      	mov	r0, r6
 80074fe:	bd70      	pop	{r4, r5, r6, pc}
 8007500:	220c      	movs	r2, #12
 8007502:	6002      	str	r2, [r0, #0]
 8007504:	e7f9      	b.n	80074fa <_calloc_r+0x12>
 8007506:	462a      	mov	r2, r5
 8007508:	4621      	mov	r1, r4
 800750a:	f7fe f9d8 	bl	80058be <memset>
 800750e:	e7f5      	b.n	80074fc <_calloc_r+0x14>

08007510 <__ascii_mbtowc>:
 8007510:	b082      	sub	sp, #8
 8007512:	b901      	cbnz	r1, 8007516 <__ascii_mbtowc+0x6>
 8007514:	a901      	add	r1, sp, #4
 8007516:	b142      	cbz	r2, 800752a <__ascii_mbtowc+0x1a>
 8007518:	b14b      	cbz	r3, 800752e <__ascii_mbtowc+0x1e>
 800751a:	7813      	ldrb	r3, [r2, #0]
 800751c:	600b      	str	r3, [r1, #0]
 800751e:	7812      	ldrb	r2, [r2, #0]
 8007520:	1e10      	subs	r0, r2, #0
 8007522:	bf18      	it	ne
 8007524:	2001      	movne	r0, #1
 8007526:	b002      	add	sp, #8
 8007528:	4770      	bx	lr
 800752a:	4610      	mov	r0, r2
 800752c:	e7fb      	b.n	8007526 <__ascii_mbtowc+0x16>
 800752e:	f06f 0001 	mvn.w	r0, #1
 8007532:	e7f8      	b.n	8007526 <__ascii_mbtowc+0x16>

08007534 <__ascii_wctomb>:
 8007534:	4603      	mov	r3, r0
 8007536:	4608      	mov	r0, r1
 8007538:	b141      	cbz	r1, 800754c <__ascii_wctomb+0x18>
 800753a:	2aff      	cmp	r2, #255	@ 0xff
 800753c:	d904      	bls.n	8007548 <__ascii_wctomb+0x14>
 800753e:	228a      	movs	r2, #138	@ 0x8a
 8007540:	f04f 30ff 	mov.w	r0, #4294967295
 8007544:	601a      	str	r2, [r3, #0]
 8007546:	4770      	bx	lr
 8007548:	2001      	movs	r0, #1
 800754a:	700a      	strb	r2, [r1, #0]
 800754c:	4770      	bx	lr
	...

08007550 <fiprintf>:
 8007550:	b40e      	push	{r1, r2, r3}
 8007552:	b503      	push	{r0, r1, lr}
 8007554:	4601      	mov	r1, r0
 8007556:	ab03      	add	r3, sp, #12
 8007558:	4805      	ldr	r0, [pc, #20]	@ (8007570 <fiprintf+0x20>)
 800755a:	f853 2b04 	ldr.w	r2, [r3], #4
 800755e:	6800      	ldr	r0, [r0, #0]
 8007560:	9301      	str	r3, [sp, #4]
 8007562:	f7ff fd3f 	bl	8006fe4 <_vfiprintf_r>
 8007566:	b002      	add	sp, #8
 8007568:	f85d eb04 	ldr.w	lr, [sp], #4
 800756c:	b003      	add	sp, #12
 800756e:	4770      	bx	lr
 8007570:	20000018 	.word	0x20000018

08007574 <__swhatbuf_r>:
 8007574:	b570      	push	{r4, r5, r6, lr}
 8007576:	460c      	mov	r4, r1
 8007578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800757c:	4615      	mov	r5, r2
 800757e:	2900      	cmp	r1, #0
 8007580:	461e      	mov	r6, r3
 8007582:	b096      	sub	sp, #88	@ 0x58
 8007584:	da0c      	bge.n	80075a0 <__swhatbuf_r+0x2c>
 8007586:	89a3      	ldrh	r3, [r4, #12]
 8007588:	2100      	movs	r1, #0
 800758a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800758e:	bf14      	ite	ne
 8007590:	2340      	movne	r3, #64	@ 0x40
 8007592:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007596:	2000      	movs	r0, #0
 8007598:	6031      	str	r1, [r6, #0]
 800759a:	602b      	str	r3, [r5, #0]
 800759c:	b016      	add	sp, #88	@ 0x58
 800759e:	bd70      	pop	{r4, r5, r6, pc}
 80075a0:	466a      	mov	r2, sp
 80075a2:	f000 f849 	bl	8007638 <_fstat_r>
 80075a6:	2800      	cmp	r0, #0
 80075a8:	dbed      	blt.n	8007586 <__swhatbuf_r+0x12>
 80075aa:	9901      	ldr	r1, [sp, #4]
 80075ac:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80075b0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80075b4:	4259      	negs	r1, r3
 80075b6:	4159      	adcs	r1, r3
 80075b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075bc:	e7eb      	b.n	8007596 <__swhatbuf_r+0x22>

080075be <__smakebuf_r>:
 80075be:	898b      	ldrh	r3, [r1, #12]
 80075c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075c2:	079d      	lsls	r5, r3, #30
 80075c4:	4606      	mov	r6, r0
 80075c6:	460c      	mov	r4, r1
 80075c8:	d507      	bpl.n	80075da <__smakebuf_r+0x1c>
 80075ca:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80075ce:	6023      	str	r3, [r4, #0]
 80075d0:	6123      	str	r3, [r4, #16]
 80075d2:	2301      	movs	r3, #1
 80075d4:	6163      	str	r3, [r4, #20]
 80075d6:	b003      	add	sp, #12
 80075d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075da:	466a      	mov	r2, sp
 80075dc:	ab01      	add	r3, sp, #4
 80075de:	f7ff ffc9 	bl	8007574 <__swhatbuf_r>
 80075e2:	9f00      	ldr	r7, [sp, #0]
 80075e4:	4605      	mov	r5, r0
 80075e6:	4639      	mov	r1, r7
 80075e8:	4630      	mov	r0, r6
 80075ea:	f7ff f8c7 	bl	800677c <_malloc_r>
 80075ee:	b948      	cbnz	r0, 8007604 <__smakebuf_r+0x46>
 80075f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075f4:	059a      	lsls	r2, r3, #22
 80075f6:	d4ee      	bmi.n	80075d6 <__smakebuf_r+0x18>
 80075f8:	f023 0303 	bic.w	r3, r3, #3
 80075fc:	f043 0302 	orr.w	r3, r3, #2
 8007600:	81a3      	strh	r3, [r4, #12]
 8007602:	e7e2      	b.n	80075ca <__smakebuf_r+0xc>
 8007604:	89a3      	ldrh	r3, [r4, #12]
 8007606:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800760a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800760e:	81a3      	strh	r3, [r4, #12]
 8007610:	9b01      	ldr	r3, [sp, #4]
 8007612:	6020      	str	r0, [r4, #0]
 8007614:	b15b      	cbz	r3, 800762e <__smakebuf_r+0x70>
 8007616:	4630      	mov	r0, r6
 8007618:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800761c:	f000 f81e 	bl	800765c <_isatty_r>
 8007620:	b128      	cbz	r0, 800762e <__smakebuf_r+0x70>
 8007622:	89a3      	ldrh	r3, [r4, #12]
 8007624:	f023 0303 	bic.w	r3, r3, #3
 8007628:	f043 0301 	orr.w	r3, r3, #1
 800762c:	81a3      	strh	r3, [r4, #12]
 800762e:	89a3      	ldrh	r3, [r4, #12]
 8007630:	431d      	orrs	r5, r3
 8007632:	81a5      	strh	r5, [r4, #12]
 8007634:	e7cf      	b.n	80075d6 <__smakebuf_r+0x18>
	...

08007638 <_fstat_r>:
 8007638:	b538      	push	{r3, r4, r5, lr}
 800763a:	2300      	movs	r3, #0
 800763c:	4d06      	ldr	r5, [pc, #24]	@ (8007658 <_fstat_r+0x20>)
 800763e:	4604      	mov	r4, r0
 8007640:	4608      	mov	r0, r1
 8007642:	4611      	mov	r1, r2
 8007644:	602b      	str	r3, [r5, #0]
 8007646:	f7fa f988 	bl	800195a <_fstat>
 800764a:	1c43      	adds	r3, r0, #1
 800764c:	d102      	bne.n	8007654 <_fstat_r+0x1c>
 800764e:	682b      	ldr	r3, [r5, #0]
 8007650:	b103      	cbz	r3, 8007654 <_fstat_r+0x1c>
 8007652:	6023      	str	r3, [r4, #0]
 8007654:	bd38      	pop	{r3, r4, r5, pc}
 8007656:	bf00      	nop
 8007658:	20000460 	.word	0x20000460

0800765c <_isatty_r>:
 800765c:	b538      	push	{r3, r4, r5, lr}
 800765e:	2300      	movs	r3, #0
 8007660:	4d05      	ldr	r5, [pc, #20]	@ (8007678 <_isatty_r+0x1c>)
 8007662:	4604      	mov	r4, r0
 8007664:	4608      	mov	r0, r1
 8007666:	602b      	str	r3, [r5, #0]
 8007668:	f7fa f986 	bl	8001978 <_isatty>
 800766c:	1c43      	adds	r3, r0, #1
 800766e:	d102      	bne.n	8007676 <_isatty_r+0x1a>
 8007670:	682b      	ldr	r3, [r5, #0]
 8007672:	b103      	cbz	r3, 8007676 <_isatty_r+0x1a>
 8007674:	6023      	str	r3, [r4, #0]
 8007676:	bd38      	pop	{r3, r4, r5, pc}
 8007678:	20000460 	.word	0x20000460

0800767c <abort>:
 800767c:	2006      	movs	r0, #6
 800767e:	b508      	push	{r3, lr}
 8007680:	f000 f82c 	bl	80076dc <raise>
 8007684:	2001      	movs	r0, #1
 8007686:	f7fa f919 	bl	80018bc <_exit>

0800768a <_raise_r>:
 800768a:	291f      	cmp	r1, #31
 800768c:	b538      	push	{r3, r4, r5, lr}
 800768e:	4605      	mov	r5, r0
 8007690:	460c      	mov	r4, r1
 8007692:	d904      	bls.n	800769e <_raise_r+0x14>
 8007694:	2316      	movs	r3, #22
 8007696:	6003      	str	r3, [r0, #0]
 8007698:	f04f 30ff 	mov.w	r0, #4294967295
 800769c:	bd38      	pop	{r3, r4, r5, pc}
 800769e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80076a0:	b112      	cbz	r2, 80076a8 <_raise_r+0x1e>
 80076a2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80076a6:	b94b      	cbnz	r3, 80076bc <_raise_r+0x32>
 80076a8:	4628      	mov	r0, r5
 80076aa:	f000 f831 	bl	8007710 <_getpid_r>
 80076ae:	4622      	mov	r2, r4
 80076b0:	4601      	mov	r1, r0
 80076b2:	4628      	mov	r0, r5
 80076b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076b8:	f000 b818 	b.w	80076ec <_kill_r>
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d00a      	beq.n	80076d6 <_raise_r+0x4c>
 80076c0:	1c59      	adds	r1, r3, #1
 80076c2:	d103      	bne.n	80076cc <_raise_r+0x42>
 80076c4:	2316      	movs	r3, #22
 80076c6:	6003      	str	r3, [r0, #0]
 80076c8:	2001      	movs	r0, #1
 80076ca:	e7e7      	b.n	800769c <_raise_r+0x12>
 80076cc:	2100      	movs	r1, #0
 80076ce:	4620      	mov	r0, r4
 80076d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80076d4:	4798      	blx	r3
 80076d6:	2000      	movs	r0, #0
 80076d8:	e7e0      	b.n	800769c <_raise_r+0x12>
	...

080076dc <raise>:
 80076dc:	4b02      	ldr	r3, [pc, #8]	@ (80076e8 <raise+0xc>)
 80076de:	4601      	mov	r1, r0
 80076e0:	6818      	ldr	r0, [r3, #0]
 80076e2:	f7ff bfd2 	b.w	800768a <_raise_r>
 80076e6:	bf00      	nop
 80076e8:	20000018 	.word	0x20000018

080076ec <_kill_r>:
 80076ec:	b538      	push	{r3, r4, r5, lr}
 80076ee:	2300      	movs	r3, #0
 80076f0:	4d06      	ldr	r5, [pc, #24]	@ (800770c <_kill_r+0x20>)
 80076f2:	4604      	mov	r4, r0
 80076f4:	4608      	mov	r0, r1
 80076f6:	4611      	mov	r1, r2
 80076f8:	602b      	str	r3, [r5, #0]
 80076fa:	f7fa f8cf 	bl	800189c <_kill>
 80076fe:	1c43      	adds	r3, r0, #1
 8007700:	d102      	bne.n	8007708 <_kill_r+0x1c>
 8007702:	682b      	ldr	r3, [r5, #0]
 8007704:	b103      	cbz	r3, 8007708 <_kill_r+0x1c>
 8007706:	6023      	str	r3, [r4, #0]
 8007708:	bd38      	pop	{r3, r4, r5, pc}
 800770a:	bf00      	nop
 800770c:	20000460 	.word	0x20000460

08007710 <_getpid_r>:
 8007710:	f7fa b8bd 	b.w	800188e <_getpid>

08007714 <_init>:
 8007714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007716:	bf00      	nop
 8007718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800771a:	bc08      	pop	{r3}
 800771c:	469e      	mov	lr, r3
 800771e:	4770      	bx	lr

08007720 <_fini>:
 8007720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007722:	bf00      	nop
 8007724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007726:	bc08      	pop	{r3}
 8007728:	469e      	mov	lr, r3
 800772a:	4770      	bx	lr
