Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" into library work
Parsing module <picorv32>.
Parsing module <picorv32_regs>.
Parsing module <picorv32_pcpi_mul>.
Parsing module <picorv32_pcpi_fast_mul>.
Parsing module <picorv32_pcpi_div>.
Parsing module <picorv32_axi>.
Parsing module <picorv32_axi_adapter>.
Parsing module <picorv32_wb>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10435: Port trace_valid is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10532: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10541: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10602: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10643: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10786: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10817: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10845: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10876: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10904: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10935: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10963: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10994: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11022: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11053: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11081: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11112: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11140: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11171: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11199: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11230: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11258: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11289: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11317: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11348: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11376: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11407: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11435: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11466: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11494: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11525: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11553: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11584: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11612: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11643: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11671: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11702: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11730: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11756: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 34: Using initial value of soc_basesoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 94: Using initial value of soc_basesoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 107: Using initial value of soc_basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 126: Using initial value of soc_basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 139: Using initial value of soc_basesoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 167: Using initial value of soc_basesoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 173: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 275: Using initial value of soc_suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 288: Using initial value of soc_suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 289: Using initial value of soc_suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 325: Using initial value of soc_suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 326: Using initial value of soc_suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 342: Using initial value of soc_suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 379: Using initial value of soc_suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 407: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 446: Using initial value of soc_half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 605: Using initial value of soc_basesoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 621: Using initial value of soc_basesoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 637: Using initial value of soc_basesoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 653: Using initial value of soc_basesoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 796: Using initial value of soc_basesoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 812: Using initial value of soc_basesoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 828: Using initial value of soc_basesoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 844: Using initial value of soc_basesoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 864: Using initial value of soc_basesoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 880: Using initial value of soc_basesoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 896: Using initial value of soc_basesoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 912: Using initial value of soc_basesoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 986: Using initial value of soc_basesoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 987: Using initial value of soc_basesoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 991: Using initial value of soc_basesoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 992: Using initial value of soc_basesoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1019: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1020: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1036: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1108: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1109: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1125: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1197: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1198: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1214: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1286: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1287: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1303: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1375: Using initial value of soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1376: Using initial value of soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1392: Using initial value of soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1464: Using initial value of soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1465: Using initial value of soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1481: Using initial value of soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1553: Using initial value of soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1554: Using initial value of soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1570: Using initial value of soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1642: Using initial value of soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1643: Using initial value of soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1659: Using initial value of soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1711: Using initial value of soc_basesoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1712: Using initial value of soc_basesoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1713: Using initial value of soc_basesoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1731: Using initial value of soc_basesoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1732: Using initial value of soc_basesoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1747: Using initial value of soc_basesoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1748: Using initial value of soc_basesoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1753: Using initial value of soc_basesoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1754: Using initial value of soc_basesoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1755: Using initial value of soc_basesoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1756: Using initial value of soc_basesoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1757: Using initial value of soc_basesoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1758: Using initial value of soc_basesoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1759: Using initial value of soc_basesoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1760: Using initial value of soc_basesoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1785: Using initial value of soc_basesoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1788: Using initial value of soc_basesoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1902: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1903: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1904: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1905: Using initial value of vns_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1906: Using initial value of vns_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1907: Using initial value of vns_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1908: Using initial value of vns_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 1909: Using initial value of vns_locked7 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10496: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 2655: Assignment to soc_opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 2695: Assignment to soc_opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 2700: Assignment to soc_opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 2918: Assignment to soc_suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 2919: Assignment to soc_suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 2923: Assignment to soc_suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 2969: Assignment to soc_suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 2994: Assignment to soc_suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 2995: Assignment to soc_suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 2999: Assignment to soc_suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3049: Assignment to soc_half_rate_phy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3136: Assignment to soc_half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3137: Assignment to soc_half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3140: Assignment to soc_half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3141: Assignment to soc_half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3164: Assignment to soc_dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3196: Assignment to soc_dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3212: Assignment to soc_dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3232: Assignment to soc_basesoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3248: Assignment to soc_basesoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3264: Assignment to soc_basesoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3280: Assignment to soc_basesoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3646: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3743: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3744: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3745: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3905: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3906: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 3907: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4067: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4068: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4069: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4229: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4230: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4231: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4391: Assignment to soc_basesoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4392: Assignment to soc_basesoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4393: Assignment to soc_basesoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4553: Assignment to soc_basesoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4554: Assignment to soc_basesoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4555: Assignment to soc_basesoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4715: Assignment to soc_basesoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4716: Assignment to soc_basesoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4717: Assignment to soc_basesoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4877: Assignment to soc_basesoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4878: Assignment to soc_basesoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 4879: Assignment to soc_basesoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5013: Assignment to soc_basesoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5050: Assignment to soc_basesoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5232: Assignment to vns_roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5233: Assignment to vns_roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5237: Assignment to vns_roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5238: Assignment to vns_roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5242: Assignment to vns_roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5243: Assignment to vns_roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5247: Assignment to vns_roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5248: Assignment to vns_roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5252: Assignment to vns_roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5253: Assignment to vns_roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5257: Assignment to vns_roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5258: Assignment to vns_roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5262: Assignment to vns_roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5263: Assignment to vns_roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5267: Assignment to vns_roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5268: Assignment to vns_roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5335: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5336: Assignment to soc_basesoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5418: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5403: Assignment to soc_basesoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5458: Assignment to soc_basesoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5459: Assignment to soc_basesoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5463: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5477: Assignment to soc_basesoc_picorv32_ibus_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5478: Assignment to soc_basesoc_picorv32_dbus_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5489: Assignment to soc_basesoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5490: Assignment to soc_basesoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5492: Assignment to soc_basesoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5493: Assignment to soc_basesoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5494: Assignment to soc_basesoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5500: Assignment to soc_basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5501: Assignment to soc_basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5504: Assignment to soc_basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5507: Assignment to soc_basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5508: Assignment to soc_basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5510: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5511: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5513: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5514: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5515: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5544: Assignment to soc_basesoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5554: Assignment to vns_basesoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5555: Assignment to vns_basesoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5556: Assignment to vns_basesoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5557: Assignment to vns_basesoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5558: Assignment to vns_basesoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5559: Assignment to vns_basesoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5560: Assignment to vns_basesoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5561: Assignment to vns_basesoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5562: Assignment to soc_basesoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5572: Assignment to vns_basesoc_csrbank1_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5573: Assignment to vns_basesoc_csrbank1_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5588: Assignment to vns_basesoc_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5589: Assignment to vns_basesoc_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5590: Assignment to vns_basesoc_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5591: Assignment to vns_basesoc_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5592: Assignment to vns_basesoc_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5593: Assignment to vns_basesoc_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5594: Assignment to vns_basesoc_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5595: Assignment to vns_basesoc_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5596: Assignment to vns_basesoc_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5597: Assignment to vns_basesoc_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5598: Assignment to vns_basesoc_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5599: Assignment to vns_basesoc_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5600: Assignment to vns_basesoc_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5601: Assignment to vns_basesoc_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5602: Assignment to vns_basesoc_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5603: Assignment to vns_basesoc_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5604: Assignment to vns_basesoc_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5605: Assignment to vns_basesoc_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5606: Assignment to vns_basesoc_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5607: Assignment to vns_basesoc_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5608: Assignment to vns_basesoc_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5609: Assignment to vns_basesoc_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5610: Assignment to vns_basesoc_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5611: Assignment to vns_basesoc_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5612: Assignment to vns_basesoc_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5613: Assignment to vns_basesoc_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5614: Assignment to vns_basesoc_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5615: Assignment to vns_basesoc_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5616: Assignment to vns_basesoc_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5617: Assignment to vns_basesoc_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5618: Assignment to vns_basesoc_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5619: Assignment to vns_basesoc_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5620: Assignment to vns_basesoc_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5621: Assignment to vns_basesoc_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5622: Assignment to vns_basesoc_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5623: Assignment to vns_basesoc_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5624: Assignment to vns_basesoc_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5625: Assignment to vns_basesoc_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5626: Assignment to vns_basesoc_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5627: Assignment to vns_basesoc_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5628: Assignment to vns_basesoc_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5629: Assignment to vns_basesoc_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5630: Assignment to vns_basesoc_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5631: Assignment to vns_basesoc_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5632: Assignment to vns_basesoc_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5633: Assignment to vns_basesoc_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5634: Assignment to vns_basesoc_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5635: Assignment to vns_basesoc_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5636: Assignment to vns_basesoc_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5637: Assignment to vns_basesoc_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5638: Assignment to vns_basesoc_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5639: Assignment to vns_basesoc_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5640: Assignment to vns_basesoc_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5641: Assignment to vns_basesoc_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5642: Assignment to vns_basesoc_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5643: Assignment to vns_basesoc_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5644: Assignment to vns_basesoc_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5645: Assignment to vns_basesoc_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5646: Assignment to vns_basesoc_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5647: Assignment to vns_basesoc_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5648: Assignment to vns_basesoc_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5649: Assignment to vns_basesoc_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5650: Assignment to vns_basesoc_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5651: Assignment to vns_basesoc_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5652: Assignment to vns_basesoc_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5653: Assignment to vns_basesoc_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5654: Assignment to vns_basesoc_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5655: Assignment to vns_basesoc_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5656: Assignment to vns_basesoc_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5657: Assignment to vns_basesoc_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5658: Assignment to vns_basesoc_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5659: Assignment to vns_basesoc_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5660: Assignment to vns_basesoc_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5661: Assignment to vns_basesoc_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5662: Assignment to vns_basesoc_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5663: Assignment to vns_basesoc_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5664: Assignment to vns_basesoc_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5665: Assignment to vns_basesoc_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5666: Assignment to vns_basesoc_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5667: Assignment to vns_basesoc_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5668: Assignment to vns_basesoc_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5669: Assignment to vns_basesoc_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5670: Assignment to vns_basesoc_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5671: Assignment to vns_basesoc_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5672: Assignment to vns_basesoc_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5673: Assignment to vns_basesoc_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5674: Assignment to vns_basesoc_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5675: Assignment to vns_basesoc_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5723: Assignment to vns_basesoc_csrbank3_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5724: Assignment to vns_basesoc_csrbank3_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5753: Assignment to soc_basesoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5769: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5770: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5771: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5772: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5773: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5774: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5775: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5776: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5779: Assignment to soc_basesoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5795: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5796: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5797: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5798: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5799: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5800: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5801: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5802: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5805: Assignment to soc_basesoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5821: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5822: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5823: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5824: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5825: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5826: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5827: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5828: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5831: Assignment to soc_basesoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5847: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5848: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5849: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5850: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5851: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5852: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5853: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5854: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5855: Assignment to soc_basesoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5857: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5858: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5859: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5860: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5861: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5862: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5863: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5864: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5865: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5866: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5867: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5868: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5869: Assignment to vns_basesoc_csrbank4_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5870: Assignment to vns_basesoc_csrbank4_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5947: Assignment to vns_basesoc_csrbank5_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5948: Assignment to vns_basesoc_csrbank5_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5975: Assignment to soc_basesoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5977: Assignment to vns_basesoc_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5978: Assignment to vns_basesoc_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5979: Assignment to vns_basesoc_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5980: Assignment to vns_basesoc_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5981: Assignment to vns_basesoc_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5982: Assignment to vns_basesoc_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5983: Assignment to vns_basesoc_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5984: Assignment to vns_basesoc_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5985: Assignment to soc_basesoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 5986: Assignment to soc_basesoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 6012: Assignment to vns_basesoc_csrbank7_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 6013: Assignment to vns_basesoc_csrbank7_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 6014: Assignment to vns_basesoc_csrbank7_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 6015: Assignment to vns_basesoc_csrbank7_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 6016: Assignment to soc_suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 6017: Assignment to soc_suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 6043: Assignment to vns_basesoc_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 6052: Assignment to vns_basesoc_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 7608: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 7609: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 7574: Assignment to soc_half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 7660: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 7661: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 7701: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 7898: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 9167: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 7645: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <picorv32(CATCH_ILLINSN=1'b1,CATCH_MISALIGN=1'b1,ENABLE_COUNTERS=1'b1,ENABLE_COUNTERS64=1'b1,ENABLE_DIV=1'b1,ENABLE_FAST_MUL=1'b0,ENABLE_IRQ=1'b1,ENABLE_IRQ_QREGS=1'b1,ENABLE_IRQ_TIMER=1'b1,ENABLE_MUL=1'b1,ENABLE_PCPI=1'b0,ENABLE_REGS_16_31=1'b1,ENABLE_REGS_DUALPORT=1'b1,ENABLE_TRACE=1'b0,LATCHED_IRQ=32'b11111111111111111111111111111111,LATCHED_MEM_RDATA=1'b0,MASKED_IRQ=1'b0,PROGADDR_IRQ=5'b10000,PROGADDR_RESET=1'b0,STACKADDR=32'b11111111111111111111111111111111,TWO_CYCLE_ALU=1'b0,TWO_CYCLE_COMPARE=1'b0,TWO_STAGE_SHIFT=1'b1)>.

Elaborating module <picorv32_pcpi_mul>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 2219: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 2227: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 2241: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <picorv32_pcpi_div>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 2427: Result of 63-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 315: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 386: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 600: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 780: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 781: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 782: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 759: Assignment to dbg_valid_insn ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 813: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 814: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 815: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1100: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1164: Assignment to dbg_ascii_state ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1223: Result of 33-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1228: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1230: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1230: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1247: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1247: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1293: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1321: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1376: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1398: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1476: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1522: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1572: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1606: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1606: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1641: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1687: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1709: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1714: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1562: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1739: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1745: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1815: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1815: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1820: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1823: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1823: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1828: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1838: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1838: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1863: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1863: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1880: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1880: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1464: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1374: Assignment to dbg_rs1val ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10464: Size mismatch in connection of port <pcpi_rd>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10469: Assignment to soc_basesoc_picorv329 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10472: Assignment to soc_basesoc_picorv322 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10473: Assignment to soc_basesoc_picorv320 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10474: Assignment to soc_basesoc_picorv323 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10475: Assignment to soc_basesoc_picorv321 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10476: Assignment to soc_basesoc_picorv324 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10480: Assignment to soc_basesoc_picorv326 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10481: Assignment to soc_basesoc_picorv327 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10482: Assignment to soc_basesoc_picorv328 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10483: Assignment to soc_basesoc_picorv325 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10484: Assignment to soc_basesoc_picorv32_trap ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10575: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10578: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10673: Assignment to soc_opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10689: Assignment to soc_suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 10706: Assignment to soc_suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11793: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11807: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11821: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11835: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11849: Assignment to soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11863: Assignment to soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11877: Assignment to soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 11891: Assignment to soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 12027: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" Line 12047: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <mem_la_addr> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <mem_la_wdata> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <mem_la_wstrb> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <pcpi_insn> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <pcpi_rs1> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <pcpi_rs2> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <eoi> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <trace_data> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <trap> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <mem_la_read> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <mem_la_write> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <pcpi_valid> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_picorv32/gateware/top.v" line 10459: Output port <trace_valid> of the instance <picorv32> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <soc_dfi_dfi_p3_rddata_valid> equivalent to <soc_dfi_dfi_p2_rddata_valid> has been removed
    Register <soc_half_rate_phy_record1_cke> equivalent to <soc_half_rate_phy_record0_cke> has been removed
    Register <soc_half_rate_phy_record1_reset_n> equivalent to <soc_half_rate_phy_record0_reset_n> has been removed
    Register <soc_half_rate_phy_record1_odt> equivalent to <soc_half_rate_phy_record0_odt> has been removed
    Register <memadr_1> equivalent to <memadr> has been removed
    Found 1-bit register for signal <soc_half_rate_phy_phase_sel>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_half>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_odt>.
    Found 15-bit register for signal <soc_half_rate_phy_record0_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record0_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cke>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <soc_half_rate_phy_record1_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record1_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_half_rate_phy_postamble>.
    Found 5-bit register for signal <soc_half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <soc_half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <soc_basesoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_basesoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_basesoc_sram_bus_ack>.
    Found 1-bit register for signal <soc_basesoc_interface_we>.
    Found 8-bit register for signal <soc_basesoc_interface_dat_w>.
    Found 14-bit register for signal <soc_basesoc_interface_adr>.
    Found 32-bit register for signal <soc_basesoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <soc_basesoc_bus_wishbone_ack>.
    Found 2-bit register for signal <soc_basesoc_counter>.
    Found 32-bit register for signal <soc_basesoc_value>.
    Found 32-bit register for signal <soc_basesoc_value_status>.
    Found 1-bit register for signal <soc_basesoc_zero_pending>.
    Found 1-bit register for signal <soc_basesoc_zero_old_trigger>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <soc_opsis_i2c_samp_count>.
    Found 1-bit register for signal <soc_opsis_i2c_samp_carry>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_i>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_i>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_r>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_r>.
    Found 4-bit register for signal <soc_opsis_i2c_counter>.
    Found 8-bit register for signal <soc_opsis_i2c_din>.
    Found 1-bit register for signal <soc_opsis_i2c_is_read>.
    Found 1-bit register for signal <soc_opsis_i2c_data_drv>.
    Found 1-bit register for signal <soc_opsis_i2c_data_bit>.
    Found 4-bit register for signal <vns_opsisi2c_state>.
    Found 1-bit register for signal <soc_suart_sink_ready>.
    Found 8-bit register for signal <soc_suart_tx_reg>.
    Found 4-bit register for signal <soc_suart_tx_bitcount>.
    Found 1-bit register for signal <soc_suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_suart_uart_clk_txen>.
    Found 1-bit register for signal <soc_suart_source_valid>.
    Found 1-bit register for signal <soc_suart_rx_r>.
    Found 1-bit register for signal <soc_suart_rx_busy>.
    Found 4-bit register for signal <soc_suart_rx_bitcount>.
    Found 8-bit register for signal <soc_suart_source_payload_data>.
    Found 8-bit register for signal <soc_suart_rx_reg>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_suart_uart_clk_rxen>.
    Found 1-bit register for signal <soc_suart_tx_pending>.
    Found 1-bit register for signal <soc_suart_tx_old_trigger>.
    Found 1-bit register for signal <soc_suart_rx_pending>.
    Found 1-bit register for signal <soc_suart_rx_old_trigger>.
    Found 1-bit register for signal <soc_suart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_suart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_rx_fifo_level0>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 26-bit register for signal <soc_front_panel_count>.
    Found 1-bit register for signal <soc_phase_sys>.
    Found 32-bit register for signal <soc_dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <soc_basesoc_sdram_timer_count>.
    Found 14-bit register for signal <soc_basesoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_basesoc_sdram_generator_done>.
    Found 4-bit register for signal <soc_basesoc_sdram_generator_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine4_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine5_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine6_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine7_state>.
    Found 5-bit register for signal <soc_basesoc_sdram_time0>.
    Found 4-bit register for signal <soc_basesoc_sdram_time1>.
    Found 3-bit register for signal <soc_basesoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_basesoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_basesoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <soc_basesoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <soc_basesoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <soc_basesoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <soc_basesoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <soc_basesoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <soc_basesoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <soc_basesoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready0>.
    Found 1-bit register for signal <vns_new_master_wdata_ready1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 2-bit register for signal <soc_basesoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 1-bit register for signal <vns_basesoc_grant>.
    Found 5-bit register for signal <vns_basesoc_slave_sel_r>.
    Found 17-bit register for signal <vns_basesoc_count>.
    Found 8-bit register for signal <vns_basesoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <vns_basesoc_interface1_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_front_panel_leds_storage_full>.
    Found 1-bit register for signal <vns_basesoc_sel_r>.
    Found 8-bit register for signal <vns_basesoc_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_basesoc_interface3_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_opsis_i2c_master_storage_full>.
    Found 1-bit register for signal <soc_opsis_i2c_fx2_reset_storage_full>.
    Found 8-bit register for signal <soc_opsis_i2c_shift_reg_storage_full>.
    Found 2-bit register for signal <soc_opsis_i2c_status_storage_full>.
    Found 7-bit register for signal <soc_opsis_i2c_slave_addr_storage_full>.
    Found 1-bit register for signal <soc_opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <vns_opsisi2c_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_basesoc_sdram_storage_full>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <soc_basesoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <soc_basesoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <soc_basesoc_sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <soc_basesoc_sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 8-bit register for signal <vns_basesoc_interface5_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<0>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<0>>.
    Found 1-bit register for signal <soc_basesoc_en_storage_full>.
    Found 1-bit register for signal <soc_basesoc_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface7_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_suart_eventmanager_storage_full>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <soc_phase_sel>.
    Found 1-bit register for signal <soc_phase_sys2x>.
    Found 1-bit register for signal <soc_wr_data_en_d>.
    Found 2-bit register for signal <soc_rddata_valid>.
    Found 32-bit register for signal <soc_rddata0>.
    Found 32-bit register for signal <soc_rddata1>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sys>.
    Found 1-bit register for signal <soc_half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <soc_half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <soc_half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <soc_half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <soc_half_rate_phy_rddata_sr>.
    Found 13-bit register for signal <memadr>.
    Found 3-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 9-bit register for signal <memadr_3>.
    Found 11-bit register for signal <soc_crg_por>.
    Found finite state machine <FSM_0> for signal <vns_opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <soc_basesoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <soc_basesoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 19                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_1613_OUT> created at line 7567.
    Found 32-bit subtractor for signal <soc_basesoc_value[31]_GND_1_o_sub_1642_OUT> created at line 7683.
    Found 5-bit subtractor for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_sub_1702_OUT> created at line 7856.
    Found 5-bit subtractor for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_sub_1711_OUT> created at line 7878.
    Found 26-bit subtractor for signal <soc_front_panel_count[25]_GND_1_o_sub_1735_OUT> created at line 7925.
    Found 9-bit subtractor for signal <soc_basesoc_sdram_timer_count[8]_GND_1_o_sub_1743_OUT> created at line 7956.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1764_OUT> created at line 8014.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_1768_OUT> created at line 8037.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_1772_OUT> created at line 8052.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_1776_OUT> created at line 8067.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1788_OUT> created at line 8094.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_1792_OUT> created at line 8117.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_1796_OUT> created at line 8132.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_1800_OUT> created at line 8147.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1812_OUT> created at line 8174.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_1816_OUT> created at line 8197.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_1820_OUT> created at line 8212.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_1824_OUT> created at line 8227.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1836_OUT> created at line 8254.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_1840_OUT> created at line 8277.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_1844_OUT> created at line 8292.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_1848_OUT> created at line 8307.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1860_OUT> created at line 8334.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_1864_OUT> created at line 8357.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_1868_OUT> created at line 8372.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_1872_OUT> created at line 8387.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1884_OUT> created at line 8414.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_1888_OUT> created at line 8437.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_1892_OUT> created at line 8452.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_1896_OUT> created at line 8467.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1908_OUT> created at line 8494.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_1912_OUT> created at line 8517.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_1916_OUT> created at line 8532.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_1920_OUT> created at line 8547.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1932_OUT> created at line 8574.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_1936_OUT> created at line 8597.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_1940_OUT> created at line 8612.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_1944_OUT> created at line 8627.
    Found 5-bit subtractor for signal <soc_basesoc_sdram_time0[4]_GND_1_o_sub_1948_OUT> created at line 8638.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_time1[3]_GND_1_o_sub_1951_OUT> created at line 8645.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_twtrcon_count[2]_GND_1_o_sub_2075_OUT> created at line 9199.
    Found 17-bit subtractor for signal <vns_basesoc_count[16]_GND_1_o_sub_2140_OUT> created at line 9307.
    Found 2-bit adder for signal <n6099> created at line 5154.
    Found 2-bit adder for signal <soc_basesoc_sdram_tfawcon_count> created at line 5154.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_sel_PWR_1_o_add_1618_OUT<0>> created at line 7578.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_half_PWR_1_o_add_1619_OUT<0>> created at line 7580.
    Found 32-bit adder for signal <soc_basesoc_ctrl_bus_errors[31]_GND_1_o_add_1630_OUT> created at line 7648.
    Found 2-bit adder for signal <soc_basesoc_counter[1]_GND_1_o_add_1637_OUT> created at line 7673.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_1646_OUT> created at line 7699.
    Found 4-bit adder for signal <n6113> created at line 7706.
    Found 4-bit adder for signal <soc_opsis_i2c_counter[3]_GND_1_o_add_1653_OUT> created at line 7720.
    Found 4-bit adder for signal <soc_suart_tx_bitcount[3]_GND_1_o_add_1667_OUT> created at line 7771.
    Found 33-bit adder for signal <n6119> created at line 7787.
    Found 4-bit adder for signal <soc_suart_rx_bitcount[3]_GND_1_o_add_1679_OUT> created at line 7800.
    Found 33-bit adder for signal <n6123> created at line 7819.
    Found 4-bit adder for signal <soc_suart_tx_fifo_produce[3]_GND_1_o_add_1695_OUT> created at line 7845.
    Found 4-bit adder for signal <soc_suart_tx_fifo_consume[3]_GND_1_o_add_1697_OUT> created at line 7848.
    Found 5-bit adder for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_add_1699_OUT> created at line 7852.
    Found 4-bit adder for signal <soc_suart_rx_fifo_produce[3]_GND_1_o_add_1704_OUT> created at line 7867.
    Found 4-bit adder for signal <soc_suart_rx_fifo_consume[3]_GND_1_o_add_1706_OUT> created at line 7870.
    Found 5-bit adder for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_add_1708_OUT> created at line 7874.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_1716_OUT> created at line 7890.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_1729_OUT> created at line 7916.
    Found 4-bit adder for signal <soc_basesoc_sdram_generator_counter[3]_GND_1_o_add_1751_OUT> created at line 7986.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1757_OUT> created at line 8003.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1759_OUT> created at line 8006.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1761_OUT> created at line 8010.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1781_OUT> created at line 8083.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1783_OUT> created at line 8086.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1785_OUT> created at line 8090.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1805_OUT> created at line 8163.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1807_OUT> created at line 8166.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1809_OUT> created at line 8170.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1829_OUT> created at line 8243.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1831_OUT> created at line 8246.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1833_OUT> created at line 8250.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1853_OUT> created at line 8323.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1855_OUT> created at line 8326.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_1857_OUT> created at line 8330.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1877_OUT> created at line 8403.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1879_OUT> created at line 8406.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_1881_OUT> created at line 8410.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1901_OUT> created at line 8483.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1903_OUT> created at line 8486.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_1905_OUT> created at line 8490.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1925_OUT> created at line 8563.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1927_OUT> created at line 8566.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_1929_OUT> created at line 8570.
    Found 1-bit adder for signal <soc_basesoc_sdram_trrdcon_count_GND_1_o_add_2069_OUT<0>> created at line 9160.
    Found 25-bit adder for signal <n6195> created at line 9210.
    Found 24-bit adder for signal <soc_basesoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2079_OUT> created at line 9219.
    Found 24-bit adder for signal <soc_basesoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2081_OUT> created at line 9222.
    Found 4-bit adder for signal <soc_half_rate_phy_bitslip_cnt[3]_GND_1_o_add_2527_OUT> created at line 10405.
    Found 32-bit 4-to-1 multiplexer for signal <soc_basesoc_interface0_wb_sdram_dat_r> created at line 5316.
    Found 1-bit 3-to-1 multiplexer for signal <soc_basesoc_ack> created at line 5415.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed0> created at line 6128.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed1> created at line 6157.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed3> created at line 6215.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed4> created at line 6244.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed0> created at line 6302.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed1> created at line 6331.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed2> created at line 6360.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed6> created at line 6389.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed7> created at line 6418.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed9> created at line 6476.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed10> created at line 6505.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed3> created at line 6563.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed4> created at line 6592.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed5> created at line 6621.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed8> created at line 7082.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed9> created at line 7099.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed10> created at line 7116.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed11> created at line 7133.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed12> created at line 7150.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed13> created at line 7167.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed15> created at line 7201.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed16> created at line 7218.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed17> created at line 7235.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed18> created at line 7252.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed19> created at line 7269.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed20> created at line 7286.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed21> created at line 7303.
    Found 8-bit 12-to-1 multiplexer for signal <vns_basesoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_2142_OUT> created at line 9314.
    Found 8-bit 8-to-1 multiplexer for signal <vns_basesoc_interface3_bank_bus_adr[2]_GND_1_o_wide_mux_2149_OUT> created at line 9512.
    Found 8-bit 63-to-1 multiplexer for signal <vns_basesoc_interface4_bank_bus_adr[5]_GND_1_o_wide_mux_2157_OUT> created at line 9568.
    Found 8-bit 4-to-1 multiplexer for signal <vns_basesoc_interface5_bank_bus_adr[1]_GND_1_o_wide_mux_2168_OUT> created at line 9872.
    Found 8-bit 21-to-1 multiplexer for signal <vns_basesoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2171_OUT> created at line 9894.
    Found 8-bit 7-to-1 multiplexer for signal <vns_basesoc_interface7_bank_bus_adr[2]_GND_1_o_wide_mux_2173_OUT> created at line 9984.
    Found 1-bit 8-to-1 multiplexer for signal <_n10006> created at line 7735.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 10672
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 10709
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 10709
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 10709
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 10709
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 11944
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 11947
    Found 7-bit comparator equal for signal <soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_27_o> created at line 2731
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_row_hit> created at line 3690
    Found 14-bit comparator not equal for signal <n0496> created at line 3706
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_row_hit> created at line 3852
    Found 14-bit comparator not equal for signal <n0588> created at line 3868
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_row_hit> created at line 4014
    Found 14-bit comparator not equal for signal <n0675> created at line 4030
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_row_hit> created at line 4176
    Found 14-bit comparator not equal for signal <n0762> created at line 4192
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine4_row_hit> created at line 4338
    Found 14-bit comparator not equal for signal <n0849> created at line 4354
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine5_row_hit> created at line 4500
    Found 14-bit comparator not equal for signal <n0936> created at line 4516
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine6_row_hit> created at line 4662
    Found 14-bit comparator not equal for signal <n1023> created at line 4678
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine7_row_hit> created at line 4824
    Found 14-bit comparator not equal for signal <n1110> created at line 4840
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_598_o> created at line 5035
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_599_o> created at line 5035
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_600_o> created at line 5036
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_601_o> created at line 5036
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_602_o> created at line 5037
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_603_o> created at line 5037
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_604_o> created at line 5038
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_605_o> created at line 5038
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine4_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_606_o> created at line 5039
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine4_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_607_o> created at line 5039
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine5_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_608_o> created at line 5040
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine5_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_609_o> created at line 5040
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine6_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_610_o> created at line 5041
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine6_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_611_o> created at line 5041
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine7_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_612_o> created at line 5042
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine7_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_613_o> created at line 5042
    Found 23-bit comparator equal for signal <soc_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o> created at line 5351
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_1609_o> created at line 7557
    Found 1-bit comparator equal for signal <soc_half_rate_phy_phase_half_soc_half_rate_phy_phase_sys_equal_1618_o> created at line 7575
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_1646_o> created at line 7698
    Found 1-bit comparator equal for signal <soc_phase_sys2x_soc_phase_sys_equal_2526_o> created at line 10390
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_2589_o> created at line 10667
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    Summary:
	inferred  15 RAM(s).
	inferred  83 Adder/Subtractor(s).
	inferred 2207 D-type flip-flop(s).
	inferred  39 Comparator(s).
	inferred 1287 Multiplexer(s).
	inferred   7 Tristate(s).
	inferred  15 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <picorv32>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v".
        ENABLE_COUNTERS = 1'b1
        ENABLE_COUNTERS64 = 1'b1
        ENABLE_REGS_16_31 = 1'b1
        ENABLE_REGS_DUALPORT = 1'b1
        LATCHED_MEM_RDATA = 1'b0
        TWO_STAGE_SHIFT = 1'b1
        BARREL_SHIFTER = 1'b0
        TWO_CYCLE_COMPARE = 1'b0
        TWO_CYCLE_ALU = 1'b0
        COMPRESSED_ISA = 1'b0
        CATCH_MISALIGN = 1'b1
        CATCH_ILLINSN = 1'b1
        ENABLE_PCPI = 1'b0
        ENABLE_MUL = 1'b1
        ENABLE_FAST_MUL = 1'b0
        ENABLE_DIV = 1'b1
        ENABLE_IRQ = 1'b1
        ENABLE_IRQ_QREGS = 1'b1
        ENABLE_IRQ_TIMER = 1'b1
        ENABLE_TRACE = 1'b0
        REGS_INIT_ZERO = 1'b0
        MASKED_IRQ = 32'b00000000000000000000000000000000
        LATCHED_IRQ = 32'b11111111111111111111111111111111
        PROGADDR_RESET = 32'b00000000000000000000000000000000
        PROGADDR_IRQ = 32'b00000000000000000000000000010000
        STACKADDR = 32'b11111111111111111111111111111111
WARNING:Xst:647 - Input <pcpi_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcpi_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcpi_wait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcpi_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <mem_rdata_q>.
    Found 2-bit register for signal <mem_state>.
    Found 1-bit register for signal <mem_valid>.
    Found 32-bit register for signal <mem_addr>.
    Found 4-bit register for signal <mem_wstrb>.
    Found 32-bit register for signal <mem_wdata>.
    Found 1-bit register for signal <mem_instr>.
    Found 1-bit register for signal <is_lui_auipc_jal>.
    Found 1-bit register for signal <is_lui_auipc_jal_jalr_addi_add_sub>.
    Found 1-bit register for signal <is_slti_blt_slt>.
    Found 1-bit register for signal <is_sltiu_bltu_sltu>.
    Found 1-bit register for signal <is_lbu_lhu_lw>.
    Found 1-bit register for signal <is_compare>.
    Found 1-bit register for signal <instr_lui>.
    Found 1-bit register for signal <instr_auipc>.
    Found 1-bit register for signal <instr_jal>.
    Found 1-bit register for signal <instr_jalr>.
    Found 1-bit register for signal <instr_retirq>.
    Found 1-bit register for signal <instr_waitirq>.
    Found 1-bit register for signal <is_beq_bne_blt_bge_bltu_bgeu>.
    Found 1-bit register for signal <is_lb_lh_lw_lbu_lhu>.
    Found 1-bit register for signal <is_sb_sh_sw>.
    Found 1-bit register for signal <is_alu_reg_imm>.
    Found 1-bit register for signal <is_alu_reg_reg>.
    Found 32-bit register for signal <decoded_imm_uj>.
    Found 6-bit register for signal <decoded_rd>.
    Found 6-bit register for signal <decoded_rs1>.
    Found 6-bit register for signal <decoded_rs2>.
    Found 1-bit register for signal <compressed_instr>.
    Found 32-bit register for signal <pcpi_insn>.
    Found 1-bit register for signal <instr_beq>.
    Found 1-bit register for signal <instr_bne>.
    Found 1-bit register for signal <instr_blt>.
    Found 1-bit register for signal <instr_bge>.
    Found 1-bit register for signal <instr_bltu>.
    Found 1-bit register for signal <instr_bgeu>.
    Found 1-bit register for signal <instr_lb>.
    Found 1-bit register for signal <instr_lh>.
    Found 1-bit register for signal <instr_lw>.
    Found 1-bit register for signal <instr_lbu>.
    Found 1-bit register for signal <instr_lhu>.
    Found 1-bit register for signal <instr_sb>.
    Found 1-bit register for signal <instr_sh>.
    Found 1-bit register for signal <instr_sw>.
    Found 1-bit register for signal <instr_addi>.
    Found 1-bit register for signal <instr_slti>.
    Found 1-bit register for signal <instr_sltiu>.
    Found 1-bit register for signal <instr_xori>.
    Found 1-bit register for signal <instr_ori>.
    Found 1-bit register for signal <instr_andi>.
    Found 1-bit register for signal <instr_slli>.
    Found 1-bit register for signal <instr_srli>.
    Found 1-bit register for signal <instr_srai>.
    Found 1-bit register for signal <instr_add>.
    Found 1-bit register for signal <instr_sub>.
    Found 1-bit register for signal <instr_sll>.
    Found 1-bit register for signal <instr_slt>.
    Found 1-bit register for signal <instr_sltu>.
    Found 1-bit register for signal <instr_xor>.
    Found 1-bit register for signal <instr_srl>.
    Found 1-bit register for signal <instr_sra>.
    Found 1-bit register for signal <instr_or>.
    Found 1-bit register for signal <instr_and>.
    Found 1-bit register for signal <instr_rdcycle>.
    Found 1-bit register for signal <instr_rdcycleh>.
    Found 1-bit register for signal <instr_rdinstr>.
    Found 1-bit register for signal <instr_rdinstrh>.
    Found 1-bit register for signal <instr_ecall_ebreak>.
    Found 1-bit register for signal <instr_getq>.
    Found 1-bit register for signal <instr_setq>.
    Found 1-bit register for signal <instr_maskirq>.
    Found 1-bit register for signal <instr_timer>.
    Found 1-bit register for signal <is_slli_srli_srai>.
    Found 1-bit register for signal <is_jalr_addi_slti_sltiu_xori_ori_andi>.
    Found 1-bit register for signal <is_sll_srl_sra>.
    Found 32-bit register for signal <decoded_imm>.
    Found 1-bit register for signal <trap>.
    Found 5-bit register for signal <reg_sh>.
    Found 32-bit register for signal <reg_out>.
    Found 32-bit register for signal <alu_out_q>.
    Found 4-bit register for signal <pcpi_timeout_counter>.
    Found 1-bit register for signal <pcpi_timeout>.
    Found 64-bit register for signal <count_cycle>.
    Found 32-bit register for signal <timer>.
    Found 1-bit register for signal <decoder_trigger>.
    Found 1-bit register for signal <decoder_pseudo_trigger>.
    Found 1-bit register for signal <do_waitirq>.
    Found 32-bit register for signal <reg_pc>.
    Found 32-bit register for signal <reg_next_pc>.
    Found 64-bit register for signal <count_instr>.
    Found 1-bit register for signal <latched_store>.
    Found 1-bit register for signal <latched_stalu>.
    Found 1-bit register for signal <latched_branch>.
    Found 1-bit register for signal <latched_is_lu>.
    Found 1-bit register for signal <latched_is_lh>.
    Found 1-bit register for signal <latched_is_lb>.
    Found 1-bit register for signal <pcpi_valid>.
    Found 1-bit register for signal <irq_active>.
    Found 1-bit register for signal <irq_delay>.
    Found 32-bit register for signal <irq_mask>.
    Found 2-bit register for signal <irq_state>.
    Found 32-bit register for signal <eoi>.
    Found 8-bit register for signal <cpu_state>.
    Found 1-bit register for signal <mem_do_rinst>.
    Found 2-bit register for signal <mem_wordsize>.
    Found 6-bit register for signal <latched_rd>.
    Found 1-bit register for signal <latched_compr>.
    Found 1-bit register for signal <mem_do_prefetch>.
    Found 32-bit register for signal <reg_op1>.
    Found 32-bit register for signal <reg_op2>.
    Found 1-bit register for signal <mem_do_rdata>.
    Found 1-bit register for signal <mem_do_wdata>.
    Found 32-bit register for signal <irq_pending>.
    Found finite state machine <FSM_16> for signal <irq_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetn_INV_542_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State 00010000 is never reached in FSM <cpu_state>.
    Found finite state machine <FSM_15> for signal <cpu_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 464                                            |
    | Inputs             | 40                                             |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetn (negative)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 01000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <reg_op1[31]_reg_op2[31]_sub_308_OUT> created at line 1218.
    Found 32-bit subtractor for signal <timer[31]_GND_2_o_sub_379_OUT> created at line 1417.
    Found 32-bit adder for signal <reg_op1[31]_reg_op2[31]_add_308_OUT> created at line 1218.
    Found 32-bit adder for signal <reg_pc[31]_GND_2_o_add_337_OUT> created at line 1295.
    Found 64-bit adder for signal <count_cycle[63]_GND_2_o_add_372_OUT> created at line 1405.
    Found 32-bit adder for signal <PWR_11_o_GND_2_o_add_412_OUT> created at line 1538.
    Found 64-bit adder for signal <count_instr[63]_GND_2_o_add_413_OUT> created at line 1542.
    Found 32-bit adder for signal <PWR_11_o_decoded_imm_uj[31]_add_414_OUT> created at line 1547.
    Found 32-bit adder for signal <reg_pc[31]_decoded_imm[31]_add_496_OUT> created at line 1784.
    Found 32-bit adder for signal <reg_op1[31]_decoded_imm[31]_add_522_OUT> created at line 1847.
    Found 4-bit subtractor for signal <GND_2_o_GND_2_o_sub_369_OUT<3:0>> created at line 1398.
    Found 5-bit subtractor for signal <GND_2_o_GND_2_o_sub_507_OUT<4:0>> created at line 1820.
    Found 5-bit subtractor for signal <GND_2_o_GND_2_o_sub_512_OUT<4:0>> created at line 1828.
    Found 4-bit shifter logical left for signal <GND_2_o_reg_op1[1]_shift_left_27_OUT> created at line 402
WARNING:Xst:3035 - Index value(s) does not match array range for signal <cpuregs>, simulation mismatch.
    Found 36x32-bit dual-port RAM <Mram_cpuregs> for signal <cpuregs>.
    Found 32-bit 4-to-1 multiplexer for signal <reg_op1[1]_GND_2_o_wide_mux_28_OUT> created at line 403.
    Found 32-bit 3-to-1 multiplexer for signal <mem_la_wdata> created at line 386.
    Found 4-bit 3-to-1 multiplexer for signal <mem_la_wstrb> created at line 386.
    Found 32-bit 3-to-1 multiplexer for signal <mem_rdata_word> created at line 386.
    Found 2-bit 4-to-1 multiplexer for signal <mem_state[1]_mem_state[1]_wide_mux_53_OUT> created at line 564.
    Found 32-bit comparator equal for signal <alu_eq> created at line 1219
    Found 32-bit comparator greater for signal <alu_lts> created at line 1220
    Found 32-bit comparator greater for signal <alu_ltu> created at line 1221
    Found 5-bit comparator lessequal for signal <n0607> created at line 1813
    WARNING:Xst:2404 -  FFs/Latches <trace_valid<0:0>> (without init value) have a constant value of 0 in block <picorv32>.
    WARNING:Xst:2404 -  FFs/Latches <trace_data<1:36>> (without init value) have a constant value of X in block <picorv32>.
    Summary:
	inferred   2 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred 765 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred 106 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   2 Finite State Machine(s).
Unit <picorv32> synthesized.

Synthesizing Unit <picorv32_pcpi_mul>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v".
        STEPS_AT_ONCE = 1
        CARRY_CHAIN = 4
WARNING:Xst:647 - Input <pcpi_insn<11:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcpi_insn<24:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <pcpi_ready> equivalent to <pcpi_wr> has been removed
    Found 1-bit register for signal <instr_mulh>.
    Found 1-bit register for signal <instr_mulhsu>.
    Found 1-bit register for signal <instr_mulhu>.
    Found 1-bit register for signal <pcpi_wait>.
    Found 1-bit register for signal <pcpi_wait_q>.
    Found 1-bit register for signal <mul_finish>.
    Found 1-bit register for signal <mul_waiting>.
    Found 64-bit register for signal <rs1>.
    Found 64-bit register for signal <rs2>.
    Found 64-bit register for signal <rd>.
    Found 64-bit register for signal <rdx>.
    Found 7-bit register for signal <mul_counter>.
    Found 1-bit register for signal <pcpi_wr>.
    Found 32-bit register for signal <pcpi_rd>.
    Found 1-bit register for signal <instr_mul>.
    Found 5-bit adder for signal <n0230> created at line 2193.
    Found 5-bit adder for signal <n0121> created at line 2193.
    Found 5-bit adder for signal <n0236> created at line 2193.
    Found 5-bit adder for signal <n0120> created at line 2193.
    Found 5-bit adder for signal <n0242> created at line 2193.
    Found 5-bit adder for signal <n0119> created at line 2193.
    Found 5-bit adder for signal <n0248> created at line 2193.
    Found 5-bit adder for signal <n0118> created at line 2193.
    Found 5-bit adder for signal <n0254> created at line 2193.
    Found 5-bit adder for signal <n0117> created at line 2193.
    Found 5-bit adder for signal <n0260> created at line 2193.
    Found 5-bit adder for signal <n0116> created at line 2193.
    Found 5-bit adder for signal <n0266> created at line 2193.
    Found 5-bit adder for signal <n0115> created at line 2193.
    Found 5-bit adder for signal <n0272> created at line 2193.
    Found 5-bit adder for signal <n0114> created at line 2193.
    Found 5-bit adder for signal <n0278> created at line 2193.
    Found 5-bit adder for signal <n0113> created at line 2193.
    Found 5-bit adder for signal <n0284> created at line 2193.
    Found 5-bit adder for signal <n0112> created at line 2193.
    Found 5-bit adder for signal <n0290> created at line 2193.
    Found 5-bit adder for signal <n0111> created at line 2193.
    Found 5-bit adder for signal <n0296> created at line 2193.
    Found 5-bit adder for signal <n0110> created at line 2193.
    Found 5-bit adder for signal <n0302> created at line 2193.
    Found 5-bit adder for signal <n0109> created at line 2193.
    Found 5-bit adder for signal <n0308> created at line 2193.
    Found 5-bit adder for signal <n0108> created at line 2193.
    Found 5-bit adder for signal <n0314> created at line 2193.
    Found 5-bit adder for signal <n0107> created at line 2193.
    Found 5-bit adder for signal <n0320> created at line 2193.
    Found 5-bit adder for signal <n0106> created at line 2193.
    Found 7-bit subtractor for signal <GND_3_o_GND_3_o_sub_55_OUT<6:0>> created at line 2227.
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred 304 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <picorv32_pcpi_mul> synthesized.

Synthesizing Unit <picorv32_pcpi_div>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v".
WARNING:Xst:647 - Input <pcpi_insn<11:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcpi_insn<24:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <pcpi_wr> equivalent to <pcpi_ready> has been removed
    Found 1-bit register for signal <instr_divu>.
    Found 1-bit register for signal <instr_rem>.
    Found 1-bit register for signal <instr_remu>.
    Found 1-bit register for signal <pcpi_wait>.
    Found 1-bit register for signal <pcpi_wait_q>.
    Found 1-bit register for signal <pcpi_ready>.
    Found 32-bit register for signal <pcpi_rd>.
    Found 1-bit register for signal <running>.
    Found 32-bit register for signal <dividend>.
    Found 63-bit register for signal <divisor>.
    Found 1-bit register for signal <outsign>.
    Found 32-bit register for signal <quotient>.
    Found 32-bit register for signal <quotient_msk>.
    Found 1-bit register for signal <instr_div>.
    Found 32-bit subtractor for signal <pcpi_rs1[31]_unary_minus_15_OUT> created at line 2402.
    Found 63-bit subtractor for signal <GND_4_o_unary_minus_17_OUT> created at line 2403.
    Found 32-bit subtractor for signal <quotient[31]_unary_minus_22_OUT> created at line 2421.
    Found 32-bit subtractor for signal <dividend[31]_unary_minus_24_OUT> created at line 2423.
    Found 32-bit subtractor for signal <GND_4_o_divisor[62]_sub_28_OUT<31:0>> created at line 2427.
    Found 1-bit comparator not equal for signal <n0034> created at line 2404
    Found 63-bit comparator greater for signal <n0050> created at line 2426
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 200 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <picorv32_pcpi_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 16x10-bit dual-port RAM                               : 2
 36x32-bit dual-port RAM                               : 2
 512x128-bit dual-port RAM                             : 1
 512x24-bit dual-port RAM                              : 1
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 130
 1-bit adder                                           : 3
 11-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
 2-bit adder                                           : 4
 2-bit subtractor                                      : 16
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 26-bit subtractor                                     : 1
 3-bit adder                                           : 16
 3-bit subtractor                                      : 9
 32-bit adder                                          : 6
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 4
 33-bit adder                                          : 2
 4-bit adder                                           : 10
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 2
 5-bit adder                                           : 32
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 2
 63-bit subtractor                                     : 1
 64-bit adder                                          : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 528
 1-bit register                                        : 285
 10-bit register                                       : 2
 11-bit register                                       : 1
 13-bit register                                       : 1
 14-bit register                                       : 12
 15-bit register                                       : 3
 17-bit register                                       : 1
 2-bit register                                        : 25
 21-bit register                                       : 8
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 41
 32-bit register                                       : 38
 4-bit register                                        : 29
 5-bit register                                        : 6
 57-bit register                                       : 1
 6-bit register                                        : 10
 63-bit register                                       : 1
 64-bit register                                       : 7
 7-bit register                                        : 3
 8-bit register                                        : 44
 9-bit register                                        : 2
# Comparators                                          : 45
 1-bit comparator equal                                : 18
 1-bit comparator not equal                            : 1
 11-bit comparator greater                             : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 23-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 5-bit comparator lessequal                            : 1
 63-bit comparator greater                             : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1416
 1-bit 2-to-1 multiplexer                              : 1215
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 9
 1-bit 8-to-1 multiplexer                              : 13
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 23
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 14
 3-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 56
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 11
 4-bit 3-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 4
 63-bit 2-to-1 multiplexer                             : 2
 64-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 20
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1
# Tristates                                            : 7
 1-bit tristate buffer                                 : 7
# FSMs                                                 : 17
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <decoded_rd<5:5>> (without init value) have a constant value of 0 in block <picorv32>.
WARNING:Xst:2404 -  FFs/Latches <decoded_rs2<5:5>> (without init value) have a constant value of 0 in block <picorv32>.
WARNING:Xst:2404 -  FFs/Latches <rdx<63:61>> (without init value) have a constant value of 0 in block <picorv32_pcpi_mul>.

Synthesizing (advanced) Unit <picorv32>.
The following registers are absorbed into counter <count_cycle>: 1 register on signal <count_cycle>.
The following registers are absorbed into counter <count_instr>: 1 register on signal <count_instr>.
The following registers are absorbed into counter <pcpi_timeout_counter>: 1 register on signal <pcpi_timeout_counter>.
INFO:Xst:3226 - The RAM <Mram_cpuregs> will be implemented as a BLOCK RAM, absorbing the following register(s): <decoded_rs1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 36-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <latched_rd>    |          |
    |     diA            | connected to signal <cpuregs_wrdata> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 36-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <mem_rdata_latched[6]_PWR_11_o_mux_175_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cpuregs1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 36-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <latched_rd>    |          |
    |     diA            | connected to signal <cpuregs_wrdata> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 36-word x 32-bit                    |          |
    |     addrB          | connected to signal <("0",decoded_rs2)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <picorv32> synthesized (advanced).

Synthesizing (advanced) Unit <picorv32_pcpi_mul>.
The following registers are absorbed into counter <mul_counter>: 1 register on signal <mul_counter>.
Unit <picorv32_pcpi_mul> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <soc_front_panel_count>: 1 register on signal <soc_front_panel_count>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_half>: 1 register on signal <soc_half_rate_phy_phase_half>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_sel>: 1 register on signal <soc_half_rate_phy_phase_sel>.
The following registers are absorbed into counter <soc_half_rate_phy_bitslip_cnt>: 1 register on signal <soc_half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_basesoc_sdram_timer_count>: 1 register on signal <soc_basesoc_sdram_timer_count>.
The following registers are absorbed into counter <soc_basesoc_ctrl_bus_errors>: 1 register on signal <soc_basesoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_basesoc_counter>: 1 register on signal <soc_basesoc_counter>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_suart_tx_bitcount>: 1 register on signal <soc_suart_tx_bitcount>.
The following registers are absorbed into counter <soc_suart_rx_bitcount>: 1 register on signal <soc_suart_rx_bitcount>.
The following registers are absorbed into counter <soc_suart_tx_fifo_produce>: 1 register on signal <soc_suart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_tx_fifo_level0>: 1 register on signal <soc_suart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_suart_tx_fifo_consume>: 1 register on signal <soc_suart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_rx_fifo_produce>: 1 register on signal <soc_suart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_rx_fifo_consume>: 1 register on signal <soc_suart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_rx_fifo_level0>: 1 register on signal <soc_suart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_twtrcon_count>: 1 register on signal <soc_basesoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_basesoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_basesoc_sdram_bandwidth_nreads>: 1 register on signal <soc_basesoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_time0>: 1 register on signal <soc_basesoc_sdram_time0>.
The following registers are absorbed into counter <soc_basesoc_sdram_time1>: 1 register on signal <soc_basesoc_sdram_time1>.
The following registers are absorbed into counter <soc_basesoc_sdram_trrdcon_count>: 1 register on signal <soc_basesoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <vns_basesoc_count>: 1 register on signal <vns_basesoc_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <soc_basesoc_picorv32_mem_addr<12:4>> |          |
    |     diA            | connected to signal <soc_basesoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_basesoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <soc_basesoc_picorv32_mem_addr<14:2>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45> |          |
    |     doA            | connected to signal <soc_basesoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_tag_port_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_picorv32_mem_addr<12:4>> |          |
    |     diA            | connected to signal <(soc_basesoc_tag_di_dirty,"0000",soc_basesoc_picorv32_mem_addr<31:13>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_basesoc_picorv32_mem_addr<14:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <soc_basesoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 16x10-bit dual-port distributed RAM                   : 2
 36x32-bit dual-port block RAM                         : 1
 36x32-bit dual-port distributed RAM                   : 1
 512x128-bit single-port block RAM                     : 1
 512x24-bit single-port block RAM                      : 1
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 51
 2-bit adder carry in                                  : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 5
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 4
 33-bit adder                                          : 2
 4-bit adder                                           : 3
 4-bit adder carry in                                  : 1
 5-bit adder                                           : 30
 5-bit subtractor                                      : 1
 63-bit subtractor                                     : 1
 8-bit adder                                           : 1
# Counters                                             : 77
 1-bit up counter                                      : 3
 11-bit down counter                                   : 1
 17-bit down counter                                   : 1
 2-bit down counter                                    : 16
 2-bit up counter                                      : 2
 24-bit up counter                                     : 2
 26-bit down counter                                   : 1
 3-bit down counter                                    : 9
 3-bit up counter                                      : 16
 32-bit up counter                                     : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 64-bit up counter                                     : 2
 7-bit down counter                                    : 1
 7-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Registers                                            : 2970
 Flip-Flops                                            : 2970
# Comparators                                          : 45
 1-bit comparator equal                                : 18
 1-bit comparator not equal                            : 1
 11-bit comparator greater                             : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 23-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 5-bit comparator lessequal                            : 1
 63-bit comparator greater                             : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1602
 1-bit 2-to-1 multiplexer                              : 1415
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 37
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 13
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 12
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 9
 4-bit 3-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 4
 63-bit 2-to-1 multiplexer                             : 2
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 16
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 17
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <compressed_instr> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decoded_imm_uj_0> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <latched_compr> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdx_30> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_31> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_33> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_34> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_35> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_37> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_38> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_39> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_41> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_42> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_43> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_45> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_46> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_47> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_49> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_50> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_51> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_53> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_54> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_55> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_57> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_58> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_59> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_0> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_1> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_2> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_3> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_5> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_6> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_7> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_9> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_10> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_11> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_13> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_14> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_15> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_17> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_18> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_19> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_21> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_22> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_23> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_25> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_26> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_27> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_29> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <decoded_imm_uj_11> in Unit <picorv32> is equivalent to the following FF/Latch, which will be removed : <decoded_rs2_0> 
INFO:Xst:2261 - The FF/Latch <decoded_imm_uj_1> in Unit <picorv32> is equivalent to the following FF/Latch, which will be removed : <decoded_rs2_1> 
INFO:Xst:2261 - The FF/Latch <decoded_imm_uj_2> in Unit <picorv32> is equivalent to the following FF/Latch, which will be removed : <decoded_rs2_2> 
INFO:Xst:2261 - The FF/Latch <decoded_imm_uj_3> in Unit <picorv32> is equivalent to the following FF/Latch, which will be removed : <decoded_rs2_3> 
INFO:Xst:2261 - The FF/Latch <decoded_imm_uj_4> in Unit <picorv32> is equivalent to the following FF/Latch, which will be removed : <decoded_rs2_4> 
INFO:Xst:2261 - The FF/Latch <decoded_imm_uj_20> in Unit <picorv32> is equivalent to the following 11 FFs/Latches, which will be removed : <decoded_imm_uj_21> <decoded_imm_uj_22> <decoded_imm_uj_23> <decoded_imm_uj_24> <decoded_imm_uj_25> <decoded_imm_uj_26> <decoded_imm_uj_27> <decoded_imm_uj_28> <decoded_imm_uj_29> <decoded_imm_uj_30> <decoded_imm_uj_31> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <soc_rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <soc_dfi_dfi_p1_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_dfi_dfi_p0_rddata_valid> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <vns_litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <soc_basesoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <soc_basesoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <picorv32/FSM_15> on signal <cpu_state[1:7]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 10000000 | 0000001
 01000000 | 0000010
 00100000 | 0000100
 00010000 | unreached
 00001000 | 0001000
 00000100 | 0010000
 00000010 | 0100000
 00000001 | 1000000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <picorv32/FSM_16> on signal <irq_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <mem_addr_0> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_addr_1> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface1_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface1_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface1_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface1_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface1_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface1_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface5_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface5_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface5_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface5_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_half_rate_phy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_half_rate_phy_record3_wrdata_mask_1> <soc_half_rate_phy_record3_wrdata_mask_2> <soc_half_rate_phy_record3_wrdata_mask_3> <soc_half_rate_phy_record2_wrdata_mask_0> <soc_half_rate_phy_record2_wrdata_mask_1> <soc_half_rate_phy_record2_wrdata_mask_2> <soc_half_rate_phy_record2_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <reg_pc_0> in Unit <picorv32> is equivalent to the following FF/Latch, which will be removed : <reg_next_pc_0> 

Optimizing unit <top> ...

Optimizing unit <picorv32> ...
WARNING:Xst:1710 - FF/Latch <reg_pc_0> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pending_3> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_4> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_5> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_6> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_7> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_8> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_9> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_10> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_11> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_12> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_13> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_14> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_15> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_16> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_17> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_18> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_19> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_20> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_21> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_22> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_23> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_24> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_25> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_26> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_27> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_28> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_29> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_30> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_31> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_3> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_4> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_5> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_6> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_7> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_8> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_9> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_10> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_11> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_12> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_13> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_14> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_15> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_16> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_17> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_18> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_19> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_20> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_21> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_22> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_23> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_24> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_25> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_26> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_27> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_28> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_29> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_30> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_31> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <picorv32_pcpi_mul> ...

Optimizing unit <picorv32_pcpi_div> ...
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/eoi_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/eoi_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/eoi_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_basesoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_basesoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_basesoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_opsis_i2c_samp_count_0> <soc_basesoc_sdram_bandwidth_counter_0> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <soc_opsis_i2c_samp_carry> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_basesoc_sdram_bandwidth_period> <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <soc_opsis_i2c_samp_count_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_sdram_bandwidth_counter_1> 
INFO:Xst:3203 - The FF/Latch <soc_spiflash_clk> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_basesoc_sdram_timer_count_1> 
INFO:Xst:3203 - The FF/Latch <soc_opsis_i2c_samp_carry> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_basesoc_sdram_timer_count_0> 
INFO:Xst:3203 - The FF/Latch <soc_opsis_i2c_samp_count_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_basesoc_sdram_timer_count_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 26.

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) soc_basesoc_interface_adr_0 soc_basesoc_interface_adr_4 soc_basesoc_interface_adr_1 has(ve) been forward balanced into : vns_basesoc_csrbank4_dfii_pi2_wrdata1_re11_FRB.
	Register(s) soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_3 soc_basesoc_interface_adr_0 has(ve) been forward balanced into : vns_basesoc_csrbank4_dfii_pi3_baddress0_re11_FRB.
	Register(s) soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_2 vns_basesoc_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2147_OUT<2>11_FRB has(ve) been forward balanced into : soc_basesoc_zero_clear11_FRB.
	Register(s) soc_basesoc_interface_adr_12 soc_basesoc_interface_adr_10 soc_basesoc_interface_adr_9 soc_basesoc_interface_adr_13 soc_basesoc_interface_adr_11 has(ve) been forward balanced into : vns_basesoc_csrbank4_sel<13>1_FRB.
	Register(s) soc_basesoc_interface_adr_3 soc_basesoc_interface_adr_4 soc_basesoc_interface_adr_0 has(ve) been forward balanced into : vns_basesoc_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2147_OUT<2>11_FRB.
	Register(s) soc_basesoc_interface_adr_5 soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_3 vns_basesoc_csrbank4_dfii_pi2_wrdata1_re11_FRB has(ve) been forward balanced into : _n123631_FRB.
	Register(s) soc_half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : soc_half_rate_phy_drive_dq_n1_BRB0.
	Register(s) soc_half_rate_phy_phase_sel has(ve) been backward balanced into : soc_half_rate_phy_phase_sel_BRB0 soc_half_rate_phy_phase_sel_BRB1.
	Register(s) soc_half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_1_BRB0 soc_half_rate_phy_rddata_sr_1_BRB1 soc_half_rate_phy_rddata_sr_1_BRB2 soc_half_rate_phy_rddata_sr_1_BRB3 soc_half_rate_phy_rddata_sr_1_BRB4 soc_half_rate_phy_rddata_sr_1_BRB5.
	Register(s) soc_half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_2_BRB0 soc_half_rate_phy_rddata_sr_2_BRB1 soc_half_rate_phy_rddata_sr_2_BRB2 soc_half_rate_phy_rddata_sr_2_BRB3 soc_half_rate_phy_rddata_sr_2_BRB5 soc_half_rate_phy_rddata_sr_2_BRB6 soc_half_rate_phy_rddata_sr_2_BRB7 soc_half_rate_phy_rddata_sr_2_BRB8 soc_half_rate_phy_rddata_sr_2_BRB9 soc_half_rate_phy_rddata_sr_2_BRB10 soc_half_rate_phy_rddata_sr_2_BRB11 soc_half_rate_phy_rddata_sr_2_BRB12.
	Register(s) soc_half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_3_BRB0 soc_half_rate_phy_rddata_sr_3_BRB1 soc_half_rate_phy_rddata_sr_3_BRB2 soc_half_rate_phy_rddata_sr_3_BRB3 soc_half_rate_phy_rddata_sr_3_BRB5 soc_half_rate_phy_rddata_sr_3_BRB6 soc_half_rate_phy_rddata_sr_3_BRB7 soc_half_rate_phy_rddata_sr_3_BRB9 soc_half_rate_phy_rddata_sr_3_BRB10 soc_half_rate_phy_rddata_sr_3_BRB11 soc_half_rate_phy_rddata_sr_3_BRB12 soc_half_rate_phy_rddata_sr_3_BRB13 soc_half_rate_phy_rddata_sr_3_BRB14 soc_half_rate_phy_rddata_sr_3_BRB15 soc_half_rate_phy_rddata_sr_3_BRB16 soc_half_rate_phy_rddata_sr_3_BRB17.
	Register(s) soc_half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_4_BRB0 soc_half_rate_phy_rddata_sr_4_BRB1 soc_half_rate_phy_rddata_sr_4_BRB2 soc_half_rate_phy_rddata_sr_4_BRB3 soc_half_rate_phy_rddata_sr_4_BRB5 soc_half_rate_phy_rddata_sr_4_BRB6 soc_half_rate_phy_rddata_sr_4_BRB7 soc_half_rate_phy_rddata_sr_4_BRB9 soc_half_rate_phy_rddata_sr_4_BRB10 soc_half_rate_phy_rddata_sr_4_BRB11 soc_half_rate_phy_rddata_sr_4_BRB12 soc_half_rate_phy_rddata_sr_4_BRB13 soc_half_rate_phy_rddata_sr_4_BRB14 soc_half_rate_phy_rddata_sr_4_BRB15 soc_half_rate_phy_rddata_sr_4_BRB16 soc_half_rate_phy_rddata_sr_4_BRB17.
	Register(s) soc_half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_5_BRB0 soc_half_rate_phy_rddata_sr_5_BRB1 soc_half_rate_phy_rddata_sr_5_BRB2 soc_half_rate_phy_rddata_sr_5_BRB3 soc_half_rate_phy_rddata_sr_5_BRB4 soc_half_rate_phy_rddata_sr_5_BRB6 soc_half_rate_phy_rddata_sr_5_BRB8 soc_half_rate_phy_rddata_sr_5_BRB9 soc_half_rate_phy_rddata_sr_5_BRB10 soc_half_rate_phy_rddata_sr_5_BRB11 soc_half_rate_phy_rddata_sr_5_BRB12 soc_half_rate_phy_rddata_sr_5_BRB13 soc_half_rate_phy_rddata_sr_5_BRB14 soc_half_rate_phy_rddata_sr_5_BRB15 soc_half_rate_phy_rddata_sr_5_BRB16 soc_half_rate_phy_rddata_sr_5_BRB17.
	Register(s) soc_half_rate_phy_record0_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record0_cas_n_BRB0 soc_half_rate_phy_record0_cas_n_BRB1 soc_half_rate_phy_record0_cas_n_BRB2 soc_half_rate_phy_record0_cas_n_BRB3 soc_half_rate_phy_record0_cas_n_BRB4.
	Register(s) soc_half_rate_phy_record0_cke has(ve) been backward balanced into : soc_half_rate_phy_record0_cke_BRB0 .
	Register(s) soc_half_rate_phy_record0_odt has(ve) been backward balanced into : soc_half_rate_phy_record0_odt_BRB0 .
	Register(s) soc_half_rate_phy_record0_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record0_ras_n_BRB2 soc_half_rate_phy_record0_ras_n_BRB3 .
	Register(s) soc_half_rate_phy_record0_reset_n has(ve) been backward balanced into : soc_half_rate_phy_record0_reset_n_BRB0 soc_half_rate_phy_record0_reset_n_BRB1.
	Register(s) soc_half_rate_phy_record0_we_n has(ve) been backward balanced into : soc_half_rate_phy_record0_we_n_BRB2 soc_half_rate_phy_record0_we_n_BRB3 .
	Register(s) soc_half_rate_phy_record1_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record1_cas_n_BRB1 soc_half_rate_phy_record1_cas_n_BRB2 soc_half_rate_phy_record1_cas_n_BRB3 soc_half_rate_phy_record1_cas_n_BRB4.
	Register(s) soc_half_rate_phy_record1_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record1_ras_n_BRB2 soc_half_rate_phy_record1_ras_n_BRB3 .
	Register(s) soc_half_rate_phy_record1_we_n has(ve) been backward balanced into : soc_half_rate_phy_record1_we_n_BRB2 soc_half_rate_phy_record1_we_n_BRB3 .
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB7 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15 vns_new_master_rdata_valid0_BRB16 vns_new_master_rdata_valid0_BRB17 vns_new_master_rdata_valid0_BRB18 vns_new_master_rdata_valid0_BRB19 vns_new_master_rdata_valid0_BRB20 vns_new_master_rdata_valid0_BRB21 vns_new_master_rdata_valid0_BRB22 vns_new_master_rdata_valid0_BRB23 vns_new_master_rdata_valid0_BRB24 vns_new_master_rdata_valid0_BRB25 vns_new_master_rdata_valid0_BRB26 vns_new_master_rdata_valid0_BRB27 vns_new_master_rdata_valid0_BRB28
vns_new_master_rdata_valid0_BRB29 vns_new_master_rdata_valid0_BRB30 vns_new_master_rdata_valid0_BRB31 vns_new_master_rdata_valid0_BRB32 vns_new_master_rdata_valid0_BRB33 vns_new_master_rdata_valid0_BRB34 vns_new_master_rdata_valid0_BRB35 vns_new_master_rdata_valid0_BRB36 vns_new_master_rdata_valid0_BRB37 vns_new_master_rdata_valid0_BRB38 vns_new_master_rdata_valid0_BRB39 vns_new_master_rdata_valid0_BRB40 vns_new_master_rdata_valid0_BRB41 vns_new_master_rdata_valid0_BRB42 vns_new_master_rdata_valid0_BRB43 vns_new_master_rdata_valid0_BRB44 vns_new_master_rdata_valid0_BRB45 vns_new_master_rdata_valid0_BRB46 vns_new_master_rdata_valid0_BRB47 vns_new_master_rdata_valid0_BRB48.
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15 vns_new_master_rdata_valid1_BRB16 vns_new_master_rdata_valid1_BRB17 vns_new_master_rdata_valid1_BRB18 vns_new_master_rdata_valid1_BRB19 vns_new_master_rdata_valid1_BRB20 vns_new_master_rdata_valid1_BRB21 vns_new_master_rdata_valid1_BRB22 vns_new_master_rdata_valid1_BRB23 vns_new_master_rdata_valid1_BRB24 vns_new_master_rdata_valid1_BRB25 vns_new_master_rdata_valid1_BRB26 vns_new_master_rdata_valid1_BRB27 vns_new_master_rdata_valid1_BRB28
vns_new_master_rdata_valid1_BRB29 vns_new_master_rdata_valid1_BRB30 vns_new_master_rdata_valid1_BRB31 vns_new_master_rdata_valid1_BRB32 vns_new_master_rdata_valid1_BRB33 vns_new_master_rdata_valid1_BRB34 vns_new_master_rdata_valid1_BRB35 vns_new_master_rdata_valid1_BRB36 vns_new_master_rdata_valid1_BRB37 vns_new_master_rdata_valid1_BRB38 vns_new_master_rdata_valid1_BRB39 vns_new_master_rdata_valid1_BRB40 vns_new_master_rdata_valid1_BRB41 vns_new_master_rdata_valid1_BRB42 vns_new_master_rdata_valid1_BRB43 vns_new_master_rdata_valid1_BRB44 vns_new_master_rdata_valid1_BRB45 vns_new_master_rdata_valid1_BRB46 vns_new_master_rdata_valid1_BRB47 vns_new_master_rdata_valid1_BRB48 vns_new_master_rdata_valid1_BRB49.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15 vns_new_master_rdata_valid2_BRB16 vns_new_master_rdata_valid2_BRB17 vns_new_master_rdata_valid2_BRB18 vns_new_master_rdata_valid2_BRB19 vns_new_master_rdata_valid2_BRB20 vns_new_master_rdata_valid2_BRB21 vns_new_master_rdata_valid2_BRB22 vns_new_master_rdata_valid2_BRB23 vns_new_master_rdata_valid2_BRB24 vns_new_master_rdata_valid2_BRB25 vns_new_master_rdata_valid2_BRB26 vns_new_master_rdata_valid2_BRB27 vns_new_master_rdata_valid2_BRB28
vns_new_master_rdata_valid2_BRB29.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB3 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5.
	Register(s) vns_new_master_wdata_ready0 has(ve) been backward balanced into : vns_new_master_wdata_ready0_BRB0 vns_new_master_wdata_ready0_BRB1 vns_new_master_wdata_ready0_BRB2 vns_new_master_wdata_ready0_BRB3 vns_new_master_wdata_ready0_BRB4 vns_new_master_wdata_ready0_BRB5.
Unit <top> processed.
FlipFlop soc_basesoc_interface_adr_1 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_2 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_4 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_5 has been replicated 3 time(s)
FlipFlop soc_basesoc_interface_we has been replicated 3 time(s)
FlipFlop soc_basesoc_sdram_storage_full_0 has been replicated 5 time(s)
FlipFlop soc_phase_sel has been replicated 4 time(s)
FlipFlop vns_basesoc_csrbank4_sel<13>1_FRB has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <soc_half_rate_phy_r_dfi_wrdata_en_5>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB1>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB12>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB4>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB10>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB1>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB17>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB19>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB20>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB3>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB29>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB7>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB31>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB32>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB33>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB34>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB6>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB35>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB36>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB37>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB38>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB39>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB7>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB40>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB41>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB42>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB43>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB44>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB8>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB45>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB46>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB47>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB48>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB49>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB9>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB11>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB13>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB14>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB17>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3335
 Flip-Flops                                            : 3335
# Shift Registers                                      : 66
 2-bit shift register                                  : 24
 3-bit shift register                                  : 31
 4-bit shift register                                  : 6
 5-bit shift register                                  : 4
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6717
#      GND                         : 1
#      INV                         : 189
#      LUT1                        : 243
#      LUT2                        : 462
#      LUT3                        : 531
#      LUT4                        : 810
#      LUT5                        : 908
#      LUT6                        : 1931
#      MUXCY                       : 831
#      MUXF7                       : 82
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 696
# FlipFlops/Latches                : 3412
#      FD                          : 276
#      FDE                         : 623
#      FDP                         : 8
#      FDPE                        : 2
#      FDR                         : 791
#      FDRE                        : 1580
#      FDS                         : 46
#      FDSE                        : 81
#      ODDR2                       : 5
# RAMS                             : 262
#      RAM16X1D                    : 192
#      RAM64X1D                    : 32
#      RAMB16BWER                  : 37
#      RAMB8BWER                   : 1
# Shift Registers                  : 66
#      SRLC16E                     : 66
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 62
#      BUFIO2                      : 1
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 22
#      OBUF                        : 31
#      OBUFDS                      : 1
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3412  out of  54576     6%  
 Number of Slice LUTs:                 5588  out of  27288    20%  
    Number used as Logic:              5074  out of  27288    18%  
    Number used as Memory:              514  out of   6408     8%  
       Number used as RAM:              448
       Number used as SRL:               66

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6677
   Number with an unused Flip Flop:    3265  out of   6677    48%  
   Number with an unused LUT:          1089  out of   6677    16%  
   Number of fully used LUT-FF pairs:  2323  out of   6677    34%  
   Number of unique control sets:       185

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of    296    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               38  out of    116    32%  
    Number using Block RAM only:         38
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3458  |
clk100                             | PLL_ADV:CLKOUT2        | 95    |
clk100                             | PLL_ADV:CLKOUT4        | 186   |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.678ns (Maximum Frequency: 130.242MHz)
   Minimum input arrival time before clock: 4.204ns
   Maximum output required time after clock: 4.963ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 7.678ns (frequency: 130.242MHz)
  Total number of paths / destination ports: 2476715 / 11206
-------------------------------------------------------------------------
Delay:               1.919ns (Levels of Logic = 1)
  Source:            soc_half_rate_phy_r_dfi_wrdata_en_5 (FF)
  Destination:       ODDR2_2 (FF)
  Source Clock:      clk100 rising 2.0X +230
  Destination Clock: clk100 falling 2.0X +230

  Data Path: soc_half_rate_phy_r_dfi_wrdata_en_5 to ODDR2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  soc_half_rate_phy_r_dfi_wrdata_en_5 (soc_half_rate_phy_r_dfi_wrdata_en_5)
     INV:I->O              2   0.206   0.616  soc_half_rate_phy_dqs_t_d11_INV_0 (soc_half_rate_phy_dqs_t_d1)
     ODDR2:D1                  0.000          ODDR2_2
    ----------------------------------------
    Total                      1.919ns (0.653ns logic, 1.267ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (vns_xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 544 / 193
-------------------------------------------------------------------------
Offset:              4.204ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       soc_front_panel_count_0 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to soc_front_panel_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.250  pwrsw_IBUF (pwrsw_IBUF)
     LUT2:I1->O           26   0.205   1.206  _n11071_inv1 (_n11071_inv)
     FDRE:CE                   0.322          soc_front_panel_count_0
    ----------------------------------------
    Total                      4.204ns (1.749ns logic, 2.455ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  vns_xilinxasyncresetsynchronizerimpl31 (vns_xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 224 / 191
-------------------------------------------------------------------------
Offset:              4.963ns (Levels of Logic = 2)
  Source:            soc_spiflash_bitbang_en_storage_full (FF)
  Destination:       spiflash4x_dq<3> (PAD)
  Source Clock:      clk100 rising 0.5X

  Data Path: soc_spiflash_bitbang_en_storage_full to spiflash4x_dq<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.058  soc_spiflash_bitbang_en_storage_full (soc_spiflash_bitbang_en_storage_full)
     LUT3:I0->O            4   0.205   0.683  soc_spiflash_oe_inv1 (soc_spiflash_oe_inv)
     IOBUF:T->IO               2.571          spiflash4x_dq_3_IOBUF (spiflash4x_dq<3>)
    ----------------------------------------
    Total                      4.963ns (3.223ns logic, 1.740ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 124 / 108
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.129|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   13.386|         |    1.919|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 82.00 secs
Total CPU time to Xst completion: 82.06 secs
 
--> 


Total memory usage is 493988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  721 (   0 filtered)
Number of infos    :   50 (   0 filtered)

