// Seed: 2643559604
module module_0 (
    output id_0,
    output id_1,
    input id_2
    , id_8,
    input id_3,
    input id_4,
    input logic id_5
    , id_9,
    input logic id_6,
    input id_7
);
  logic sample;
  assign id_0 = id_8;
  defparam id_10[1] = 1;
  logic id_11, id_12;
  assign id_11.id_11 = 1'h0;
endmodule
