// Seed: 2359887146
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input wor id_2,
    output tri id_3,
    output tri id_4,
    input wand id_5,
    input wand id_6,
    output supply1 id_7,
    input supply0 id_8,
    output wand id_9,
    output wand id_10,
    input wand id_11
);
  id_13(
      .id_0(id_8),
      .id_1(1 && id_9 == id_11),
      .id_2(1 == 1),
      .id_3(id_4),
      .id_4(id_2),
      .id_5(id_0),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(id_3),
      .id_11(id_3),
      .id_12(id_8)
  );
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri1 id_6
);
  logic [7:0] id_8 = id_8[1];
  module_0(
      id_1, id_6, id_4, id_0, id_3, id_4, id_1, id_5, id_6, id_3, id_0, id_6
  );
endmodule
