
ECEN-361-STM32-Lab-08-DTMF-Solution.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006930  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08006ac0  08006ac0  00016ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b5c  08006b5c  0002028c  2**0
                  CONTENTS
  4 .ARM          00000008  08006b5c  08006b5c  00016b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b64  08006b64  0002028c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b64  08006b64  00016b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b68  08006b68  00016b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000028c  20000000  08006b6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  2000028c  08006df8  0002028c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000664  08006df8  00020664  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002028c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202bc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015762  00000000  00000000  000202ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a95  00000000  00000000  00035a61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001358  00000000  00000000  000384f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f17  00000000  00000000  00039850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029adf  00000000  00000000  0003a767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000162f9  00000000  00000000  00064246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00107913  00000000  00000000  0007a53f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005a44  00000000  00000000  00181e54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00187898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000028c 	.word	0x2000028c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006aa8 	.word	0x08006aa8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000290 	.word	0x20000290
 80001cc:	08006aa8 	.word	0x08006aa8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <Goertzel>:


/*------------------------------------------------------------------------------
  Calculate Power of Signal
 *------------------------------------------------------------------------------*/
static unsigned int Goertzel (int cos_fact)  {
 800056c:	b480      	push	{r7}
 800056e:	b08d      	sub	sp, #52	; 0x34
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  long  v0, v1, v2; 
  int  pwr;
  int p1, p2, p01;
  unsigned int  i;

  v1  = 0;
 8000574:	2300      	movs	r3, #0
 8000576:	62bb      	str	r3, [r7, #40]	; 0x28
  v2  = 0;
 8000578:	2300      	movs	r3, #0
 800057a:	627b      	str	r3, [r7, #36]	; 0x24
// 1. Compute for each sample: 
// vk(n) = (2*cos(2*PI*f0/fs)) * vk(n-1) - vk(n-2) + x(n)
  x = DTMFin;
 800057c:	4b20      	ldr	r3, [pc, #128]	; (8000600 <Goertzel+0x94>)
 800057e:	62fb      	str	r3, [r7, #44]	; 0x2c
  for (i = 0; i < N; i++) {
 8000580:	2300      	movs	r3, #0
 8000582:	623b      	str	r3, [r7, #32]
 8000584:	e015      	b.n	80005b2 <Goertzel+0x46>
    v0 = ((cos_fact*v1)>>14)-v2+*x;
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800058a:	fb02 f303 	mul.w	r3, r2, r3
 800058e:	139a      	asrs	r2, r3, #14
 8000590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000592:	1ad3      	subs	r3, r2, r3
 8000594:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000596:	f9b2 2000 	ldrsh.w	r2, [r2]
 800059a:	4413      	add	r3, r2
 800059c:	60fb      	str	r3, [r7, #12]
    x++;
 800059e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005a0:	3302      	adds	r3, #2
 80005a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    v2 = v1;
 80005a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005a6:	627b      	str	r3, [r7, #36]	; 0x24
    v1 = v0;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	62bb      	str	r3, [r7, #40]	; 0x28
  for (i = 0; i < N; i++) {
 80005ac:	6a3b      	ldr	r3, [r7, #32]
 80005ae:	3301      	adds	r3, #1
 80005b0:	623b      	str	r3, [r7, #32]
 80005b2:	6a3b      	ldr	r3, [r7, #32]
 80005b4:	2b71      	cmp	r3, #113	; 0x71
 80005b6:	d9e6      	bls.n	8000586 <Goertzel+0x1a>
  }
// 2. Compute once every N samples:
// |X(k)|2 = vk(N)2 + vk(N-1)2 - (2*cos(2*PI*f0/fs)) * vk(N) * vk(N-1))
  p1  = v1*v1;
 80005b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005ba:	fb03 f303 	mul.w	r3, r3, r3
 80005be:	61fb      	str	r3, [r7, #28]
  p2  = v2*v2;
 80005c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005c2:	fb03 f303 	mul.w	r3, r3, r3
 80005c6:	61bb      	str	r3, [r7, #24]
  p01 = v1*v2;
 80005c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005cc:	fb02 f303 	mul.w	r3, r2, r3
 80005d0:	617b      	str	r3, [r7, #20]
  pwr = p1 - (cos_fact*(p01>>14)) + p2;
 80005d2:	697b      	ldr	r3, [r7, #20]
 80005d4:	139b      	asrs	r3, r3, #14
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	fb02 f303 	mul.w	r3, r2, r3
 80005dc:	69fa      	ldr	r2, [r7, #28]
 80005de:	1ad3      	subs	r3, r2, r3
 80005e0:	69ba      	ldr	r2, [r7, #24]
 80005e2:	4413      	add	r3, r2
 80005e4:	613b      	str	r3, [r7, #16]
  if (pwr < 0)  return (0);
 80005e6:	693b      	ldr	r3, [r7, #16]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	da01      	bge.n	80005f0 <Goertzel+0x84>
 80005ec:	2300      	movs	r3, #0
 80005ee:	e001      	b.n	80005f4 <Goertzel+0x88>
  return ((pwr>>16));          //  make sure that -1 is not returned
 80005f0:	693b      	ldr	r3, [r7, #16]
 80005f2:	141b      	asrs	r3, r3, #16
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	3734      	adds	r7, #52	; 0x34
 80005f8:	46bd      	mov	sp, r7
 80005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fe:	4770      	bx	lr
 8000600:	200002a8 	.word	0x200002a8

08000604 <GainControl>:


/*------------------------------------------------------------------------------
  Check Input Signal and Copy it to the DTMF Input Buffer
 *------------------------------------------------------------------------------*/
static void GainControl (DTMF *t)  {
 8000604:	b480      	push	{r7}
 8000606:	b089      	sub	sp, #36	; 0x24
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  unsigned int  avg;
  unsigned int  min, max;
  unsigned int  idx;
  short *d;

  min = 0xFFFF;
 800060c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000610:	617b      	str	r3, [r7, #20]
  max = 0;
 8000612:	2300      	movs	r3, #0
 8000614:	613b      	str	r3, [r7, #16]

  avg  = 0x10000L / N;         // normalize factor for average calculation  
 8000616:	f240 233e 	movw	r3, #574	; 0x23e
 800061a:	61bb      	str	r3, [r7, #24]
  d = &DTMFin[N];
 800061c:	4b42      	ldr	r3, [pc, #264]	; (8000728 <GainControl+0x124>)
 800061e:	60bb      	str	r3, [r7, #8]
  idx = t->AIindex;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	60fb      	str	r3, [r7, #12]
  do  {
    v =  t->AInput[idx & (DTMFsz-1)];
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	b2db      	uxtb	r3, r3
 800062a:	687a      	ldr	r2, [r7, #4]
 800062c:	3308      	adds	r3, #8
 800062e:	005b      	lsls	r3, r3, #1
 8000630:	4413      	add	r3, r2
 8000632:	889b      	ldrh	r3, [r3, #4]
 8000634:	61fb      	str	r3, [r7, #28]
    if (v < min)  min = v;
 8000636:	69fa      	ldr	r2, [r7, #28]
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	429a      	cmp	r2, r3
 800063c:	d201      	bcs.n	8000642 <GainControl+0x3e>
 800063e:	69fb      	ldr	r3, [r7, #28]
 8000640:	617b      	str	r3, [r7, #20]
    if (v > max)  max = v;
 8000642:	69fa      	ldr	r2, [r7, #28]
 8000644:	693b      	ldr	r3, [r7, #16]
 8000646:	429a      	cmp	r2, r3
 8000648:	d901      	bls.n	800064e <GainControl+0x4a>
 800064a:	69fb      	ldr	r3, [r7, #28]
 800064c:	613b      	str	r3, [r7, #16]
    avg += (0x10000L / N) * v;
 800064e:	69fb      	ldr	r3, [r7, #28]
 8000650:	f240 223e 	movw	r2, #574	; 0x23e
 8000654:	fb02 f303 	mul.w	r3, r2, r3
 8000658:	69ba      	ldr	r2, [r7, #24]
 800065a:	4413      	add	r3, r2
 800065c:	61bb      	str	r3, [r7, #24]
    idx--;
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	3b01      	subs	r3, #1
 8000662:	60fb      	str	r3, [r7, #12]
    *--d = v;
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	3b02      	subs	r3, #2
 8000668:	60bb      	str	r3, [r7, #8]
 800066a:	69fb      	ldr	r3, [r7, #28]
 800066c:	b21a      	sxth	r2, r3
 800066e:	68bb      	ldr	r3, [r7, #8]
 8000670:	801a      	strh	r2, [r3, #0]
  }  while (d != &DTMFin[0]);
 8000672:	68bb      	ldr	r3, [r7, #8]
 8000674:	4a2d      	ldr	r2, [pc, #180]	; (800072c <GainControl+0x128>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d1d5      	bne.n	8000626 <GainControl+0x22>

  avg >>= 16;                  // avarage value
 800067a:	69bb      	ldr	r3, [r7, #24]
 800067c:	0c1b      	lsrs	r3, r3, #16
 800067e:	61bb      	str	r3, [r7, #24]
  min = max - min;
 8000680:	693a      	ldr	r2, [r7, #16]
 8000682:	697b      	ldr	r3, [r7, #20]
 8000684:	1ad3      	subs	r3, r2, r3
 8000686:	617b      	str	r3, [r7, #20]
// calculate prior value in 'v'
  for (v = 0; v < 15 && (min & 0x8000)==0; v++)  {
 8000688:	2300      	movs	r3, #0
 800068a:	61fb      	str	r3, [r7, #28]
 800068c:	e005      	b.n	800069a <GainControl+0x96>
    min <<= 1;
 800068e:	697b      	ldr	r3, [r7, #20]
 8000690:	005b      	lsls	r3, r3, #1
 8000692:	617b      	str	r3, [r7, #20]
  for (v = 0; v < 15 && (min & 0x8000)==0; v++)  {
 8000694:	69fb      	ldr	r3, [r7, #28]
 8000696:	3301      	adds	r3, #1
 8000698:	61fb      	str	r3, [r7, #28]
 800069a:	69fb      	ldr	r3, [r7, #28]
 800069c:	2b0e      	cmp	r3, #14
 800069e:	d804      	bhi.n	80006aa <GainControl+0xa6>
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d0f1      	beq.n	800068e <GainControl+0x8a>
  }
  if (v < 7)  {
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	2b06      	cmp	r3, #6
 80006ae:	d81d      	bhi.n	80006ec <GainControl+0xe8>
    v = 7 - v;
 80006b0:	69fb      	ldr	r3, [r7, #28]
 80006b2:	f1c3 0307 	rsb	r3, r3, #7
 80006b6:	61fb      	str	r3, [r7, #28]
    for (d = &DTMFin[0]; d != &DTMFin[N]; )  {
 80006b8:	4b1c      	ldr	r3, [pc, #112]	; (800072c <GainControl+0x128>)
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	e011      	b.n	80006e2 <GainControl+0xde>
      *d++ = ((short) (*d - avg)) >> v;
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006c4:	b29a      	uxth	r2, r3
 80006c6:	69bb      	ldr	r3, [r7, #24]
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	b21b      	sxth	r3, r3
 80006d0:	461a      	mov	r2, r3
 80006d2:	69fb      	ldr	r3, [r7, #28]
 80006d4:	fa42 f103 	asr.w	r1, r2, r3
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	1c9a      	adds	r2, r3, #2
 80006dc:	60ba      	str	r2, [r7, #8]
 80006de:	b20a      	sxth	r2, r1
 80006e0:	801a      	strh	r2, [r3, #0]
    for (d = &DTMFin[0]; d != &DTMFin[N]; )  {
 80006e2:	68bb      	ldr	r3, [r7, #8]
 80006e4:	4a10      	ldr	r2, [pc, #64]	; (8000728 <GainControl+0x124>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d1e9      	bne.n	80006be <GainControl+0xba>
    }
    return;
 80006ea:	e018      	b.n	800071e <GainControl+0x11a>
  }

  v -= 7;
 80006ec:	69fb      	ldr	r3, [r7, #28]
 80006ee:	3b07      	subs	r3, #7
 80006f0:	61fb      	str	r3, [r7, #28]
  for (d = &DTMFin[0]; d != &DTMFin[N]; )  {
 80006f2:	4b0e      	ldr	r3, [pc, #56]	; (800072c <GainControl+0x128>)
 80006f4:	60bb      	str	r3, [r7, #8]
 80006f6:	e00e      	b.n	8000716 <GainControl+0x112>
    *d++ = ((int) (*d - avg)) << v;
 80006f8:	68bb      	ldr	r3, [r7, #8]
 80006fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006fe:	461a      	mov	r2, r3
 8000700:	69bb      	ldr	r3, [r7, #24]
 8000702:	1ad3      	subs	r3, r2, r3
 8000704:	461a      	mov	r2, r3
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	fa02 f103 	lsl.w	r1, r2, r3
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	1c9a      	adds	r2, r3, #2
 8000710:	60ba      	str	r2, [r7, #8]
 8000712:	b20a      	sxth	r2, r1
 8000714:	801a      	strh	r2, [r3, #0]
  for (d = &DTMFin[0]; d != &DTMFin[N]; )  {
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	4a03      	ldr	r2, [pc, #12]	; (8000728 <GainControl+0x124>)
 800071a:	4293      	cmp	r3, r2
 800071c:	d1ec      	bne.n	80006f8 <GainControl+0xf4>
  }
}
 800071e:	3724      	adds	r7, #36	; 0x24
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr
 8000728:	2000038c 	.word	0x2000038c
 800072c:	200002a8 	.word	0x200002a8

08000730 <chk_valid>:
  Check if remaining powers are outside 
    return 0 if invalid power values detected
 *------------------------------------------------------------------------------*/
static int chk_valid (unsigned int p[4],     // power results
                      unsigned int d,        // maximum power
                      unsigned int pref)  {  // power reference
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	607a      	str	r2, [r7, #4]

  if (d == 0)  return 0;                     // no digit
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d101      	bne.n	8000746 <chk_valid+0x16>
 8000742:	2300      	movs	r3, #0
 8000744:	e02e      	b.n	80007a4 <chk_valid+0x74>
  pref /= 8;
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	08db      	lsrs	r3, r3, #3
 800074a:	607b      	str	r3, [r7, #4]
  if (d != 1 && p[0] > pref) return (0);
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	2b01      	cmp	r3, #1
 8000750:	d006      	beq.n	8000760 <chk_valid+0x30>
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	429a      	cmp	r2, r3
 800075a:	d201      	bcs.n	8000760 <chk_valid+0x30>
 800075c:	2300      	movs	r3, #0
 800075e:	e021      	b.n	80007a4 <chk_valid+0x74>
  if (d != 2 && p[1] > pref) return (0);
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	2b02      	cmp	r3, #2
 8000764:	d007      	beq.n	8000776 <chk_valid+0x46>
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	3304      	adds	r3, #4
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	687a      	ldr	r2, [r7, #4]
 800076e:	429a      	cmp	r2, r3
 8000770:	d201      	bcs.n	8000776 <chk_valid+0x46>
 8000772:	2300      	movs	r3, #0
 8000774:	e016      	b.n	80007a4 <chk_valid+0x74>
  if (d != 3 && p[2] > pref) return (0);
 8000776:	68bb      	ldr	r3, [r7, #8]
 8000778:	2b03      	cmp	r3, #3
 800077a:	d007      	beq.n	800078c <chk_valid+0x5c>
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	3308      	adds	r3, #8
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	687a      	ldr	r2, [r7, #4]
 8000784:	429a      	cmp	r2, r3
 8000786:	d201      	bcs.n	800078c <chk_valid+0x5c>
 8000788:	2300      	movs	r3, #0
 800078a:	e00b      	b.n	80007a4 <chk_valid+0x74>
  if (d != 4 && p[3] > pref) return (0);
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	2b04      	cmp	r3, #4
 8000790:	d007      	beq.n	80007a2 <chk_valid+0x72>
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	330c      	adds	r3, #12
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	687a      	ldr	r2, [r7, #4]
 800079a:	429a      	cmp	r2, r3
 800079c:	d201      	bcs.n	80007a2 <chk_valid+0x72>
 800079e:	2300      	movs	r3, #0
 80007a0:	e000      	b.n	80007a4 <chk_valid+0x74>
  return (1);
 80007a2:	2301      	movs	r3, #1
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	3714      	adds	r7, #20
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr

080007b0 <DTMF_digit>:

/*------------------------------------------------------------------------------
  DTMF Digit:  Checks for valid DTMF digit
      return  digit+0x10  or 0 for invalid digit
 *------------------------------------------------------------------------------*/
static unsigned char DTMF_digit (void)  {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b08a      	sub	sp, #40	; 0x28
 80007b4:	af00      	add	r7, sp, #0
  unsigned int f, rampl, campl;
  unsigned int row, col;
  unsigned int p[4];

//--- Check Row Frequency -------------------------------------
  p[0] = Goertzel (DTMF_697Hz);
 80007b6:	f646 504c 	movw	r0, #27980	; 0x6d4c
 80007ba:	f7ff fed7 	bl	800056c <Goertzel>
 80007be:	4603      	mov	r3, r0
 80007c0:	607b      	str	r3, [r7, #4]
  p[1] = Goertzel (DTMF_770Hz);
 80007c2:	f646 104c 	movw	r0, #26956	; 0x694c
 80007c6:	f7ff fed1 	bl	800056c <Goertzel>
 80007ca:	4603      	mov	r3, r0
 80007cc:	60bb      	str	r3, [r7, #8]
  p[2] = Goertzel (DTMF_852Hz);
 80007ce:	f246 4065 	movw	r0, #25701	; 0x6465
 80007d2:	f7ff fecb 	bl	800056c <Goertzel>
 80007d6:	4603      	mov	r3, r0
 80007d8:	60fb      	str	r3, [r7, #12]
  p[3] = Goertzel (DTMF_941Hz);
 80007da:	f645 609b 	movw	r0, #24219	; 0x5e9b
 80007de:	f7ff fec5 	bl	800056c <Goertzel>
 80007e2:	4603      	mov	r3, r0
 80007e4:	613b      	str	r3, [r7, #16]
//  printf ("\nr=%d %d %d %d", p[0], p[1],p[2],p[3]);
  row = 0; rampl = 0x40;  // initial sensivity
 80007e6:	2300      	movs	r3, #0
 80007e8:	61fb      	str	r3, [r7, #28]
 80007ea:	2340      	movs	r3, #64	; 0x40
 80007ec:	627b      	str	r3, [r7, #36]	; 0x24
  if (p[0] > rampl)  { row = 1;  rampl = p[0]; } 
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d203      	bcs.n	80007fe <DTMF_digit+0x4e>
 80007f6:	2301      	movs	r3, #1
 80007f8:	61fb      	str	r3, [r7, #28]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	627b      	str	r3, [r7, #36]	; 0x24
  if (p[1] > rampl)  { row = 2;  rampl = p[1]; } 
 80007fe:	68bb      	ldr	r3, [r7, #8]
 8000800:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000802:	429a      	cmp	r2, r3
 8000804:	d203      	bcs.n	800080e <DTMF_digit+0x5e>
 8000806:	2302      	movs	r3, #2
 8000808:	61fb      	str	r3, [r7, #28]
 800080a:	68bb      	ldr	r3, [r7, #8]
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
  if (p[2] > rampl)  { row = 3;  rampl = p[2]; } 
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000812:	429a      	cmp	r2, r3
 8000814:	d203      	bcs.n	800081e <DTMF_digit+0x6e>
 8000816:	2303      	movs	r3, #3
 8000818:	61fb      	str	r3, [r7, #28]
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	627b      	str	r3, [r7, #36]	; 0x24
  if (p[3] > rampl)  { row = 4;  rampl = p[3]; } 
 800081e:	693b      	ldr	r3, [r7, #16]
 8000820:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000822:	429a      	cmp	r2, r3
 8000824:	d203      	bcs.n	800082e <DTMF_digit+0x7e>
 8000826:	2304      	movs	r3, #4
 8000828:	61fb      	str	r3, [r7, #28]
 800082a:	693b      	ldr	r3, [r7, #16]
 800082c:	627b      	str	r3, [r7, #36]	; 0x24
  if (!chk_valid (p, row, rampl)) goto invalid;  
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000832:	69f9      	ldr	r1, [r7, #28]
 8000834:	4618      	mov	r0, r3
 8000836:	f7ff ff7b 	bl	8000730 <chk_valid>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	f000 80fd 	beq.w	8000a3c <DTMF_digit+0x28c>
//--- Check Col Frequency -------------------------------------
  p[0] = Goertzel (DTMF_1209Hz);
 8000842:	f644 2081 	movw	r0, #19073	; 0x4a81
 8000846:	f7ff fe91 	bl	800056c <Goertzel>
 800084a:	4603      	mov	r3, r0
 800084c:	607b      	str	r3, [r7, #4]
  p[1] = Goertzel (DTMF_1336Hz);
 800084e:	f643 70c5 	movw	r0, #16325	; 0x3fc5
 8000852:	f7ff fe8b 	bl	800056c <Goertzel>
 8000856:	4603      	mov	r3, r0
 8000858:	60bb      	str	r3, [r7, #8]
  p[2] = Goertzel (DTMF_1477Hz);
 800085a:	f243 301d 	movw	r0, #13085	; 0x331d
 800085e:	f7ff fe85 	bl	800056c <Goertzel>
 8000862:	4603      	mov	r3, r0
 8000864:	60fb      	str	r3, [r7, #12]
  p[3] = Goertzel (DTMF_1633Hz);
 8000866:	f242 4063 	movw	r0, #9315	; 0x2463
 800086a:	f7ff fe7f 	bl	800056c <Goertzel>
 800086e:	4603      	mov	r3, r0
 8000870:	613b      	str	r3, [r7, #16]
//  printf (" c=%d %d %d %d", p[0], p[1],p[2],p[3]);
  col = 0; campl = 0x50;  // initial sensivity
 8000872:	2300      	movs	r3, #0
 8000874:	61bb      	str	r3, [r7, #24]
 8000876:	2350      	movs	r3, #80	; 0x50
 8000878:	623b      	str	r3, [r7, #32]
  if (p[0] > campl)  { col = 1;  campl = p[0]; } 
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	6a3a      	ldr	r2, [r7, #32]
 800087e:	429a      	cmp	r2, r3
 8000880:	d203      	bcs.n	800088a <DTMF_digit+0xda>
 8000882:	2301      	movs	r3, #1
 8000884:	61bb      	str	r3, [r7, #24]
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	623b      	str	r3, [r7, #32]
  if (p[1] > campl)  { col = 2;  campl = p[1]; } 
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	6a3a      	ldr	r2, [r7, #32]
 800088e:	429a      	cmp	r2, r3
 8000890:	d203      	bcs.n	800089a <DTMF_digit+0xea>
 8000892:	2302      	movs	r3, #2
 8000894:	61bb      	str	r3, [r7, #24]
 8000896:	68bb      	ldr	r3, [r7, #8]
 8000898:	623b      	str	r3, [r7, #32]
  if (p[2] > campl)  { col = 3;  campl = p[2]; } 
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	6a3a      	ldr	r2, [r7, #32]
 800089e:	429a      	cmp	r2, r3
 80008a0:	d203      	bcs.n	80008aa <DTMF_digit+0xfa>
 80008a2:	2303      	movs	r3, #3
 80008a4:	61bb      	str	r3, [r7, #24]
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	623b      	str	r3, [r7, #32]
  if (p[3] > campl)  { col = 4;  campl = p[3]; } 
 80008aa:	693b      	ldr	r3, [r7, #16]
 80008ac:	6a3a      	ldr	r2, [r7, #32]
 80008ae:	429a      	cmp	r2, r3
 80008b0:	d203      	bcs.n	80008ba <DTMF_digit+0x10a>
 80008b2:	2304      	movs	r3, #4
 80008b4:	61bb      	str	r3, [r7, #24]
 80008b6:	693b      	ldr	r3, [r7, #16]
 80008b8:	623b      	str	r3, [r7, #32]
  if (!chk_valid (p, col, campl)) goto invalid;  
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	6a3a      	ldr	r2, [r7, #32]
 80008be:	69b9      	ldr	r1, [r7, #24]
 80008c0:	4618      	mov	r0, r3
 80008c2:	f7ff ff35 	bl	8000730 <chk_valid>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	f000 80b9 	beq.w	8000a40 <DTMF_digit+0x290>

  if (col && row)  {                        // valid digit detected
 80008ce:	69bb      	ldr	r3, [r7, #24]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	f000 80b7 	beq.w	8000a44 <DTMF_digit+0x294>
 80008d6:	69fb      	ldr	r3, [r7, #28]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	f000 80b3 	beq.w	8000a44 <DTMF_digit+0x294>
// Amplitute Check: col must be within -4dB..+8dB of row 
    if ((rampl << 4) < campl)  goto invalid;
 80008de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008e0:	011b      	lsls	r3, r3, #4
 80008e2:	6a3a      	ldr	r2, [r7, #32]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	f200 80af 	bhi.w	8000a48 <DTMF_digit+0x298>
    if ((campl << 3) < rampl)  goto invalid;
 80008ea:	6a3b      	ldr	r3, [r7, #32]
 80008ec:	00db      	lsls	r3, r3, #3
 80008ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008f0:	429a      	cmp	r2, r3
 80008f2:	f200 80ab 	bhi.w	8000a4c <DTMF_digit+0x29c>

// check 2nd harmonic
    switch (row)  {
 80008f6:	69fb      	ldr	r3, [r7, #28]
 80008f8:	3b01      	subs	r3, #1
 80008fa:	2b03      	cmp	r3, #3
 80008fc:	d84c      	bhi.n	8000998 <DTMF_digit+0x1e8>
 80008fe:	a201      	add	r2, pc, #4	; (adr r2, 8000904 <DTMF_digit+0x154>)
 8000900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000904:	08000915 	.word	0x08000915
 8000908:	08000937 	.word	0x08000937
 800090c:	08000959 	.word	0x08000959
 8000910:	08000975 	.word	0x08000975
      case 1:
        if (col == 2 || col == 3)  break;   // do not check it
 8000914:	69bb      	ldr	r3, [r7, #24]
 8000916:	2b02      	cmp	r3, #2
 8000918:	d03e      	beq.n	8000998 <DTMF_digit+0x1e8>
 800091a:	69bb      	ldr	r3, [r7, #24]
 800091c:	2b03      	cmp	r3, #3
 800091e:	d03b      	beq.n	8000998 <DTMF_digit+0x1e8>
        f = Goertzel (DTMF_1394Hz);
 8000920:	f643 20a6 	movw	r0, #15014	; 0x3aa6
 8000924:	f7ff fe22 	bl	800056c <Goertzel>
 8000928:	6178      	str	r0, [r7, #20]
        if (f > (campl / 8))   goto invalid;
 800092a:	6a3b      	ldr	r3, [r7, #32]
 800092c:	08db      	lsrs	r3, r3, #3
 800092e:	697a      	ldr	r2, [r7, #20]
 8000930:	429a      	cmp	r2, r3
 8000932:	d92a      	bls.n	800098a <DTMF_digit+0x1da>
 8000934:	e08f      	b.n	8000a56 <DTMF_digit+0x2a6>
        break;

      case 2:
        if (col == 3 || col == 4)  break;   // do not check it
 8000936:	69bb      	ldr	r3, [r7, #24]
 8000938:	2b03      	cmp	r3, #3
 800093a:	d02d      	beq.n	8000998 <DTMF_digit+0x1e8>
 800093c:	69bb      	ldr	r3, [r7, #24]
 800093e:	2b04      	cmp	r3, #4
 8000940:	d02a      	beq.n	8000998 <DTMF_digit+0x1e8>
        f = Goertzel (DTMF_1540Hz);
 8000942:	f642 503f 	movw	r0, #11583	; 0x2d3f
 8000946:	f7ff fe11 	bl	800056c <Goertzel>
 800094a:	6178      	str	r0, [r7, #20]
        if (f > (campl / 8))   goto invalid;
 800094c:	6a3b      	ldr	r3, [r7, #32]
 800094e:	08db      	lsrs	r3, r3, #3
 8000950:	697a      	ldr	r2, [r7, #20]
 8000952:	429a      	cmp	r2, r3
 8000954:	d91b      	bls.n	800098e <DTMF_digit+0x1de>
 8000956:	e07e      	b.n	8000a56 <DTMF_digit+0x2a6>
        break;

      case 3:
        if (col == 4)  break;              // do not check it
 8000958:	69bb      	ldr	r3, [r7, #24]
 800095a:	2b04      	cmp	r3, #4
 800095c:	d019      	beq.n	8000992 <DTMF_digit+0x1e2>
        f = Goertzel (DTMF_1704Hz);
 800095e:	f641 507d 	movw	r0, #7549	; 0x1d7d
 8000962:	f7ff fe03 	bl	800056c <Goertzel>
 8000966:	6178      	str	r0, [r7, #20]
        if (f > (campl / 8))   goto invalid;
 8000968:	6a3b      	ldr	r3, [r7, #32]
 800096a:	08db      	lsrs	r3, r3, #3
 800096c:	697a      	ldr	r2, [r7, #20]
 800096e:	429a      	cmp	r2, r3
 8000970:	d911      	bls.n	8000996 <DTMF_digit+0x1e6>
 8000972:	e070      	b.n	8000a56 <DTMF_digit+0x2a6>
        break;

      case 4:
        f = Goertzel (DTMF_1882Hz);
 8000974:	f640 30d8 	movw	r0, #3032	; 0xbd8
 8000978:	f7ff fdf8 	bl	800056c <Goertzel>
 800097c:	6178      	str	r0, [r7, #20]
        if (f > (campl / 8))   goto invalid;
 800097e:	6a3b      	ldr	r3, [r7, #32]
 8000980:	08db      	lsrs	r3, r3, #3
 8000982:	697a      	ldr	r2, [r7, #20]
 8000984:	429a      	cmp	r2, r3
 8000986:	d863      	bhi.n	8000a50 <DTMF_digit+0x2a0>
        break;
 8000988:	e006      	b.n	8000998 <DTMF_digit+0x1e8>
        break;
 800098a:	bf00      	nop
 800098c:	e004      	b.n	8000998 <DTMF_digit+0x1e8>
        break;
 800098e:	bf00      	nop
 8000990:	e002      	b.n	8000998 <DTMF_digit+0x1e8>
        if (col == 4)  break;              // do not check it
 8000992:	bf00      	nop
 8000994:	e000      	b.n	8000998 <DTMF_digit+0x1e8>
        break;
 8000996:	bf00      	nop
    }

    switch (col)  {
 8000998:	69bb      	ldr	r3, [r7, #24]
 800099a:	3b01      	subs	r3, #1
 800099c:	2b03      	cmp	r3, #3
 800099e:	d83d      	bhi.n	8000a1c <DTMF_digit+0x26c>
 80009a0:	a201      	add	r2, pc, #4	; (adr r2, 80009a8 <DTMF_digit+0x1f8>)
 80009a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009a6:	bf00      	nop
 80009a8:	080009b9 	.word	0x080009b9
 80009ac:	080009cd 	.word	0x080009cd
 80009b0:	080009e1 	.word	0x080009e1
 80009b4:	080009fb 	.word	0x080009fb
      case 1:
        f = Goertzel (DTMF_2418Hz);
 80009b8:	4829      	ldr	r0, [pc, #164]	; (8000a60 <DTMF_digit+0x2b0>)
 80009ba:	f7ff fdd7 	bl	800056c <Goertzel>
 80009be:	6178      	str	r0, [r7, #20]
        if (f > (rampl / 8))   goto invalid;
 80009c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009c2:	08db      	lsrs	r3, r3, #3
 80009c4:	697a      	ldr	r2, [r7, #20]
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d921      	bls.n	8000a0e <DTMF_digit+0x25e>
 80009ca:	e044      	b.n	8000a56 <DTMF_digit+0x2a6>
        break;

      case 2:
        f = Goertzel (DTMF_2672Hz);
 80009cc:	4825      	ldr	r0, [pc, #148]	; (8000a64 <DTMF_digit+0x2b4>)
 80009ce:	f7ff fdcd 	bl	800056c <Goertzel>
 80009d2:	6178      	str	r0, [r7, #20]
        if (f > (rampl / 8))   goto invalid;
 80009d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d6:	08db      	lsrs	r3, r3, #3
 80009d8:	697a      	ldr	r2, [r7, #20]
 80009da:	429a      	cmp	r2, r3
 80009dc:	d919      	bls.n	8000a12 <DTMF_digit+0x262>
 80009de:	e03a      	b.n	8000a56 <DTMF_digit+0x2a6>
        break;

      case 3:
        if (row == 4)  break;              // do not check it
 80009e0:	69fb      	ldr	r3, [r7, #28]
 80009e2:	2b04      	cmp	r3, #4
 80009e4:	d017      	beq.n	8000a16 <DTMF_digit+0x266>
        f = Goertzel (DTMF_2954Hz);
 80009e6:	4820      	ldr	r0, [pc, #128]	; (8000a68 <DTMF_digit+0x2b8>)
 80009e8:	f7ff fdc0 	bl	800056c <Goertzel>
 80009ec:	6178      	str	r0, [r7, #20]
        if (f > (rampl / 8))   goto invalid;
 80009ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f0:	08db      	lsrs	r3, r3, #3
 80009f2:	697a      	ldr	r2, [r7, #20]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d910      	bls.n	8000a1a <DTMF_digit+0x26a>
 80009f8:	e02d      	b.n	8000a56 <DTMF_digit+0x2a6>
        break;

      case 4:
        f = Goertzel (DTMF_3266Hz);
 80009fa:	481c      	ldr	r0, [pc, #112]	; (8000a6c <DTMF_digit+0x2bc>)
 80009fc:	f7ff fdb6 	bl	800056c <Goertzel>
 8000a00:	6178      	str	r0, [r7, #20]
        if (f > (rampl / 8))   goto invalid;
 8000a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a04:	08db      	lsrs	r3, r3, #3
 8000a06:	697a      	ldr	r2, [r7, #20]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	d823      	bhi.n	8000a54 <DTMF_digit+0x2a4>
        break;
 8000a0c:	e006      	b.n	8000a1c <DTMF_digit+0x26c>
        break;
 8000a0e:	bf00      	nop
 8000a10:	e004      	b.n	8000a1c <DTMF_digit+0x26c>
        break;
 8000a12:	bf00      	nop
 8000a14:	e002      	b.n	8000a1c <DTMF_digit+0x26c>
        if (row == 4)  break;              // do not check it
 8000a16:	bf00      	nop
 8000a18:	e000      	b.n	8000a1c <DTMF_digit+0x26c>
        break;
 8000a1a:	bf00      	nop
    }

// digit is valid
    return ((row-1) << 2) | (col-1) | 0x10;
 8000a1c:	69fb      	ldr	r3, [r7, #28]
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	3b01      	subs	r3, #1
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	009b      	lsls	r3, r3, #2
 8000a26:	b2da      	uxtb	r2, r3
 8000a28:	69bb      	ldr	r3, [r7, #24]
 8000a2a:	b2db      	uxtb	r3, r3
 8000a2c:	3b01      	subs	r3, #1
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	4313      	orrs	r3, r2
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	f043 0310 	orr.w	r3, r3, #16
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	e00d      	b.n	8000a58 <DTMF_digit+0x2a8>
  if (!chk_valid (p, row, rampl)) goto invalid;  
 8000a3c:	bf00      	nop
 8000a3e:	e00a      	b.n	8000a56 <DTMF_digit+0x2a6>
  if (!chk_valid (p, col, campl)) goto invalid;  
 8000a40:	bf00      	nop
 8000a42:	e008      	b.n	8000a56 <DTMF_digit+0x2a6>
  }

invalid:
 8000a44:	bf00      	nop
 8000a46:	e006      	b.n	8000a56 <DTMF_digit+0x2a6>
    if ((rampl << 4) < campl)  goto invalid;
 8000a48:	bf00      	nop
 8000a4a:	e004      	b.n	8000a56 <DTMF_digit+0x2a6>
    if ((campl << 3) < rampl)  goto invalid;
 8000a4c:	bf00      	nop
 8000a4e:	e002      	b.n	8000a56 <DTMF_digit+0x2a6>
        if (f > (campl / 8))   goto invalid;
 8000a50:	bf00      	nop
 8000a52:	e000      	b.n	8000a56 <DTMF_digit+0x2a6>
        if (f > (rampl / 8))   goto invalid;
 8000a54:	bf00      	nop
  return (0);
 8000a56:	2300      	movs	r3, #0
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	3728      	adds	r7, #40	; 0x28
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	ffffd6bb 	.word	0xffffd6bb
 8000a64:	ffffbf89 	.word	0xffffbf89
 8000a68:	ffffa8d2 	.word	0xffffa8d2
 8000a6c:	ffff94b0 	.word	0xffff94b0

08000a70 <DTMF_Detect>:


/*------------------------------------------------------------------------------
  DTMF Detect
 *------------------------------------------------------------------------------*/
void DTMF_Detect (DTMF *t)  {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  unsigned char d;
  unsigned int  cnt;

  if (t->AIindex >= t->AIcheck)  {
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	429a      	cmp	r2, r3
 8000a82:	d352      	bcc.n	8000b2a <DTMF_Detect+0xba>
    GainControl (t);                       // Copy AD Input to DTMF Buffer
 8000a84:	6878      	ldr	r0, [r7, #4]
 8000a86:	f7ff fdbd 	bl	8000604 <GainControl>
    t->AIindex &= (DTMFsz-1);              // ToDo make atomic
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	b2da      	uxtb	r2, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	601a      	str	r2, [r3, #0]
    t->AIcheck = t->AIindex + ((N*2)/3);   // Increment DTMF Window (Overlapping Input Buffer)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	605a      	str	r2, [r3, #4]
    d = DTMF_digit ();
 8000aa0:	f7ff fe86 	bl	80007b0 <DTMF_digit>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	72fb      	strb	r3, [r7, #11]
    t->early = d;     cnt = 0;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	7afa      	ldrb	r2, [r7, #11]
 8000aac:	725a      	strb	r2, [r3, #9]
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60fb      	str	r3, [r7, #12]
    if (t->d[0] == d) cnt++;       
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	7adb      	ldrb	r3, [r3, #11]
 8000ab6:	7afa      	ldrb	r2, [r7, #11]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d102      	bne.n	8000ac2 <DTMF_Detect+0x52>
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	60fb      	str	r3, [r7, #12]
    if (t->d[1] == d) cnt++;       
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	7b1b      	ldrb	r3, [r3, #12]
 8000ac6:	7afa      	ldrb	r2, [r7, #11]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d102      	bne.n	8000ad2 <DTMF_Detect+0x62>
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	3301      	adds	r3, #1
 8000ad0:	60fb      	str	r3, [r7, #12]
    if (t->d[2] == d) cnt++;       
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	7b5b      	ldrb	r3, [r3, #13]
 8000ad6:	7afa      	ldrb	r2, [r7, #11]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d102      	bne.n	8000ae2 <DTMF_Detect+0x72>
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	3301      	adds	r3, #1
 8000ae0:	60fb      	str	r3, [r7, #12]
    if (t->d[3] == d) cnt++;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	7b9b      	ldrb	r3, [r3, #14]
 8000ae6:	7afa      	ldrb	r2, [r7, #11]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d102      	bne.n	8000af2 <DTMF_Detect+0x82>
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	3301      	adds	r3, #1
 8000af0:	60fb      	str	r3, [r7, #12]
    t->d[(t->d_i++ & 3)] = d;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	691b      	ldr	r3, [r3, #16]
 8000af6:	1c59      	adds	r1, r3, #1
 8000af8:	687a      	ldr	r2, [r7, #4]
 8000afa:	6111      	str	r1, [r2, #16]
 8000afc:	f003 0303 	and.w	r3, r3, #3
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	4413      	add	r3, r2
 8000b04:	7afa      	ldrb	r2, [r7, #11]
 8000b06:	72da      	strb	r2, [r3, #11]
    if (cnt >= 2)  {
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d90d      	bls.n	8000b2a <DTMF_Detect+0xba>
      if (t->digit != d)  {
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	7a1b      	ldrb	r3, [r3, #8]
 8000b12:	7afa      	ldrb	r2, [r7, #11]
 8000b14:	429a      	cmp	r2, r3
 8000b16:	d008      	beq.n	8000b2a <DTMF_Detect+0xba>
        t->digit = d;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	7afa      	ldrb	r2, [r7, #11]
 8000b1c:	721a      	strb	r2, [r3, #8]
        if (d)  t->new   = 1;
 8000b1e:	7afb      	ldrb	r3, [r7, #11]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d002      	beq.n	8000b2a <DTMF_Detect+0xba>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2201      	movs	r2, #1
 8000b28:	729a      	strb	r2, [r3, #10]
      }     
    }       
  }
}
 8000b2a:	bf00      	nop
 8000b2c:	3710      	adds	r7, #16
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
	...

08000b34 <actuateOutput>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void actuateOutput(char dtmfcode)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	71fb      	strb	r3, [r7, #7]
	switch(dtmfcode){
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	3b31      	subs	r3, #49	; 0x31
 8000b42:	2b04      	cmp	r3, #4
 8000b44:	d824      	bhi.n	8000b90 <actuateOutput+0x5c>
 8000b46:	a201      	add	r2, pc, #4	; (adr r2, 8000b4c <actuateOutput+0x18>)
 8000b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b4c:	08000b61 	.word	0x08000b61
 8000b50:	08000b6d 	.word	0x08000b6d
 8000b54:	08000b91 	.word	0x08000b91
 8000b58:	08000b79 	.word	0x08000b79
 8000b5c:	08000b85 	.word	0x08000b85
		case '1' :
			HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_RESET);
 8000b60:	2200      	movs	r2, #0
 8000b62:	2104      	movs	r1, #4
 8000b64:	480d      	ldr	r0, [pc, #52]	; (8000b9c <actuateOutput+0x68>)
 8000b66:	f002 fc3b 	bl	80033e0 <HAL_GPIO_WritePin>
			break;
 8000b6a:	e012      	b.n	8000b92 <actuateOutput+0x5e>
		
		case '2' :
			HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	2104      	movs	r1, #4
 8000b70:	480a      	ldr	r0, [pc, #40]	; (8000b9c <actuateOutput+0x68>)
 8000b72:	f002 fc35 	bl	80033e0 <HAL_GPIO_WritePin>
			break;
 8000b76:	e00c      	b.n	8000b92 <actuateOutput+0x5e>
		
		case '4' :
			HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_RESET);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2108      	movs	r1, #8
 8000b7c:	4807      	ldr	r0, [pc, #28]	; (8000b9c <actuateOutput+0x68>)
 8000b7e:	f002 fc2f 	bl	80033e0 <HAL_GPIO_WritePin>
			break;
 8000b82:	e006      	b.n	8000b92 <actuateOutput+0x5e>

		case '5' :
			HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 8000b84:	2201      	movs	r2, #1
 8000b86:	2108      	movs	r1, #8
 8000b88:	4804      	ldr	r0, [pc, #16]	; (8000b9c <actuateOutput+0x68>)
 8000b8a:	f002 fc29 	bl	80033e0 <HAL_GPIO_WritePin>
			break;
 8000b8e:	e000      	b.n	8000b92 <actuateOutput+0x5e>

		default:
			break;
 8000b90:	bf00      	nop
	}
}
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	48000800 	.word	0x48000800

08000ba0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ba4:	f000 fd04 	bl	80015b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba8:	f000 f85c 	bl	8000c64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bac:	f000 f988 	bl	8000ec0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bb0:	f000 f956 	bl	8000e60 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000bb4:	f000 f8a8 	bl	8000d08 <MX_ADC1_Init>
  MX_TIM7_Init();
 8000bb8:	f000 f91c 	bl	8000df4 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	
	printf("Welcome to DTMF decoder \r\n");
 8000bbc:	4823      	ldr	r0, [pc, #140]	; (8000c4c <main+0xac>)
 8000bbe:	f005 f909 	bl	8005dd4 <puts>
	
	
	/* Run ADC calibration */
	if(HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED) != HAL_OK)
 8000bc2:	217f      	movs	r1, #127	; 0x7f
 8000bc4:	4822      	ldr	r0, [pc, #136]	; (8000c50 <main+0xb0>)
 8000bc6:	f002 f86f 	bl	8002ca8 <HAL_ADCEx_Calibration_Start>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d000      	beq.n	8000bd2 <main+0x32>
		while(1);
 8000bd0:	e7fe      	b.n	8000bd0 <main+0x30>
	if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*)aResultDMA, BUFLEN) != HAL_OK)
		while(1);
#endif
	
	/* Start 8kHz timer */
	if(HAL_TIM_Base_Start_IT(&htim7) != HAL_OK)
 8000bd2:	4820      	ldr	r0, [pc, #128]	; (8000c54 <main+0xb4>)
 8000bd4:	f003 ffe0 	bl	8004b98 <HAL_TIM_Base_Start_IT>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d000      	beq.n	8000be0 <main+0x40>
		while(1);
 8000bde:	e7fe      	b.n	8000bde <main+0x3e>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		
		/* run DTMF decoder */
		if (dail1.AIindex >= dail1.AIcheck)  {
 8000be0:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <main+0xb8>)
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	4b1c      	ldr	r3, [pc, #112]	; (8000c58 <main+0xb8>)
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d302      	bcc.n	8000bf2 <main+0x52>
			DTMF_Detect (&dail1);
 8000bec:	481a      	ldr	r0, [pc, #104]	; (8000c58 <main+0xb8>)
 8000bee:	f7ff ff3f 	bl	8000a70 <DTMF_Detect>
		} 

		if (dail1.early)
 8000bf2:	4b19      	ldr	r3, [pc, #100]	; (8000c58 <main+0xb8>)
 8000bf4:	7a5b      	ldrb	r3, [r3, #9]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d006      	beq.n	8000c08 <main+0x68>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	2120      	movs	r1, #32
 8000bfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c02:	f002 fbed 	bl	80033e0 <HAL_GPIO_WritePin>
 8000c06:	e005      	b.n	8000c14 <main+0x74>
		else
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	2120      	movs	r1, #32
 8000c0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c10:	f002 fbe6 	bl	80033e0 <HAL_GPIO_WritePin>

		if (dail1.new){
 8000c14:	4b10      	ldr	r3, [pc, #64]	; (8000c58 <main+0xb8>)
 8000c16:	7a9b      	ldrb	r3, [r3, #10]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d0e1      	beq.n	8000be0 <main+0x40>
			printf ("%c ", DTMFchar[dail1.digit & 0x0F]);
 8000c1c:	4b0e      	ldr	r3, [pc, #56]	; (8000c58 <main+0xb8>)
 8000c1e:	7a1b      	ldrb	r3, [r3, #8]
 8000c20:	f003 030f 	and.w	r3, r3, #15
 8000c24:	4a0d      	ldr	r2, [pc, #52]	; (8000c5c <main+0xbc>)
 8000c26:	5cd3      	ldrb	r3, [r2, r3]
 8000c28:	4619      	mov	r1, r3
 8000c2a:	480d      	ldr	r0, [pc, #52]	; (8000c60 <main+0xc0>)
 8000c2c:	f005 f86c 	bl	8005d08 <iprintf>
			actuateOutput(DTMFchar[dail1.digit & 0x0F]);
 8000c30:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <main+0xb8>)
 8000c32:	7a1b      	ldrb	r3, [r3, #8]
 8000c34:	f003 030f 	and.w	r3, r3, #15
 8000c38:	4a08      	ldr	r2, [pc, #32]	; (8000c5c <main+0xbc>)
 8000c3a:	5cd3      	ldrb	r3, [r2, r3]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f7ff ff79 	bl	8000b34 <actuateOutput>
			dail1.new = 0;
 8000c42:	4b05      	ldr	r3, [pc, #20]	; (8000c58 <main+0xb8>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	729a      	strb	r2, [r3, #10]
		if (dail1.AIindex >= dail1.AIcheck)  {
 8000c48:	e7ca      	b.n	8000be0 <main+0x40>
 8000c4a:	bf00      	nop
 8000c4c:	08006ac0 	.word	0x08006ac0
 8000c50:	2000038c 	.word	0x2000038c
 8000c54:	200003f0 	.word	0x200003f0
 8000c58:	20000000 	.word	0x20000000
 8000c5c:	20000214 	.word	0x20000214
 8000c60:	08006adc 	.word	0x08006adc

08000c64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b096      	sub	sp, #88	; 0x58
 8000c68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c6a:	f107 0314 	add.w	r3, r7, #20
 8000c6e:	2244      	movs	r2, #68	; 0x44
 8000c70:	2100      	movs	r1, #0
 8000c72:	4618      	mov	r0, r3
 8000c74:	f005 f98e 	bl	8005f94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c78:	463b      	mov	r3, r7
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
 8000c82:	60da      	str	r2, [r3, #12]
 8000c84:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c86:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c8a:	f002 fbe9 	bl	8003460 <HAL_PWREx_ControlVoltageScaling>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c94:	f000 f9e0 	bl	8001058 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ca0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ca2:	2310      	movs	r3, #16
 8000ca4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000caa:	2302      	movs	r3, #2
 8000cac:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000cb2:	230a      	movs	r3, #10
 8000cb4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000cb6:	2307      	movs	r3, #7
 8000cb8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cc2:	f107 0314 	add.w	r3, r7, #20
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f002 fc20 	bl	800350c <HAL_RCC_OscConfig>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000cd2:	f000 f9c1 	bl	8001058 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd6:	230f      	movs	r3, #15
 8000cd8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cda:	2303      	movs	r3, #3
 8000cdc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cea:	463b      	mov	r3, r7
 8000cec:	2104      	movs	r1, #4
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f002 ffe8 	bl	8003cc4 <HAL_RCC_ClockConfig>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000cfa:	f000 f9ad 	bl	8001058 <Error_Handler>
  }
}
 8000cfe:	bf00      	nop
 8000d00:	3758      	adds	r7, #88	; 0x58
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
	...

08000d08 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b08a      	sub	sp, #40	; 0x28
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000d0e:	f107 031c 	add.w	r3, r7, #28
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	605a      	str	r2, [r3, #4]
 8000d18:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d1a:	1d3b      	adds	r3, r7, #4
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
 8000d26:	611a      	str	r2, [r3, #16]
 8000d28:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d2a:	4b2f      	ldr	r3, [pc, #188]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d2c:	4a2f      	ldr	r2, [pc, #188]	; (8000dec <MX_ADC1_Init+0xe4>)
 8000d2e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d30:	4b2d      	ldr	r3, [pc, #180]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d36:	4b2c      	ldr	r3, [pc, #176]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d3c:	4b2a      	ldr	r3, [pc, #168]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d42:	4b29      	ldr	r3, [pc, #164]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d48:	4b27      	ldr	r3, [pc, #156]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d4a:	2204      	movs	r2, #4
 8000d4c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d4e:	4b26      	ldr	r3, [pc, #152]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d54:	4b24      	ldr	r3, [pc, #144]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000d5a:	4b23      	ldr	r3, [pc, #140]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d60:	4b21      	ldr	r3, [pc, #132]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d68:	4b1f      	ldr	r3, [pc, #124]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d6e:	4b1e      	ldr	r3, [pc, #120]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d74:	4b1c      	ldr	r3, [pc, #112]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d7c:	4b1a      	ldr	r3, [pc, #104]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000d82:	4b19      	ldr	r3, [pc, #100]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d8a:	4817      	ldr	r0, [pc, #92]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000d8c:	f000 fe82 	bl	8001a94 <HAL_ADC_Init>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000d96:	f000 f95f 	bl	8001058 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d9e:	f107 031c 	add.w	r3, r7, #28
 8000da2:	4619      	mov	r1, r3
 8000da4:	4810      	ldr	r0, [pc, #64]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000da6:	f001 ffdf 	bl	8002d68 <HAL_ADCEx_MultiModeConfigChannel>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000db0:	f000 f952 	bl	8001058 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000db4:	4b0e      	ldr	r3, [pc, #56]	; (8000df0 <MX_ADC1_Init+0xe8>)
 8000db6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000db8:	2306      	movs	r3, #6
 8000dba:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dc0:	237f      	movs	r3, #127	; 0x7f
 8000dc2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000dc4:	2304      	movs	r3, #4
 8000dc6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4805      	ldr	r0, [pc, #20]	; (8000de8 <MX_ADC1_Init+0xe0>)
 8000dd2:	f001 f983 	bl	80020dc <HAL_ADC_ConfigChannel>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000ddc:	f000 f93c 	bl	8001058 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000de0:	bf00      	nop
 8000de2:	3728      	adds	r7, #40	; 0x28
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	2000038c 	.word	0x2000038c
 8000dec:	50040000 	.word	0x50040000
 8000df0:	04300002 	.word	0x04300002

08000df4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dfa:	1d3b      	adds	r3, r7, #4
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	605a      	str	r2, [r3, #4]
 8000e02:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000e04:	4b14      	ldr	r3, [pc, #80]	; (8000e58 <MX_TIM7_Init+0x64>)
 8000e06:	4a15      	ldr	r2, [pc, #84]	; (8000e5c <MX_TIM7_Init+0x68>)
 8000e08:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 5;
 8000e0a:	4b13      	ldr	r3, [pc, #76]	; (8000e58 <MX_TIM7_Init+0x64>)
 8000e0c:	2205      	movs	r2, #5
 8000e0e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e10:	4b11      	ldr	r3, [pc, #68]	; (8000e58 <MX_TIM7_Init+0x64>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8000e16:	4b10      	ldr	r3, [pc, #64]	; (8000e58 <MX_TIM7_Init+0x64>)
 8000e18:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e1c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	; (8000e58 <MX_TIM7_Init+0x64>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000e24:	480c      	ldr	r0, [pc, #48]	; (8000e58 <MX_TIM7_Init+0x64>)
 8000e26:	f003 fe5f 	bl	8004ae8 <HAL_TIM_Base_Init>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000e30:	f000 f912 	bl	8001058 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e34:	2300      	movs	r3, #0
 8000e36:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000e3c:	1d3b      	adds	r3, r7, #4
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4805      	ldr	r0, [pc, #20]	; (8000e58 <MX_TIM7_Init+0x64>)
 8000e42:	f004 f8dd 	bl	8005000 <HAL_TIMEx_MasterConfigSynchronization>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000e4c:	f000 f904 	bl	8001058 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000e50:	bf00      	nop
 8000e52:	3710      	adds	r7, #16
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	200003f0 	.word	0x200003f0
 8000e5c:	40001400 	.word	0x40001400

08000e60 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e64:	4b14      	ldr	r3, [pc, #80]	; (8000eb8 <MX_USART2_UART_Init+0x58>)
 8000e66:	4a15      	ldr	r2, [pc, #84]	; (8000ebc <MX_USART2_UART_Init+0x5c>)
 8000e68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e6a:	4b13      	ldr	r3, [pc, #76]	; (8000eb8 <MX_USART2_UART_Init+0x58>)
 8000e6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e72:	4b11      	ldr	r3, [pc, #68]	; (8000eb8 <MX_USART2_UART_Init+0x58>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e78:	4b0f      	ldr	r3, [pc, #60]	; (8000eb8 <MX_USART2_UART_Init+0x58>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e7e:	4b0e      	ldr	r3, [pc, #56]	; (8000eb8 <MX_USART2_UART_Init+0x58>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e84:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <MX_USART2_UART_Init+0x58>)
 8000e86:	220c      	movs	r2, #12
 8000e88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e8a:	4b0b      	ldr	r3, [pc, #44]	; (8000eb8 <MX_USART2_UART_Init+0x58>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e90:	4b09      	ldr	r3, [pc, #36]	; (8000eb8 <MX_USART2_UART_Init+0x58>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e96:	4b08      	ldr	r3, [pc, #32]	; (8000eb8 <MX_USART2_UART_Init+0x58>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e9c:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <MX_USART2_UART_Init+0x58>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ea2:	4805      	ldr	r0, [pc, #20]	; (8000eb8 <MX_USART2_UART_Init+0x58>)
 8000ea4:	f004 f952 	bl	800514c <HAL_UART_Init>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000eae:	f000 f8d3 	bl	8001058 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	2000043c 	.word	0x2000043c
 8000ebc:	40004400 	.word	0x40004400

08000ec0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b08a      	sub	sp, #40	; 0x28
 8000ec4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec6:	f107 0314 	add.w	r3, r7, #20
 8000eca:	2200      	movs	r2, #0
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	605a      	str	r2, [r3, #4]
 8000ed0:	609a      	str	r2, [r3, #8]
 8000ed2:	60da      	str	r2, [r3, #12]
 8000ed4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed6:	4b3b      	ldr	r3, [pc, #236]	; (8000fc4 <MX_GPIO_Init+0x104>)
 8000ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eda:	4a3a      	ldr	r2, [pc, #232]	; (8000fc4 <MX_GPIO_Init+0x104>)
 8000edc:	f043 0304 	orr.w	r3, r3, #4
 8000ee0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ee2:	4b38      	ldr	r3, [pc, #224]	; (8000fc4 <MX_GPIO_Init+0x104>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ee6:	f003 0304 	and.w	r3, r3, #4
 8000eea:	613b      	str	r3, [r7, #16]
 8000eec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eee:	4b35      	ldr	r3, [pc, #212]	; (8000fc4 <MX_GPIO_Init+0x104>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ef2:	4a34      	ldr	r2, [pc, #208]	; (8000fc4 <MX_GPIO_Init+0x104>)
 8000ef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ef8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000efa:	4b32      	ldr	r3, [pc, #200]	; (8000fc4 <MX_GPIO_Init+0x104>)
 8000efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000efe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f06:	4b2f      	ldr	r3, [pc, #188]	; (8000fc4 <MX_GPIO_Init+0x104>)
 8000f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0a:	4a2e      	ldr	r2, [pc, #184]	; (8000fc4 <MX_GPIO_Init+0x104>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f12:	4b2c      	ldr	r3, [pc, #176]	; (8000fc4 <MX_GPIO_Init+0x104>)
 8000f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f1e:	4b29      	ldr	r3, [pc, #164]	; (8000fc4 <MX_GPIO_Init+0x104>)
 8000f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f22:	4a28      	ldr	r2, [pc, #160]	; (8000fc4 <MX_GPIO_Init+0x104>)
 8000f24:	f043 0302 	orr.w	r3, r3, #2
 8000f28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f2a:	4b26      	ldr	r3, [pc, #152]	; (8000fc4 <MX_GPIO_Init+0x104>)
 8000f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f2e:	f003 0302 	and.w	r3, r3, #2
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT1_Pin|OUT2_Pin|GPIO_Output_Pin, GPIO_PIN_RESET);
 8000f36:	2200      	movs	r2, #0
 8000f38:	211c      	movs	r1, #28
 8000f3a:	4823      	ldr	r0, [pc, #140]	; (8000fc8 <MX_GPIO_Init+0x108>)
 8000f3c:	f002 fa50 	bl	80033e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f40:	2200      	movs	r2, #0
 8000f42:	2120      	movs	r1, #32
 8000f44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f48:	f002 fa4a 	bl	80033e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f52:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f5c:	f107 0314 	add.w	r3, r7, #20
 8000f60:	4619      	mov	r1, r3
 8000f62:	4819      	ldr	r0, [pc, #100]	; (8000fc8 <MX_GPIO_Init+0x108>)
 8000f64:	f002 f892 	bl	800308c <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT1_Pin OUT2_Pin GPIO_Output_Pin */
  GPIO_InitStruct.Pin = OUT1_Pin|OUT2_Pin|GPIO_Output_Pin;
 8000f68:	231c      	movs	r3, #28
 8000f6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f74:	2300      	movs	r3, #0
 8000f76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f78:	f107 0314 	add.w	r3, r7, #20
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4812      	ldr	r0, [pc, #72]	; (8000fc8 <MX_GPIO_Init+0x108>)
 8000f80:	f002 f884 	bl	800308c <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_IN0_Pin */
  GPIO_InitStruct.Pin = ADC_IN0_Pin;
 8000f84:	2301      	movs	r3, #1
 8000f86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f88:	2303      	movs	r3, #3
 8000f8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADC_IN0_GPIO_Port, &GPIO_InitStruct);
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4619      	mov	r1, r3
 8000f96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9a:	f002 f877 	bl	800308c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f9e:	2320      	movs	r3, #32
 8000fa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000faa:	2300      	movs	r3, #0
 8000fac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fae:	f107 0314 	add.w	r3, r7, #20
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fb8:	f002 f868 	bl	800308c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fbc:	bf00      	nop
 8000fbe:	3728      	adds	r7, #40	; 0x28
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	48000800 	.word	0x48000800

08000fcc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]

#ifdef USE_DMA
	dail1.AInput[dail1.AIindex & (DTMFsz-1)] = aResultDMA[0];
#else

	err = HAL_ADC_Start(&hadc1);
 8000fd4:	481d      	ldr	r0, [pc, #116]	; (800104c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000fd6:	f000 fead 	bl	8001d34 <HAL_ADC_Start>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	60fb      	str	r3, [r7, #12]
	if(err != HAL_OK)
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d000      	beq.n	8000fe6 <HAL_TIM_PeriodElapsedCallback+0x1a>
		while(1);
 8000fe4:	e7fe      	b.n	8000fe4 <HAL_TIM_PeriodElapsedCallback+0x18>

	err = HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000fe6:	f04f 31ff 	mov.w	r1, #4294967295
 8000fea:	4818      	ldr	r0, [pc, #96]	; (800104c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000fec:	f000 ff90 	bl	8001f10 <HAL_ADC_PollForConversion>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	60fb      	str	r3, [r7, #12]

	dail1.AInput[dail1.AIindex & (DTMFsz-1)] = HAL_ADC_GetValue(&hadc1);
 8000ff4:	4815      	ldr	r0, [pc, #84]	; (800104c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000ff6:	f001 f863 	bl	80020c0 <HAL_ADC_GetValue>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	4b14      	ldr	r3, [pc, #80]	; (8001050 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	b2db      	uxtb	r3, r3
 8001002:	b291      	uxth	r1, r2
 8001004:	4a12      	ldr	r2, [pc, #72]	; (8001050 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001006:	3308      	adds	r3, #8
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	4413      	add	r3, r2
 800100c:	460a      	mov	r2, r1
 800100e:	809a      	strh	r2, [r3, #4]
	dail1.AIindex++;
 8001010:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	3301      	adds	r3, #1
 8001016:	4a0e      	ldr	r2, [pc, #56]	; (8001050 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001018:	6013      	str	r3, [r2, #0]

	err = HAL_ADC_Stop(&hadc1);
 800101a:	480c      	ldr	r0, [pc, #48]	; (800104c <HAL_TIM_PeriodElapsedCallback+0x80>)
 800101c:	f000 ff44 	bl	8001ea8 <HAL_ADC_Stop>
 8001020:	4603      	mov	r3, r0
 8001022:	60fb      	str	r3, [r7, #12]
	if(err != HAL_OK)
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d000      	beq.n	800102c <HAL_TIM_PeriodElapsedCallback+0x60>
		while(1);
 800102a:	e7fe      	b.n	800102a <HAL_TIM_PeriodElapsedCallback+0x5e>
#endif
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
 800102c:	2110      	movs	r1, #16
 800102e:	4809      	ldr	r0, [pc, #36]	; (8001054 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001030:	f002 f9ee 	bl	8003410 <HAL_GPIO_TogglePin>

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800103c:	d101      	bne.n	8001042 <HAL_TIM_PeriodElapsedCallback+0x76>
    HAL_IncTick();
 800103e:	f000 fad7 	bl	80015f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001042:	bf00      	nop
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	2000038c 	.word	0x2000038c
 8001050:	20000000 	.word	0x20000000
 8001054:	48000800 	.word	0x48000800

08001058 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 800105c:	e7fe      	b.n	800105c <Error_Handler+0x4>
	...

08001060 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001066:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <HAL_MspInit+0x44>)
 8001068:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800106a:	4a0e      	ldr	r2, [pc, #56]	; (80010a4 <HAL_MspInit+0x44>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6613      	str	r3, [r2, #96]	; 0x60
 8001072:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <HAL_MspInit+0x44>)
 8001074:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	607b      	str	r3, [r7, #4]
 800107c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800107e:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <HAL_MspInit+0x44>)
 8001080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001082:	4a08      	ldr	r2, [pc, #32]	; (80010a4 <HAL_MspInit+0x44>)
 8001084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001088:	6593      	str	r3, [r2, #88]	; 0x58
 800108a:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <HAL_MspInit+0x44>)
 800108c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800108e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001092:	603b      	str	r3, [r7, #0]
 8001094:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	40021000 	.word	0x40021000

080010a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b0ac      	sub	sp, #176	; 0xb0
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	2288      	movs	r2, #136	; 0x88
 80010c6:	2100      	movs	r1, #0
 80010c8:	4618      	mov	r0, r3
 80010ca:	f004 ff63 	bl	8005f94 <memset>
  if(hadc->Instance==ADC1)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a27      	ldr	r2, [pc, #156]	; (8001170 <HAL_ADC_MspInit+0xc8>)
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d146      	bne.n	8001166 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80010d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010dc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80010de:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80010e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80010e6:	2302      	movs	r3, #2
 80010e8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80010ea:	2301      	movs	r3, #1
 80010ec:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80010ee:	2308      	movs	r3, #8
 80010f0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80010f2:	2307      	movs	r3, #7
 80010f4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80010f6:	2302      	movs	r3, #2
 80010f8:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80010fa:	2302      	movs	r3, #2
 80010fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80010fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001102:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	4618      	mov	r0, r3
 800110a:	f003 f831 	bl	8004170 <HAL_RCCEx_PeriphCLKConfig>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001114:	f7ff ffa0 	bl	8001058 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001118:	4b16      	ldr	r3, [pc, #88]	; (8001174 <HAL_ADC_MspInit+0xcc>)
 800111a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800111c:	4a15      	ldr	r2, [pc, #84]	; (8001174 <HAL_ADC_MspInit+0xcc>)
 800111e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001122:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001124:	4b13      	ldr	r3, [pc, #76]	; (8001174 <HAL_ADC_MspInit+0xcc>)
 8001126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001128:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800112c:	613b      	str	r3, [r7, #16]
 800112e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001130:	4b10      	ldr	r3, [pc, #64]	; (8001174 <HAL_ADC_MspInit+0xcc>)
 8001132:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001134:	4a0f      	ldr	r2, [pc, #60]	; (8001174 <HAL_ADC_MspInit+0xcc>)
 8001136:	f043 0304 	orr.w	r3, r3, #4
 800113a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800113c:	4b0d      	ldr	r3, [pc, #52]	; (8001174 <HAL_ADC_MspInit+0xcc>)
 800113e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001140:	f003 0304 	and.w	r3, r3, #4
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001148:	2301      	movs	r3, #1
 800114a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800114e:	230b      	movs	r3, #11
 8001150:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800115a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800115e:	4619      	mov	r1, r3
 8001160:	4805      	ldr	r0, [pc, #20]	; (8001178 <HAL_ADC_MspInit+0xd0>)
 8001162:	f001 ff93 	bl	800308c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001166:	bf00      	nop
 8001168:	37b0      	adds	r7, #176	; 0xb0
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	50040000 	.word	0x50040000
 8001174:	40021000 	.word	0x40021000
 8001178:	48000800 	.word	0x48000800

0800117c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a0d      	ldr	r2, [pc, #52]	; (80011c0 <HAL_TIM_Base_MspInit+0x44>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d113      	bne.n	80011b6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800118e:	4b0d      	ldr	r3, [pc, #52]	; (80011c4 <HAL_TIM_Base_MspInit+0x48>)
 8001190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001192:	4a0c      	ldr	r2, [pc, #48]	; (80011c4 <HAL_TIM_Base_MspInit+0x48>)
 8001194:	f043 0320 	orr.w	r3, r3, #32
 8001198:	6593      	str	r3, [r2, #88]	; 0x58
 800119a:	4b0a      	ldr	r3, [pc, #40]	; (80011c4 <HAL_TIM_Base_MspInit+0x48>)
 800119c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800119e:	f003 0320 	and.w	r3, r3, #32
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2100      	movs	r1, #0
 80011aa:	2037      	movs	r0, #55	; 0x37
 80011ac:	f001 ff44 	bl	8003038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80011b0:	2037      	movs	r0, #55	; 0x37
 80011b2:	f001 ff5d 	bl	8003070 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80011b6:	bf00      	nop
 80011b8:	3710      	adds	r7, #16
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40001400 	.word	0x40001400
 80011c4:	40021000 	.word	0x40021000

080011c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b0ac      	sub	sp, #176	; 0xb0
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
 80011de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	2288      	movs	r2, #136	; 0x88
 80011e6:	2100      	movs	r1, #0
 80011e8:	4618      	mov	r0, r3
 80011ea:	f004 fed3 	bl	8005f94 <memset>
  if(huart->Instance==USART2)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a21      	ldr	r2, [pc, #132]	; (8001278 <HAL_UART_MspInit+0xb0>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d13b      	bne.n	8001270 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80011f8:	2302      	movs	r3, #2
 80011fa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011fc:	2300      	movs	r3, #0
 80011fe:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	4618      	mov	r0, r3
 8001206:	f002 ffb3 	bl	8004170 <HAL_RCCEx_PeriphCLKConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001210:	f7ff ff22 	bl	8001058 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001214:	4b19      	ldr	r3, [pc, #100]	; (800127c <HAL_UART_MspInit+0xb4>)
 8001216:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001218:	4a18      	ldr	r2, [pc, #96]	; (800127c <HAL_UART_MspInit+0xb4>)
 800121a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800121e:	6593      	str	r3, [r2, #88]	; 0x58
 8001220:	4b16      	ldr	r3, [pc, #88]	; (800127c <HAL_UART_MspInit+0xb4>)
 8001222:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001224:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001228:	613b      	str	r3, [r7, #16]
 800122a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800122c:	4b13      	ldr	r3, [pc, #76]	; (800127c <HAL_UART_MspInit+0xb4>)
 800122e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001230:	4a12      	ldr	r2, [pc, #72]	; (800127c <HAL_UART_MspInit+0xb4>)
 8001232:	f043 0301 	orr.w	r3, r3, #1
 8001236:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001238:	4b10      	ldr	r3, [pc, #64]	; (800127c <HAL_UART_MspInit+0xb4>)
 800123a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123c:	f003 0301 	and.w	r3, r3, #1
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001244:	230c      	movs	r3, #12
 8001246:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	2300      	movs	r3, #0
 8001252:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001256:	2303      	movs	r3, #3
 8001258:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800125c:	2307      	movs	r3, #7
 800125e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001262:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001266:	4619      	mov	r1, r3
 8001268:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800126c:	f001 ff0e 	bl	800308c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001270:	bf00      	nop
 8001272:	37b0      	adds	r7, #176	; 0xb0
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40004400 	.word	0x40004400
 800127c:	40021000 	.word	0x40021000

08001280 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08e      	sub	sp, #56	; 0x38
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001288:	2300      	movs	r3, #0
 800128a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800128e:	4b34      	ldr	r3, [pc, #208]	; (8001360 <HAL_InitTick+0xe0>)
 8001290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001292:	4a33      	ldr	r2, [pc, #204]	; (8001360 <HAL_InitTick+0xe0>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	6593      	str	r3, [r2, #88]	; 0x58
 800129a:	4b31      	ldr	r3, [pc, #196]	; (8001360 <HAL_InitTick+0xe0>)
 800129c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012a6:	f107 0210 	add.w	r2, r7, #16
 80012aa:	f107 0314 	add.w	r3, r7, #20
 80012ae:	4611      	mov	r1, r2
 80012b0:	4618      	mov	r0, r3
 80012b2:	f002 fecb 	bl	800404c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80012b6:	6a3b      	ldr	r3, [r7, #32]
 80012b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80012ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d103      	bne.n	80012c8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80012c0:	f002 fe98 	bl	8003ff4 <HAL_RCC_GetPCLK1Freq>
 80012c4:	6378      	str	r0, [r7, #52]	; 0x34
 80012c6:	e004      	b.n	80012d2 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80012c8:	f002 fe94 	bl	8003ff4 <HAL_RCC_GetPCLK1Freq>
 80012cc:	4603      	mov	r3, r0
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012d4:	4a23      	ldr	r2, [pc, #140]	; (8001364 <HAL_InitTick+0xe4>)
 80012d6:	fba2 2303 	umull	r2, r3, r2, r3
 80012da:	0c9b      	lsrs	r3, r3, #18
 80012dc:	3b01      	subs	r3, #1
 80012de:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80012e0:	4b21      	ldr	r3, [pc, #132]	; (8001368 <HAL_InitTick+0xe8>)
 80012e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012e6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80012e8:	4b1f      	ldr	r3, [pc, #124]	; (8001368 <HAL_InitTick+0xe8>)
 80012ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012ee:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80012f0:	4a1d      	ldr	r2, [pc, #116]	; (8001368 <HAL_InitTick+0xe8>)
 80012f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f4:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80012f6:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <HAL_InitTick+0xe8>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fc:	4b1a      	ldr	r3, [pc, #104]	; (8001368 <HAL_InitTick+0xe8>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001302:	4b19      	ldr	r3, [pc, #100]	; (8001368 <HAL_InitTick+0xe8>)
 8001304:	2200      	movs	r2, #0
 8001306:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001308:	4817      	ldr	r0, [pc, #92]	; (8001368 <HAL_InitTick+0xe8>)
 800130a:	f003 fbed 	bl	8004ae8 <HAL_TIM_Base_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001314:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001318:	2b00      	cmp	r3, #0
 800131a:	d11b      	bne.n	8001354 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 800131c:	4812      	ldr	r0, [pc, #72]	; (8001368 <HAL_InitTick+0xe8>)
 800131e:	f003 fc3b 	bl	8004b98 <HAL_TIM_Base_Start_IT>
 8001322:	4603      	mov	r3, r0
 8001324:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001328:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800132c:	2b00      	cmp	r3, #0
 800132e:	d111      	bne.n	8001354 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001330:	201c      	movs	r0, #28
 8001332:	f001 fe9d 	bl	8003070 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2b0f      	cmp	r3, #15
 800133a:	d808      	bhi.n	800134e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 800133c:	2200      	movs	r2, #0
 800133e:	6879      	ldr	r1, [r7, #4]
 8001340:	201c      	movs	r0, #28
 8001342:	f001 fe79 	bl	8003038 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001346:	4a09      	ldr	r2, [pc, #36]	; (800136c <HAL_InitTick+0xec>)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6013      	str	r3, [r2, #0]
 800134c:	e002      	b.n	8001354 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001354:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001358:	4618      	mov	r0, r3
 800135a:	3738      	adds	r7, #56	; 0x38
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40021000 	.word	0x40021000
 8001364:	431bde83 	.word	0x431bde83
 8001368:	200004c4 	.word	0x200004c4
 800136c:	20000228 	.word	0x20000228

08001370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001374:	e7fe      	b.n	8001374 <NMI_Handler+0x4>

08001376 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001376:	b480      	push	{r7}
 8001378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800137a:	e7fe      	b.n	800137a <HardFault_Handler+0x4>

0800137c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001380:	e7fe      	b.n	8001380 <MemManage_Handler+0x4>

08001382 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001382:	b480      	push	{r7}
 8001384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001386:	e7fe      	b.n	8001386 <BusFault_Handler+0x4>

08001388 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800138c:	e7fe      	b.n	800138c <UsageFault_Handler+0x4>

0800138e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013a0:	bf00      	nop
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr

080013aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013aa:	b480      	push	{r7}
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013ae:	bf00      	nop
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013cc:	4802      	ldr	r0, [pc, #8]	; (80013d8 <TIM2_IRQHandler+0x10>)
 80013ce:	f003 fc53 	bl	8004c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200004c4 	.word	0x200004c4

080013dc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80013e0:	4802      	ldr	r0, [pc, #8]	; (80013ec <TIM7_IRQHandler+0x10>)
 80013e2:	f003 fc49 	bl	8004c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	200003f0 	.word	0x200003f0

080013f0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
 8001400:	e00a      	b.n	8001418 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001402:	f3af 8000 	nop.w
 8001406:	4601      	mov	r1, r0
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	1c5a      	adds	r2, r3, #1
 800140c:	60ba      	str	r2, [r7, #8]
 800140e:	b2ca      	uxtb	r2, r1
 8001410:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	3301      	adds	r3, #1
 8001416:	617b      	str	r3, [r7, #20]
 8001418:	697a      	ldr	r2, [r7, #20]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	429a      	cmp	r2, r3
 800141e:	dbf0      	blt.n	8001402 <_read+0x12>
  }

  return len;
 8001420:	687b      	ldr	r3, [r7, #4]
}
 8001422:	4618      	mov	r0, r3
 8001424:	3718      	adds	r7, #24
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b086      	sub	sp, #24
 800142e:	af00      	add	r7, sp, #0
 8001430:	60f8      	str	r0, [r7, #12]
 8001432:	60b9      	str	r1, [r7, #8]
 8001434:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001436:	2300      	movs	r3, #0
 8001438:	617b      	str	r3, [r7, #20]
 800143a:	e009      	b.n	8001450 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	1c5a      	adds	r2, r3, #1
 8001440:	60ba      	str	r2, [r7, #8]
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	4618      	mov	r0, r3
 8001446:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	3301      	adds	r3, #1
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	697a      	ldr	r2, [r7, #20]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	429a      	cmp	r2, r3
 8001456:	dbf1      	blt.n	800143c <_write+0x12>
  }
  return len;
 8001458:	687b      	ldr	r3, [r7, #4]
}
 800145a:	4618      	mov	r0, r3
 800145c:	3718      	adds	r7, #24
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <_close>:

int _close(int file)
{
 8001462:	b480      	push	{r7}
 8001464:	b083      	sub	sp, #12
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800146a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800146e:	4618      	mov	r0, r3
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr

0800147a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800147a:	b480      	push	{r7}
 800147c:	b083      	sub	sp, #12
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
 8001482:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800148a:	605a      	str	r2, [r3, #4]
  return 0;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <_isatty>:

int _isatty(int file)
{
 800149a:	b480      	push	{r7}
 800149c:	b083      	sub	sp, #12
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014a2:	2301      	movs	r3, #1
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3714      	adds	r7, #20
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
	...

080014cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014d4:	4a14      	ldr	r2, [pc, #80]	; (8001528 <_sbrk+0x5c>)
 80014d6:	4b15      	ldr	r3, [pc, #84]	; (800152c <_sbrk+0x60>)
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014e0:	4b13      	ldr	r3, [pc, #76]	; (8001530 <_sbrk+0x64>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d102      	bne.n	80014ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014e8:	4b11      	ldr	r3, [pc, #68]	; (8001530 <_sbrk+0x64>)
 80014ea:	4a12      	ldr	r2, [pc, #72]	; (8001534 <_sbrk+0x68>)
 80014ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ee:	4b10      	ldr	r3, [pc, #64]	; (8001530 <_sbrk+0x64>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4413      	add	r3, r2
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d207      	bcs.n	800150c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014fc:	f004 fd98 	bl	8006030 <__errno>
 8001500:	4603      	mov	r3, r0
 8001502:	220c      	movs	r2, #12
 8001504:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001506:	f04f 33ff 	mov.w	r3, #4294967295
 800150a:	e009      	b.n	8001520 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <_sbrk+0x64>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001512:	4b07      	ldr	r3, [pc, #28]	; (8001530 <_sbrk+0x64>)
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4413      	add	r3, r2
 800151a:	4a05      	ldr	r2, [pc, #20]	; (8001530 <_sbrk+0x64>)
 800151c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800151e:	68fb      	ldr	r3, [r7, #12]
}
 8001520:	4618      	mov	r0, r3
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20018000 	.word	0x20018000
 800152c:	00000400 	.word	0x00000400
 8001530:	20000510 	.word	0x20000510
 8001534:	20000668 	.word	0x20000668

08001538 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800153c:	4b06      	ldr	r3, [pc, #24]	; (8001558 <SystemInit+0x20>)
 800153e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001542:	4a05      	ldr	r2, [pc, #20]	; (8001558 <SystemInit+0x20>)
 8001544:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001548:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800155c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001594 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001560:	f7ff ffea 	bl	8001538 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001564:	480c      	ldr	r0, [pc, #48]	; (8001598 <LoopForever+0x6>)
  ldr r1, =_edata
 8001566:	490d      	ldr	r1, [pc, #52]	; (800159c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001568:	4a0d      	ldr	r2, [pc, #52]	; (80015a0 <LoopForever+0xe>)
  movs r3, #0
 800156a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800156c:	e002      	b.n	8001574 <LoopCopyDataInit>

0800156e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800156e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001572:	3304      	adds	r3, #4

08001574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001578:	d3f9      	bcc.n	800156e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800157a:	4a0a      	ldr	r2, [pc, #40]	; (80015a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800157c:	4c0a      	ldr	r4, [pc, #40]	; (80015a8 <LoopForever+0x16>)
  movs r3, #0
 800157e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001580:	e001      	b.n	8001586 <LoopFillZerobss>

08001582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001584:	3204      	adds	r2, #4

08001586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001588:	d3fb      	bcc.n	8001582 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800158a:	f004 fd57 	bl	800603c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800158e:	f7ff fb07 	bl	8000ba0 <main>

08001592 <LoopForever>:

LoopForever:
    b LoopForever
 8001592:	e7fe      	b.n	8001592 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001594:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800159c:	2000028c 	.word	0x2000028c
  ldr r2, =_sidata
 80015a0:	08006b6c 	.word	0x08006b6c
  ldr r2, =_sbss
 80015a4:	2000028c 	.word	0x2000028c
  ldr r4, =_ebss
 80015a8:	20000664 	.word	0x20000664

080015ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015ac:	e7fe      	b.n	80015ac <ADC1_2_IRQHandler>
	...

080015b0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015b6:	2300      	movs	r3, #0
 80015b8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015ba:	4b0c      	ldr	r3, [pc, #48]	; (80015ec <HAL_Init+0x3c>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a0b      	ldr	r2, [pc, #44]	; (80015ec <HAL_Init+0x3c>)
 80015c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015c4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015c6:	2003      	movs	r0, #3
 80015c8:	f001 fd2b 	bl	8003022 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015cc:	200f      	movs	r0, #15
 80015ce:	f7ff fe57 	bl	8001280 <HAL_InitTick>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d002      	beq.n	80015de <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	71fb      	strb	r3, [r7, #7]
 80015dc:	e001      	b.n	80015e2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015de:	f7ff fd3f 	bl	8001060 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015e2:	79fb      	ldrb	r3, [r7, #7]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40022000 	.word	0x40022000

080015f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015f4:	4b06      	ldr	r3, [pc, #24]	; (8001610 <HAL_IncTick+0x20>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	461a      	mov	r2, r3
 80015fa:	4b06      	ldr	r3, [pc, #24]	; (8001614 <HAL_IncTick+0x24>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4413      	add	r3, r2
 8001600:	4a04      	ldr	r2, [pc, #16]	; (8001614 <HAL_IncTick+0x24>)
 8001602:	6013      	str	r3, [r2, #0]
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	2000022c 	.word	0x2000022c
 8001614:	20000514 	.word	0x20000514

08001618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  return uwTick;
 800161c:	4b03      	ldr	r3, [pc, #12]	; (800162c <HAL_GetTick+0x14>)
 800161e:	681b      	ldr	r3, [r3, #0]
}
 8001620:	4618      	mov	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20000514 	.word	0x20000514

08001630 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	431a      	orrs	r2, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	609a      	str	r2, [r3, #8]
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr

08001656 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001656:	b480      	push	{r7}
 8001658:	b083      	sub	sp, #12
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
 800165e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	431a      	orrs	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	609a      	str	r2, [r3, #8]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800168c:	4618      	mov	r0, r3
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001698:	b480      	push	{r7}
 800169a:	b087      	sub	sp, #28
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
 80016a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	3360      	adds	r3, #96	; 0x60
 80016aa:	461a      	mov	r2, r3
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	4413      	add	r3, r2
 80016b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	4b08      	ldr	r3, [pc, #32]	; (80016dc <LL_ADC_SetOffset+0x44>)
 80016ba:	4013      	ands	r3, r2
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80016c2:	683a      	ldr	r2, [r7, #0]
 80016c4:	430a      	orrs	r2, r1
 80016c6:	4313      	orrs	r3, r2
 80016c8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80016d0:	bf00      	nop
 80016d2:	371c      	adds	r7, #28
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	03fff000 	.word	0x03fff000

080016e0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	3360      	adds	r3, #96	; 0x60
 80016ee:	461a      	mov	r2, r3
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	4413      	add	r3, r2
 80016f6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001700:	4618      	mov	r0, r3
 8001702:	3714      	adds	r7, #20
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800170c:	b480      	push	{r7}
 800170e:	b087      	sub	sp, #28
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	3360      	adds	r3, #96	; 0x60
 800171c:	461a      	mov	r2, r3
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	4413      	add	r3, r2
 8001724:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	431a      	orrs	r2, r3
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001736:	bf00      	nop
 8001738:	371c      	adds	r7, #28
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr

08001742 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001742:	b480      	push	{r7}
 8001744:	b083      	sub	sp, #12
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001756:	2301      	movs	r3, #1
 8001758:	e000      	b.n	800175c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800175a:	2300      	movs	r3, #0
}
 800175c:	4618      	mov	r0, r3
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001768:	b480      	push	{r7}
 800176a:	b087      	sub	sp, #28
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	3330      	adds	r3, #48	; 0x30
 8001778:	461a      	mov	r2, r3
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	0a1b      	lsrs	r3, r3, #8
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	f003 030c 	and.w	r3, r3, #12
 8001784:	4413      	add	r3, r2
 8001786:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	f003 031f 	and.w	r3, r3, #31
 8001792:	211f      	movs	r1, #31
 8001794:	fa01 f303 	lsl.w	r3, r1, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	401a      	ands	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	0e9b      	lsrs	r3, r3, #26
 80017a0:	f003 011f 	and.w	r1, r3, #31
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	f003 031f 	and.w	r3, r3, #31
 80017aa:	fa01 f303 	lsl.w	r3, r1, r3
 80017ae:	431a      	orrs	r2, r3
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80017b4:	bf00      	nop
 80017b6:	371c      	adds	r7, #28
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b087      	sub	sp, #28
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	3314      	adds	r3, #20
 80017d0:	461a      	mov	r2, r3
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	0e5b      	lsrs	r3, r3, #25
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	f003 0304 	and.w	r3, r3, #4
 80017dc:	4413      	add	r3, r2
 80017de:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	0d1b      	lsrs	r3, r3, #20
 80017e8:	f003 031f 	and.w	r3, r3, #31
 80017ec:	2107      	movs	r1, #7
 80017ee:	fa01 f303 	lsl.w	r3, r1, r3
 80017f2:	43db      	mvns	r3, r3
 80017f4:	401a      	ands	r2, r3
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	0d1b      	lsrs	r3, r3, #20
 80017fa:	f003 031f 	and.w	r3, r3, #31
 80017fe:	6879      	ldr	r1, [r7, #4]
 8001800:	fa01 f303 	lsl.w	r3, r1, r3
 8001804:	431a      	orrs	r2, r3
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800180a:	bf00      	nop
 800180c:	371c      	adds	r7, #28
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
	...

08001818 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001830:	43db      	mvns	r3, r3
 8001832:	401a      	ands	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f003 0318 	and.w	r3, r3, #24
 800183a:	4908      	ldr	r1, [pc, #32]	; (800185c <LL_ADC_SetChannelSingleDiff+0x44>)
 800183c:	40d9      	lsrs	r1, r3
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	400b      	ands	r3, r1
 8001842:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001846:	431a      	orrs	r2, r3
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800184e:	bf00      	nop
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	0007ffff 	.word	0x0007ffff

08001860 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	f003 031f 	and.w	r3, r3, #31
}
 8001870:	4618      	mov	r0, r3
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80018a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	6093      	str	r3, [r2, #8]
}
 80018b0:	bf00      	nop
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80018cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80018d0:	d101      	bne.n	80018d6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80018d2:	2301      	movs	r3, #1
 80018d4:	e000      	b.n	80018d8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80018d6:	2300      	movs	r3, #0
}
 80018d8:	4618      	mov	r0, r3
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr

080018e4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80018f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80018f8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001900:	bf00      	nop
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800191c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001920:	d101      	bne.n	8001926 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001922:	2301      	movs	r3, #1
 8001924:	e000      	b.n	8001928 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001926:	2300      	movs	r3, #0
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001944:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001948:	f043 0201 	orr.w	r2, r3, #1
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800196c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001970:	f043 0202 	orr.w	r2, r3, #2
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	2b01      	cmp	r3, #1
 8001996:	d101      	bne.n	800199c <LL_ADC_IsEnabled+0x18>
 8001998:	2301      	movs	r3, #1
 800199a:	e000      	b.n	800199e <LL_ADC_IsEnabled+0x1a>
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b083      	sub	sp, #12
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d101      	bne.n	80019c2 <LL_ADC_IsDisableOngoing+0x18>
 80019be:	2301      	movs	r3, #1
 80019c0:	e000      	b.n	80019c4 <LL_ADC_IsDisableOngoing+0x1a>
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80019e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80019e4:	f043 0204 	orr.w	r2, r3, #4
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80019ec:	bf00      	nop
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001a08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001a0c:	f043 0210 	orr.w	r2, r3, #16
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	f003 0304 	and.w	r3, r3, #4
 8001a30:	2b04      	cmp	r3, #4
 8001a32:	d101      	bne.n	8001a38 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a34:	2301      	movs	r3, #1
 8001a36:	e000      	b.n	8001a3a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a38:	2300      	movs	r3, #0
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr

08001a46 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001a46:	b480      	push	{r7}
 8001a48:	b083      	sub	sp, #12
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001a56:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001a5a:	f043 0220 	orr.w	r2, r3, #32
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001a62:	bf00      	nop
 8001a64:	370c      	adds	r7, #12
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr

08001a6e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	b083      	sub	sp, #12
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f003 0308 	and.w	r3, r3, #8
 8001a7e:	2b08      	cmp	r3, #8
 8001a80:	d101      	bne.n	8001a86 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a82:	2301      	movs	r3, #1
 8001a84:	e000      	b.n	8001a88 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a94:	b590      	push	{r4, r7, lr}
 8001a96:	b089      	sub	sp, #36	; 0x24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d101      	bne.n	8001aae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e130      	b.n	8001d10 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	691b      	ldr	r3, [r3, #16]
 8001ab2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d109      	bne.n	8001ad0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7ff faf3 	bl	80010a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2200      	movs	r2, #0
 8001acc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff fef1 	bl	80018bc <LL_ADC_IsDeepPowerDownEnabled>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d004      	beq.n	8001aea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff fed7 	bl	8001898 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff ff0c 	bl	800190c <LL_ADC_IsInternalRegulatorEnabled>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d115      	bne.n	8001b26 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff fef0 	bl	80018e4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b04:	4b84      	ldr	r3, [pc, #528]	; (8001d18 <HAL_ADC_Init+0x284>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	099b      	lsrs	r3, r3, #6
 8001b0a:	4a84      	ldr	r2, [pc, #528]	; (8001d1c <HAL_ADC_Init+0x288>)
 8001b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b10:	099b      	lsrs	r3, r3, #6
 8001b12:	3301      	adds	r3, #1
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001b18:	e002      	b.n	8001b20 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	3b01      	subs	r3, #1
 8001b1e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1f9      	bne.n	8001b1a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff feee 	bl	800190c <LL_ADC_IsInternalRegulatorEnabled>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d10d      	bne.n	8001b52 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b3a:	f043 0210 	orr.w	r2, r3, #16
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b46:	f043 0201 	orr.w	r2, r3, #1
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff ff62 	bl	8001a20 <LL_ADC_REG_IsConversionOngoing>
 8001b5c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b62:	f003 0310 	and.w	r3, r3, #16
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f040 80c9 	bne.w	8001cfe <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	f040 80c5 	bne.w	8001cfe <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b78:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001b7c:	f043 0202 	orr.w	r2, r3, #2
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff fefb 	bl	8001984 <LL_ADC_IsEnabled>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d115      	bne.n	8001bc0 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b94:	4862      	ldr	r0, [pc, #392]	; (8001d20 <HAL_ADC_Init+0x28c>)
 8001b96:	f7ff fef5 	bl	8001984 <LL_ADC_IsEnabled>
 8001b9a:	4604      	mov	r4, r0
 8001b9c:	4861      	ldr	r0, [pc, #388]	; (8001d24 <HAL_ADC_Init+0x290>)
 8001b9e:	f7ff fef1 	bl	8001984 <LL_ADC_IsEnabled>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	431c      	orrs	r4, r3
 8001ba6:	4860      	ldr	r0, [pc, #384]	; (8001d28 <HAL_ADC_Init+0x294>)
 8001ba8:	f7ff feec 	bl	8001984 <LL_ADC_IsEnabled>
 8001bac:	4603      	mov	r3, r0
 8001bae:	4323      	orrs	r3, r4
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d105      	bne.n	8001bc0 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	4619      	mov	r1, r3
 8001bba:	485c      	ldr	r0, [pc, #368]	; (8001d2c <HAL_ADC_Init+0x298>)
 8001bbc:	f7ff fd38 	bl	8001630 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	7e5b      	ldrb	r3, [r3, #25]
 8001bc4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bca:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001bd0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001bd6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bde:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001be0:	4313      	orrs	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d106      	bne.n	8001bfc <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf2:	3b01      	subs	r3, #1
 8001bf4:	045b      	lsls	r3, r3, #17
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d009      	beq.n	8001c18 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c08:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c10:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	68da      	ldr	r2, [r3, #12]
 8001c1e:	4b44      	ldr	r3, [pc, #272]	; (8001d30 <HAL_ADC_Init+0x29c>)
 8001c20:	4013      	ands	r3, r2
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	6812      	ldr	r2, [r2, #0]
 8001c26:	69b9      	ldr	r1, [r7, #24]
 8001c28:	430b      	orrs	r3, r1
 8001c2a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff ff1c 	bl	8001a6e <LL_ADC_INJ_IsConversionOngoing>
 8001c36:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d13d      	bne.n	8001cba <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d13a      	bne.n	8001cba <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c48:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c50:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c52:	4313      	orrs	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c60:	f023 0302 	bic.w	r3, r3, #2
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	6812      	ldr	r2, [r2, #0]
 8001c68:	69b9      	ldr	r1, [r7, #24]
 8001c6a:	430b      	orrs	r3, r1
 8001c6c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d118      	bne.n	8001caa <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	691b      	ldr	r3, [r3, #16]
 8001c7e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001c82:	f023 0304 	bic.w	r3, r3, #4
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c8e:	4311      	orrs	r1, r2
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001c94:	4311      	orrs	r1, r2
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f042 0201 	orr.w	r2, r2, #1
 8001ca6:	611a      	str	r2, [r3, #16]
 8001ca8:	e007      	b.n	8001cba <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	691a      	ldr	r2, [r3, #16]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f022 0201 	bic.w	r2, r2, #1
 8001cb8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	691b      	ldr	r3, [r3, #16]
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d10c      	bne.n	8001cdc <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc8:	f023 010f 	bic.w	r1, r3, #15
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	69db      	ldr	r3, [r3, #28]
 8001cd0:	1e5a      	subs	r2, r3, #1
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	631a      	str	r2, [r3, #48]	; 0x30
 8001cda:	e007      	b.n	8001cec <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f022 020f 	bic.w	r2, r2, #15
 8001cea:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cf0:	f023 0303 	bic.w	r3, r3, #3
 8001cf4:	f043 0201 	orr.w	r2, r3, #1
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	655a      	str	r2, [r3, #84]	; 0x54
 8001cfc:	e007      	b.n	8001d0e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d02:	f043 0210 	orr.w	r2, r3, #16
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d0e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3724      	adds	r7, #36	; 0x24
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd90      	pop	{r4, r7, pc}
 8001d18:	20000224 	.word	0x20000224
 8001d1c:	053e2d63 	.word	0x053e2d63
 8001d20:	50040000 	.word	0x50040000
 8001d24:	50040100 	.word	0x50040100
 8001d28:	50040200 	.word	0x50040200
 8001d2c:	50040300 	.word	0x50040300
 8001d30:	fff0c007 	.word	0xfff0c007

08001d34 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d3c:	4857      	ldr	r0, [pc, #348]	; (8001e9c <HAL_ADC_Start+0x168>)
 8001d3e:	f7ff fd8f 	bl	8001860 <LL_ADC_GetMultimode>
 8001d42:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff fe69 	bl	8001a20 <LL_ADC_REG_IsConversionOngoing>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	f040 809c 	bne.w	8001e8e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d101      	bne.n	8001d64 <HAL_ADC_Start+0x30>
 8001d60:	2302      	movs	r3, #2
 8001d62:	e097      	b.n	8001e94 <HAL_ADC_Start+0x160>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f000 fe63 	bl	8002a38 <ADC_Enable>
 8001d72:	4603      	mov	r3, r0
 8001d74:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001d76:	7dfb      	ldrb	r3, [r7, #23]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f040 8083 	bne.w	8001e84 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d82:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001d86:	f023 0301 	bic.w	r3, r3, #1
 8001d8a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a42      	ldr	r2, [pc, #264]	; (8001ea0 <HAL_ADC_Start+0x16c>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d002      	beq.n	8001da2 <HAL_ADC_Start+0x6e>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	e000      	b.n	8001da4 <HAL_ADC_Start+0x70>
 8001da2:	4b40      	ldr	r3, [pc, #256]	; (8001ea4 <HAL_ADC_Start+0x170>)
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	6812      	ldr	r2, [r2, #0]
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d002      	beq.n	8001db2 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d105      	bne.n	8001dbe <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001db6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dca:	d106      	bne.n	8001dda <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dd0:	f023 0206 	bic.w	r2, r3, #6
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	659a      	str	r2, [r3, #88]	; 0x58
 8001dd8:	e002      	b.n	8001de0 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	221c      	movs	r2, #28
 8001de6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a2a      	ldr	r2, [pc, #168]	; (8001ea0 <HAL_ADC_Start+0x16c>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d002      	beq.n	8001e00 <HAL_ADC_Start+0xcc>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	e000      	b.n	8001e02 <HAL_ADC_Start+0xce>
 8001e00:	4b28      	ldr	r3, [pc, #160]	; (8001ea4 <HAL_ADC_Start+0x170>)
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	6812      	ldr	r2, [r2, #0]
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d008      	beq.n	8001e1c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d005      	beq.n	8001e1c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	2b05      	cmp	r3, #5
 8001e14:	d002      	beq.n	8001e1c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	2b09      	cmp	r3, #9
 8001e1a:	d114      	bne.n	8001e46 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d007      	beq.n	8001e3a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e2e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e32:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff fdc6 	bl	80019d0 <LL_ADC_REG_StartConversion>
 8001e44:	e025      	b.n	8001e92 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e4a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a12      	ldr	r2, [pc, #72]	; (8001ea0 <HAL_ADC_Start+0x16c>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d002      	beq.n	8001e62 <HAL_ADC_Start+0x12e>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	e000      	b.n	8001e64 <HAL_ADC_Start+0x130>
 8001e62:	4b10      	ldr	r3, [pc, #64]	; (8001ea4 <HAL_ADC_Start+0x170>)
 8001e64:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d00f      	beq.n	8001e92 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e76:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e7a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	655a      	str	r2, [r3, #84]	; 0x54
 8001e82:	e006      	b.n	8001e92 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001e8c:	e001      	b.n	8001e92 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001e8e:	2302      	movs	r3, #2
 8001e90:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001e92:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3718      	adds	r7, #24
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	50040300 	.word	0x50040300
 8001ea0:	50040100 	.word	0x50040100
 8001ea4:	50040000 	.word	0x50040000

08001ea8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d101      	bne.n	8001ebe <HAL_ADC_Stop+0x16>
 8001eba:	2302      	movs	r3, #2
 8001ebc:	e023      	b.n	8001f06 <HAL_ADC_Stop+0x5e>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001ec6:	2103      	movs	r1, #3
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f000 fcf9 	bl	80028c0 <ADC_ConversionStop>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d111      	bne.n	8001efc <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f000 fe33 	bl	8002b44 <ADC_Disable>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001ee2:	7bfb      	ldrb	r3, [r7, #15]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d109      	bne.n	8001efc <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eec:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ef0:	f023 0301 	bic.w	r3, r3, #1
 8001ef4:	f043 0201 	orr.w	r2, r3, #1
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3710      	adds	r7, #16
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
	...

08001f10 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b088      	sub	sp, #32
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f1a:	4866      	ldr	r0, [pc, #408]	; (80020b4 <HAL_ADC_PollForConversion+0x1a4>)
 8001f1c:	f7ff fca0 	bl	8001860 <LL_ADC_GetMultimode>
 8001f20:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	695b      	ldr	r3, [r3, #20]
 8001f26:	2b08      	cmp	r3, #8
 8001f28:	d102      	bne.n	8001f30 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001f2a:	2308      	movs	r3, #8
 8001f2c:	61fb      	str	r3, [r7, #28]
 8001f2e:	e02a      	b.n	8001f86 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d005      	beq.n	8001f42 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	2b05      	cmp	r3, #5
 8001f3a:	d002      	beq.n	8001f42 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	2b09      	cmp	r3, #9
 8001f40:	d111      	bne.n	8001f66 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f003 0301 	and.w	r3, r3, #1
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d007      	beq.n	8001f60 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f54:	f043 0220 	orr.w	r2, r3, #32
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e0a4      	b.n	80020aa <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001f60:	2304      	movs	r3, #4
 8001f62:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001f64:	e00f      	b.n	8001f86 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001f66:	4853      	ldr	r0, [pc, #332]	; (80020b4 <HAL_ADC_PollForConversion+0x1a4>)
 8001f68:	f7ff fc88 	bl	800187c <LL_ADC_GetMultiDMATransfer>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d007      	beq.n	8001f82 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f76:	f043 0220 	orr.w	r2, r3, #32
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e093      	b.n	80020aa <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001f82:	2304      	movs	r3, #4
 8001f84:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001f86:	f7ff fb47 	bl	8001618 <HAL_GetTick>
 8001f8a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001f8c:	e021      	b.n	8001fd2 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f94:	d01d      	beq.n	8001fd2 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001f96:	f7ff fb3f 	bl	8001618 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d302      	bcc.n	8001fac <HAL_ADC_PollForConversion+0x9c>
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d112      	bne.n	8001fd2 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10b      	bne.n	8001fd2 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fbe:	f043 0204 	orr.w	r2, r3, #4
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e06b      	b.n	80020aa <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	4013      	ands	r3, r2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d0d6      	beq.n	8001f8e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fe4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fba6 	bl	8001742 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d01c      	beq.n	8002036 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	7e5b      	ldrb	r3, [r3, #25]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d118      	bne.n	8002036 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0308 	and.w	r3, r3, #8
 800200e:	2b08      	cmp	r3, #8
 8002010:	d111      	bne.n	8002036 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002016:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002022:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d105      	bne.n	8002036 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800202e:	f043 0201 	orr.w	r2, r3, #1
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a1f      	ldr	r2, [pc, #124]	; (80020b8 <HAL_ADC_PollForConversion+0x1a8>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d002      	beq.n	8002046 <HAL_ADC_PollForConversion+0x136>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	e000      	b.n	8002048 <HAL_ADC_PollForConversion+0x138>
 8002046:	4b1d      	ldr	r3, [pc, #116]	; (80020bc <HAL_ADC_PollForConversion+0x1ac>)
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	6812      	ldr	r2, [r2, #0]
 800204c:	4293      	cmp	r3, r2
 800204e:	d008      	beq.n	8002062 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d005      	beq.n	8002062 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	2b05      	cmp	r3, #5
 800205a:	d002      	beq.n	8002062 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	2b09      	cmp	r3, #9
 8002060:	d104      	bne.n	800206c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	61bb      	str	r3, [r7, #24]
 800206a:	e00c      	b.n	8002086 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a11      	ldr	r2, [pc, #68]	; (80020b8 <HAL_ADC_PollForConversion+0x1a8>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d002      	beq.n	800207c <HAL_ADC_PollForConversion+0x16c>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	e000      	b.n	800207e <HAL_ADC_PollForConversion+0x16e>
 800207c:	4b0f      	ldr	r3, [pc, #60]	; (80020bc <HAL_ADC_PollForConversion+0x1ac>)
 800207e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	2b08      	cmp	r3, #8
 800208a:	d104      	bne.n	8002096 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2208      	movs	r2, #8
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	e008      	b.n	80020a8 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d103      	bne.n	80020a8 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	220c      	movs	r2, #12
 80020a6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3720      	adds	r7, #32
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	50040300 	.word	0x50040300
 80020b8:	50040100 	.word	0x50040100
 80020bc:	50040000 	.word	0x50040000

080020c0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
	...

080020dc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b0b6      	sub	sp, #216	; 0xd8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020e6:	2300      	movs	r3, #0
 80020e8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d101      	bne.n	80020fe <HAL_ADC_ConfigChannel+0x22>
 80020fa:	2302      	movs	r3, #2
 80020fc:	e3c9      	b.n	8002892 <HAL_ADC_ConfigChannel+0x7b6>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2201      	movs	r2, #1
 8002102:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4618      	mov	r0, r3
 800210c:	f7ff fc88 	bl	8001a20 <LL_ADC_REG_IsConversionOngoing>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	f040 83aa 	bne.w	800286c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	2b05      	cmp	r3, #5
 8002126:	d824      	bhi.n	8002172 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	3b02      	subs	r3, #2
 800212e:	2b03      	cmp	r3, #3
 8002130:	d81b      	bhi.n	800216a <HAL_ADC_ConfigChannel+0x8e>
 8002132:	a201      	add	r2, pc, #4	; (adr r2, 8002138 <HAL_ADC_ConfigChannel+0x5c>)
 8002134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002138:	08002149 	.word	0x08002149
 800213c:	08002151 	.word	0x08002151
 8002140:	08002159 	.word	0x08002159
 8002144:	08002161 	.word	0x08002161
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002148:	230c      	movs	r3, #12
 800214a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800214e:	e010      	b.n	8002172 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002150:	2312      	movs	r3, #18
 8002152:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002156:	e00c      	b.n	8002172 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002158:	2318      	movs	r3, #24
 800215a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800215e:	e008      	b.n	8002172 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002160:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002164:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002168:	e003      	b.n	8002172 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800216a:	2306      	movs	r3, #6
 800216c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002170:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6818      	ldr	r0, [r3, #0]
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002180:	f7ff faf2 	bl	8001768 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff fc49 	bl	8001a20 <LL_ADC_REG_IsConversionOngoing>
 800218e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff fc69 	bl	8001a6e <LL_ADC_INJ_IsConversionOngoing>
 800219c:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f040 81a4 	bne.w	80024f2 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	f040 819f 	bne.w	80024f2 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6818      	ldr	r0, [r3, #0]
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	6819      	ldr	r1, [r3, #0]
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	461a      	mov	r2, r3
 80021c2:	f7ff fafd 	bl	80017c0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	695a      	ldr	r2, [r3, #20]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	08db      	lsrs	r3, r3, #3
 80021d2:	f003 0303 	and.w	r3, r3, #3
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	691b      	ldr	r3, [r3, #16]
 80021e4:	2b04      	cmp	r3, #4
 80021e6:	d00a      	beq.n	80021fe <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6818      	ldr	r0, [r3, #0]
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	6919      	ldr	r1, [r3, #16]
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80021f8:	f7ff fa4e 	bl	8001698 <LL_ADC_SetOffset>
 80021fc:	e179      	b.n	80024f2 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2100      	movs	r1, #0
 8002204:	4618      	mov	r0, r3
 8002206:	f7ff fa6b 	bl	80016e0 <LL_ADC_GetOffsetChannel>
 800220a:	4603      	mov	r3, r0
 800220c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002210:	2b00      	cmp	r3, #0
 8002212:	d10a      	bne.n	800222a <HAL_ADC_ConfigChannel+0x14e>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2100      	movs	r1, #0
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff fa60 	bl	80016e0 <LL_ADC_GetOffsetChannel>
 8002220:	4603      	mov	r3, r0
 8002222:	0e9b      	lsrs	r3, r3, #26
 8002224:	f003 021f 	and.w	r2, r3, #31
 8002228:	e01e      	b.n	8002268 <HAL_ADC_ConfigChannel+0x18c>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2100      	movs	r1, #0
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff fa55 	bl	80016e0 <LL_ADC_GetOffsetChannel>
 8002236:	4603      	mov	r3, r0
 8002238:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002240:	fa93 f3a3 	rbit	r3, r3
 8002244:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002248:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800224c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002250:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002254:	2b00      	cmp	r3, #0
 8002256:	d101      	bne.n	800225c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002258:	2320      	movs	r3, #32
 800225a:	e004      	b.n	8002266 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800225c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002260:	fab3 f383 	clz	r3, r3
 8002264:	b2db      	uxtb	r3, r3
 8002266:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002270:	2b00      	cmp	r3, #0
 8002272:	d105      	bne.n	8002280 <HAL_ADC_ConfigChannel+0x1a4>
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	0e9b      	lsrs	r3, r3, #26
 800227a:	f003 031f 	and.w	r3, r3, #31
 800227e:	e018      	b.n	80022b2 <HAL_ADC_ConfigChannel+0x1d6>
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002288:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800228c:	fa93 f3a3 	rbit	r3, r3
 8002290:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8002294:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002298:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 800229c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80022a4:	2320      	movs	r3, #32
 80022a6:	e004      	b.n	80022b2 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80022a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80022ac:	fab3 f383 	clz	r3, r3
 80022b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d106      	bne.n	80022c4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2200      	movs	r2, #0
 80022bc:	2100      	movs	r1, #0
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff fa24 	bl	800170c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2101      	movs	r1, #1
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff fa08 	bl	80016e0 <LL_ADC_GetOffsetChannel>
 80022d0:	4603      	mov	r3, r0
 80022d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d10a      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x214>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2101      	movs	r1, #1
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff f9fd 	bl	80016e0 <LL_ADC_GetOffsetChannel>
 80022e6:	4603      	mov	r3, r0
 80022e8:	0e9b      	lsrs	r3, r3, #26
 80022ea:	f003 021f 	and.w	r2, r3, #31
 80022ee:	e01e      	b.n	800232e <HAL_ADC_ConfigChannel+0x252>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2101      	movs	r1, #1
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff f9f2 	bl	80016e0 <LL_ADC_GetOffsetChannel>
 80022fc:	4603      	mov	r3, r0
 80022fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002302:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002306:	fa93 f3a3 	rbit	r3, r3
 800230a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 800230e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002312:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8002316:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800231e:	2320      	movs	r3, #32
 8002320:	e004      	b.n	800232c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002322:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002326:	fab3 f383 	clz	r3, r3
 800232a:	b2db      	uxtb	r3, r3
 800232c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002336:	2b00      	cmp	r3, #0
 8002338:	d105      	bne.n	8002346 <HAL_ADC_ConfigChannel+0x26a>
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	0e9b      	lsrs	r3, r3, #26
 8002340:	f003 031f 	and.w	r3, r3, #31
 8002344:	e018      	b.n	8002378 <HAL_ADC_ConfigChannel+0x29c>
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002352:	fa93 f3a3 	rbit	r3, r3
 8002356:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 800235a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800235e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8002362:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800236a:	2320      	movs	r3, #32
 800236c:	e004      	b.n	8002378 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800236e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002372:	fab3 f383 	clz	r3, r3
 8002376:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002378:	429a      	cmp	r2, r3
 800237a:	d106      	bne.n	800238a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2200      	movs	r2, #0
 8002382:	2101      	movs	r1, #1
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff f9c1 	bl	800170c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	2102      	movs	r1, #2
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff f9a5 	bl	80016e0 <LL_ADC_GetOffsetChannel>
 8002396:	4603      	mov	r3, r0
 8002398:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800239c:	2b00      	cmp	r3, #0
 800239e:	d10a      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x2da>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2102      	movs	r1, #2
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff f99a 	bl	80016e0 <LL_ADC_GetOffsetChannel>
 80023ac:	4603      	mov	r3, r0
 80023ae:	0e9b      	lsrs	r3, r3, #26
 80023b0:	f003 021f 	and.w	r2, r3, #31
 80023b4:	e01e      	b.n	80023f4 <HAL_ADC_ConfigChannel+0x318>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2102      	movs	r1, #2
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff f98f 	bl	80016e0 <LL_ADC_GetOffsetChannel>
 80023c2:	4603      	mov	r3, r0
 80023c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80023cc:	fa93 f3a3 	rbit	r3, r3
 80023d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80023d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80023d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80023dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80023e4:	2320      	movs	r3, #32
 80023e6:	e004      	b.n	80023f2 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80023e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80023ec:	fab3 f383 	clz	r3, r3
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d105      	bne.n	800240c <HAL_ADC_ConfigChannel+0x330>
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	0e9b      	lsrs	r3, r3, #26
 8002406:	f003 031f 	and.w	r3, r3, #31
 800240a:	e014      	b.n	8002436 <HAL_ADC_ConfigChannel+0x35a>
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002412:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002414:	fa93 f3a3 	rbit	r3, r3
 8002418:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 800241a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800241c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8002420:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002424:	2b00      	cmp	r3, #0
 8002426:	d101      	bne.n	800242c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002428:	2320      	movs	r3, #32
 800242a:	e004      	b.n	8002436 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 800242c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002430:	fab3 f383 	clz	r3, r3
 8002434:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002436:	429a      	cmp	r2, r3
 8002438:	d106      	bne.n	8002448 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2200      	movs	r2, #0
 8002440:	2102      	movs	r1, #2
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff f962 	bl	800170c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2103      	movs	r1, #3
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff f946 	bl	80016e0 <LL_ADC_GetOffsetChannel>
 8002454:	4603      	mov	r3, r0
 8002456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800245a:	2b00      	cmp	r3, #0
 800245c:	d10a      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x398>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2103      	movs	r1, #3
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff f93b 	bl	80016e0 <LL_ADC_GetOffsetChannel>
 800246a:	4603      	mov	r3, r0
 800246c:	0e9b      	lsrs	r3, r3, #26
 800246e:	f003 021f 	and.w	r2, r3, #31
 8002472:	e017      	b.n	80024a4 <HAL_ADC_ConfigChannel+0x3c8>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2103      	movs	r1, #3
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff f930 	bl	80016e0 <LL_ADC_GetOffsetChannel>
 8002480:	4603      	mov	r3, r0
 8002482:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002484:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002486:	fa93 f3a3 	rbit	r3, r3
 800248a:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800248c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800248e:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8002490:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002496:	2320      	movs	r3, #32
 8002498:	e003      	b.n	80024a2 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800249a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800249c:	fab3 f383 	clz	r3, r3
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d105      	bne.n	80024bc <HAL_ADC_ConfigChannel+0x3e0>
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	0e9b      	lsrs	r3, r3, #26
 80024b6:	f003 031f 	and.w	r3, r3, #31
 80024ba:	e011      	b.n	80024e0 <HAL_ADC_ConfigChannel+0x404>
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80024c4:	fa93 f3a3 	rbit	r3, r3
 80024c8:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80024ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80024cc:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80024ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d101      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80024d4:	2320      	movs	r3, #32
 80024d6:	e003      	b.n	80024e0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80024d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80024da:	fab3 f383 	clz	r3, r3
 80024de:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d106      	bne.n	80024f2 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2200      	movs	r2, #0
 80024ea:	2103      	movs	r1, #3
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff f90d 	bl	800170c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff fa44 	bl	8001984 <LL_ADC_IsEnabled>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	f040 8140 	bne.w	8002784 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6818      	ldr	r0, [r3, #0]
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	6819      	ldr	r1, [r3, #0]
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	461a      	mov	r2, r3
 8002512:	f7ff f981 	bl	8001818 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	4a8f      	ldr	r2, [pc, #572]	; (8002758 <HAL_ADC_ConfigChannel+0x67c>)
 800251c:	4293      	cmp	r3, r2
 800251e:	f040 8131 	bne.w	8002784 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10b      	bne.n	800254a <HAL_ADC_ConfigChannel+0x46e>
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	0e9b      	lsrs	r3, r3, #26
 8002538:	3301      	adds	r3, #1
 800253a:	f003 031f 	and.w	r3, r3, #31
 800253e:	2b09      	cmp	r3, #9
 8002540:	bf94      	ite	ls
 8002542:	2301      	movls	r3, #1
 8002544:	2300      	movhi	r3, #0
 8002546:	b2db      	uxtb	r3, r3
 8002548:	e019      	b.n	800257e <HAL_ADC_ConfigChannel+0x4a2>
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002550:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002552:	fa93 f3a3 	rbit	r3, r3
 8002556:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002558:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800255a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800255c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800255e:	2b00      	cmp	r3, #0
 8002560:	d101      	bne.n	8002566 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002562:	2320      	movs	r3, #32
 8002564:	e003      	b.n	800256e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002566:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002568:	fab3 f383 	clz	r3, r3
 800256c:	b2db      	uxtb	r3, r3
 800256e:	3301      	adds	r3, #1
 8002570:	f003 031f 	and.w	r3, r3, #31
 8002574:	2b09      	cmp	r3, #9
 8002576:	bf94      	ite	ls
 8002578:	2301      	movls	r3, #1
 800257a:	2300      	movhi	r3, #0
 800257c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800257e:	2b00      	cmp	r3, #0
 8002580:	d079      	beq.n	8002676 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800258a:	2b00      	cmp	r3, #0
 800258c:	d107      	bne.n	800259e <HAL_ADC_ConfigChannel+0x4c2>
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	0e9b      	lsrs	r3, r3, #26
 8002594:	3301      	adds	r3, #1
 8002596:	069b      	lsls	r3, r3, #26
 8002598:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800259c:	e015      	b.n	80025ca <HAL_ADC_ConfigChannel+0x4ee>
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025a6:	fa93 f3a3 	rbit	r3, r3
 80025aa:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80025ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025ae:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80025b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80025b6:	2320      	movs	r3, #32
 80025b8:	e003      	b.n	80025c2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80025ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025bc:	fab3 f383 	clz	r3, r3
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	3301      	adds	r3, #1
 80025c4:	069b      	lsls	r3, r3, #26
 80025c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d109      	bne.n	80025ea <HAL_ADC_ConfigChannel+0x50e>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	0e9b      	lsrs	r3, r3, #26
 80025dc:	3301      	adds	r3, #1
 80025de:	f003 031f 	and.w	r3, r3, #31
 80025e2:	2101      	movs	r1, #1
 80025e4:	fa01 f303 	lsl.w	r3, r1, r3
 80025e8:	e017      	b.n	800261a <HAL_ADC_ConfigChannel+0x53e>
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025f2:	fa93 f3a3 	rbit	r3, r3
 80025f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80025f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025fa:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80025fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002602:	2320      	movs	r3, #32
 8002604:	e003      	b.n	800260e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002606:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002608:	fab3 f383 	clz	r3, r3
 800260c:	b2db      	uxtb	r3, r3
 800260e:	3301      	adds	r3, #1
 8002610:	f003 031f 	and.w	r3, r3, #31
 8002614:	2101      	movs	r1, #1
 8002616:	fa01 f303 	lsl.w	r3, r1, r3
 800261a:	ea42 0103 	orr.w	r1, r2, r3
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10a      	bne.n	8002640 <HAL_ADC_ConfigChannel+0x564>
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	0e9b      	lsrs	r3, r3, #26
 8002630:	3301      	adds	r3, #1
 8002632:	f003 021f 	and.w	r2, r3, #31
 8002636:	4613      	mov	r3, r2
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	4413      	add	r3, r2
 800263c:	051b      	lsls	r3, r3, #20
 800263e:	e018      	b.n	8002672 <HAL_ADC_ConfigChannel+0x596>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002646:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002648:	fa93 f3a3 	rbit	r3, r3
 800264c:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800264e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002650:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002654:	2b00      	cmp	r3, #0
 8002656:	d101      	bne.n	800265c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002658:	2320      	movs	r3, #32
 800265a:	e003      	b.n	8002664 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800265c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800265e:	fab3 f383 	clz	r3, r3
 8002662:	b2db      	uxtb	r3, r3
 8002664:	3301      	adds	r3, #1
 8002666:	f003 021f 	and.w	r2, r3, #31
 800266a:	4613      	mov	r3, r2
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	4413      	add	r3, r2
 8002670:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002672:	430b      	orrs	r3, r1
 8002674:	e081      	b.n	800277a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800267e:	2b00      	cmp	r3, #0
 8002680:	d107      	bne.n	8002692 <HAL_ADC_ConfigChannel+0x5b6>
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	0e9b      	lsrs	r3, r3, #26
 8002688:	3301      	adds	r3, #1
 800268a:	069b      	lsls	r3, r3, #26
 800268c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002690:	e015      	b.n	80026be <HAL_ADC_ConfigChannel+0x5e2>
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800269a:	fa93 f3a3 	rbit	r3, r3
 800269e:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80026a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80026a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80026aa:	2320      	movs	r3, #32
 80026ac:	e003      	b.n	80026b6 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80026ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026b0:	fab3 f383 	clz	r3, r3
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	3301      	adds	r3, #1
 80026b8:	069b      	lsls	r3, r3, #26
 80026ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d109      	bne.n	80026de <HAL_ADC_ConfigChannel+0x602>
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	0e9b      	lsrs	r3, r3, #26
 80026d0:	3301      	adds	r3, #1
 80026d2:	f003 031f 	and.w	r3, r3, #31
 80026d6:	2101      	movs	r1, #1
 80026d8:	fa01 f303 	lsl.w	r3, r1, r3
 80026dc:	e017      	b.n	800270e <HAL_ADC_ConfigChannel+0x632>
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	fa93 f3a3 	rbit	r3, r3
 80026ea:	61bb      	str	r3, [r7, #24]
  return result;
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80026f0:	6a3b      	ldr	r3, [r7, #32]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80026f6:	2320      	movs	r3, #32
 80026f8:	e003      	b.n	8002702 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80026fa:	6a3b      	ldr	r3, [r7, #32]
 80026fc:	fab3 f383 	clz	r3, r3
 8002700:	b2db      	uxtb	r3, r3
 8002702:	3301      	adds	r3, #1
 8002704:	f003 031f 	and.w	r3, r3, #31
 8002708:	2101      	movs	r1, #1
 800270a:	fa01 f303 	lsl.w	r3, r1, r3
 800270e:	ea42 0103 	orr.w	r1, r2, r3
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10d      	bne.n	800273a <HAL_ADC_ConfigChannel+0x65e>
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	0e9b      	lsrs	r3, r3, #26
 8002724:	3301      	adds	r3, #1
 8002726:	f003 021f 	and.w	r2, r3, #31
 800272a:	4613      	mov	r3, r2
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	4413      	add	r3, r2
 8002730:	3b1e      	subs	r3, #30
 8002732:	051b      	lsls	r3, r3, #20
 8002734:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002738:	e01e      	b.n	8002778 <HAL_ADC_ConfigChannel+0x69c>
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	fa93 f3a3 	rbit	r3, r3
 8002746:	60fb      	str	r3, [r7, #12]
  return result;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d104      	bne.n	800275c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002752:	2320      	movs	r3, #32
 8002754:	e006      	b.n	8002764 <HAL_ADC_ConfigChannel+0x688>
 8002756:	bf00      	nop
 8002758:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	fab3 f383 	clz	r3, r3
 8002762:	b2db      	uxtb	r3, r3
 8002764:	3301      	adds	r3, #1
 8002766:	f003 021f 	and.w	r2, r3, #31
 800276a:	4613      	mov	r3, r2
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	4413      	add	r3, r2
 8002770:	3b1e      	subs	r3, #30
 8002772:	051b      	lsls	r3, r3, #20
 8002774:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002778:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800277a:	683a      	ldr	r2, [r7, #0]
 800277c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800277e:	4619      	mov	r1, r3
 8002780:	f7ff f81e 	bl	80017c0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	4b44      	ldr	r3, [pc, #272]	; (800289c <HAL_ADC_ConfigChannel+0x7c0>)
 800278a:	4013      	ands	r3, r2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d07a      	beq.n	8002886 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002790:	4843      	ldr	r0, [pc, #268]	; (80028a0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002792:	f7fe ff73 	bl	800167c <LL_ADC_GetCommonPathInternalCh>
 8002796:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a41      	ldr	r2, [pc, #260]	; (80028a4 <HAL_ADC_ConfigChannel+0x7c8>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d12c      	bne.n	80027fe <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80027a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80027a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d126      	bne.n	80027fe <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a3c      	ldr	r2, [pc, #240]	; (80028a8 <HAL_ADC_ConfigChannel+0x7cc>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d004      	beq.n	80027c4 <HAL_ADC_ConfigChannel+0x6e8>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a3b      	ldr	r2, [pc, #236]	; (80028ac <HAL_ADC_ConfigChannel+0x7d0>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d15d      	bne.n	8002880 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80027c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80027cc:	4619      	mov	r1, r3
 80027ce:	4834      	ldr	r0, [pc, #208]	; (80028a0 <HAL_ADC_ConfigChannel+0x7c4>)
 80027d0:	f7fe ff41 	bl	8001656 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027d4:	4b36      	ldr	r3, [pc, #216]	; (80028b0 <HAL_ADC_ConfigChannel+0x7d4>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	099b      	lsrs	r3, r3, #6
 80027da:	4a36      	ldr	r2, [pc, #216]	; (80028b4 <HAL_ADC_ConfigChannel+0x7d8>)
 80027dc:	fba2 2303 	umull	r2, r3, r2, r3
 80027e0:	099b      	lsrs	r3, r3, #6
 80027e2:	1c5a      	adds	r2, r3, #1
 80027e4:	4613      	mov	r3, r2
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	4413      	add	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80027ee:	e002      	b.n	80027f6 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1f9      	bne.n	80027f0 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027fc:	e040      	b.n	8002880 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a2d      	ldr	r2, [pc, #180]	; (80028b8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d118      	bne.n	800283a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002808:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800280c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d112      	bne.n	800283a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a23      	ldr	r2, [pc, #140]	; (80028a8 <HAL_ADC_ConfigChannel+0x7cc>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d004      	beq.n	8002828 <HAL_ADC_ConfigChannel+0x74c>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a22      	ldr	r2, [pc, #136]	; (80028ac <HAL_ADC_ConfigChannel+0x7d0>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d12d      	bne.n	8002884 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002828:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800282c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002830:	4619      	mov	r1, r3
 8002832:	481b      	ldr	r0, [pc, #108]	; (80028a0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002834:	f7fe ff0f 	bl	8001656 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002838:	e024      	b.n	8002884 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a1f      	ldr	r2, [pc, #124]	; (80028bc <HAL_ADC_ConfigChannel+0x7e0>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d120      	bne.n	8002886 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002844:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002848:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d11a      	bne.n	8002886 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a14      	ldr	r2, [pc, #80]	; (80028a8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d115      	bne.n	8002886 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800285a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800285e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002862:	4619      	mov	r1, r3
 8002864:	480e      	ldr	r0, [pc, #56]	; (80028a0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002866:	f7fe fef6 	bl	8001656 <LL_ADC_SetCommonPathInternalCh>
 800286a:	e00c      	b.n	8002886 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002870:	f043 0220 	orr.w	r2, r3, #32
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800287e:	e002      	b.n	8002886 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002880:	bf00      	nop
 8002882:	e000      	b.n	8002886 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002884:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800288e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002892:	4618      	mov	r0, r3
 8002894:	37d8      	adds	r7, #216	; 0xd8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	80080000 	.word	0x80080000
 80028a0:	50040300 	.word	0x50040300
 80028a4:	c7520000 	.word	0xc7520000
 80028a8:	50040000 	.word	0x50040000
 80028ac:	50040200 	.word	0x50040200
 80028b0:	20000224 	.word	0x20000224
 80028b4:	053e2d63 	.word	0x053e2d63
 80028b8:	cb840000 	.word	0xcb840000
 80028bc:	80000001 	.word	0x80000001

080028c0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b088      	sub	sp, #32
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80028ca:	2300      	movs	r3, #0
 80028cc:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff f8a2 	bl	8001a20 <LL_ADC_REG_IsConversionOngoing>
 80028dc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7ff f8c3 	bl	8001a6e <LL_ADC_INJ_IsConversionOngoing>
 80028e8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d103      	bne.n	80028f8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	f000 8098 	beq.w	8002a28 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d02a      	beq.n	800295c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	7e5b      	ldrb	r3, [r3, #25]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d126      	bne.n	800295c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	7e1b      	ldrb	r3, [r3, #24]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d122      	bne.n	800295c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002916:	2301      	movs	r3, #1
 8002918:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800291a:	e014      	b.n	8002946 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	4a45      	ldr	r2, [pc, #276]	; (8002a34 <ADC_ConversionStop+0x174>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d90d      	bls.n	8002940 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002928:	f043 0210 	orr.w	r2, r3, #16
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002934:	f043 0201 	orr.w	r2, r3, #1
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e074      	b.n	8002a2a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	3301      	adds	r3, #1
 8002944:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002950:	2b40      	cmp	r3, #64	; 0x40
 8002952:	d1e3      	bne.n	800291c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2240      	movs	r2, #64	; 0x40
 800295a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	2b02      	cmp	r3, #2
 8002960:	d014      	beq.n	800298c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff f85a 	bl	8001a20 <LL_ADC_REG_IsConversionOngoing>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00c      	beq.n	800298c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff f817 	bl	80019aa <LL_ADC_IsDisableOngoing>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d104      	bne.n	800298c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff f836 	bl	80019f8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d014      	beq.n	80029bc <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4618      	mov	r0, r3
 8002998:	f7ff f869 	bl	8001a6e <LL_ADC_INJ_IsConversionOngoing>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00c      	beq.n	80029bc <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7fe ffff 	bl	80019aa <LL_ADC_IsDisableOngoing>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d104      	bne.n	80029bc <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff f845 	bl	8001a46 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d005      	beq.n	80029ce <ADC_ConversionStop+0x10e>
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	2b03      	cmp	r3, #3
 80029c6:	d105      	bne.n	80029d4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80029c8:	230c      	movs	r3, #12
 80029ca:	617b      	str	r3, [r7, #20]
        break;
 80029cc:	e005      	b.n	80029da <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80029ce:	2308      	movs	r3, #8
 80029d0:	617b      	str	r3, [r7, #20]
        break;
 80029d2:	e002      	b.n	80029da <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80029d4:	2304      	movs	r3, #4
 80029d6:	617b      	str	r3, [r7, #20]
        break;
 80029d8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80029da:	f7fe fe1d 	bl	8001618 <HAL_GetTick>
 80029de:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80029e0:	e01b      	b.n	8002a1a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80029e2:	f7fe fe19 	bl	8001618 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b05      	cmp	r3, #5
 80029ee:	d914      	bls.n	8002a1a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689a      	ldr	r2, [r3, #8]
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	4013      	ands	r3, r2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00d      	beq.n	8002a1a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a02:	f043 0210 	orr.w	r2, r3, #16
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a0e:	f043 0201 	orr.w	r2, r3, #1
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e007      	b.n	8002a2a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	4013      	ands	r3, r2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d1dc      	bne.n	80029e2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3720      	adds	r7, #32
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	a33fffff 	.word	0xa33fffff

08002a38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002a40:	2300      	movs	r3, #0
 8002a42:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7fe ff9b 	bl	8001984 <LL_ADC_IsEnabled>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d169      	bne.n	8002b28 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	4b36      	ldr	r3, [pc, #216]	; (8002b34 <ADC_Enable+0xfc>)
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00d      	beq.n	8002a7e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a66:	f043 0210 	orr.w	r2, r3, #16
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a72:	f043 0201 	orr.w	r2, r3, #1
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e055      	b.n	8002b2a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fe ff56 	bl	8001934 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002a88:	482b      	ldr	r0, [pc, #172]	; (8002b38 <ADC_Enable+0x100>)
 8002a8a:	f7fe fdf7 	bl	800167c <LL_ADC_GetCommonPathInternalCh>
 8002a8e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002a90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d013      	beq.n	8002ac0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a98:	4b28      	ldr	r3, [pc, #160]	; (8002b3c <ADC_Enable+0x104>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	099b      	lsrs	r3, r3, #6
 8002a9e:	4a28      	ldr	r2, [pc, #160]	; (8002b40 <ADC_Enable+0x108>)
 8002aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa4:	099b      	lsrs	r3, r3, #6
 8002aa6:	1c5a      	adds	r2, r3, #1
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	4413      	add	r3, r2
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002ab2:	e002      	b.n	8002aba <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1f9      	bne.n	8002ab4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ac0:	f7fe fdaa 	bl	8001618 <HAL_GetTick>
 8002ac4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ac6:	e028      	b.n	8002b1a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7fe ff59 	bl	8001984 <LL_ADC_IsEnabled>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d104      	bne.n	8002ae2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe ff29 	bl	8001934 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ae2:	f7fe fd99 	bl	8001618 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d914      	bls.n	8002b1a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d00d      	beq.n	8002b1a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b02:	f043 0210 	orr.w	r2, r3, #16
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b0e:	f043 0201 	orr.w	r2, r3, #1
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e007      	b.n	8002b2a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0301 	and.w	r3, r3, #1
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d1cf      	bne.n	8002ac8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	8000003f 	.word	0x8000003f
 8002b38:	50040300 	.word	0x50040300
 8002b3c:	20000224 	.word	0x20000224
 8002b40:	053e2d63 	.word	0x053e2d63

08002b44 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fe ff2a 	bl	80019aa <LL_ADC_IsDisableOngoing>
 8002b56:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7fe ff11 	bl	8001984 <LL_ADC_IsEnabled>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d047      	beq.n	8002bf8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d144      	bne.n	8002bf8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f003 030d 	and.w	r3, r3, #13
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d10c      	bne.n	8002b96 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7fe feeb 	bl	800195c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2203      	movs	r2, #3
 8002b8c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b8e:	f7fe fd43 	bl	8001618 <HAL_GetTick>
 8002b92:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b94:	e029      	b.n	8002bea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b9a:	f043 0210 	orr.w	r2, r3, #16
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ba6:	f043 0201 	orr.w	r2, r3, #1
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e023      	b.n	8002bfa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002bb2:	f7fe fd31 	bl	8001618 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d914      	bls.n	8002bea <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00d      	beq.n	8002bea <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bd2:	f043 0210 	orr.w	r2, r3, #16
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bde:	f043 0201 	orr.w	r2, r3, #1
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e007      	b.n	8002bfa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1dc      	bne.n	8002bb2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <LL_ADC_IsEnabled>:
{
 8002c02:	b480      	push	{r7}
 8002c04:	b083      	sub	sp, #12
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f003 0301 	and.w	r3, r3, #1
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d101      	bne.n	8002c1a <LL_ADC_IsEnabled+0x18>
 8002c16:	2301      	movs	r3, #1
 8002c18:	e000      	b.n	8002c1c <LL_ADC_IsEnabled+0x1a>
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <LL_ADC_StartCalibration>:
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002c3a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c3e:	683a      	ldr	r2, [r7, #0]
 8002c40:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002c44:	4313      	orrs	r3, r2
 8002c46:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	609a      	str	r2, [r3, #8]
}
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr

08002c5a <LL_ADC_IsCalibrationOnGoing>:
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b083      	sub	sp, #12
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002c6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002c6e:	d101      	bne.n	8002c74 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002c70:	2301      	movs	r3, #1
 8002c72:	e000      	b.n	8002c76 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <LL_ADC_REG_IsConversionOngoing>:
{
 8002c82:	b480      	push	{r7}
 8002c84:	b083      	sub	sp, #12
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 0304 	and.w	r3, r3, #4
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d101      	bne.n	8002c9a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c96:	2301      	movs	r3, #1
 8002c98:	e000      	b.n	8002c9c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d101      	bne.n	8002cc4 <HAL_ADCEx_Calibration_Start+0x1c>
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	e04d      	b.n	8002d60 <HAL_ADCEx_Calibration_Start+0xb8>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f7ff ff39 	bl	8002b44 <ADC_Disable>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002cd6:	7bfb      	ldrb	r3, [r7, #15]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d136      	bne.n	8002d4a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ce4:	f023 0302 	bic.w	r3, r3, #2
 8002ce8:	f043 0202 	orr.w	r2, r3, #2
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6839      	ldr	r1, [r7, #0]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7ff ff96 	bl	8002c28 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002cfc:	e014      	b.n	8002d28 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	3301      	adds	r3, #1
 8002d02:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8002d0a:	d30d      	bcc.n	8002d28 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d10:	f023 0312 	bic.w	r3, r3, #18
 8002d14:	f043 0210 	orr.w	r2, r3, #16
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e01b      	b.n	8002d60 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7ff ff94 	bl	8002c5a <LL_ADC_IsCalibrationOnGoing>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1e2      	bne.n	8002cfe <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d3c:	f023 0303 	bic.w	r3, r3, #3
 8002d40:	f043 0201 	orr.w	r2, r3, #1
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	655a      	str	r2, [r3, #84]	; 0x54
 8002d48:	e005      	b.n	8002d56 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d4e:	f043 0210 	orr.w	r2, r3, #16
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002d68:	b590      	push	{r4, r7, lr}
 8002d6a:	b09f      	sub	sp, #124	; 0x7c
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d72:	2300      	movs	r3, #0
 8002d74:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d101      	bne.n	8002d86 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002d82:	2302      	movs	r3, #2
 8002d84:	e093      	b.n	8002eae <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002d8e:	2300      	movs	r3, #0
 8002d90:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002d92:	2300      	movs	r3, #0
 8002d94:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a47      	ldr	r2, [pc, #284]	; (8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d102      	bne.n	8002da6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002da0:	4b46      	ldr	r3, [pc, #280]	; (8002ebc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002da2:	60bb      	str	r3, [r7, #8]
 8002da4:	e001      	b.n	8002daa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002da6:	2300      	movs	r3, #0
 8002da8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d10b      	bne.n	8002dc8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002db4:	f043 0220 	orr.w	r2, r3, #32
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e072      	b.n	8002eae <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff ff59 	bl	8002c82 <LL_ADC_REG_IsConversionOngoing>
 8002dd0:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7ff ff53 	bl	8002c82 <LL_ADC_REG_IsConversionOngoing>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d154      	bne.n	8002e8c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002de2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d151      	bne.n	8002e8c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002de8:	4b35      	ldr	r3, [pc, #212]	; (8002ec0 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002dea:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d02c      	beq.n	8002e4e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002df4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	6859      	ldr	r1, [r3, #4]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e06:	035b      	lsls	r3, r3, #13
 8002e08:	430b      	orrs	r3, r1
 8002e0a:	431a      	orrs	r2, r3
 8002e0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e0e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e10:	4829      	ldr	r0, [pc, #164]	; (8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e12:	f7ff fef6 	bl	8002c02 <LL_ADC_IsEnabled>
 8002e16:	4604      	mov	r4, r0
 8002e18:	4828      	ldr	r0, [pc, #160]	; (8002ebc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002e1a:	f7ff fef2 	bl	8002c02 <LL_ADC_IsEnabled>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	431c      	orrs	r4, r3
 8002e22:	4828      	ldr	r0, [pc, #160]	; (8002ec4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002e24:	f7ff feed 	bl	8002c02 <LL_ADC_IsEnabled>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	4323      	orrs	r3, r4
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d137      	bne.n	8002ea0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002e30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002e38:	f023 030f 	bic.w	r3, r3, #15
 8002e3c:	683a      	ldr	r2, [r7, #0]
 8002e3e:	6811      	ldr	r1, [r2, #0]
 8002e40:	683a      	ldr	r2, [r7, #0]
 8002e42:	6892      	ldr	r2, [r2, #8]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	431a      	orrs	r2, r3
 8002e48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e4a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e4c:	e028      	b.n	8002ea0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002e4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e58:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e5a:	4817      	ldr	r0, [pc, #92]	; (8002eb8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e5c:	f7ff fed1 	bl	8002c02 <LL_ADC_IsEnabled>
 8002e60:	4604      	mov	r4, r0
 8002e62:	4816      	ldr	r0, [pc, #88]	; (8002ebc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002e64:	f7ff fecd 	bl	8002c02 <LL_ADC_IsEnabled>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	431c      	orrs	r4, r3
 8002e6c:	4815      	ldr	r0, [pc, #84]	; (8002ec4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002e6e:	f7ff fec8 	bl	8002c02 <LL_ADC_IsEnabled>
 8002e72:	4603      	mov	r3, r0
 8002e74:	4323      	orrs	r3, r4
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d112      	bne.n	8002ea0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002e7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002e82:	f023 030f 	bic.w	r3, r3, #15
 8002e86:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002e88:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e8a:	e009      	b.n	8002ea0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e90:	f043 0220 	orr.w	r2, r3, #32
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002e9e:	e000      	b.n	8002ea2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002ea0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002eaa:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	377c      	adds	r7, #124	; 0x7c
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd90      	pop	{r4, r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	50040000 	.word	0x50040000
 8002ebc:	50040100 	.word	0x50040100
 8002ec0:	50040300 	.word	0x50040300
 8002ec4:	50040200 	.word	0x50040200

08002ec8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ed8:	4b0c      	ldr	r3, [pc, #48]	; (8002f0c <__NVIC_SetPriorityGrouping+0x44>)
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ede:	68ba      	ldr	r2, [r7, #8]
 8002ee0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ef0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ef8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002efa:	4a04      	ldr	r2, [pc, #16]	; (8002f0c <__NVIC_SetPriorityGrouping+0x44>)
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	60d3      	str	r3, [r2, #12]
}
 8002f00:	bf00      	nop
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	e000ed00 	.word	0xe000ed00

08002f10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f14:	4b04      	ldr	r3, [pc, #16]	; (8002f28 <__NVIC_GetPriorityGrouping+0x18>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	0a1b      	lsrs	r3, r3, #8
 8002f1a:	f003 0307 	and.w	r3, r3, #7
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr
 8002f28:	e000ed00 	.word	0xe000ed00

08002f2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	4603      	mov	r3, r0
 8002f34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	db0b      	blt.n	8002f56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f3e:	79fb      	ldrb	r3, [r7, #7]
 8002f40:	f003 021f 	and.w	r2, r3, #31
 8002f44:	4907      	ldr	r1, [pc, #28]	; (8002f64 <__NVIC_EnableIRQ+0x38>)
 8002f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4a:	095b      	lsrs	r3, r3, #5
 8002f4c:	2001      	movs	r0, #1
 8002f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f56:	bf00      	nop
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	e000e100 	.word	0xe000e100

08002f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	4603      	mov	r3, r0
 8002f70:	6039      	str	r1, [r7, #0]
 8002f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	db0a      	blt.n	8002f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	b2da      	uxtb	r2, r3
 8002f80:	490c      	ldr	r1, [pc, #48]	; (8002fb4 <__NVIC_SetPriority+0x4c>)
 8002f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f86:	0112      	lsls	r2, r2, #4
 8002f88:	b2d2      	uxtb	r2, r2
 8002f8a:	440b      	add	r3, r1
 8002f8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f90:	e00a      	b.n	8002fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	4908      	ldr	r1, [pc, #32]	; (8002fb8 <__NVIC_SetPriority+0x50>)
 8002f98:	79fb      	ldrb	r3, [r7, #7]
 8002f9a:	f003 030f 	and.w	r3, r3, #15
 8002f9e:	3b04      	subs	r3, #4
 8002fa0:	0112      	lsls	r2, r2, #4
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	761a      	strb	r2, [r3, #24]
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr
 8002fb4:	e000e100 	.word	0xe000e100
 8002fb8:	e000ed00 	.word	0xe000ed00

08002fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b089      	sub	sp, #36	; 0x24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	f1c3 0307 	rsb	r3, r3, #7
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	bf28      	it	cs
 8002fda:	2304      	movcs	r3, #4
 8002fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	3304      	adds	r3, #4
 8002fe2:	2b06      	cmp	r3, #6
 8002fe4:	d902      	bls.n	8002fec <NVIC_EncodePriority+0x30>
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	3b03      	subs	r3, #3
 8002fea:	e000      	b.n	8002fee <NVIC_EncodePriority+0x32>
 8002fec:	2300      	movs	r3, #0
 8002fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffa:	43da      	mvns	r2, r3
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	401a      	ands	r2, r3
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003004:	f04f 31ff 	mov.w	r1, #4294967295
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	fa01 f303 	lsl.w	r3, r1, r3
 800300e:	43d9      	mvns	r1, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003014:	4313      	orrs	r3, r2
         );
}
 8003016:	4618      	mov	r0, r3
 8003018:	3724      	adds	r7, #36	; 0x24
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr

08003022 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b082      	sub	sp, #8
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f7ff ff4c 	bl	8002ec8 <__NVIC_SetPriorityGrouping>
}
 8003030:	bf00      	nop
 8003032:	3708      	adds	r7, #8
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	4603      	mov	r3, r0
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
 8003044:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003046:	2300      	movs	r3, #0
 8003048:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800304a:	f7ff ff61 	bl	8002f10 <__NVIC_GetPriorityGrouping>
 800304e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	68b9      	ldr	r1, [r7, #8]
 8003054:	6978      	ldr	r0, [r7, #20]
 8003056:	f7ff ffb1 	bl	8002fbc <NVIC_EncodePriority>
 800305a:	4602      	mov	r2, r0
 800305c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003060:	4611      	mov	r1, r2
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff ff80 	bl	8002f68 <__NVIC_SetPriority>
}
 8003068:	bf00      	nop
 800306a:	3718      	adds	r7, #24
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	4603      	mov	r3, r0
 8003078:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800307a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307e:	4618      	mov	r0, r3
 8003080:	f7ff ff54 	bl	8002f2c <__NVIC_EnableIRQ>
}
 8003084:	bf00      	nop
 8003086:	3708      	adds	r7, #8
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800308c:	b480      	push	{r7}
 800308e:	b087      	sub	sp, #28
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003096:	2300      	movs	r3, #0
 8003098:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800309a:	e17f      	b.n	800339c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	2101      	movs	r1, #1
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	fa01 f303 	lsl.w	r3, r1, r3
 80030a8:	4013      	ands	r3, r2
 80030aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	f000 8171 	beq.w	8003396 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f003 0303 	and.w	r3, r3, #3
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d005      	beq.n	80030cc <HAL_GPIO_Init+0x40>
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f003 0303 	and.w	r3, r3, #3
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d130      	bne.n	800312e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	2203      	movs	r2, #3
 80030d8:	fa02 f303 	lsl.w	r3, r2, r3
 80030dc:	43db      	mvns	r3, r3
 80030de:	693a      	ldr	r2, [r7, #16]
 80030e0:	4013      	ands	r3, r2
 80030e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	68da      	ldr	r2, [r3, #12]
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	005b      	lsls	r3, r3, #1
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	693a      	ldr	r2, [r7, #16]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	693a      	ldr	r2, [r7, #16]
 80030fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003102:	2201      	movs	r2, #1
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	43db      	mvns	r3, r3
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	4013      	ands	r3, r2
 8003110:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	091b      	lsrs	r3, r3, #4
 8003118:	f003 0201 	and.w	r2, r3, #1
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	fa02 f303 	lsl.w	r3, r2, r3
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	4313      	orrs	r3, r2
 8003126:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f003 0303 	and.w	r3, r3, #3
 8003136:	2b03      	cmp	r3, #3
 8003138:	d118      	bne.n	800316c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800313e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003140:	2201      	movs	r2, #1
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	43db      	mvns	r3, r3
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	4013      	ands	r3, r2
 800314e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	08db      	lsrs	r3, r3, #3
 8003156:	f003 0201 	and.w	r2, r3, #1
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	693a      	ldr	r2, [r7, #16]
 8003162:	4313      	orrs	r3, r2
 8003164:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f003 0303 	and.w	r3, r3, #3
 8003174:	2b03      	cmp	r3, #3
 8003176:	d017      	beq.n	80031a8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	2203      	movs	r2, #3
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	43db      	mvns	r3, r3
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	4013      	ands	r3, r2
 800318e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	689a      	ldr	r2, [r3, #8]
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	005b      	lsls	r3, r3, #1
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	693a      	ldr	r2, [r7, #16]
 800319e:	4313      	orrs	r3, r2
 80031a0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	693a      	ldr	r2, [r7, #16]
 80031a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f003 0303 	and.w	r3, r3, #3
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d123      	bne.n	80031fc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	08da      	lsrs	r2, r3, #3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	3208      	adds	r2, #8
 80031bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	f003 0307 	and.w	r3, r3, #7
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	220f      	movs	r2, #15
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	43db      	mvns	r3, r3
 80031d2:	693a      	ldr	r2, [r7, #16]
 80031d4:	4013      	ands	r3, r2
 80031d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	691a      	ldr	r2, [r3, #16]
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	f003 0307 	and.w	r3, r3, #7
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	693a      	ldr	r2, [r7, #16]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	08da      	lsrs	r2, r3, #3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	3208      	adds	r2, #8
 80031f6:	6939      	ldr	r1, [r7, #16]
 80031f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	2203      	movs	r2, #3
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	43db      	mvns	r3, r3
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	4013      	ands	r3, r2
 8003212:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f003 0203 	and.w	r2, r3, #3
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	005b      	lsls	r3, r3, #1
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	4313      	orrs	r3, r2
 8003228:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003238:	2b00      	cmp	r3, #0
 800323a:	f000 80ac 	beq.w	8003396 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800323e:	4b5f      	ldr	r3, [pc, #380]	; (80033bc <HAL_GPIO_Init+0x330>)
 8003240:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003242:	4a5e      	ldr	r2, [pc, #376]	; (80033bc <HAL_GPIO_Init+0x330>)
 8003244:	f043 0301 	orr.w	r3, r3, #1
 8003248:	6613      	str	r3, [r2, #96]	; 0x60
 800324a:	4b5c      	ldr	r3, [pc, #368]	; (80033bc <HAL_GPIO_Init+0x330>)
 800324c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	60bb      	str	r3, [r7, #8]
 8003254:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003256:	4a5a      	ldr	r2, [pc, #360]	; (80033c0 <HAL_GPIO_Init+0x334>)
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	089b      	lsrs	r3, r3, #2
 800325c:	3302      	adds	r3, #2
 800325e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003262:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	f003 0303 	and.w	r3, r3, #3
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	220f      	movs	r2, #15
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	43db      	mvns	r3, r3
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	4013      	ands	r3, r2
 8003278:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003280:	d025      	beq.n	80032ce <HAL_GPIO_Init+0x242>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a4f      	ldr	r2, [pc, #316]	; (80033c4 <HAL_GPIO_Init+0x338>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d01f      	beq.n	80032ca <HAL_GPIO_Init+0x23e>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a4e      	ldr	r2, [pc, #312]	; (80033c8 <HAL_GPIO_Init+0x33c>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d019      	beq.n	80032c6 <HAL_GPIO_Init+0x23a>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a4d      	ldr	r2, [pc, #308]	; (80033cc <HAL_GPIO_Init+0x340>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d013      	beq.n	80032c2 <HAL_GPIO_Init+0x236>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a4c      	ldr	r2, [pc, #304]	; (80033d0 <HAL_GPIO_Init+0x344>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d00d      	beq.n	80032be <HAL_GPIO_Init+0x232>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a4b      	ldr	r2, [pc, #300]	; (80033d4 <HAL_GPIO_Init+0x348>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d007      	beq.n	80032ba <HAL_GPIO_Init+0x22e>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a4a      	ldr	r2, [pc, #296]	; (80033d8 <HAL_GPIO_Init+0x34c>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d101      	bne.n	80032b6 <HAL_GPIO_Init+0x22a>
 80032b2:	2306      	movs	r3, #6
 80032b4:	e00c      	b.n	80032d0 <HAL_GPIO_Init+0x244>
 80032b6:	2307      	movs	r3, #7
 80032b8:	e00a      	b.n	80032d0 <HAL_GPIO_Init+0x244>
 80032ba:	2305      	movs	r3, #5
 80032bc:	e008      	b.n	80032d0 <HAL_GPIO_Init+0x244>
 80032be:	2304      	movs	r3, #4
 80032c0:	e006      	b.n	80032d0 <HAL_GPIO_Init+0x244>
 80032c2:	2303      	movs	r3, #3
 80032c4:	e004      	b.n	80032d0 <HAL_GPIO_Init+0x244>
 80032c6:	2302      	movs	r3, #2
 80032c8:	e002      	b.n	80032d0 <HAL_GPIO_Init+0x244>
 80032ca:	2301      	movs	r3, #1
 80032cc:	e000      	b.n	80032d0 <HAL_GPIO_Init+0x244>
 80032ce:	2300      	movs	r3, #0
 80032d0:	697a      	ldr	r2, [r7, #20]
 80032d2:	f002 0203 	and.w	r2, r2, #3
 80032d6:	0092      	lsls	r2, r2, #2
 80032d8:	4093      	lsls	r3, r2
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	4313      	orrs	r3, r2
 80032de:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80032e0:	4937      	ldr	r1, [pc, #220]	; (80033c0 <HAL_GPIO_Init+0x334>)
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	089b      	lsrs	r3, r3, #2
 80032e6:	3302      	adds	r3, #2
 80032e8:	693a      	ldr	r2, [r7, #16]
 80032ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80032ee:	4b3b      	ldr	r3, [pc, #236]	; (80033dc <HAL_GPIO_Init+0x350>)
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	43db      	mvns	r3, r3
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	4013      	ands	r3, r2
 80032fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d003      	beq.n	8003312 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800330a:	693a      	ldr	r2, [r7, #16]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	4313      	orrs	r3, r2
 8003310:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003312:	4a32      	ldr	r2, [pc, #200]	; (80033dc <HAL_GPIO_Init+0x350>)
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003318:	4b30      	ldr	r3, [pc, #192]	; (80033dc <HAL_GPIO_Init+0x350>)
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	43db      	mvns	r3, r3
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	4013      	ands	r3, r2
 8003326:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d003      	beq.n	800333c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	4313      	orrs	r3, r2
 800333a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800333c:	4a27      	ldr	r2, [pc, #156]	; (80033dc <HAL_GPIO_Init+0x350>)
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003342:	4b26      	ldr	r3, [pc, #152]	; (80033dc <HAL_GPIO_Init+0x350>)
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	43db      	mvns	r3, r3
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	4013      	ands	r3, r2
 8003350:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d003      	beq.n	8003366 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	4313      	orrs	r3, r2
 8003364:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003366:	4a1d      	ldr	r2, [pc, #116]	; (80033dc <HAL_GPIO_Init+0x350>)
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800336c:	4b1b      	ldr	r3, [pc, #108]	; (80033dc <HAL_GPIO_Init+0x350>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	43db      	mvns	r3, r3
 8003376:	693a      	ldr	r2, [r7, #16]
 8003378:	4013      	ands	r3, r2
 800337a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d003      	beq.n	8003390 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	4313      	orrs	r3, r2
 800338e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003390:	4a12      	ldr	r2, [pc, #72]	; (80033dc <HAL_GPIO_Init+0x350>)
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	3301      	adds	r3, #1
 800339a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	fa22 f303 	lsr.w	r3, r2, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f47f ae78 	bne.w	800309c <HAL_GPIO_Init+0x10>
  }
}
 80033ac:	bf00      	nop
 80033ae:	bf00      	nop
 80033b0:	371c      	adds	r7, #28
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	40021000 	.word	0x40021000
 80033c0:	40010000 	.word	0x40010000
 80033c4:	48000400 	.word	0x48000400
 80033c8:	48000800 	.word	0x48000800
 80033cc:	48000c00 	.word	0x48000c00
 80033d0:	48001000 	.word	0x48001000
 80033d4:	48001400 	.word	0x48001400
 80033d8:	48001800 	.word	0x48001800
 80033dc:	40010400 	.word	0x40010400

080033e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	460b      	mov	r3, r1
 80033ea:	807b      	strh	r3, [r7, #2]
 80033ec:	4613      	mov	r3, r2
 80033ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033f0:	787b      	ldrb	r3, [r7, #1]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d003      	beq.n	80033fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033f6:	887a      	ldrh	r2, [r7, #2]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033fc:	e002      	b.n	8003404 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033fe:	887a      	ldrh	r2, [r7, #2]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	460b      	mov	r3, r1
 800341a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	695b      	ldr	r3, [r3, #20]
 8003420:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003422:	887a      	ldrh	r2, [r7, #2]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	4013      	ands	r3, r2
 8003428:	041a      	lsls	r2, r3, #16
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	43d9      	mvns	r1, r3
 800342e:	887b      	ldrh	r3, [r7, #2]
 8003430:	400b      	ands	r3, r1
 8003432:	431a      	orrs	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	619a      	str	r2, [r3, #24]
}
 8003438:	bf00      	nop
 800343a:	3714      	adds	r7, #20
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003448:	4b04      	ldr	r3, [pc, #16]	; (800345c <HAL_PWREx_GetVoltageRange+0x18>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003450:	4618      	mov	r0, r3
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	40007000 	.word	0x40007000

08003460 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003460:	b480      	push	{r7}
 8003462:	b085      	sub	sp, #20
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800346e:	d130      	bne.n	80034d2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003470:	4b23      	ldr	r3, [pc, #140]	; (8003500 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003478:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800347c:	d038      	beq.n	80034f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800347e:	4b20      	ldr	r3, [pc, #128]	; (8003500 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003486:	4a1e      	ldr	r2, [pc, #120]	; (8003500 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003488:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800348c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800348e:	4b1d      	ldr	r3, [pc, #116]	; (8003504 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2232      	movs	r2, #50	; 0x32
 8003494:	fb02 f303 	mul.w	r3, r2, r3
 8003498:	4a1b      	ldr	r2, [pc, #108]	; (8003508 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800349a:	fba2 2303 	umull	r2, r3, r2, r3
 800349e:	0c9b      	lsrs	r3, r3, #18
 80034a0:	3301      	adds	r3, #1
 80034a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034a4:	e002      	b.n	80034ac <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	3b01      	subs	r3, #1
 80034aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034ac:	4b14      	ldr	r3, [pc, #80]	; (8003500 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034ae:	695b      	ldr	r3, [r3, #20]
 80034b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034b8:	d102      	bne.n	80034c0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d1f2      	bne.n	80034a6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034c0:	4b0f      	ldr	r3, [pc, #60]	; (8003500 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034cc:	d110      	bne.n	80034f0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e00f      	b.n	80034f2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80034d2:	4b0b      	ldr	r3, [pc, #44]	; (8003500 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80034da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034de:	d007      	beq.n	80034f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80034e0:	4b07      	ldr	r3, [pc, #28]	; (8003500 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80034e8:	4a05      	ldr	r2, [pc, #20]	; (8003500 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034ee:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3714      	adds	r7, #20
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	40007000 	.word	0x40007000
 8003504:	20000224 	.word	0x20000224
 8003508:	431bde83 	.word	0x431bde83

0800350c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b088      	sub	sp, #32
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e3ca      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800351e:	4b97      	ldr	r3, [pc, #604]	; (800377c <HAL_RCC_OscConfig+0x270>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f003 030c 	and.w	r3, r3, #12
 8003526:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003528:	4b94      	ldr	r3, [pc, #592]	; (800377c <HAL_RCC_OscConfig+0x270>)
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	f003 0303 	and.w	r3, r3, #3
 8003530:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0310 	and.w	r3, r3, #16
 800353a:	2b00      	cmp	r3, #0
 800353c:	f000 80e4 	beq.w	8003708 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d007      	beq.n	8003556 <HAL_RCC_OscConfig+0x4a>
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	2b0c      	cmp	r3, #12
 800354a:	f040 808b 	bne.w	8003664 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	2b01      	cmp	r3, #1
 8003552:	f040 8087 	bne.w	8003664 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003556:	4b89      	ldr	r3, [pc, #548]	; (800377c <HAL_RCC_OscConfig+0x270>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0302 	and.w	r3, r3, #2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d005      	beq.n	800356e <HAL_RCC_OscConfig+0x62>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e3a2      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a1a      	ldr	r2, [r3, #32]
 8003572:	4b82      	ldr	r3, [pc, #520]	; (800377c <HAL_RCC_OscConfig+0x270>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0308 	and.w	r3, r3, #8
 800357a:	2b00      	cmp	r3, #0
 800357c:	d004      	beq.n	8003588 <HAL_RCC_OscConfig+0x7c>
 800357e:	4b7f      	ldr	r3, [pc, #508]	; (800377c <HAL_RCC_OscConfig+0x270>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003586:	e005      	b.n	8003594 <HAL_RCC_OscConfig+0x88>
 8003588:	4b7c      	ldr	r3, [pc, #496]	; (800377c <HAL_RCC_OscConfig+0x270>)
 800358a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800358e:	091b      	lsrs	r3, r3, #4
 8003590:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003594:	4293      	cmp	r3, r2
 8003596:	d223      	bcs.n	80035e0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	4618      	mov	r0, r3
 800359e:	f000 fd87 	bl	80040b0 <RCC_SetFlashLatencyFromMSIRange>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d001      	beq.n	80035ac <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e383      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035ac:	4b73      	ldr	r3, [pc, #460]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a72      	ldr	r2, [pc, #456]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80035b2:	f043 0308 	orr.w	r3, r3, #8
 80035b6:	6013      	str	r3, [r2, #0]
 80035b8:	4b70      	ldr	r3, [pc, #448]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	496d      	ldr	r1, [pc, #436]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035ca:	4b6c      	ldr	r3, [pc, #432]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	021b      	lsls	r3, r3, #8
 80035d8:	4968      	ldr	r1, [pc, #416]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	604b      	str	r3, [r1, #4]
 80035de:	e025      	b.n	800362c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035e0:	4b66      	ldr	r3, [pc, #408]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a65      	ldr	r2, [pc, #404]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80035e6:	f043 0308 	orr.w	r3, r3, #8
 80035ea:	6013      	str	r3, [r2, #0]
 80035ec:	4b63      	ldr	r3, [pc, #396]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a1b      	ldr	r3, [r3, #32]
 80035f8:	4960      	ldr	r1, [pc, #384]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80035fa:	4313      	orrs	r3, r2
 80035fc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035fe:	4b5f      	ldr	r3, [pc, #380]	; (800377c <HAL_RCC_OscConfig+0x270>)
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	69db      	ldr	r3, [r3, #28]
 800360a:	021b      	lsls	r3, r3, #8
 800360c:	495b      	ldr	r1, [pc, #364]	; (800377c <HAL_RCC_OscConfig+0x270>)
 800360e:	4313      	orrs	r3, r2
 8003610:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d109      	bne.n	800362c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a1b      	ldr	r3, [r3, #32]
 800361c:	4618      	mov	r0, r3
 800361e:	f000 fd47 	bl	80040b0 <RCC_SetFlashLatencyFromMSIRange>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d001      	beq.n	800362c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e343      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800362c:	f000 fc4a 	bl	8003ec4 <HAL_RCC_GetSysClockFreq>
 8003630:	4602      	mov	r2, r0
 8003632:	4b52      	ldr	r3, [pc, #328]	; (800377c <HAL_RCC_OscConfig+0x270>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	091b      	lsrs	r3, r3, #4
 8003638:	f003 030f 	and.w	r3, r3, #15
 800363c:	4950      	ldr	r1, [pc, #320]	; (8003780 <HAL_RCC_OscConfig+0x274>)
 800363e:	5ccb      	ldrb	r3, [r1, r3]
 8003640:	f003 031f 	and.w	r3, r3, #31
 8003644:	fa22 f303 	lsr.w	r3, r2, r3
 8003648:	4a4e      	ldr	r2, [pc, #312]	; (8003784 <HAL_RCC_OscConfig+0x278>)
 800364a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800364c:	4b4e      	ldr	r3, [pc, #312]	; (8003788 <HAL_RCC_OscConfig+0x27c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4618      	mov	r0, r3
 8003652:	f7fd fe15 	bl	8001280 <HAL_InitTick>
 8003656:	4603      	mov	r3, r0
 8003658:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800365a:	7bfb      	ldrb	r3, [r7, #15]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d052      	beq.n	8003706 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003660:	7bfb      	ldrb	r3, [r7, #15]
 8003662:	e327      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d032      	beq.n	80036d2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800366c:	4b43      	ldr	r3, [pc, #268]	; (800377c <HAL_RCC_OscConfig+0x270>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a42      	ldr	r2, [pc, #264]	; (800377c <HAL_RCC_OscConfig+0x270>)
 8003672:	f043 0301 	orr.w	r3, r3, #1
 8003676:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003678:	f7fd ffce 	bl	8001618 <HAL_GetTick>
 800367c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800367e:	e008      	b.n	8003692 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003680:	f7fd ffca 	bl	8001618 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b02      	cmp	r3, #2
 800368c:	d901      	bls.n	8003692 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e310      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003692:	4b3a      	ldr	r3, [pc, #232]	; (800377c <HAL_RCC_OscConfig+0x270>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d0f0      	beq.n	8003680 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800369e:	4b37      	ldr	r3, [pc, #220]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a36      	ldr	r2, [pc, #216]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80036a4:	f043 0308 	orr.w	r3, r3, #8
 80036a8:	6013      	str	r3, [r2, #0]
 80036aa:	4b34      	ldr	r3, [pc, #208]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	4931      	ldr	r1, [pc, #196]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80036b8:	4313      	orrs	r3, r2
 80036ba:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036bc:	4b2f      	ldr	r3, [pc, #188]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	69db      	ldr	r3, [r3, #28]
 80036c8:	021b      	lsls	r3, r3, #8
 80036ca:	492c      	ldr	r1, [pc, #176]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	604b      	str	r3, [r1, #4]
 80036d0:	e01a      	b.n	8003708 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80036d2:	4b2a      	ldr	r3, [pc, #168]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a29      	ldr	r2, [pc, #164]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80036d8:	f023 0301 	bic.w	r3, r3, #1
 80036dc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80036de:	f7fd ff9b 	bl	8001618 <HAL_GetTick>
 80036e2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80036e4:	e008      	b.n	80036f8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036e6:	f7fd ff97 	bl	8001618 <HAL_GetTick>
 80036ea:	4602      	mov	r2, r0
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d901      	bls.n	80036f8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e2dd      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80036f8:	4b20      	ldr	r3, [pc, #128]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0302 	and.w	r3, r3, #2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d1f0      	bne.n	80036e6 <HAL_RCC_OscConfig+0x1da>
 8003704:	e000      	b.n	8003708 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003706:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0301 	and.w	r3, r3, #1
 8003710:	2b00      	cmp	r3, #0
 8003712:	d074      	beq.n	80037fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	2b08      	cmp	r3, #8
 8003718:	d005      	beq.n	8003726 <HAL_RCC_OscConfig+0x21a>
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	2b0c      	cmp	r3, #12
 800371e:	d10e      	bne.n	800373e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	2b03      	cmp	r3, #3
 8003724:	d10b      	bne.n	800373e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003726:	4b15      	ldr	r3, [pc, #84]	; (800377c <HAL_RCC_OscConfig+0x270>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d064      	beq.n	80037fc <HAL_RCC_OscConfig+0x2f0>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d160      	bne.n	80037fc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e2ba      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003746:	d106      	bne.n	8003756 <HAL_RCC_OscConfig+0x24a>
 8003748:	4b0c      	ldr	r3, [pc, #48]	; (800377c <HAL_RCC_OscConfig+0x270>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a0b      	ldr	r2, [pc, #44]	; (800377c <HAL_RCC_OscConfig+0x270>)
 800374e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003752:	6013      	str	r3, [r2, #0]
 8003754:	e026      	b.n	80037a4 <HAL_RCC_OscConfig+0x298>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800375e:	d115      	bne.n	800378c <HAL_RCC_OscConfig+0x280>
 8003760:	4b06      	ldr	r3, [pc, #24]	; (800377c <HAL_RCC_OscConfig+0x270>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a05      	ldr	r2, [pc, #20]	; (800377c <HAL_RCC_OscConfig+0x270>)
 8003766:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800376a:	6013      	str	r3, [r2, #0]
 800376c:	4b03      	ldr	r3, [pc, #12]	; (800377c <HAL_RCC_OscConfig+0x270>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a02      	ldr	r2, [pc, #8]	; (800377c <HAL_RCC_OscConfig+0x270>)
 8003772:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003776:	6013      	str	r3, [r2, #0]
 8003778:	e014      	b.n	80037a4 <HAL_RCC_OscConfig+0x298>
 800377a:	bf00      	nop
 800377c:	40021000 	.word	0x40021000
 8003780:	08006ae0 	.word	0x08006ae0
 8003784:	20000224 	.word	0x20000224
 8003788:	20000228 	.word	0x20000228
 800378c:	4ba0      	ldr	r3, [pc, #640]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a9f      	ldr	r2, [pc, #636]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003792:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003796:	6013      	str	r3, [r2, #0]
 8003798:	4b9d      	ldr	r3, [pc, #628]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a9c      	ldr	r2, [pc, #624]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 800379e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d013      	beq.n	80037d4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ac:	f7fd ff34 	bl	8001618 <HAL_GetTick>
 80037b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b4:	f7fd ff30 	bl	8001618 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b64      	cmp	r3, #100	; 0x64
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e276      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037c6:	4b92      	ldr	r3, [pc, #584]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0f0      	beq.n	80037b4 <HAL_RCC_OscConfig+0x2a8>
 80037d2:	e014      	b.n	80037fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d4:	f7fd ff20 	bl	8001618 <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037dc:	f7fd ff1c 	bl	8001618 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b64      	cmp	r3, #100	; 0x64
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e262      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037ee:	4b88      	ldr	r3, [pc, #544]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f0      	bne.n	80037dc <HAL_RCC_OscConfig+0x2d0>
 80037fa:	e000      	b.n	80037fe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d060      	beq.n	80038cc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	2b04      	cmp	r3, #4
 800380e:	d005      	beq.n	800381c <HAL_RCC_OscConfig+0x310>
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	2b0c      	cmp	r3, #12
 8003814:	d119      	bne.n	800384a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	2b02      	cmp	r3, #2
 800381a:	d116      	bne.n	800384a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800381c:	4b7c      	ldr	r3, [pc, #496]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003824:	2b00      	cmp	r3, #0
 8003826:	d005      	beq.n	8003834 <HAL_RCC_OscConfig+0x328>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d101      	bne.n	8003834 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e23f      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003834:	4b76      	ldr	r3, [pc, #472]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	061b      	lsls	r3, r3, #24
 8003842:	4973      	ldr	r1, [pc, #460]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003844:	4313      	orrs	r3, r2
 8003846:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003848:	e040      	b.n	80038cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d023      	beq.n	800389a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003852:	4b6f      	ldr	r3, [pc, #444]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a6e      	ldr	r2, [pc, #440]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003858:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800385c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800385e:	f7fd fedb 	bl	8001618 <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003864:	e008      	b.n	8003878 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003866:	f7fd fed7 	bl	8001618 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	2b02      	cmp	r3, #2
 8003872:	d901      	bls.n	8003878 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e21d      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003878:	4b65      	ldr	r3, [pc, #404]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0f0      	beq.n	8003866 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003884:	4b62      	ldr	r3, [pc, #392]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	061b      	lsls	r3, r3, #24
 8003892:	495f      	ldr	r1, [pc, #380]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003894:	4313      	orrs	r3, r2
 8003896:	604b      	str	r3, [r1, #4]
 8003898:	e018      	b.n	80038cc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800389a:	4b5d      	ldr	r3, [pc, #372]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a5c      	ldr	r2, [pc, #368]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 80038a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a6:	f7fd feb7 	bl	8001618 <HAL_GetTick>
 80038aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038ac:	e008      	b.n	80038c0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038ae:	f7fd feb3 	bl	8001618 <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d901      	bls.n	80038c0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e1f9      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038c0:	4b53      	ldr	r3, [pc, #332]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d1f0      	bne.n	80038ae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0308 	and.w	r3, r3, #8
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d03c      	beq.n	8003952 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d01c      	beq.n	800391a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038e0:	4b4b      	ldr	r3, [pc, #300]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 80038e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038e6:	4a4a      	ldr	r2, [pc, #296]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 80038e8:	f043 0301 	orr.w	r3, r3, #1
 80038ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038f0:	f7fd fe92 	bl	8001618 <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038f6:	e008      	b.n	800390a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038f8:	f7fd fe8e 	bl	8001618 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b02      	cmp	r3, #2
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e1d4      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800390a:	4b41      	ldr	r3, [pc, #260]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 800390c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d0ef      	beq.n	80038f8 <HAL_RCC_OscConfig+0x3ec>
 8003918:	e01b      	b.n	8003952 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800391a:	4b3d      	ldr	r3, [pc, #244]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 800391c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003920:	4a3b      	ldr	r2, [pc, #236]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003922:	f023 0301 	bic.w	r3, r3, #1
 8003926:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800392a:	f7fd fe75 	bl	8001618 <HAL_GetTick>
 800392e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003930:	e008      	b.n	8003944 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003932:	f7fd fe71 	bl	8001618 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	2b02      	cmp	r3, #2
 800393e:	d901      	bls.n	8003944 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003940:	2303      	movs	r3, #3
 8003942:	e1b7      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003944:	4b32      	ldr	r3, [pc, #200]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003946:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1ef      	bne.n	8003932 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0304 	and.w	r3, r3, #4
 800395a:	2b00      	cmp	r3, #0
 800395c:	f000 80a6 	beq.w	8003aac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003960:	2300      	movs	r3, #0
 8003962:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003964:	4b2a      	ldr	r3, [pc, #168]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d10d      	bne.n	800398c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003970:	4b27      	ldr	r3, [pc, #156]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003974:	4a26      	ldr	r2, [pc, #152]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003976:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800397a:	6593      	str	r3, [r2, #88]	; 0x58
 800397c:	4b24      	ldr	r3, [pc, #144]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 800397e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003980:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003984:	60bb      	str	r3, [r7, #8]
 8003986:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003988:	2301      	movs	r3, #1
 800398a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800398c:	4b21      	ldr	r3, [pc, #132]	; (8003a14 <HAL_RCC_OscConfig+0x508>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003994:	2b00      	cmp	r3, #0
 8003996:	d118      	bne.n	80039ca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003998:	4b1e      	ldr	r3, [pc, #120]	; (8003a14 <HAL_RCC_OscConfig+0x508>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a1d      	ldr	r2, [pc, #116]	; (8003a14 <HAL_RCC_OscConfig+0x508>)
 800399e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039a4:	f7fd fe38 	bl	8001618 <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ac:	f7fd fe34 	bl	8001618 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e17a      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039be:	4b15      	ldr	r3, [pc, #84]	; (8003a14 <HAL_RCC_OscConfig+0x508>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0f0      	beq.n	80039ac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d108      	bne.n	80039e4 <HAL_RCC_OscConfig+0x4d8>
 80039d2:	4b0f      	ldr	r3, [pc, #60]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 80039d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d8:	4a0d      	ldr	r2, [pc, #52]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 80039da:	f043 0301 	orr.w	r3, r3, #1
 80039de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80039e2:	e029      	b.n	8003a38 <HAL_RCC_OscConfig+0x52c>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	2b05      	cmp	r3, #5
 80039ea:	d115      	bne.n	8003a18 <HAL_RCC_OscConfig+0x50c>
 80039ec:	4b08      	ldr	r3, [pc, #32]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 80039ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039f2:	4a07      	ldr	r2, [pc, #28]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 80039f4:	f043 0304 	orr.w	r3, r3, #4
 80039f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80039fc:	4b04      	ldr	r3, [pc, #16]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 80039fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a02:	4a03      	ldr	r2, [pc, #12]	; (8003a10 <HAL_RCC_OscConfig+0x504>)
 8003a04:	f043 0301 	orr.w	r3, r3, #1
 8003a08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a0c:	e014      	b.n	8003a38 <HAL_RCC_OscConfig+0x52c>
 8003a0e:	bf00      	nop
 8003a10:	40021000 	.word	0x40021000
 8003a14:	40007000 	.word	0x40007000
 8003a18:	4b9c      	ldr	r3, [pc, #624]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a1e:	4a9b      	ldr	r2, [pc, #620]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003a20:	f023 0301 	bic.w	r3, r3, #1
 8003a24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a28:	4b98      	ldr	r3, [pc, #608]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a2e:	4a97      	ldr	r2, [pc, #604]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003a30:	f023 0304 	bic.w	r3, r3, #4
 8003a34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d016      	beq.n	8003a6e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a40:	f7fd fdea 	bl	8001618 <HAL_GetTick>
 8003a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a46:	e00a      	b.n	8003a5e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a48:	f7fd fde6 	bl	8001618 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d901      	bls.n	8003a5e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e12a      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a5e:	4b8b      	ldr	r3, [pc, #556]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d0ed      	beq.n	8003a48 <HAL_RCC_OscConfig+0x53c>
 8003a6c:	e015      	b.n	8003a9a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a6e:	f7fd fdd3 	bl	8001618 <HAL_GetTick>
 8003a72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a74:	e00a      	b.n	8003a8c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a76:	f7fd fdcf 	bl	8001618 <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d901      	bls.n	8003a8c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e113      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a8c:	4b7f      	ldr	r3, [pc, #508]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1ed      	bne.n	8003a76 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a9a:	7ffb      	ldrb	r3, [r7, #31]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d105      	bne.n	8003aac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa0:	4b7a      	ldr	r3, [pc, #488]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa4:	4a79      	ldr	r2, [pc, #484]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003aa6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003aaa:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f000 80fe 	beq.w	8003cb2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	f040 80d0 	bne.w	8003c60 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003ac0:	4b72      	ldr	r3, [pc, #456]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	f003 0203 	and.w	r2, r3, #3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d130      	bne.n	8003b36 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d127      	bne.n	8003b36 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003af0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d11f      	bne.n	8003b36 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003b00:	2a07      	cmp	r2, #7
 8003b02:	bf14      	ite	ne
 8003b04:	2201      	movne	r2, #1
 8003b06:	2200      	moveq	r2, #0
 8003b08:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d113      	bne.n	8003b36 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b18:	085b      	lsrs	r3, r3, #1
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d109      	bne.n	8003b36 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2c:	085b      	lsrs	r3, r3, #1
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d06e      	beq.n	8003c14 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	2b0c      	cmp	r3, #12
 8003b3a:	d069      	beq.n	8003c10 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003b3c:	4b53      	ldr	r3, [pc, #332]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d105      	bne.n	8003b54 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003b48:	4b50      	ldr	r3, [pc, #320]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d001      	beq.n	8003b58 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e0ad      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003b58:	4b4c      	ldr	r3, [pc, #304]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a4b      	ldr	r2, [pc, #300]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003b5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b62:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003b64:	f7fd fd58 	bl	8001618 <HAL_GetTick>
 8003b68:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b6a:	e008      	b.n	8003b7e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b6c:	f7fd fd54 	bl	8001618 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e09a      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b7e:	4b43      	ldr	r3, [pc, #268]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1f0      	bne.n	8003b6c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b8a:	4b40      	ldr	r3, [pc, #256]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003b8c:	68da      	ldr	r2, [r3, #12]
 8003b8e:	4b40      	ldr	r3, [pc, #256]	; (8003c90 <HAL_RCC_OscConfig+0x784>)
 8003b90:	4013      	ands	r3, r2
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003b9a:	3a01      	subs	r2, #1
 8003b9c:	0112      	lsls	r2, r2, #4
 8003b9e:	4311      	orrs	r1, r2
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003ba4:	0212      	lsls	r2, r2, #8
 8003ba6:	4311      	orrs	r1, r2
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003bac:	0852      	lsrs	r2, r2, #1
 8003bae:	3a01      	subs	r2, #1
 8003bb0:	0552      	lsls	r2, r2, #21
 8003bb2:	4311      	orrs	r1, r2
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003bb8:	0852      	lsrs	r2, r2, #1
 8003bba:	3a01      	subs	r2, #1
 8003bbc:	0652      	lsls	r2, r2, #25
 8003bbe:	4311      	orrs	r1, r2
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003bc4:	0912      	lsrs	r2, r2, #4
 8003bc6:	0452      	lsls	r2, r2, #17
 8003bc8:	430a      	orrs	r2, r1
 8003bca:	4930      	ldr	r1, [pc, #192]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003bd0:	4b2e      	ldr	r3, [pc, #184]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a2d      	ldr	r2, [pc, #180]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003bd6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003bda:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003bdc:	4b2b      	ldr	r3, [pc, #172]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	4a2a      	ldr	r2, [pc, #168]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003be2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003be6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003be8:	f7fd fd16 	bl	8001618 <HAL_GetTick>
 8003bec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bee:	e008      	b.n	8003c02 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bf0:	f7fd fd12 	bl	8001618 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e058      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c02:	4b22      	ldr	r3, [pc, #136]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d0f0      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c0e:	e050      	b.n	8003cb2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e04f      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c14:	4b1d      	ldr	r3, [pc, #116]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d148      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003c20:	4b1a      	ldr	r3, [pc, #104]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a19      	ldr	r2, [pc, #100]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003c26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c2a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c2c:	4b17      	ldr	r3, [pc, #92]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	4a16      	ldr	r2, [pc, #88]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003c32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c36:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003c38:	f7fd fcee 	bl	8001618 <HAL_GetTick>
 8003c3c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c40:	f7fd fcea 	bl	8001618 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e030      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c52:	4b0e      	ldr	r3, [pc, #56]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0f0      	beq.n	8003c40 <HAL_RCC_OscConfig+0x734>
 8003c5e:	e028      	b.n	8003cb2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	2b0c      	cmp	r3, #12
 8003c64:	d023      	beq.n	8003cae <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c66:	4b09      	ldr	r3, [pc, #36]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a08      	ldr	r2, [pc, #32]	; (8003c8c <HAL_RCC_OscConfig+0x780>)
 8003c6c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c72:	f7fd fcd1 	bl	8001618 <HAL_GetTick>
 8003c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c78:	e00c      	b.n	8003c94 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c7a:	f7fd fccd 	bl	8001618 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d905      	bls.n	8003c94 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e013      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
 8003c8c:	40021000 	.word	0x40021000
 8003c90:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c94:	4b09      	ldr	r3, [pc, #36]	; (8003cbc <HAL_RCC_OscConfig+0x7b0>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1ec      	bne.n	8003c7a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003ca0:	4b06      	ldr	r3, [pc, #24]	; (8003cbc <HAL_RCC_OscConfig+0x7b0>)
 8003ca2:	68da      	ldr	r2, [r3, #12]
 8003ca4:	4905      	ldr	r1, [pc, #20]	; (8003cbc <HAL_RCC_OscConfig+0x7b0>)
 8003ca6:	4b06      	ldr	r3, [pc, #24]	; (8003cc0 <HAL_RCC_OscConfig+0x7b4>)
 8003ca8:	4013      	ands	r3, r2
 8003caa:	60cb      	str	r3, [r1, #12]
 8003cac:	e001      	b.n	8003cb2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e000      	b.n	8003cb4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3720      	adds	r7, #32
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	feeefffc 	.word	0xfeeefffc

08003cc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b084      	sub	sp, #16
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d101      	bne.n	8003cd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e0e7      	b.n	8003ea8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003cd8:	4b75      	ldr	r3, [pc, #468]	; (8003eb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0307 	and.w	r3, r3, #7
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d910      	bls.n	8003d08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ce6:	4b72      	ldr	r3, [pc, #456]	; (8003eb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f023 0207 	bic.w	r2, r3, #7
 8003cee:	4970      	ldr	r1, [pc, #448]	; (8003eb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cf6:	4b6e      	ldr	r3, [pc, #440]	; (8003eb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0307 	and.w	r3, r3, #7
 8003cfe:	683a      	ldr	r2, [r7, #0]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d001      	beq.n	8003d08 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e0cf      	b.n	8003ea8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d010      	beq.n	8003d36 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689a      	ldr	r2, [r3, #8]
 8003d18:	4b66      	ldr	r3, [pc, #408]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d908      	bls.n	8003d36 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d24:	4b63      	ldr	r3, [pc, #396]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	4960      	ldr	r1, [pc, #384]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d04c      	beq.n	8003ddc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	2b03      	cmp	r3, #3
 8003d48:	d107      	bne.n	8003d5a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d4a:	4b5a      	ldr	r3, [pc, #360]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d121      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e0a6      	b.n	8003ea8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d107      	bne.n	8003d72 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d62:	4b54      	ldr	r3, [pc, #336]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d115      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e09a      	b.n	8003ea8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d107      	bne.n	8003d8a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d7a:	4b4e      	ldr	r3, [pc, #312]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0302 	and.w	r3, r3, #2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d109      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e08e      	b.n	8003ea8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d8a:	4b4a      	ldr	r3, [pc, #296]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e086      	b.n	8003ea8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d9a:	4b46      	ldr	r3, [pc, #280]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f023 0203 	bic.w	r2, r3, #3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	4943      	ldr	r1, [pc, #268]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dac:	f7fd fc34 	bl	8001618 <HAL_GetTick>
 8003db0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003db2:	e00a      	b.n	8003dca <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003db4:	f7fd fc30 	bl	8001618 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e06e      	b.n	8003ea8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dca:	4b3a      	ldr	r3, [pc, #232]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f003 020c 	and.w	r2, r3, #12
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d1eb      	bne.n	8003db4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0302 	and.w	r3, r3, #2
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d010      	beq.n	8003e0a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	4b31      	ldr	r3, [pc, #196]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d208      	bcs.n	8003e0a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003df8:	4b2e      	ldr	r3, [pc, #184]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	492b      	ldr	r1, [pc, #172]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e0a:	4b29      	ldr	r3, [pc, #164]	; (8003eb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	683a      	ldr	r2, [r7, #0]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d210      	bcs.n	8003e3a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e18:	4b25      	ldr	r3, [pc, #148]	; (8003eb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f023 0207 	bic.w	r2, r3, #7
 8003e20:	4923      	ldr	r1, [pc, #140]	; (8003eb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e28:	4b21      	ldr	r3, [pc, #132]	; (8003eb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0307 	and.w	r3, r3, #7
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d001      	beq.n	8003e3a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e036      	b.n	8003ea8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0304 	and.w	r3, r3, #4
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d008      	beq.n	8003e58 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e46:	4b1b      	ldr	r3, [pc, #108]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	4918      	ldr	r1, [pc, #96]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e54:	4313      	orrs	r3, r2
 8003e56:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0308 	and.w	r3, r3, #8
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d009      	beq.n	8003e78 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e64:	4b13      	ldr	r3, [pc, #76]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	00db      	lsls	r3, r3, #3
 8003e72:	4910      	ldr	r1, [pc, #64]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e78:	f000 f824 	bl	8003ec4 <HAL_RCC_GetSysClockFreq>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	4b0d      	ldr	r3, [pc, #52]	; (8003eb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	091b      	lsrs	r3, r3, #4
 8003e84:	f003 030f 	and.w	r3, r3, #15
 8003e88:	490b      	ldr	r1, [pc, #44]	; (8003eb8 <HAL_RCC_ClockConfig+0x1f4>)
 8003e8a:	5ccb      	ldrb	r3, [r1, r3]
 8003e8c:	f003 031f 	and.w	r3, r3, #31
 8003e90:	fa22 f303 	lsr.w	r3, r2, r3
 8003e94:	4a09      	ldr	r2, [pc, #36]	; (8003ebc <HAL_RCC_ClockConfig+0x1f8>)
 8003e96:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003e98:	4b09      	ldr	r3, [pc, #36]	; (8003ec0 <HAL_RCC_ClockConfig+0x1fc>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7fd f9ef 	bl	8001280 <HAL_InitTick>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	72fb      	strb	r3, [r7, #11]

  return status;
 8003ea6:	7afb      	ldrb	r3, [r7, #11]
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3710      	adds	r7, #16
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	40022000 	.word	0x40022000
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	08006ae0 	.word	0x08006ae0
 8003ebc:	20000224 	.word	0x20000224
 8003ec0:	20000228 	.word	0x20000228

08003ec4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b089      	sub	sp, #36	; 0x24
 8003ec8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	61fb      	str	r3, [r7, #28]
 8003ece:	2300      	movs	r3, #0
 8003ed0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ed2:	4b3e      	ldr	r3, [pc, #248]	; (8003fcc <HAL_RCC_GetSysClockFreq+0x108>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f003 030c 	and.w	r3, r3, #12
 8003eda:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003edc:	4b3b      	ldr	r3, [pc, #236]	; (8003fcc <HAL_RCC_GetSysClockFreq+0x108>)
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	f003 0303 	and.w	r3, r3, #3
 8003ee4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d005      	beq.n	8003ef8 <HAL_RCC_GetSysClockFreq+0x34>
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	2b0c      	cmp	r3, #12
 8003ef0:	d121      	bne.n	8003f36 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d11e      	bne.n	8003f36 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ef8:	4b34      	ldr	r3, [pc, #208]	; (8003fcc <HAL_RCC_GetSysClockFreq+0x108>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0308 	and.w	r3, r3, #8
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d107      	bne.n	8003f14 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003f04:	4b31      	ldr	r3, [pc, #196]	; (8003fcc <HAL_RCC_GetSysClockFreq+0x108>)
 8003f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f0a:	0a1b      	lsrs	r3, r3, #8
 8003f0c:	f003 030f 	and.w	r3, r3, #15
 8003f10:	61fb      	str	r3, [r7, #28]
 8003f12:	e005      	b.n	8003f20 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003f14:	4b2d      	ldr	r3, [pc, #180]	; (8003fcc <HAL_RCC_GetSysClockFreq+0x108>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	091b      	lsrs	r3, r3, #4
 8003f1a:	f003 030f 	and.w	r3, r3, #15
 8003f1e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003f20:	4a2b      	ldr	r2, [pc, #172]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f28:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d10d      	bne.n	8003f4c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f34:	e00a      	b.n	8003f4c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	2b04      	cmp	r3, #4
 8003f3a:	d102      	bne.n	8003f42 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003f3c:	4b25      	ldr	r3, [pc, #148]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003f3e:	61bb      	str	r3, [r7, #24]
 8003f40:	e004      	b.n	8003f4c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	2b08      	cmp	r3, #8
 8003f46:	d101      	bne.n	8003f4c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003f48:	4b23      	ldr	r3, [pc, #140]	; (8003fd8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003f4a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	2b0c      	cmp	r3, #12
 8003f50:	d134      	bne.n	8003fbc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f52:	4b1e      	ldr	r3, [pc, #120]	; (8003fcc <HAL_RCC_GetSysClockFreq+0x108>)
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d003      	beq.n	8003f6a <HAL_RCC_GetSysClockFreq+0xa6>
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	2b03      	cmp	r3, #3
 8003f66:	d003      	beq.n	8003f70 <HAL_RCC_GetSysClockFreq+0xac>
 8003f68:	e005      	b.n	8003f76 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003f6a:	4b1a      	ldr	r3, [pc, #104]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003f6c:	617b      	str	r3, [r7, #20]
      break;
 8003f6e:	e005      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003f70:	4b19      	ldr	r3, [pc, #100]	; (8003fd8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003f72:	617b      	str	r3, [r7, #20]
      break;
 8003f74:	e002      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	617b      	str	r3, [r7, #20]
      break;
 8003f7a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f7c:	4b13      	ldr	r3, [pc, #76]	; (8003fcc <HAL_RCC_GetSysClockFreq+0x108>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	091b      	lsrs	r3, r3, #4
 8003f82:	f003 0307 	and.w	r3, r3, #7
 8003f86:	3301      	adds	r3, #1
 8003f88:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003f8a:	4b10      	ldr	r3, [pc, #64]	; (8003fcc <HAL_RCC_GetSysClockFreq+0x108>)
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	0a1b      	lsrs	r3, r3, #8
 8003f90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	fb03 f202 	mul.w	r2, r3, r2
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fa2:	4b0a      	ldr	r3, [pc, #40]	; (8003fcc <HAL_RCC_GetSysClockFreq+0x108>)
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	0e5b      	lsrs	r3, r3, #25
 8003fa8:	f003 0303 	and.w	r3, r3, #3
 8003fac:	3301      	adds	r3, #1
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003fb2:	697a      	ldr	r2, [r7, #20]
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003fbc:	69bb      	ldr	r3, [r7, #24]
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3724      	adds	r7, #36	; 0x24
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	08006af8 	.word	0x08006af8
 8003fd4:	00f42400 	.word	0x00f42400
 8003fd8:	007a1200 	.word	0x007a1200

08003fdc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fe0:	4b03      	ldr	r3, [pc, #12]	; (8003ff0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	20000224 	.word	0x20000224

08003ff4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ff8:	f7ff fff0 	bl	8003fdc <HAL_RCC_GetHCLKFreq>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	4b06      	ldr	r3, [pc, #24]	; (8004018 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	0a1b      	lsrs	r3, r3, #8
 8004004:	f003 0307 	and.w	r3, r3, #7
 8004008:	4904      	ldr	r1, [pc, #16]	; (800401c <HAL_RCC_GetPCLK1Freq+0x28>)
 800400a:	5ccb      	ldrb	r3, [r1, r3]
 800400c:	f003 031f 	and.w	r3, r3, #31
 8004010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004014:	4618      	mov	r0, r3
 8004016:	bd80      	pop	{r7, pc}
 8004018:	40021000 	.word	0x40021000
 800401c:	08006af0 	.word	0x08006af0

08004020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004024:	f7ff ffda 	bl	8003fdc <HAL_RCC_GetHCLKFreq>
 8004028:	4602      	mov	r2, r0
 800402a:	4b06      	ldr	r3, [pc, #24]	; (8004044 <HAL_RCC_GetPCLK2Freq+0x24>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	0adb      	lsrs	r3, r3, #11
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	4904      	ldr	r1, [pc, #16]	; (8004048 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004036:	5ccb      	ldrb	r3, [r1, r3]
 8004038:	f003 031f 	and.w	r3, r3, #31
 800403c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004040:	4618      	mov	r0, r3
 8004042:	bd80      	pop	{r7, pc}
 8004044:	40021000 	.word	0x40021000
 8004048:	08006af0 	.word	0x08006af0

0800404c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	220f      	movs	r2, #15
 800405a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800405c:	4b12      	ldr	r3, [pc, #72]	; (80040a8 <HAL_RCC_GetClockConfig+0x5c>)
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f003 0203 	and.w	r2, r3, #3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004068:	4b0f      	ldr	r3, [pc, #60]	; (80040a8 <HAL_RCC_GetClockConfig+0x5c>)
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004074:	4b0c      	ldr	r3, [pc, #48]	; (80040a8 <HAL_RCC_GetClockConfig+0x5c>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004080:	4b09      	ldr	r3, [pc, #36]	; (80040a8 <HAL_RCC_GetClockConfig+0x5c>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	08db      	lsrs	r3, r3, #3
 8004086:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800408e:	4b07      	ldr	r3, [pc, #28]	; (80040ac <HAL_RCC_GetClockConfig+0x60>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0207 	and.w	r2, r3, #7
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	601a      	str	r2, [r3, #0]
}
 800409a:	bf00      	nop
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	40021000 	.word	0x40021000
 80040ac:	40022000 	.word	0x40022000

080040b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b086      	sub	sp, #24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80040b8:	2300      	movs	r3, #0
 80040ba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80040bc:	4b2a      	ldr	r3, [pc, #168]	; (8004168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d003      	beq.n	80040d0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80040c8:	f7ff f9bc 	bl	8003444 <HAL_PWREx_GetVoltageRange>
 80040cc:	6178      	str	r0, [r7, #20]
 80040ce:	e014      	b.n	80040fa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80040d0:	4b25      	ldr	r3, [pc, #148]	; (8004168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040d4:	4a24      	ldr	r2, [pc, #144]	; (8004168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040da:	6593      	str	r3, [r2, #88]	; 0x58
 80040dc:	4b22      	ldr	r3, [pc, #136]	; (8004168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040e4:	60fb      	str	r3, [r7, #12]
 80040e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80040e8:	f7ff f9ac 	bl	8003444 <HAL_PWREx_GetVoltageRange>
 80040ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80040ee:	4b1e      	ldr	r3, [pc, #120]	; (8004168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040f2:	4a1d      	ldr	r2, [pc, #116]	; (8004168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040f8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004100:	d10b      	bne.n	800411a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b80      	cmp	r3, #128	; 0x80
 8004106:	d919      	bls.n	800413c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2ba0      	cmp	r3, #160	; 0xa0
 800410c:	d902      	bls.n	8004114 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800410e:	2302      	movs	r3, #2
 8004110:	613b      	str	r3, [r7, #16]
 8004112:	e013      	b.n	800413c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004114:	2301      	movs	r3, #1
 8004116:	613b      	str	r3, [r7, #16]
 8004118:	e010      	b.n	800413c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2b80      	cmp	r3, #128	; 0x80
 800411e:	d902      	bls.n	8004126 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004120:	2303      	movs	r3, #3
 8004122:	613b      	str	r3, [r7, #16]
 8004124:	e00a      	b.n	800413c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b80      	cmp	r3, #128	; 0x80
 800412a:	d102      	bne.n	8004132 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800412c:	2302      	movs	r3, #2
 800412e:	613b      	str	r3, [r7, #16]
 8004130:	e004      	b.n	800413c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2b70      	cmp	r3, #112	; 0x70
 8004136:	d101      	bne.n	800413c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004138:	2301      	movs	r3, #1
 800413a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800413c:	4b0b      	ldr	r3, [pc, #44]	; (800416c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f023 0207 	bic.w	r2, r3, #7
 8004144:	4909      	ldr	r1, [pc, #36]	; (800416c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	4313      	orrs	r3, r2
 800414a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800414c:	4b07      	ldr	r3, [pc, #28]	; (800416c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0307 	and.w	r3, r3, #7
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	429a      	cmp	r2, r3
 8004158:	d001      	beq.n	800415e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e000      	b.n	8004160 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	40021000 	.word	0x40021000
 800416c:	40022000 	.word	0x40022000

08004170 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b086      	sub	sp, #24
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004178:	2300      	movs	r3, #0
 800417a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800417c:	2300      	movs	r3, #0
 800417e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004188:	2b00      	cmp	r3, #0
 800418a:	d041      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004190:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004194:	d02a      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004196:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800419a:	d824      	bhi.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800419c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80041a0:	d008      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80041a2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80041a6:	d81e      	bhi.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00a      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80041ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041b0:	d010      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80041b2:	e018      	b.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041b4:	4b86      	ldr	r3, [pc, #536]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	4a85      	ldr	r2, [pc, #532]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041be:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041c0:	e015      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	3304      	adds	r3, #4
 80041c6:	2100      	movs	r1, #0
 80041c8:	4618      	mov	r0, r3
 80041ca:	f000 fabb 	bl	8004744 <RCCEx_PLLSAI1_Config>
 80041ce:	4603      	mov	r3, r0
 80041d0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041d2:	e00c      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	3320      	adds	r3, #32
 80041d8:	2100      	movs	r1, #0
 80041da:	4618      	mov	r0, r3
 80041dc:	f000 fba6 	bl	800492c <RCCEx_PLLSAI2_Config>
 80041e0:	4603      	mov	r3, r0
 80041e2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041e4:	e003      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	74fb      	strb	r3, [r7, #19]
      break;
 80041ea:	e000      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80041ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041ee:	7cfb      	ldrb	r3, [r7, #19]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d10b      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80041f4:	4b76      	ldr	r3, [pc, #472]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041fa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004202:	4973      	ldr	r1, [pc, #460]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004204:	4313      	orrs	r3, r2
 8004206:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800420a:	e001      	b.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800420c:	7cfb      	ldrb	r3, [r7, #19]
 800420e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d041      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004220:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004224:	d02a      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004226:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800422a:	d824      	bhi.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800422c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004230:	d008      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004232:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004236:	d81e      	bhi.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004238:	2b00      	cmp	r3, #0
 800423a:	d00a      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800423c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004240:	d010      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004242:	e018      	b.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004244:	4b62      	ldr	r3, [pc, #392]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	4a61      	ldr	r2, [pc, #388]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800424a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800424e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004250:	e015      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	3304      	adds	r3, #4
 8004256:	2100      	movs	r1, #0
 8004258:	4618      	mov	r0, r3
 800425a:	f000 fa73 	bl	8004744 <RCCEx_PLLSAI1_Config>
 800425e:	4603      	mov	r3, r0
 8004260:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004262:	e00c      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	3320      	adds	r3, #32
 8004268:	2100      	movs	r1, #0
 800426a:	4618      	mov	r0, r3
 800426c:	f000 fb5e 	bl	800492c <RCCEx_PLLSAI2_Config>
 8004270:	4603      	mov	r3, r0
 8004272:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004274:	e003      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	74fb      	strb	r3, [r7, #19]
      break;
 800427a:	e000      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800427c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800427e:	7cfb      	ldrb	r3, [r7, #19]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10b      	bne.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004284:	4b52      	ldr	r3, [pc, #328]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004292:	494f      	ldr	r1, [pc, #316]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004294:	4313      	orrs	r3, r2
 8004296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800429a:	e001      	b.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800429c:	7cfb      	ldrb	r3, [r7, #19]
 800429e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f000 80a0 	beq.w	80043ee <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042ae:	2300      	movs	r3, #0
 80042b0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80042b2:	4b47      	ldr	r3, [pc, #284]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d101      	bne.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80042be:	2301      	movs	r3, #1
 80042c0:	e000      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80042c2:	2300      	movs	r3, #0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d00d      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042c8:	4b41      	ldr	r3, [pc, #260]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042cc:	4a40      	ldr	r2, [pc, #256]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042d2:	6593      	str	r3, [r2, #88]	; 0x58
 80042d4:	4b3e      	ldr	r3, [pc, #248]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042dc:	60bb      	str	r3, [r7, #8]
 80042de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042e0:	2301      	movs	r3, #1
 80042e2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042e4:	4b3b      	ldr	r3, [pc, #236]	; (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a3a      	ldr	r2, [pc, #232]	; (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80042ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042f0:	f7fd f992 	bl	8001618 <HAL_GetTick>
 80042f4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80042f6:	e009      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042f8:	f7fd f98e 	bl	8001618 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d902      	bls.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	74fb      	strb	r3, [r7, #19]
        break;
 800430a:	e005      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800430c:	4b31      	ldr	r3, [pc, #196]	; (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004314:	2b00      	cmp	r3, #0
 8004316:	d0ef      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004318:	7cfb      	ldrb	r3, [r7, #19]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d15c      	bne.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800431e:	4b2c      	ldr	r3, [pc, #176]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004320:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004324:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004328:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d01f      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004336:	697a      	ldr	r2, [r7, #20]
 8004338:	429a      	cmp	r2, r3
 800433a:	d019      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800433c:	4b24      	ldr	r3, [pc, #144]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800433e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004346:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004348:	4b21      	ldr	r3, [pc, #132]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800434a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800434e:	4a20      	ldr	r2, [pc, #128]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004354:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004358:	4b1d      	ldr	r3, [pc, #116]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800435a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800435e:	4a1c      	ldr	r2, [pc, #112]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004360:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004364:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004368:	4a19      	ldr	r2, [pc, #100]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	f003 0301 	and.w	r3, r3, #1
 8004376:	2b00      	cmp	r3, #0
 8004378:	d016      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437a:	f7fd f94d 	bl	8001618 <HAL_GetTick>
 800437e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004380:	e00b      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004382:	f7fd f949 	bl	8001618 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004390:	4293      	cmp	r3, r2
 8004392:	d902      	bls.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	74fb      	strb	r3, [r7, #19]
            break;
 8004398:	e006      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800439a:	4b0d      	ldr	r3, [pc, #52]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800439c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d0ec      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80043a8:	7cfb      	ldrb	r3, [r7, #19]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10c      	bne.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043ae:	4b08      	ldr	r3, [pc, #32]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043be:	4904      	ldr	r1, [pc, #16]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80043c6:	e009      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043c8:	7cfb      	ldrb	r3, [r7, #19]
 80043ca:	74bb      	strb	r3, [r7, #18]
 80043cc:	e006      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80043ce:	bf00      	nop
 80043d0:	40021000 	.word	0x40021000
 80043d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043d8:	7cfb      	ldrb	r3, [r7, #19]
 80043da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043dc:	7c7b      	ldrb	r3, [r7, #17]
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d105      	bne.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043e2:	4b9e      	ldr	r3, [pc, #632]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043e6:	4a9d      	ldr	r2, [pc, #628]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043ec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00a      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043fa:	4b98      	ldr	r3, [pc, #608]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004400:	f023 0203 	bic.w	r2, r3, #3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004408:	4994      	ldr	r1, [pc, #592]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800440a:	4313      	orrs	r3, r2
 800440c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d00a      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800441c:	4b8f      	ldr	r3, [pc, #572]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800441e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004422:	f023 020c 	bic.w	r2, r3, #12
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800442a:	498c      	ldr	r1, [pc, #560]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800442c:	4313      	orrs	r3, r2
 800442e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0304 	and.w	r3, r3, #4
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00a      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800443e:	4b87      	ldr	r3, [pc, #540]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004444:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444c:	4983      	ldr	r1, [pc, #524]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800444e:	4313      	orrs	r3, r2
 8004450:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0308 	and.w	r3, r3, #8
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00a      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004460:	4b7e      	ldr	r3, [pc, #504]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004466:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800446e:	497b      	ldr	r1, [pc, #492]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004470:	4313      	orrs	r3, r2
 8004472:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0310 	and.w	r3, r3, #16
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00a      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004482:	4b76      	ldr	r3, [pc, #472]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004484:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004488:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004490:	4972      	ldr	r1, [pc, #456]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004492:	4313      	orrs	r3, r2
 8004494:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0320 	and.w	r3, r3, #32
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00a      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044a4:	4b6d      	ldr	r3, [pc, #436]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044aa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044b2:	496a      	ldr	r1, [pc, #424]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00a      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044c6:	4b65      	ldr	r3, [pc, #404]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044d4:	4961      	ldr	r1, [pc, #388]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044d6:	4313      	orrs	r3, r2
 80044d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00a      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80044e8:	4b5c      	ldr	r3, [pc, #368]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044f6:	4959      	ldr	r1, [pc, #356]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00a      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800450a:	4b54      	ldr	r3, [pc, #336]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800450c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004510:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004518:	4950      	ldr	r1, [pc, #320]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800451a:	4313      	orrs	r3, r2
 800451c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00a      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800452c:	4b4b      	ldr	r3, [pc, #300]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800452e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004532:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453a:	4948      	ldr	r1, [pc, #288]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800453c:	4313      	orrs	r3, r2
 800453e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00a      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800454e:	4b43      	ldr	r3, [pc, #268]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004550:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004554:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800455c:	493f      	ldr	r1, [pc, #252]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800455e:	4313      	orrs	r3, r2
 8004560:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d028      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004570:	4b3a      	ldr	r3, [pc, #232]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004572:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004576:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800457e:	4937      	ldr	r1, [pc, #220]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004580:	4313      	orrs	r3, r2
 8004582:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800458a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800458e:	d106      	bne.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004590:	4b32      	ldr	r3, [pc, #200]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	4a31      	ldr	r2, [pc, #196]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004596:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800459a:	60d3      	str	r3, [r2, #12]
 800459c:	e011      	b.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80045a6:	d10c      	bne.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	3304      	adds	r3, #4
 80045ac:	2101      	movs	r1, #1
 80045ae:	4618      	mov	r0, r3
 80045b0:	f000 f8c8 	bl	8004744 <RCCEx_PLLSAI1_Config>
 80045b4:	4603      	mov	r3, r0
 80045b6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80045b8:	7cfb      	ldrb	r3, [r7, #19]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80045be:	7cfb      	ldrb	r3, [r7, #19]
 80045c0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d028      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80045ce:	4b23      	ldr	r3, [pc, #140]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045d4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045dc:	491f      	ldr	r1, [pc, #124]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045ec:	d106      	bne.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045ee:	4b1b      	ldr	r3, [pc, #108]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	4a1a      	ldr	r2, [pc, #104]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045f8:	60d3      	str	r3, [r2, #12]
 80045fa:	e011      	b.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004600:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004604:	d10c      	bne.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	3304      	adds	r3, #4
 800460a:	2101      	movs	r1, #1
 800460c:	4618      	mov	r0, r3
 800460e:	f000 f899 	bl	8004744 <RCCEx_PLLSAI1_Config>
 8004612:	4603      	mov	r3, r0
 8004614:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004616:	7cfb      	ldrb	r3, [r7, #19]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800461c:	7cfb      	ldrb	r3, [r7, #19]
 800461e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d02b      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800462c:	4b0b      	ldr	r3, [pc, #44]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800462e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004632:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800463a:	4908      	ldr	r1, [pc, #32]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800463c:	4313      	orrs	r3, r2
 800463e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004646:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800464a:	d109      	bne.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800464c:	4b03      	ldr	r3, [pc, #12]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	4a02      	ldr	r2, [pc, #8]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004652:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004656:	60d3      	str	r3, [r2, #12]
 8004658:	e014      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800465a:	bf00      	nop
 800465c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004664:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004668:	d10c      	bne.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	3304      	adds	r3, #4
 800466e:	2101      	movs	r1, #1
 8004670:	4618      	mov	r0, r3
 8004672:	f000 f867 	bl	8004744 <RCCEx_PLLSAI1_Config>
 8004676:	4603      	mov	r3, r0
 8004678:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800467a:	7cfb      	ldrb	r3, [r7, #19]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d001      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004680:	7cfb      	ldrb	r3, [r7, #19]
 8004682:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d02f      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004690:	4b2b      	ldr	r3, [pc, #172]	; (8004740 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004696:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800469e:	4928      	ldr	r1, [pc, #160]	; (8004740 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80046ae:	d10d      	bne.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3304      	adds	r3, #4
 80046b4:	2102      	movs	r1, #2
 80046b6:	4618      	mov	r0, r3
 80046b8:	f000 f844 	bl	8004744 <RCCEx_PLLSAI1_Config>
 80046bc:	4603      	mov	r3, r0
 80046be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046c0:	7cfb      	ldrb	r3, [r7, #19]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d014      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80046c6:	7cfb      	ldrb	r3, [r7, #19]
 80046c8:	74bb      	strb	r3, [r7, #18]
 80046ca:	e011      	b.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80046d4:	d10c      	bne.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	3320      	adds	r3, #32
 80046da:	2102      	movs	r1, #2
 80046dc:	4618      	mov	r0, r3
 80046de:	f000 f925 	bl	800492c <RCCEx_PLLSAI2_Config>
 80046e2:	4603      	mov	r3, r0
 80046e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046e6:	7cfb      	ldrb	r3, [r7, #19]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d001      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80046ec:	7cfb      	ldrb	r3, [r7, #19]
 80046ee:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d00a      	beq.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80046fc:	4b10      	ldr	r3, [pc, #64]	; (8004740 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80046fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004702:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800470a:	490d      	ldr	r1, [pc, #52]	; (8004740 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800470c:	4313      	orrs	r3, r2
 800470e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00b      	beq.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800471e:	4b08      	ldr	r3, [pc, #32]	; (8004740 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004724:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800472e:	4904      	ldr	r1, [pc, #16]	; (8004740 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004730:	4313      	orrs	r3, r2
 8004732:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004736:	7cbb      	ldrb	r3, [r7, #18]
}
 8004738:	4618      	mov	r0, r3
 800473a:	3718      	adds	r7, #24
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	40021000 	.word	0x40021000

08004744 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800474e:	2300      	movs	r3, #0
 8004750:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004752:	4b75      	ldr	r3, [pc, #468]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	f003 0303 	and.w	r3, r3, #3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d018      	beq.n	8004790 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800475e:	4b72      	ldr	r3, [pc, #456]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f003 0203 	and.w	r2, r3, #3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	429a      	cmp	r2, r3
 800476c:	d10d      	bne.n	800478a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
       ||
 8004772:	2b00      	cmp	r3, #0
 8004774:	d009      	beq.n	800478a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004776:	4b6c      	ldr	r3, [pc, #432]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	091b      	lsrs	r3, r3, #4
 800477c:	f003 0307 	and.w	r3, r3, #7
 8004780:	1c5a      	adds	r2, r3, #1
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
       ||
 8004786:	429a      	cmp	r2, r3
 8004788:	d047      	beq.n	800481a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	73fb      	strb	r3, [r7, #15]
 800478e:	e044      	b.n	800481a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2b03      	cmp	r3, #3
 8004796:	d018      	beq.n	80047ca <RCCEx_PLLSAI1_Config+0x86>
 8004798:	2b03      	cmp	r3, #3
 800479a:	d825      	bhi.n	80047e8 <RCCEx_PLLSAI1_Config+0xa4>
 800479c:	2b01      	cmp	r3, #1
 800479e:	d002      	beq.n	80047a6 <RCCEx_PLLSAI1_Config+0x62>
 80047a0:	2b02      	cmp	r3, #2
 80047a2:	d009      	beq.n	80047b8 <RCCEx_PLLSAI1_Config+0x74>
 80047a4:	e020      	b.n	80047e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80047a6:	4b60      	ldr	r3, [pc, #384]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d11d      	bne.n	80047ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047b6:	e01a      	b.n	80047ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80047b8:	4b5b      	ldr	r3, [pc, #364]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d116      	bne.n	80047f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047c8:	e013      	b.n	80047f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80047ca:	4b57      	ldr	r3, [pc, #348]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d10f      	bne.n	80047f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80047d6:	4b54      	ldr	r3, [pc, #336]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d109      	bne.n	80047f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80047e6:	e006      	b.n	80047f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	73fb      	strb	r3, [r7, #15]
      break;
 80047ec:	e004      	b.n	80047f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80047ee:	bf00      	nop
 80047f0:	e002      	b.n	80047f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80047f2:	bf00      	nop
 80047f4:	e000      	b.n	80047f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80047f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80047f8:	7bfb      	ldrb	r3, [r7, #15]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d10d      	bne.n	800481a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80047fe:	4b4a      	ldr	r3, [pc, #296]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6819      	ldr	r1, [r3, #0]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	3b01      	subs	r3, #1
 8004810:	011b      	lsls	r3, r3, #4
 8004812:	430b      	orrs	r3, r1
 8004814:	4944      	ldr	r1, [pc, #272]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004816:	4313      	orrs	r3, r2
 8004818:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800481a:	7bfb      	ldrb	r3, [r7, #15]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d17d      	bne.n	800491c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004820:	4b41      	ldr	r3, [pc, #260]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a40      	ldr	r2, [pc, #256]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004826:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800482a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800482c:	f7fc fef4 	bl	8001618 <HAL_GetTick>
 8004830:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004832:	e009      	b.n	8004848 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004834:	f7fc fef0 	bl	8001618 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	2b02      	cmp	r3, #2
 8004840:	d902      	bls.n	8004848 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	73fb      	strb	r3, [r7, #15]
        break;
 8004846:	e005      	b.n	8004854 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004848:	4b37      	ldr	r3, [pc, #220]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1ef      	bne.n	8004834 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004854:	7bfb      	ldrb	r3, [r7, #15]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d160      	bne.n	800491c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d111      	bne.n	8004884 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004860:	4b31      	ldr	r3, [pc, #196]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004868:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	6892      	ldr	r2, [r2, #8]
 8004870:	0211      	lsls	r1, r2, #8
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	68d2      	ldr	r2, [r2, #12]
 8004876:	0912      	lsrs	r2, r2, #4
 8004878:	0452      	lsls	r2, r2, #17
 800487a:	430a      	orrs	r2, r1
 800487c:	492a      	ldr	r1, [pc, #168]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 800487e:	4313      	orrs	r3, r2
 8004880:	610b      	str	r3, [r1, #16]
 8004882:	e027      	b.n	80048d4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d112      	bne.n	80048b0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800488a:	4b27      	ldr	r3, [pc, #156]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 800488c:	691b      	ldr	r3, [r3, #16]
 800488e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004892:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	6892      	ldr	r2, [r2, #8]
 800489a:	0211      	lsls	r1, r2, #8
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	6912      	ldr	r2, [r2, #16]
 80048a0:	0852      	lsrs	r2, r2, #1
 80048a2:	3a01      	subs	r2, #1
 80048a4:	0552      	lsls	r2, r2, #21
 80048a6:	430a      	orrs	r2, r1
 80048a8:	491f      	ldr	r1, [pc, #124]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	610b      	str	r3, [r1, #16]
 80048ae:	e011      	b.n	80048d4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048b0:	4b1d      	ldr	r3, [pc, #116]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80048b8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	6892      	ldr	r2, [r2, #8]
 80048c0:	0211      	lsls	r1, r2, #8
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	6952      	ldr	r2, [r2, #20]
 80048c6:	0852      	lsrs	r2, r2, #1
 80048c8:	3a01      	subs	r2, #1
 80048ca:	0652      	lsls	r2, r2, #25
 80048cc:	430a      	orrs	r2, r1
 80048ce:	4916      	ldr	r1, [pc, #88]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048d0:	4313      	orrs	r3, r2
 80048d2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80048d4:	4b14      	ldr	r3, [pc, #80]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a13      	ldr	r2, [pc, #76]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80048de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048e0:	f7fc fe9a 	bl	8001618 <HAL_GetTick>
 80048e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80048e6:	e009      	b.n	80048fc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048e8:	f7fc fe96 	bl	8001618 <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d902      	bls.n	80048fc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	73fb      	strb	r3, [r7, #15]
          break;
 80048fa:	e005      	b.n	8004908 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80048fc:	4b0a      	ldr	r3, [pc, #40]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0ef      	beq.n	80048e8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004908:	7bfb      	ldrb	r3, [r7, #15]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d106      	bne.n	800491c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800490e:	4b06      	ldr	r3, [pc, #24]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004910:	691a      	ldr	r2, [r3, #16]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	4904      	ldr	r1, [pc, #16]	; (8004928 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004918:	4313      	orrs	r3, r2
 800491a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800491c:	7bfb      	ldrb	r3, [r7, #15]
}
 800491e:	4618      	mov	r0, r3
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	40021000 	.word	0x40021000

0800492c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004936:	2300      	movs	r3, #0
 8004938:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800493a:	4b6a      	ldr	r3, [pc, #424]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	f003 0303 	and.w	r3, r3, #3
 8004942:	2b00      	cmp	r3, #0
 8004944:	d018      	beq.n	8004978 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004946:	4b67      	ldr	r3, [pc, #412]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	f003 0203 	and.w	r2, r3, #3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	429a      	cmp	r2, r3
 8004954:	d10d      	bne.n	8004972 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
       ||
 800495a:	2b00      	cmp	r3, #0
 800495c:	d009      	beq.n	8004972 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800495e:	4b61      	ldr	r3, [pc, #388]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	091b      	lsrs	r3, r3, #4
 8004964:	f003 0307 	and.w	r3, r3, #7
 8004968:	1c5a      	adds	r2, r3, #1
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
       ||
 800496e:	429a      	cmp	r2, r3
 8004970:	d047      	beq.n	8004a02 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	73fb      	strb	r3, [r7, #15]
 8004976:	e044      	b.n	8004a02 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2b03      	cmp	r3, #3
 800497e:	d018      	beq.n	80049b2 <RCCEx_PLLSAI2_Config+0x86>
 8004980:	2b03      	cmp	r3, #3
 8004982:	d825      	bhi.n	80049d0 <RCCEx_PLLSAI2_Config+0xa4>
 8004984:	2b01      	cmp	r3, #1
 8004986:	d002      	beq.n	800498e <RCCEx_PLLSAI2_Config+0x62>
 8004988:	2b02      	cmp	r3, #2
 800498a:	d009      	beq.n	80049a0 <RCCEx_PLLSAI2_Config+0x74>
 800498c:	e020      	b.n	80049d0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800498e:	4b55      	ldr	r3, [pc, #340]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d11d      	bne.n	80049d6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800499e:	e01a      	b.n	80049d6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80049a0:	4b50      	ldr	r3, [pc, #320]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d116      	bne.n	80049da <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049b0:	e013      	b.n	80049da <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80049b2:	4b4c      	ldr	r3, [pc, #304]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d10f      	bne.n	80049de <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80049be:	4b49      	ldr	r3, [pc, #292]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d109      	bne.n	80049de <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80049ce:	e006      	b.n	80049de <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	73fb      	strb	r3, [r7, #15]
      break;
 80049d4:	e004      	b.n	80049e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80049d6:	bf00      	nop
 80049d8:	e002      	b.n	80049e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80049da:	bf00      	nop
 80049dc:	e000      	b.n	80049e0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80049de:	bf00      	nop
    }

    if(status == HAL_OK)
 80049e0:	7bfb      	ldrb	r3, [r7, #15]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d10d      	bne.n	8004a02 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80049e6:	4b3f      	ldr	r3, [pc, #252]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6819      	ldr	r1, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	3b01      	subs	r3, #1
 80049f8:	011b      	lsls	r3, r3, #4
 80049fa:	430b      	orrs	r3, r1
 80049fc:	4939      	ldr	r1, [pc, #228]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a02:	7bfb      	ldrb	r3, [r7, #15]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d167      	bne.n	8004ad8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a08:	4b36      	ldr	r3, [pc, #216]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a35      	ldr	r2, [pc, #212]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a14:	f7fc fe00 	bl	8001618 <HAL_GetTick>
 8004a18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a1a:	e009      	b.n	8004a30 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a1c:	f7fc fdfc 	bl	8001618 <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d902      	bls.n	8004a30 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	73fb      	strb	r3, [r7, #15]
        break;
 8004a2e:	e005      	b.n	8004a3c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a30:	4b2c      	ldr	r3, [pc, #176]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d1ef      	bne.n	8004a1c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004a3c:	7bfb      	ldrb	r3, [r7, #15]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d14a      	bne.n	8004ad8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d111      	bne.n	8004a6c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a48:	4b26      	ldr	r3, [pc, #152]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004a50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6892      	ldr	r2, [r2, #8]
 8004a58:	0211      	lsls	r1, r2, #8
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	68d2      	ldr	r2, [r2, #12]
 8004a5e:	0912      	lsrs	r2, r2, #4
 8004a60:	0452      	lsls	r2, r2, #17
 8004a62:	430a      	orrs	r2, r1
 8004a64:	491f      	ldr	r1, [pc, #124]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	614b      	str	r3, [r1, #20]
 8004a6a:	e011      	b.n	8004a90 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a6c:	4b1d      	ldr	r3, [pc, #116]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a6e:	695b      	ldr	r3, [r3, #20]
 8004a70:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004a74:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	6892      	ldr	r2, [r2, #8]
 8004a7c:	0211      	lsls	r1, r2, #8
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	6912      	ldr	r2, [r2, #16]
 8004a82:	0852      	lsrs	r2, r2, #1
 8004a84:	3a01      	subs	r2, #1
 8004a86:	0652      	lsls	r2, r2, #25
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	4916      	ldr	r1, [pc, #88]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004a90:	4b14      	ldr	r3, [pc, #80]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a13      	ldr	r2, [pc, #76]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a9c:	f7fc fdbc 	bl	8001618 <HAL_GetTick>
 8004aa0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004aa2:	e009      	b.n	8004ab8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004aa4:	f7fc fdb8 	bl	8001618 <HAL_GetTick>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	d902      	bls.n	8004ab8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	73fb      	strb	r3, [r7, #15]
          break;
 8004ab6:	e005      	b.n	8004ac4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ab8:	4b0a      	ldr	r3, [pc, #40]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d0ef      	beq.n	8004aa4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004ac4:	7bfb      	ldrb	r3, [r7, #15]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d106      	bne.n	8004ad8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004aca:	4b06      	ldr	r3, [pc, #24]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004acc:	695a      	ldr	r2, [r3, #20]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	4904      	ldr	r1, [pc, #16]	; (8004ae4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3710      	adds	r7, #16
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	40021000 	.word	0x40021000

08004ae8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d101      	bne.n	8004afa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e049      	b.n	8004b8e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d106      	bne.n	8004b14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f7fc fb34 	bl	800117c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	3304      	adds	r3, #4
 8004b24:	4619      	mov	r1, r3
 8004b26:	4610      	mov	r0, r2
 8004b28:	f000 f9d0 	bl	8004ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3708      	adds	r7, #8
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
	...

08004b98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b085      	sub	sp, #20
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d001      	beq.n	8004bb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e04f      	b.n	8004c50 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68da      	ldr	r2, [r3, #12]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f042 0201 	orr.w	r2, r2, #1
 8004bc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a23      	ldr	r2, [pc, #140]	; (8004c5c <HAL_TIM_Base_Start_IT+0xc4>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d01d      	beq.n	8004c0e <HAL_TIM_Base_Start_IT+0x76>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bda:	d018      	beq.n	8004c0e <HAL_TIM_Base_Start_IT+0x76>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a1f      	ldr	r2, [pc, #124]	; (8004c60 <HAL_TIM_Base_Start_IT+0xc8>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d013      	beq.n	8004c0e <HAL_TIM_Base_Start_IT+0x76>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a1e      	ldr	r2, [pc, #120]	; (8004c64 <HAL_TIM_Base_Start_IT+0xcc>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d00e      	beq.n	8004c0e <HAL_TIM_Base_Start_IT+0x76>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a1c      	ldr	r2, [pc, #112]	; (8004c68 <HAL_TIM_Base_Start_IT+0xd0>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d009      	beq.n	8004c0e <HAL_TIM_Base_Start_IT+0x76>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a1b      	ldr	r2, [pc, #108]	; (8004c6c <HAL_TIM_Base_Start_IT+0xd4>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d004      	beq.n	8004c0e <HAL_TIM_Base_Start_IT+0x76>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a19      	ldr	r2, [pc, #100]	; (8004c70 <HAL_TIM_Base_Start_IT+0xd8>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d115      	bne.n	8004c3a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	689a      	ldr	r2, [r3, #8]
 8004c14:	4b17      	ldr	r3, [pc, #92]	; (8004c74 <HAL_TIM_Base_Start_IT+0xdc>)
 8004c16:	4013      	ands	r3, r2
 8004c18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2b06      	cmp	r3, #6
 8004c1e:	d015      	beq.n	8004c4c <HAL_TIM_Base_Start_IT+0xb4>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c26:	d011      	beq.n	8004c4c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0201 	orr.w	r2, r2, #1
 8004c36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c38:	e008      	b.n	8004c4c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f042 0201 	orr.w	r2, r2, #1
 8004c48:	601a      	str	r2, [r3, #0]
 8004c4a:	e000      	b.n	8004c4e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3714      	adds	r7, #20
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr
 8004c5c:	40012c00 	.word	0x40012c00
 8004c60:	40000400 	.word	0x40000400
 8004c64:	40000800 	.word	0x40000800
 8004c68:	40000c00 	.word	0x40000c00
 8004c6c:	40013400 	.word	0x40013400
 8004c70:	40014000 	.word	0x40014000
 8004c74:	00010007 	.word	0x00010007

08004c78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d020      	beq.n	8004cdc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f003 0302 	and.w	r3, r3, #2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d01b      	beq.n	8004cdc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f06f 0202 	mvn.w	r2, #2
 8004cac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	f003 0303 	and.w	r3, r3, #3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d003      	beq.n	8004cca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 f8e4 	bl	8004e90 <HAL_TIM_IC_CaptureCallback>
 8004cc8:	e005      	b.n	8004cd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f000 f8d6 	bl	8004e7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f8e7 	bl	8004ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	f003 0304 	and.w	r3, r3, #4
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d020      	beq.n	8004d28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f003 0304 	and.w	r3, r3, #4
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d01b      	beq.n	8004d28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f06f 0204 	mvn.w	r2, #4
 8004cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2202      	movs	r2, #2
 8004cfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	699b      	ldr	r3, [r3, #24]
 8004d06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d003      	beq.n	8004d16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 f8be 	bl	8004e90 <HAL_TIM_IC_CaptureCallback>
 8004d14:	e005      	b.n	8004d22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 f8b0 	bl	8004e7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 f8c1 	bl	8004ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	f003 0308 	and.w	r3, r3, #8
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d020      	beq.n	8004d74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f003 0308 	and.w	r3, r3, #8
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d01b      	beq.n	8004d74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f06f 0208 	mvn.w	r2, #8
 8004d44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2204      	movs	r2, #4
 8004d4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	f003 0303 	and.w	r3, r3, #3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d003      	beq.n	8004d62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 f898 	bl	8004e90 <HAL_TIM_IC_CaptureCallback>
 8004d60:	e005      	b.n	8004d6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 f88a 	bl	8004e7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 f89b 	bl	8004ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	f003 0310 	and.w	r3, r3, #16
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d020      	beq.n	8004dc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f003 0310 	and.w	r3, r3, #16
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d01b      	beq.n	8004dc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f06f 0210 	mvn.w	r2, #16
 8004d90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2208      	movs	r2, #8
 8004d96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	69db      	ldr	r3, [r3, #28]
 8004d9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d003      	beq.n	8004dae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 f872 	bl	8004e90 <HAL_TIM_IC_CaptureCallback>
 8004dac:	e005      	b.n	8004dba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 f864 	bl	8004e7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 f875 	bl	8004ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	f003 0301 	and.w	r3, r3, #1
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d00c      	beq.n	8004de4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f003 0301 	and.w	r3, r3, #1
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d007      	beq.n	8004de4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f06f 0201 	mvn.w	r2, #1
 8004ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f7fc f8f4 	bl	8000fcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00c      	beq.n	8004e08 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d007      	beq.n	8004e08 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 f98e 	bl	8005124 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00c      	beq.n	8004e2c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d007      	beq.n	8004e2c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 f986 	bl	8005138 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00c      	beq.n	8004e50 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d007      	beq.n	8004e50 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 f834 	bl	8004eb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	f003 0320 	and.w	r3, r3, #32
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00c      	beq.n	8004e74 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f003 0320 	and.w	r3, r3, #32
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d007      	beq.n	8004e74 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f06f 0220 	mvn.w	r2, #32
 8004e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 f94e 	bl	8005110 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e74:	bf00      	nop
 8004e76:	3710      	adds	r7, #16
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e84:	bf00      	nop
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b083      	sub	sp, #12
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ec0:	bf00      	nop
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b085      	sub	sp, #20
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a40      	ldr	r2, [pc, #256]	; (8004fe0 <TIM_Base_SetConfig+0x114>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d013      	beq.n	8004f0c <TIM_Base_SetConfig+0x40>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eea:	d00f      	beq.n	8004f0c <TIM_Base_SetConfig+0x40>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a3d      	ldr	r2, [pc, #244]	; (8004fe4 <TIM_Base_SetConfig+0x118>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d00b      	beq.n	8004f0c <TIM_Base_SetConfig+0x40>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a3c      	ldr	r2, [pc, #240]	; (8004fe8 <TIM_Base_SetConfig+0x11c>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d007      	beq.n	8004f0c <TIM_Base_SetConfig+0x40>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a3b      	ldr	r2, [pc, #236]	; (8004fec <TIM_Base_SetConfig+0x120>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d003      	beq.n	8004f0c <TIM_Base_SetConfig+0x40>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a3a      	ldr	r2, [pc, #232]	; (8004ff0 <TIM_Base_SetConfig+0x124>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d108      	bne.n	8004f1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a2f      	ldr	r2, [pc, #188]	; (8004fe0 <TIM_Base_SetConfig+0x114>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d01f      	beq.n	8004f66 <TIM_Base_SetConfig+0x9a>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f2c:	d01b      	beq.n	8004f66 <TIM_Base_SetConfig+0x9a>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a2c      	ldr	r2, [pc, #176]	; (8004fe4 <TIM_Base_SetConfig+0x118>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d017      	beq.n	8004f66 <TIM_Base_SetConfig+0x9a>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4a2b      	ldr	r2, [pc, #172]	; (8004fe8 <TIM_Base_SetConfig+0x11c>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d013      	beq.n	8004f66 <TIM_Base_SetConfig+0x9a>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a2a      	ldr	r2, [pc, #168]	; (8004fec <TIM_Base_SetConfig+0x120>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d00f      	beq.n	8004f66 <TIM_Base_SetConfig+0x9a>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a29      	ldr	r2, [pc, #164]	; (8004ff0 <TIM_Base_SetConfig+0x124>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d00b      	beq.n	8004f66 <TIM_Base_SetConfig+0x9a>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a28      	ldr	r2, [pc, #160]	; (8004ff4 <TIM_Base_SetConfig+0x128>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d007      	beq.n	8004f66 <TIM_Base_SetConfig+0x9a>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a27      	ldr	r2, [pc, #156]	; (8004ff8 <TIM_Base_SetConfig+0x12c>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d003      	beq.n	8004f66 <TIM_Base_SetConfig+0x9a>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a26      	ldr	r2, [pc, #152]	; (8004ffc <TIM_Base_SetConfig+0x130>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d108      	bne.n	8004f78 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	68fa      	ldr	r2, [r7, #12]
 8004f8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	689a      	ldr	r2, [r3, #8]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a10      	ldr	r2, [pc, #64]	; (8004fe0 <TIM_Base_SetConfig+0x114>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d00f      	beq.n	8004fc4 <TIM_Base_SetConfig+0xf8>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a12      	ldr	r2, [pc, #72]	; (8004ff0 <TIM_Base_SetConfig+0x124>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d00b      	beq.n	8004fc4 <TIM_Base_SetConfig+0xf8>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a11      	ldr	r2, [pc, #68]	; (8004ff4 <TIM_Base_SetConfig+0x128>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d007      	beq.n	8004fc4 <TIM_Base_SetConfig+0xf8>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a10      	ldr	r2, [pc, #64]	; (8004ff8 <TIM_Base_SetConfig+0x12c>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d003      	beq.n	8004fc4 <TIM_Base_SetConfig+0xf8>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a0f      	ldr	r2, [pc, #60]	; (8004ffc <TIM_Base_SetConfig+0x130>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d103      	bne.n	8004fcc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	691a      	ldr	r2, [r3, #16]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	615a      	str	r2, [r3, #20]
}
 8004fd2:	bf00      	nop
 8004fd4:	3714      	adds	r7, #20
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	40012c00 	.word	0x40012c00
 8004fe4:	40000400 	.word	0x40000400
 8004fe8:	40000800 	.word	0x40000800
 8004fec:	40000c00 	.word	0x40000c00
 8004ff0:	40013400 	.word	0x40013400
 8004ff4:	40014000 	.word	0x40014000
 8004ff8:	40014400 	.word	0x40014400
 8004ffc:	40014800 	.word	0x40014800

08005000 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005010:	2b01      	cmp	r3, #1
 8005012:	d101      	bne.n	8005018 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005014:	2302      	movs	r3, #2
 8005016:	e068      	b.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2202      	movs	r2, #2
 8005024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a2e      	ldr	r2, [pc, #184]	; (80050f8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d004      	beq.n	800504c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a2d      	ldr	r2, [pc, #180]	; (80050fc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d108      	bne.n	800505e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005052:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	68fa      	ldr	r2, [r7, #12]
 800505a:	4313      	orrs	r3, r2
 800505c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005064:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	68fa      	ldr	r2, [r7, #12]
 800506c:	4313      	orrs	r3, r2
 800506e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a1e      	ldr	r2, [pc, #120]	; (80050f8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d01d      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800508a:	d018      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a1b      	ldr	r2, [pc, #108]	; (8005100 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d013      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a1a      	ldr	r2, [pc, #104]	; (8005104 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d00e      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a18      	ldr	r2, [pc, #96]	; (8005108 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d009      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a13      	ldr	r2, [pc, #76]	; (80050fc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d004      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a14      	ldr	r2, [pc, #80]	; (800510c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d10c      	bne.n	80050d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	40012c00 	.word	0x40012c00
 80050fc:	40013400 	.word	0x40013400
 8005100:	40000400 	.word	0x40000400
 8005104:	40000800 	.word	0x40000800
 8005108:	40000c00 	.word	0x40000c00
 800510c:	40014000 	.word	0x40014000

08005110 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005118:	bf00      	nop
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800512c:	bf00      	nop
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005140:	bf00      	nop
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d101      	bne.n	800515e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e040      	b.n	80051e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005162:	2b00      	cmp	r3, #0
 8005164:	d106      	bne.n	8005174 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f7fc f82a 	bl	80011c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2224      	movs	r2, #36	; 0x24
 8005178:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f022 0201 	bic.w	r2, r2, #1
 8005188:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518e:	2b00      	cmp	r3, #0
 8005190:	d002      	beq.n	8005198 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 fae0 	bl	8005758 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 f825 	bl	80051e8 <UART_SetConfig>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d101      	bne.n	80051a8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e01b      	b.n	80051e0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	685a      	ldr	r2, [r3, #4]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80051b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	689a      	ldr	r2, [r3, #8]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80051c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f042 0201 	orr.w	r2, r2, #1
 80051d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 fb5f 	bl	800589c <UART_CheckIdleState>
 80051de:	4603      	mov	r3, r0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3708      	adds	r7, #8
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051ec:	b08a      	sub	sp, #40	; 0x28
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80051f2:	2300      	movs	r3, #0
 80051f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	689a      	ldr	r2, [r3, #8]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	691b      	ldr	r3, [r3, #16]
 8005200:	431a      	orrs	r2, r3
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	431a      	orrs	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	69db      	ldr	r3, [r3, #28]
 800520c:	4313      	orrs	r3, r2
 800520e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	4ba4      	ldr	r3, [pc, #656]	; (80054a8 <UART_SetConfig+0x2c0>)
 8005218:	4013      	ands	r3, r2
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	6812      	ldr	r2, [r2, #0]
 800521e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005220:	430b      	orrs	r3, r1
 8005222:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	68da      	ldr	r2, [r3, #12]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	430a      	orrs	r2, r1
 8005238:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a99      	ldr	r2, [pc, #612]	; (80054ac <UART_SetConfig+0x2c4>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d004      	beq.n	8005254 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005250:	4313      	orrs	r3, r2
 8005252:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005264:	430a      	orrs	r2, r1
 8005266:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a90      	ldr	r2, [pc, #576]	; (80054b0 <UART_SetConfig+0x2c8>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d126      	bne.n	80052c0 <UART_SetConfig+0xd8>
 8005272:	4b90      	ldr	r3, [pc, #576]	; (80054b4 <UART_SetConfig+0x2cc>)
 8005274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005278:	f003 0303 	and.w	r3, r3, #3
 800527c:	2b03      	cmp	r3, #3
 800527e:	d81b      	bhi.n	80052b8 <UART_SetConfig+0xd0>
 8005280:	a201      	add	r2, pc, #4	; (adr r2, 8005288 <UART_SetConfig+0xa0>)
 8005282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005286:	bf00      	nop
 8005288:	08005299 	.word	0x08005299
 800528c:	080052a9 	.word	0x080052a9
 8005290:	080052a1 	.word	0x080052a1
 8005294:	080052b1 	.word	0x080052b1
 8005298:	2301      	movs	r3, #1
 800529a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800529e:	e116      	b.n	80054ce <UART_SetConfig+0x2e6>
 80052a0:	2302      	movs	r3, #2
 80052a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052a6:	e112      	b.n	80054ce <UART_SetConfig+0x2e6>
 80052a8:	2304      	movs	r3, #4
 80052aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052ae:	e10e      	b.n	80054ce <UART_SetConfig+0x2e6>
 80052b0:	2308      	movs	r3, #8
 80052b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052b6:	e10a      	b.n	80054ce <UART_SetConfig+0x2e6>
 80052b8:	2310      	movs	r3, #16
 80052ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052be:	e106      	b.n	80054ce <UART_SetConfig+0x2e6>
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a7c      	ldr	r2, [pc, #496]	; (80054b8 <UART_SetConfig+0x2d0>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d138      	bne.n	800533c <UART_SetConfig+0x154>
 80052ca:	4b7a      	ldr	r3, [pc, #488]	; (80054b4 <UART_SetConfig+0x2cc>)
 80052cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052d0:	f003 030c 	and.w	r3, r3, #12
 80052d4:	2b0c      	cmp	r3, #12
 80052d6:	d82d      	bhi.n	8005334 <UART_SetConfig+0x14c>
 80052d8:	a201      	add	r2, pc, #4	; (adr r2, 80052e0 <UART_SetConfig+0xf8>)
 80052da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052de:	bf00      	nop
 80052e0:	08005315 	.word	0x08005315
 80052e4:	08005335 	.word	0x08005335
 80052e8:	08005335 	.word	0x08005335
 80052ec:	08005335 	.word	0x08005335
 80052f0:	08005325 	.word	0x08005325
 80052f4:	08005335 	.word	0x08005335
 80052f8:	08005335 	.word	0x08005335
 80052fc:	08005335 	.word	0x08005335
 8005300:	0800531d 	.word	0x0800531d
 8005304:	08005335 	.word	0x08005335
 8005308:	08005335 	.word	0x08005335
 800530c:	08005335 	.word	0x08005335
 8005310:	0800532d 	.word	0x0800532d
 8005314:	2300      	movs	r3, #0
 8005316:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800531a:	e0d8      	b.n	80054ce <UART_SetConfig+0x2e6>
 800531c:	2302      	movs	r3, #2
 800531e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005322:	e0d4      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005324:	2304      	movs	r3, #4
 8005326:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800532a:	e0d0      	b.n	80054ce <UART_SetConfig+0x2e6>
 800532c:	2308      	movs	r3, #8
 800532e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005332:	e0cc      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005334:	2310      	movs	r3, #16
 8005336:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800533a:	e0c8      	b.n	80054ce <UART_SetConfig+0x2e6>
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a5e      	ldr	r2, [pc, #376]	; (80054bc <UART_SetConfig+0x2d4>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d125      	bne.n	8005392 <UART_SetConfig+0x1aa>
 8005346:	4b5b      	ldr	r3, [pc, #364]	; (80054b4 <UART_SetConfig+0x2cc>)
 8005348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800534c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005350:	2b30      	cmp	r3, #48	; 0x30
 8005352:	d016      	beq.n	8005382 <UART_SetConfig+0x19a>
 8005354:	2b30      	cmp	r3, #48	; 0x30
 8005356:	d818      	bhi.n	800538a <UART_SetConfig+0x1a2>
 8005358:	2b20      	cmp	r3, #32
 800535a:	d00a      	beq.n	8005372 <UART_SetConfig+0x18a>
 800535c:	2b20      	cmp	r3, #32
 800535e:	d814      	bhi.n	800538a <UART_SetConfig+0x1a2>
 8005360:	2b00      	cmp	r3, #0
 8005362:	d002      	beq.n	800536a <UART_SetConfig+0x182>
 8005364:	2b10      	cmp	r3, #16
 8005366:	d008      	beq.n	800537a <UART_SetConfig+0x192>
 8005368:	e00f      	b.n	800538a <UART_SetConfig+0x1a2>
 800536a:	2300      	movs	r3, #0
 800536c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005370:	e0ad      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005372:	2302      	movs	r3, #2
 8005374:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005378:	e0a9      	b.n	80054ce <UART_SetConfig+0x2e6>
 800537a:	2304      	movs	r3, #4
 800537c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005380:	e0a5      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005382:	2308      	movs	r3, #8
 8005384:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005388:	e0a1      	b.n	80054ce <UART_SetConfig+0x2e6>
 800538a:	2310      	movs	r3, #16
 800538c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005390:	e09d      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a4a      	ldr	r2, [pc, #296]	; (80054c0 <UART_SetConfig+0x2d8>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d125      	bne.n	80053e8 <UART_SetConfig+0x200>
 800539c:	4b45      	ldr	r3, [pc, #276]	; (80054b4 <UART_SetConfig+0x2cc>)
 800539e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80053a6:	2bc0      	cmp	r3, #192	; 0xc0
 80053a8:	d016      	beq.n	80053d8 <UART_SetConfig+0x1f0>
 80053aa:	2bc0      	cmp	r3, #192	; 0xc0
 80053ac:	d818      	bhi.n	80053e0 <UART_SetConfig+0x1f8>
 80053ae:	2b80      	cmp	r3, #128	; 0x80
 80053b0:	d00a      	beq.n	80053c8 <UART_SetConfig+0x1e0>
 80053b2:	2b80      	cmp	r3, #128	; 0x80
 80053b4:	d814      	bhi.n	80053e0 <UART_SetConfig+0x1f8>
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d002      	beq.n	80053c0 <UART_SetConfig+0x1d8>
 80053ba:	2b40      	cmp	r3, #64	; 0x40
 80053bc:	d008      	beq.n	80053d0 <UART_SetConfig+0x1e8>
 80053be:	e00f      	b.n	80053e0 <UART_SetConfig+0x1f8>
 80053c0:	2300      	movs	r3, #0
 80053c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053c6:	e082      	b.n	80054ce <UART_SetConfig+0x2e6>
 80053c8:	2302      	movs	r3, #2
 80053ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053ce:	e07e      	b.n	80054ce <UART_SetConfig+0x2e6>
 80053d0:	2304      	movs	r3, #4
 80053d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053d6:	e07a      	b.n	80054ce <UART_SetConfig+0x2e6>
 80053d8:	2308      	movs	r3, #8
 80053da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053de:	e076      	b.n	80054ce <UART_SetConfig+0x2e6>
 80053e0:	2310      	movs	r3, #16
 80053e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053e6:	e072      	b.n	80054ce <UART_SetConfig+0x2e6>
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a35      	ldr	r2, [pc, #212]	; (80054c4 <UART_SetConfig+0x2dc>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d12a      	bne.n	8005448 <UART_SetConfig+0x260>
 80053f2:	4b30      	ldr	r3, [pc, #192]	; (80054b4 <UART_SetConfig+0x2cc>)
 80053f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005400:	d01a      	beq.n	8005438 <UART_SetConfig+0x250>
 8005402:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005406:	d81b      	bhi.n	8005440 <UART_SetConfig+0x258>
 8005408:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800540c:	d00c      	beq.n	8005428 <UART_SetConfig+0x240>
 800540e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005412:	d815      	bhi.n	8005440 <UART_SetConfig+0x258>
 8005414:	2b00      	cmp	r3, #0
 8005416:	d003      	beq.n	8005420 <UART_SetConfig+0x238>
 8005418:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800541c:	d008      	beq.n	8005430 <UART_SetConfig+0x248>
 800541e:	e00f      	b.n	8005440 <UART_SetConfig+0x258>
 8005420:	2300      	movs	r3, #0
 8005422:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005426:	e052      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005428:	2302      	movs	r3, #2
 800542a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800542e:	e04e      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005430:	2304      	movs	r3, #4
 8005432:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005436:	e04a      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005438:	2308      	movs	r3, #8
 800543a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800543e:	e046      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005440:	2310      	movs	r3, #16
 8005442:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005446:	e042      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a17      	ldr	r2, [pc, #92]	; (80054ac <UART_SetConfig+0x2c4>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d13a      	bne.n	80054c8 <UART_SetConfig+0x2e0>
 8005452:	4b18      	ldr	r3, [pc, #96]	; (80054b4 <UART_SetConfig+0x2cc>)
 8005454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005458:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800545c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005460:	d01a      	beq.n	8005498 <UART_SetConfig+0x2b0>
 8005462:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005466:	d81b      	bhi.n	80054a0 <UART_SetConfig+0x2b8>
 8005468:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800546c:	d00c      	beq.n	8005488 <UART_SetConfig+0x2a0>
 800546e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005472:	d815      	bhi.n	80054a0 <UART_SetConfig+0x2b8>
 8005474:	2b00      	cmp	r3, #0
 8005476:	d003      	beq.n	8005480 <UART_SetConfig+0x298>
 8005478:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800547c:	d008      	beq.n	8005490 <UART_SetConfig+0x2a8>
 800547e:	e00f      	b.n	80054a0 <UART_SetConfig+0x2b8>
 8005480:	2300      	movs	r3, #0
 8005482:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005486:	e022      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005488:	2302      	movs	r3, #2
 800548a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800548e:	e01e      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005490:	2304      	movs	r3, #4
 8005492:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005496:	e01a      	b.n	80054ce <UART_SetConfig+0x2e6>
 8005498:	2308      	movs	r3, #8
 800549a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800549e:	e016      	b.n	80054ce <UART_SetConfig+0x2e6>
 80054a0:	2310      	movs	r3, #16
 80054a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054a6:	e012      	b.n	80054ce <UART_SetConfig+0x2e6>
 80054a8:	efff69f3 	.word	0xefff69f3
 80054ac:	40008000 	.word	0x40008000
 80054b0:	40013800 	.word	0x40013800
 80054b4:	40021000 	.word	0x40021000
 80054b8:	40004400 	.word	0x40004400
 80054bc:	40004800 	.word	0x40004800
 80054c0:	40004c00 	.word	0x40004c00
 80054c4:	40005000 	.word	0x40005000
 80054c8:	2310      	movs	r3, #16
 80054ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a9f      	ldr	r2, [pc, #636]	; (8005750 <UART_SetConfig+0x568>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d17a      	bne.n	80055ce <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80054d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80054dc:	2b08      	cmp	r3, #8
 80054de:	d824      	bhi.n	800552a <UART_SetConfig+0x342>
 80054e0:	a201      	add	r2, pc, #4	; (adr r2, 80054e8 <UART_SetConfig+0x300>)
 80054e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054e6:	bf00      	nop
 80054e8:	0800550d 	.word	0x0800550d
 80054ec:	0800552b 	.word	0x0800552b
 80054f0:	08005515 	.word	0x08005515
 80054f4:	0800552b 	.word	0x0800552b
 80054f8:	0800551b 	.word	0x0800551b
 80054fc:	0800552b 	.word	0x0800552b
 8005500:	0800552b 	.word	0x0800552b
 8005504:	0800552b 	.word	0x0800552b
 8005508:	08005523 	.word	0x08005523
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800550c:	f7fe fd72 	bl	8003ff4 <HAL_RCC_GetPCLK1Freq>
 8005510:	61f8      	str	r0, [r7, #28]
        break;
 8005512:	e010      	b.n	8005536 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005514:	4b8f      	ldr	r3, [pc, #572]	; (8005754 <UART_SetConfig+0x56c>)
 8005516:	61fb      	str	r3, [r7, #28]
        break;
 8005518:	e00d      	b.n	8005536 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800551a:	f7fe fcd3 	bl	8003ec4 <HAL_RCC_GetSysClockFreq>
 800551e:	61f8      	str	r0, [r7, #28]
        break;
 8005520:	e009      	b.n	8005536 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005522:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005526:	61fb      	str	r3, [r7, #28]
        break;
 8005528:	e005      	b.n	8005536 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800552a:	2300      	movs	r3, #0
 800552c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005534:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	2b00      	cmp	r3, #0
 800553a:	f000 80fb 	beq.w	8005734 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	685a      	ldr	r2, [r3, #4]
 8005542:	4613      	mov	r3, r2
 8005544:	005b      	lsls	r3, r3, #1
 8005546:	4413      	add	r3, r2
 8005548:	69fa      	ldr	r2, [r7, #28]
 800554a:	429a      	cmp	r2, r3
 800554c:	d305      	bcc.n	800555a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005554:	69fa      	ldr	r2, [r7, #28]
 8005556:	429a      	cmp	r2, r3
 8005558:	d903      	bls.n	8005562 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005560:	e0e8      	b.n	8005734 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	2200      	movs	r2, #0
 8005566:	461c      	mov	r4, r3
 8005568:	4615      	mov	r5, r2
 800556a:	f04f 0200 	mov.w	r2, #0
 800556e:	f04f 0300 	mov.w	r3, #0
 8005572:	022b      	lsls	r3, r5, #8
 8005574:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005578:	0222      	lsls	r2, r4, #8
 800557a:	68f9      	ldr	r1, [r7, #12]
 800557c:	6849      	ldr	r1, [r1, #4]
 800557e:	0849      	lsrs	r1, r1, #1
 8005580:	2000      	movs	r0, #0
 8005582:	4688      	mov	r8, r1
 8005584:	4681      	mov	r9, r0
 8005586:	eb12 0a08 	adds.w	sl, r2, r8
 800558a:	eb43 0b09 	adc.w	fp, r3, r9
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	603b      	str	r3, [r7, #0]
 8005596:	607a      	str	r2, [r7, #4]
 8005598:	e9d7 2300 	ldrd	r2, r3, [r7]
 800559c:	4650      	mov	r0, sl
 800559e:	4659      	mov	r1, fp
 80055a0:	f7fa fe66 	bl	8000270 <__aeabi_uldivmod>
 80055a4:	4602      	mov	r2, r0
 80055a6:	460b      	mov	r3, r1
 80055a8:	4613      	mov	r3, r2
 80055aa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80055b2:	d308      	bcc.n	80055c6 <UART_SetConfig+0x3de>
 80055b4:	69bb      	ldr	r3, [r7, #24]
 80055b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055ba:	d204      	bcs.n	80055c6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	69ba      	ldr	r2, [r7, #24]
 80055c2:	60da      	str	r2, [r3, #12]
 80055c4:	e0b6      	b.n	8005734 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80055cc:	e0b2      	b.n	8005734 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	69db      	ldr	r3, [r3, #28]
 80055d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055d6:	d15e      	bne.n	8005696 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80055d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80055dc:	2b08      	cmp	r3, #8
 80055de:	d828      	bhi.n	8005632 <UART_SetConfig+0x44a>
 80055e0:	a201      	add	r2, pc, #4	; (adr r2, 80055e8 <UART_SetConfig+0x400>)
 80055e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055e6:	bf00      	nop
 80055e8:	0800560d 	.word	0x0800560d
 80055ec:	08005615 	.word	0x08005615
 80055f0:	0800561d 	.word	0x0800561d
 80055f4:	08005633 	.word	0x08005633
 80055f8:	08005623 	.word	0x08005623
 80055fc:	08005633 	.word	0x08005633
 8005600:	08005633 	.word	0x08005633
 8005604:	08005633 	.word	0x08005633
 8005608:	0800562b 	.word	0x0800562b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800560c:	f7fe fcf2 	bl	8003ff4 <HAL_RCC_GetPCLK1Freq>
 8005610:	61f8      	str	r0, [r7, #28]
        break;
 8005612:	e014      	b.n	800563e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005614:	f7fe fd04 	bl	8004020 <HAL_RCC_GetPCLK2Freq>
 8005618:	61f8      	str	r0, [r7, #28]
        break;
 800561a:	e010      	b.n	800563e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800561c:	4b4d      	ldr	r3, [pc, #308]	; (8005754 <UART_SetConfig+0x56c>)
 800561e:	61fb      	str	r3, [r7, #28]
        break;
 8005620:	e00d      	b.n	800563e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005622:	f7fe fc4f 	bl	8003ec4 <HAL_RCC_GetSysClockFreq>
 8005626:	61f8      	str	r0, [r7, #28]
        break;
 8005628:	e009      	b.n	800563e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800562a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800562e:	61fb      	str	r3, [r7, #28]
        break;
 8005630:	e005      	b.n	800563e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005632:	2300      	movs	r3, #0
 8005634:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800563c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d077      	beq.n	8005734 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005644:	69fb      	ldr	r3, [r7, #28]
 8005646:	005a      	lsls	r2, r3, #1
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	085b      	lsrs	r3, r3, #1
 800564e:	441a      	add	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	fbb2 f3f3 	udiv	r3, r2, r3
 8005658:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	2b0f      	cmp	r3, #15
 800565e:	d916      	bls.n	800568e <UART_SetConfig+0x4a6>
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005666:	d212      	bcs.n	800568e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	b29b      	uxth	r3, r3
 800566c:	f023 030f 	bic.w	r3, r3, #15
 8005670:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	085b      	lsrs	r3, r3, #1
 8005676:	b29b      	uxth	r3, r3
 8005678:	f003 0307 	and.w	r3, r3, #7
 800567c:	b29a      	uxth	r2, r3
 800567e:	8afb      	ldrh	r3, [r7, #22]
 8005680:	4313      	orrs	r3, r2
 8005682:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	8afa      	ldrh	r2, [r7, #22]
 800568a:	60da      	str	r2, [r3, #12]
 800568c:	e052      	b.n	8005734 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005694:	e04e      	b.n	8005734 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005696:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800569a:	2b08      	cmp	r3, #8
 800569c:	d827      	bhi.n	80056ee <UART_SetConfig+0x506>
 800569e:	a201      	add	r2, pc, #4	; (adr r2, 80056a4 <UART_SetConfig+0x4bc>)
 80056a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a4:	080056c9 	.word	0x080056c9
 80056a8:	080056d1 	.word	0x080056d1
 80056ac:	080056d9 	.word	0x080056d9
 80056b0:	080056ef 	.word	0x080056ef
 80056b4:	080056df 	.word	0x080056df
 80056b8:	080056ef 	.word	0x080056ef
 80056bc:	080056ef 	.word	0x080056ef
 80056c0:	080056ef 	.word	0x080056ef
 80056c4:	080056e7 	.word	0x080056e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056c8:	f7fe fc94 	bl	8003ff4 <HAL_RCC_GetPCLK1Freq>
 80056cc:	61f8      	str	r0, [r7, #28]
        break;
 80056ce:	e014      	b.n	80056fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056d0:	f7fe fca6 	bl	8004020 <HAL_RCC_GetPCLK2Freq>
 80056d4:	61f8      	str	r0, [r7, #28]
        break;
 80056d6:	e010      	b.n	80056fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056d8:	4b1e      	ldr	r3, [pc, #120]	; (8005754 <UART_SetConfig+0x56c>)
 80056da:	61fb      	str	r3, [r7, #28]
        break;
 80056dc:	e00d      	b.n	80056fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056de:	f7fe fbf1 	bl	8003ec4 <HAL_RCC_GetSysClockFreq>
 80056e2:	61f8      	str	r0, [r7, #28]
        break;
 80056e4:	e009      	b.n	80056fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056ea:	61fb      	str	r3, [r7, #28]
        break;
 80056ec:	e005      	b.n	80056fa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80056ee:	2300      	movs	r3, #0
 80056f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80056f8:	bf00      	nop
    }

    if (pclk != 0U)
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d019      	beq.n	8005734 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	085a      	lsrs	r2, r3, #1
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	441a      	add	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005712:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005714:	69bb      	ldr	r3, [r7, #24]
 8005716:	2b0f      	cmp	r3, #15
 8005718:	d909      	bls.n	800572e <UART_SetConfig+0x546>
 800571a:	69bb      	ldr	r3, [r7, #24]
 800571c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005720:	d205      	bcs.n	800572e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	b29a      	uxth	r2, r3
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	60da      	str	r2, [r3, #12]
 800572c:	e002      	b.n	8005734 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2200      	movs	r2, #0
 800573e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005740:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005744:	4618      	mov	r0, r3
 8005746:	3728      	adds	r7, #40	; 0x28
 8005748:	46bd      	mov	sp, r7
 800574a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800574e:	bf00      	nop
 8005750:	40008000 	.word	0x40008000
 8005754:	00f42400 	.word	0x00f42400

08005758 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005764:	f003 0308 	and.w	r3, r3, #8
 8005768:	2b00      	cmp	r3, #0
 800576a:	d00a      	beq.n	8005782 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b00      	cmp	r3, #0
 800578c:	d00a      	beq.n	80057a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	430a      	orrs	r2, r1
 80057a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00a      	beq.n	80057c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	430a      	orrs	r2, r1
 80057c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ca:	f003 0304 	and.w	r3, r3, #4
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00a      	beq.n	80057e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	430a      	orrs	r2, r1
 80057e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ec:	f003 0310 	and.w	r3, r3, #16
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00a      	beq.n	800580a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	430a      	orrs	r2, r1
 8005808:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580e:	f003 0320 	and.w	r3, r3, #32
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00a      	beq.n	800582c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005834:	2b00      	cmp	r3, #0
 8005836:	d01a      	beq.n	800586e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	430a      	orrs	r2, r1
 800584c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005852:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005856:	d10a      	bne.n	800586e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00a      	beq.n	8005890 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	430a      	orrs	r2, r1
 800588e:	605a      	str	r2, [r3, #4]
  }
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b098      	sub	sp, #96	; 0x60
 80058a0:	af02      	add	r7, sp, #8
 80058a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80058ac:	f7fb feb4 	bl	8001618 <HAL_GetTick>
 80058b0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0308 	and.w	r3, r3, #8
 80058bc:	2b08      	cmp	r3, #8
 80058be:	d12e      	bne.n	800591e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80058c4:	9300      	str	r3, [sp, #0]
 80058c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80058c8:	2200      	movs	r2, #0
 80058ca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 f88c 	bl	80059ec <UART_WaitOnFlagUntilTimeout>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d021      	beq.n	800591e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058e2:	e853 3f00 	ldrex	r3, [r3]
 80058e6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80058e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058ee:	653b      	str	r3, [r7, #80]	; 0x50
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	461a      	mov	r2, r3
 80058f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058f8:	647b      	str	r3, [r7, #68]	; 0x44
 80058fa:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80058fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005900:	e841 2300 	strex	r3, r2, [r1]
 8005904:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005906:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1e6      	bne.n	80058da <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2220      	movs	r2, #32
 8005910:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800591a:	2303      	movs	r3, #3
 800591c:	e062      	b.n	80059e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0304 	and.w	r3, r3, #4
 8005928:	2b04      	cmp	r3, #4
 800592a:	d149      	bne.n	80059c0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800592c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005930:	9300      	str	r3, [sp, #0]
 8005932:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005934:	2200      	movs	r2, #0
 8005936:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f856 	bl	80059ec <UART_WaitOnFlagUntilTimeout>
 8005940:	4603      	mov	r3, r0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d03c      	beq.n	80059c0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594e:	e853 3f00 	ldrex	r3, [r3]
 8005952:	623b      	str	r3, [r7, #32]
   return(result);
 8005954:	6a3b      	ldr	r3, [r7, #32]
 8005956:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800595a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	461a      	mov	r2, r3
 8005962:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005964:	633b      	str	r3, [r7, #48]	; 0x30
 8005966:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005968:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800596a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800596c:	e841 2300 	strex	r3, r2, [r1]
 8005970:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1e6      	bne.n	8005946 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	3308      	adds	r3, #8
 800597e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	e853 3f00 	ldrex	r3, [r3]
 8005986:	60fb      	str	r3, [r7, #12]
   return(result);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f023 0301 	bic.w	r3, r3, #1
 800598e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	3308      	adds	r3, #8
 8005996:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005998:	61fa      	str	r2, [r7, #28]
 800599a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599c:	69b9      	ldr	r1, [r7, #24]
 800599e:	69fa      	ldr	r2, [r7, #28]
 80059a0:	e841 2300 	strex	r3, r2, [r1]
 80059a4:	617b      	str	r3, [r7, #20]
   return(result);
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1e5      	bne.n	8005978 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2220      	movs	r2, #32
 80059b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e011      	b.n	80059e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2220      	movs	r2, #32
 80059c4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2220      	movs	r2, #32
 80059ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80059e2:	2300      	movs	r3, #0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3758      	adds	r7, #88	; 0x58
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	603b      	str	r3, [r7, #0]
 80059f8:	4613      	mov	r3, r2
 80059fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059fc:	e049      	b.n	8005a92 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a04:	d045      	beq.n	8005a92 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a06:	f7fb fe07 	bl	8001618 <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	69ba      	ldr	r2, [r7, #24]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d302      	bcc.n	8005a1c <UART_WaitOnFlagUntilTimeout+0x30>
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d101      	bne.n	8005a20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	e048      	b.n	8005ab2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 0304 	and.w	r3, r3, #4
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d031      	beq.n	8005a92 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	69db      	ldr	r3, [r3, #28]
 8005a34:	f003 0308 	and.w	r3, r3, #8
 8005a38:	2b08      	cmp	r3, #8
 8005a3a:	d110      	bne.n	8005a5e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2208      	movs	r2, #8
 8005a42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	f000 f838 	bl	8005aba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2208      	movs	r2, #8
 8005a4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2200      	movs	r2, #0
 8005a56:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e029      	b.n	8005ab2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	69db      	ldr	r3, [r3, #28]
 8005a64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a6c:	d111      	bne.n	8005a92 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f000 f81e 	bl	8005aba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2220      	movs	r2, #32
 8005a82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e00f      	b.n	8005ab2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	69da      	ldr	r2, [r3, #28]
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	68ba      	ldr	r2, [r7, #8]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	bf0c      	ite	eq
 8005aa2:	2301      	moveq	r3, #1
 8005aa4:	2300      	movne	r3, #0
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	461a      	mov	r2, r3
 8005aaa:	79fb      	ldrb	r3, [r7, #7]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d0a6      	beq.n	80059fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}

08005aba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005aba:	b480      	push	{r7}
 8005abc:	b095      	sub	sp, #84	; 0x54
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aca:	e853 3f00 	ldrex	r3, [r3]
 8005ace:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ad2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ad6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	461a      	mov	r2, r3
 8005ade:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ae0:	643b      	str	r3, [r7, #64]	; 0x40
 8005ae2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ae6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ae8:	e841 2300 	strex	r3, r2, [r1]
 8005aec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d1e6      	bne.n	8005ac2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	3308      	adds	r3, #8
 8005afa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005afc:	6a3b      	ldr	r3, [r7, #32]
 8005afe:	e853 3f00 	ldrex	r3, [r3]
 8005b02:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	f023 0301 	bic.w	r3, r3, #1
 8005b0a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	3308      	adds	r3, #8
 8005b12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b14:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b1c:	e841 2300 	strex	r3, r2, [r1]
 8005b20:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d1e5      	bne.n	8005af4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d118      	bne.n	8005b62 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	e853 3f00 	ldrex	r3, [r3]
 8005b3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	f023 0310 	bic.w	r3, r3, #16
 8005b44:	647b      	str	r3, [r7, #68]	; 0x44
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b4e:	61bb      	str	r3, [r7, #24]
 8005b50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b52:	6979      	ldr	r1, [r7, #20]
 8005b54:	69ba      	ldr	r2, [r7, #24]
 8005b56:	e841 2300 	strex	r3, r2, [r1]
 8005b5a:	613b      	str	r3, [r7, #16]
   return(result);
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1e6      	bne.n	8005b30 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2220      	movs	r2, #32
 8005b66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005b76:	bf00      	nop
 8005b78:	3754      	adds	r7, #84	; 0x54
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr
	...

08005b84 <std>:
 8005b84:	2300      	movs	r3, #0
 8005b86:	b510      	push	{r4, lr}
 8005b88:	4604      	mov	r4, r0
 8005b8a:	e9c0 3300 	strd	r3, r3, [r0]
 8005b8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b92:	6083      	str	r3, [r0, #8]
 8005b94:	8181      	strh	r1, [r0, #12]
 8005b96:	6643      	str	r3, [r0, #100]	; 0x64
 8005b98:	81c2      	strh	r2, [r0, #14]
 8005b9a:	6183      	str	r3, [r0, #24]
 8005b9c:	4619      	mov	r1, r3
 8005b9e:	2208      	movs	r2, #8
 8005ba0:	305c      	adds	r0, #92	; 0x5c
 8005ba2:	f000 f9f7 	bl	8005f94 <memset>
 8005ba6:	4b0d      	ldr	r3, [pc, #52]	; (8005bdc <std+0x58>)
 8005ba8:	6263      	str	r3, [r4, #36]	; 0x24
 8005baa:	4b0d      	ldr	r3, [pc, #52]	; (8005be0 <std+0x5c>)
 8005bac:	62a3      	str	r3, [r4, #40]	; 0x28
 8005bae:	4b0d      	ldr	r3, [pc, #52]	; (8005be4 <std+0x60>)
 8005bb0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005bb2:	4b0d      	ldr	r3, [pc, #52]	; (8005be8 <std+0x64>)
 8005bb4:	6323      	str	r3, [r4, #48]	; 0x30
 8005bb6:	4b0d      	ldr	r3, [pc, #52]	; (8005bec <std+0x68>)
 8005bb8:	6224      	str	r4, [r4, #32]
 8005bba:	429c      	cmp	r4, r3
 8005bbc:	d006      	beq.n	8005bcc <std+0x48>
 8005bbe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005bc2:	4294      	cmp	r4, r2
 8005bc4:	d002      	beq.n	8005bcc <std+0x48>
 8005bc6:	33d0      	adds	r3, #208	; 0xd0
 8005bc8:	429c      	cmp	r4, r3
 8005bca:	d105      	bne.n	8005bd8 <std+0x54>
 8005bcc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005bd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bd4:	f000 ba56 	b.w	8006084 <__retarget_lock_init_recursive>
 8005bd8:	bd10      	pop	{r4, pc}
 8005bda:	bf00      	nop
 8005bdc:	08005de5 	.word	0x08005de5
 8005be0:	08005e07 	.word	0x08005e07
 8005be4:	08005e3f 	.word	0x08005e3f
 8005be8:	08005e63 	.word	0x08005e63
 8005bec:	20000518 	.word	0x20000518

08005bf0 <stdio_exit_handler>:
 8005bf0:	4a02      	ldr	r2, [pc, #8]	; (8005bfc <stdio_exit_handler+0xc>)
 8005bf2:	4903      	ldr	r1, [pc, #12]	; (8005c00 <stdio_exit_handler+0x10>)
 8005bf4:	4803      	ldr	r0, [pc, #12]	; (8005c04 <stdio_exit_handler+0x14>)
 8005bf6:	f000 b869 	b.w	8005ccc <_fwalk_sglue>
 8005bfa:	bf00      	nop
 8005bfc:	20000230 	.word	0x20000230
 8005c00:	08006931 	.word	0x08006931
 8005c04:	2000023c 	.word	0x2000023c

08005c08 <cleanup_stdio>:
 8005c08:	6841      	ldr	r1, [r0, #4]
 8005c0a:	4b0c      	ldr	r3, [pc, #48]	; (8005c3c <cleanup_stdio+0x34>)
 8005c0c:	4299      	cmp	r1, r3
 8005c0e:	b510      	push	{r4, lr}
 8005c10:	4604      	mov	r4, r0
 8005c12:	d001      	beq.n	8005c18 <cleanup_stdio+0x10>
 8005c14:	f000 fe8c 	bl	8006930 <_fflush_r>
 8005c18:	68a1      	ldr	r1, [r4, #8]
 8005c1a:	4b09      	ldr	r3, [pc, #36]	; (8005c40 <cleanup_stdio+0x38>)
 8005c1c:	4299      	cmp	r1, r3
 8005c1e:	d002      	beq.n	8005c26 <cleanup_stdio+0x1e>
 8005c20:	4620      	mov	r0, r4
 8005c22:	f000 fe85 	bl	8006930 <_fflush_r>
 8005c26:	68e1      	ldr	r1, [r4, #12]
 8005c28:	4b06      	ldr	r3, [pc, #24]	; (8005c44 <cleanup_stdio+0x3c>)
 8005c2a:	4299      	cmp	r1, r3
 8005c2c:	d004      	beq.n	8005c38 <cleanup_stdio+0x30>
 8005c2e:	4620      	mov	r0, r4
 8005c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c34:	f000 be7c 	b.w	8006930 <_fflush_r>
 8005c38:	bd10      	pop	{r4, pc}
 8005c3a:	bf00      	nop
 8005c3c:	20000518 	.word	0x20000518
 8005c40:	20000580 	.word	0x20000580
 8005c44:	200005e8 	.word	0x200005e8

08005c48 <global_stdio_init.part.0>:
 8005c48:	b510      	push	{r4, lr}
 8005c4a:	4b0b      	ldr	r3, [pc, #44]	; (8005c78 <global_stdio_init.part.0+0x30>)
 8005c4c:	4c0b      	ldr	r4, [pc, #44]	; (8005c7c <global_stdio_init.part.0+0x34>)
 8005c4e:	4a0c      	ldr	r2, [pc, #48]	; (8005c80 <global_stdio_init.part.0+0x38>)
 8005c50:	601a      	str	r2, [r3, #0]
 8005c52:	4620      	mov	r0, r4
 8005c54:	2200      	movs	r2, #0
 8005c56:	2104      	movs	r1, #4
 8005c58:	f7ff ff94 	bl	8005b84 <std>
 8005c5c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005c60:	2201      	movs	r2, #1
 8005c62:	2109      	movs	r1, #9
 8005c64:	f7ff ff8e 	bl	8005b84 <std>
 8005c68:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005c6c:	2202      	movs	r2, #2
 8005c6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c72:	2112      	movs	r1, #18
 8005c74:	f7ff bf86 	b.w	8005b84 <std>
 8005c78:	20000650 	.word	0x20000650
 8005c7c:	20000518 	.word	0x20000518
 8005c80:	08005bf1 	.word	0x08005bf1

08005c84 <__sfp_lock_acquire>:
 8005c84:	4801      	ldr	r0, [pc, #4]	; (8005c8c <__sfp_lock_acquire+0x8>)
 8005c86:	f000 b9fe 	b.w	8006086 <__retarget_lock_acquire_recursive>
 8005c8a:	bf00      	nop
 8005c8c:	20000659 	.word	0x20000659

08005c90 <__sfp_lock_release>:
 8005c90:	4801      	ldr	r0, [pc, #4]	; (8005c98 <__sfp_lock_release+0x8>)
 8005c92:	f000 b9f9 	b.w	8006088 <__retarget_lock_release_recursive>
 8005c96:	bf00      	nop
 8005c98:	20000659 	.word	0x20000659

08005c9c <__sinit>:
 8005c9c:	b510      	push	{r4, lr}
 8005c9e:	4604      	mov	r4, r0
 8005ca0:	f7ff fff0 	bl	8005c84 <__sfp_lock_acquire>
 8005ca4:	6a23      	ldr	r3, [r4, #32]
 8005ca6:	b11b      	cbz	r3, 8005cb0 <__sinit+0x14>
 8005ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cac:	f7ff bff0 	b.w	8005c90 <__sfp_lock_release>
 8005cb0:	4b04      	ldr	r3, [pc, #16]	; (8005cc4 <__sinit+0x28>)
 8005cb2:	6223      	str	r3, [r4, #32]
 8005cb4:	4b04      	ldr	r3, [pc, #16]	; (8005cc8 <__sinit+0x2c>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1f5      	bne.n	8005ca8 <__sinit+0xc>
 8005cbc:	f7ff ffc4 	bl	8005c48 <global_stdio_init.part.0>
 8005cc0:	e7f2      	b.n	8005ca8 <__sinit+0xc>
 8005cc2:	bf00      	nop
 8005cc4:	08005c09 	.word	0x08005c09
 8005cc8:	20000650 	.word	0x20000650

08005ccc <_fwalk_sglue>:
 8005ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cd0:	4607      	mov	r7, r0
 8005cd2:	4688      	mov	r8, r1
 8005cd4:	4614      	mov	r4, r2
 8005cd6:	2600      	movs	r6, #0
 8005cd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005cdc:	f1b9 0901 	subs.w	r9, r9, #1
 8005ce0:	d505      	bpl.n	8005cee <_fwalk_sglue+0x22>
 8005ce2:	6824      	ldr	r4, [r4, #0]
 8005ce4:	2c00      	cmp	r4, #0
 8005ce6:	d1f7      	bne.n	8005cd8 <_fwalk_sglue+0xc>
 8005ce8:	4630      	mov	r0, r6
 8005cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cee:	89ab      	ldrh	r3, [r5, #12]
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d907      	bls.n	8005d04 <_fwalk_sglue+0x38>
 8005cf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	d003      	beq.n	8005d04 <_fwalk_sglue+0x38>
 8005cfc:	4629      	mov	r1, r5
 8005cfe:	4638      	mov	r0, r7
 8005d00:	47c0      	blx	r8
 8005d02:	4306      	orrs	r6, r0
 8005d04:	3568      	adds	r5, #104	; 0x68
 8005d06:	e7e9      	b.n	8005cdc <_fwalk_sglue+0x10>

08005d08 <iprintf>:
 8005d08:	b40f      	push	{r0, r1, r2, r3}
 8005d0a:	b507      	push	{r0, r1, r2, lr}
 8005d0c:	4906      	ldr	r1, [pc, #24]	; (8005d28 <iprintf+0x20>)
 8005d0e:	ab04      	add	r3, sp, #16
 8005d10:	6808      	ldr	r0, [r1, #0]
 8005d12:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d16:	6881      	ldr	r1, [r0, #8]
 8005d18:	9301      	str	r3, [sp, #4]
 8005d1a:	f000 fad9 	bl	80062d0 <_vfiprintf_r>
 8005d1e:	b003      	add	sp, #12
 8005d20:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d24:	b004      	add	sp, #16
 8005d26:	4770      	bx	lr
 8005d28:	20000288 	.word	0x20000288

08005d2c <_puts_r>:
 8005d2c:	6a03      	ldr	r3, [r0, #32]
 8005d2e:	b570      	push	{r4, r5, r6, lr}
 8005d30:	6884      	ldr	r4, [r0, #8]
 8005d32:	4605      	mov	r5, r0
 8005d34:	460e      	mov	r6, r1
 8005d36:	b90b      	cbnz	r3, 8005d3c <_puts_r+0x10>
 8005d38:	f7ff ffb0 	bl	8005c9c <__sinit>
 8005d3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d3e:	07db      	lsls	r3, r3, #31
 8005d40:	d405      	bmi.n	8005d4e <_puts_r+0x22>
 8005d42:	89a3      	ldrh	r3, [r4, #12]
 8005d44:	0598      	lsls	r0, r3, #22
 8005d46:	d402      	bmi.n	8005d4e <_puts_r+0x22>
 8005d48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d4a:	f000 f99c 	bl	8006086 <__retarget_lock_acquire_recursive>
 8005d4e:	89a3      	ldrh	r3, [r4, #12]
 8005d50:	0719      	lsls	r1, r3, #28
 8005d52:	d513      	bpl.n	8005d7c <_puts_r+0x50>
 8005d54:	6923      	ldr	r3, [r4, #16]
 8005d56:	b18b      	cbz	r3, 8005d7c <_puts_r+0x50>
 8005d58:	3e01      	subs	r6, #1
 8005d5a:	68a3      	ldr	r3, [r4, #8]
 8005d5c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005d60:	3b01      	subs	r3, #1
 8005d62:	60a3      	str	r3, [r4, #8]
 8005d64:	b9e9      	cbnz	r1, 8005da2 <_puts_r+0x76>
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	da2e      	bge.n	8005dc8 <_puts_r+0x9c>
 8005d6a:	4622      	mov	r2, r4
 8005d6c:	210a      	movs	r1, #10
 8005d6e:	4628      	mov	r0, r5
 8005d70:	f000 f87b 	bl	8005e6a <__swbuf_r>
 8005d74:	3001      	adds	r0, #1
 8005d76:	d007      	beq.n	8005d88 <_puts_r+0x5c>
 8005d78:	250a      	movs	r5, #10
 8005d7a:	e007      	b.n	8005d8c <_puts_r+0x60>
 8005d7c:	4621      	mov	r1, r4
 8005d7e:	4628      	mov	r0, r5
 8005d80:	f000 f8b0 	bl	8005ee4 <__swsetup_r>
 8005d84:	2800      	cmp	r0, #0
 8005d86:	d0e7      	beq.n	8005d58 <_puts_r+0x2c>
 8005d88:	f04f 35ff 	mov.w	r5, #4294967295
 8005d8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d8e:	07da      	lsls	r2, r3, #31
 8005d90:	d405      	bmi.n	8005d9e <_puts_r+0x72>
 8005d92:	89a3      	ldrh	r3, [r4, #12]
 8005d94:	059b      	lsls	r3, r3, #22
 8005d96:	d402      	bmi.n	8005d9e <_puts_r+0x72>
 8005d98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d9a:	f000 f975 	bl	8006088 <__retarget_lock_release_recursive>
 8005d9e:	4628      	mov	r0, r5
 8005da0:	bd70      	pop	{r4, r5, r6, pc}
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	da04      	bge.n	8005db0 <_puts_r+0x84>
 8005da6:	69a2      	ldr	r2, [r4, #24]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	dc06      	bgt.n	8005dba <_puts_r+0x8e>
 8005dac:	290a      	cmp	r1, #10
 8005dae:	d004      	beq.n	8005dba <_puts_r+0x8e>
 8005db0:	6823      	ldr	r3, [r4, #0]
 8005db2:	1c5a      	adds	r2, r3, #1
 8005db4:	6022      	str	r2, [r4, #0]
 8005db6:	7019      	strb	r1, [r3, #0]
 8005db8:	e7cf      	b.n	8005d5a <_puts_r+0x2e>
 8005dba:	4622      	mov	r2, r4
 8005dbc:	4628      	mov	r0, r5
 8005dbe:	f000 f854 	bl	8005e6a <__swbuf_r>
 8005dc2:	3001      	adds	r0, #1
 8005dc4:	d1c9      	bne.n	8005d5a <_puts_r+0x2e>
 8005dc6:	e7df      	b.n	8005d88 <_puts_r+0x5c>
 8005dc8:	6823      	ldr	r3, [r4, #0]
 8005dca:	250a      	movs	r5, #10
 8005dcc:	1c5a      	adds	r2, r3, #1
 8005dce:	6022      	str	r2, [r4, #0]
 8005dd0:	701d      	strb	r5, [r3, #0]
 8005dd2:	e7db      	b.n	8005d8c <_puts_r+0x60>

08005dd4 <puts>:
 8005dd4:	4b02      	ldr	r3, [pc, #8]	; (8005de0 <puts+0xc>)
 8005dd6:	4601      	mov	r1, r0
 8005dd8:	6818      	ldr	r0, [r3, #0]
 8005dda:	f7ff bfa7 	b.w	8005d2c <_puts_r>
 8005dde:	bf00      	nop
 8005de0:	20000288 	.word	0x20000288

08005de4 <__sread>:
 8005de4:	b510      	push	{r4, lr}
 8005de6:	460c      	mov	r4, r1
 8005de8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dec:	f000 f8fc 	bl	8005fe8 <_read_r>
 8005df0:	2800      	cmp	r0, #0
 8005df2:	bfab      	itete	ge
 8005df4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005df6:	89a3      	ldrhlt	r3, [r4, #12]
 8005df8:	181b      	addge	r3, r3, r0
 8005dfa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005dfe:	bfac      	ite	ge
 8005e00:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e02:	81a3      	strhlt	r3, [r4, #12]
 8005e04:	bd10      	pop	{r4, pc}

08005e06 <__swrite>:
 8005e06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e0a:	461f      	mov	r7, r3
 8005e0c:	898b      	ldrh	r3, [r1, #12]
 8005e0e:	05db      	lsls	r3, r3, #23
 8005e10:	4605      	mov	r5, r0
 8005e12:	460c      	mov	r4, r1
 8005e14:	4616      	mov	r6, r2
 8005e16:	d505      	bpl.n	8005e24 <__swrite+0x1e>
 8005e18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e1c:	2302      	movs	r3, #2
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f000 f8d0 	bl	8005fc4 <_lseek_r>
 8005e24:	89a3      	ldrh	r3, [r4, #12]
 8005e26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e2e:	81a3      	strh	r3, [r4, #12]
 8005e30:	4632      	mov	r2, r6
 8005e32:	463b      	mov	r3, r7
 8005e34:	4628      	mov	r0, r5
 8005e36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e3a:	f000 b8e7 	b.w	800600c <_write_r>

08005e3e <__sseek>:
 8005e3e:	b510      	push	{r4, lr}
 8005e40:	460c      	mov	r4, r1
 8005e42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e46:	f000 f8bd 	bl	8005fc4 <_lseek_r>
 8005e4a:	1c43      	adds	r3, r0, #1
 8005e4c:	89a3      	ldrh	r3, [r4, #12]
 8005e4e:	bf15      	itete	ne
 8005e50:	6560      	strne	r0, [r4, #84]	; 0x54
 8005e52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005e56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005e5a:	81a3      	strheq	r3, [r4, #12]
 8005e5c:	bf18      	it	ne
 8005e5e:	81a3      	strhne	r3, [r4, #12]
 8005e60:	bd10      	pop	{r4, pc}

08005e62 <__sclose>:
 8005e62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e66:	f000 b89d 	b.w	8005fa4 <_close_r>

08005e6a <__swbuf_r>:
 8005e6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e6c:	460e      	mov	r6, r1
 8005e6e:	4614      	mov	r4, r2
 8005e70:	4605      	mov	r5, r0
 8005e72:	b118      	cbz	r0, 8005e7c <__swbuf_r+0x12>
 8005e74:	6a03      	ldr	r3, [r0, #32]
 8005e76:	b90b      	cbnz	r3, 8005e7c <__swbuf_r+0x12>
 8005e78:	f7ff ff10 	bl	8005c9c <__sinit>
 8005e7c:	69a3      	ldr	r3, [r4, #24]
 8005e7e:	60a3      	str	r3, [r4, #8]
 8005e80:	89a3      	ldrh	r3, [r4, #12]
 8005e82:	071a      	lsls	r2, r3, #28
 8005e84:	d525      	bpl.n	8005ed2 <__swbuf_r+0x68>
 8005e86:	6923      	ldr	r3, [r4, #16]
 8005e88:	b31b      	cbz	r3, 8005ed2 <__swbuf_r+0x68>
 8005e8a:	6823      	ldr	r3, [r4, #0]
 8005e8c:	6922      	ldr	r2, [r4, #16]
 8005e8e:	1a98      	subs	r0, r3, r2
 8005e90:	6963      	ldr	r3, [r4, #20]
 8005e92:	b2f6      	uxtb	r6, r6
 8005e94:	4283      	cmp	r3, r0
 8005e96:	4637      	mov	r7, r6
 8005e98:	dc04      	bgt.n	8005ea4 <__swbuf_r+0x3a>
 8005e9a:	4621      	mov	r1, r4
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	f000 fd47 	bl	8006930 <_fflush_r>
 8005ea2:	b9e0      	cbnz	r0, 8005ede <__swbuf_r+0x74>
 8005ea4:	68a3      	ldr	r3, [r4, #8]
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	60a3      	str	r3, [r4, #8]
 8005eaa:	6823      	ldr	r3, [r4, #0]
 8005eac:	1c5a      	adds	r2, r3, #1
 8005eae:	6022      	str	r2, [r4, #0]
 8005eb0:	701e      	strb	r6, [r3, #0]
 8005eb2:	6962      	ldr	r2, [r4, #20]
 8005eb4:	1c43      	adds	r3, r0, #1
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d004      	beq.n	8005ec4 <__swbuf_r+0x5a>
 8005eba:	89a3      	ldrh	r3, [r4, #12]
 8005ebc:	07db      	lsls	r3, r3, #31
 8005ebe:	d506      	bpl.n	8005ece <__swbuf_r+0x64>
 8005ec0:	2e0a      	cmp	r6, #10
 8005ec2:	d104      	bne.n	8005ece <__swbuf_r+0x64>
 8005ec4:	4621      	mov	r1, r4
 8005ec6:	4628      	mov	r0, r5
 8005ec8:	f000 fd32 	bl	8006930 <_fflush_r>
 8005ecc:	b938      	cbnz	r0, 8005ede <__swbuf_r+0x74>
 8005ece:	4638      	mov	r0, r7
 8005ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ed2:	4621      	mov	r1, r4
 8005ed4:	4628      	mov	r0, r5
 8005ed6:	f000 f805 	bl	8005ee4 <__swsetup_r>
 8005eda:	2800      	cmp	r0, #0
 8005edc:	d0d5      	beq.n	8005e8a <__swbuf_r+0x20>
 8005ede:	f04f 37ff 	mov.w	r7, #4294967295
 8005ee2:	e7f4      	b.n	8005ece <__swbuf_r+0x64>

08005ee4 <__swsetup_r>:
 8005ee4:	b538      	push	{r3, r4, r5, lr}
 8005ee6:	4b2a      	ldr	r3, [pc, #168]	; (8005f90 <__swsetup_r+0xac>)
 8005ee8:	4605      	mov	r5, r0
 8005eea:	6818      	ldr	r0, [r3, #0]
 8005eec:	460c      	mov	r4, r1
 8005eee:	b118      	cbz	r0, 8005ef8 <__swsetup_r+0x14>
 8005ef0:	6a03      	ldr	r3, [r0, #32]
 8005ef2:	b90b      	cbnz	r3, 8005ef8 <__swsetup_r+0x14>
 8005ef4:	f7ff fed2 	bl	8005c9c <__sinit>
 8005ef8:	89a3      	ldrh	r3, [r4, #12]
 8005efa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005efe:	0718      	lsls	r0, r3, #28
 8005f00:	d422      	bmi.n	8005f48 <__swsetup_r+0x64>
 8005f02:	06d9      	lsls	r1, r3, #27
 8005f04:	d407      	bmi.n	8005f16 <__swsetup_r+0x32>
 8005f06:	2309      	movs	r3, #9
 8005f08:	602b      	str	r3, [r5, #0]
 8005f0a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005f0e:	81a3      	strh	r3, [r4, #12]
 8005f10:	f04f 30ff 	mov.w	r0, #4294967295
 8005f14:	e034      	b.n	8005f80 <__swsetup_r+0x9c>
 8005f16:	0758      	lsls	r0, r3, #29
 8005f18:	d512      	bpl.n	8005f40 <__swsetup_r+0x5c>
 8005f1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f1c:	b141      	cbz	r1, 8005f30 <__swsetup_r+0x4c>
 8005f1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f22:	4299      	cmp	r1, r3
 8005f24:	d002      	beq.n	8005f2c <__swsetup_r+0x48>
 8005f26:	4628      	mov	r0, r5
 8005f28:	f000 f8b0 	bl	800608c <_free_r>
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	6363      	str	r3, [r4, #52]	; 0x34
 8005f30:	89a3      	ldrh	r3, [r4, #12]
 8005f32:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005f36:	81a3      	strh	r3, [r4, #12]
 8005f38:	2300      	movs	r3, #0
 8005f3a:	6063      	str	r3, [r4, #4]
 8005f3c:	6923      	ldr	r3, [r4, #16]
 8005f3e:	6023      	str	r3, [r4, #0]
 8005f40:	89a3      	ldrh	r3, [r4, #12]
 8005f42:	f043 0308 	orr.w	r3, r3, #8
 8005f46:	81a3      	strh	r3, [r4, #12]
 8005f48:	6923      	ldr	r3, [r4, #16]
 8005f4a:	b94b      	cbnz	r3, 8005f60 <__swsetup_r+0x7c>
 8005f4c:	89a3      	ldrh	r3, [r4, #12]
 8005f4e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005f52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f56:	d003      	beq.n	8005f60 <__swsetup_r+0x7c>
 8005f58:	4621      	mov	r1, r4
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	f000 fd36 	bl	80069cc <__smakebuf_r>
 8005f60:	89a0      	ldrh	r0, [r4, #12]
 8005f62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f66:	f010 0301 	ands.w	r3, r0, #1
 8005f6a:	d00a      	beq.n	8005f82 <__swsetup_r+0x9e>
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	60a3      	str	r3, [r4, #8]
 8005f70:	6963      	ldr	r3, [r4, #20]
 8005f72:	425b      	negs	r3, r3
 8005f74:	61a3      	str	r3, [r4, #24]
 8005f76:	6923      	ldr	r3, [r4, #16]
 8005f78:	b943      	cbnz	r3, 8005f8c <__swsetup_r+0xa8>
 8005f7a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005f7e:	d1c4      	bne.n	8005f0a <__swsetup_r+0x26>
 8005f80:	bd38      	pop	{r3, r4, r5, pc}
 8005f82:	0781      	lsls	r1, r0, #30
 8005f84:	bf58      	it	pl
 8005f86:	6963      	ldrpl	r3, [r4, #20]
 8005f88:	60a3      	str	r3, [r4, #8]
 8005f8a:	e7f4      	b.n	8005f76 <__swsetup_r+0x92>
 8005f8c:	2000      	movs	r0, #0
 8005f8e:	e7f7      	b.n	8005f80 <__swsetup_r+0x9c>
 8005f90:	20000288 	.word	0x20000288

08005f94 <memset>:
 8005f94:	4402      	add	r2, r0
 8005f96:	4603      	mov	r3, r0
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d100      	bne.n	8005f9e <memset+0xa>
 8005f9c:	4770      	bx	lr
 8005f9e:	f803 1b01 	strb.w	r1, [r3], #1
 8005fa2:	e7f9      	b.n	8005f98 <memset+0x4>

08005fa4 <_close_r>:
 8005fa4:	b538      	push	{r3, r4, r5, lr}
 8005fa6:	4d06      	ldr	r5, [pc, #24]	; (8005fc0 <_close_r+0x1c>)
 8005fa8:	2300      	movs	r3, #0
 8005faa:	4604      	mov	r4, r0
 8005fac:	4608      	mov	r0, r1
 8005fae:	602b      	str	r3, [r5, #0]
 8005fb0:	f7fb fa57 	bl	8001462 <_close>
 8005fb4:	1c43      	adds	r3, r0, #1
 8005fb6:	d102      	bne.n	8005fbe <_close_r+0x1a>
 8005fb8:	682b      	ldr	r3, [r5, #0]
 8005fba:	b103      	cbz	r3, 8005fbe <_close_r+0x1a>
 8005fbc:	6023      	str	r3, [r4, #0]
 8005fbe:	bd38      	pop	{r3, r4, r5, pc}
 8005fc0:	20000654 	.word	0x20000654

08005fc4 <_lseek_r>:
 8005fc4:	b538      	push	{r3, r4, r5, lr}
 8005fc6:	4d07      	ldr	r5, [pc, #28]	; (8005fe4 <_lseek_r+0x20>)
 8005fc8:	4604      	mov	r4, r0
 8005fca:	4608      	mov	r0, r1
 8005fcc:	4611      	mov	r1, r2
 8005fce:	2200      	movs	r2, #0
 8005fd0:	602a      	str	r2, [r5, #0]
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	f7fb fa6c 	bl	80014b0 <_lseek>
 8005fd8:	1c43      	adds	r3, r0, #1
 8005fda:	d102      	bne.n	8005fe2 <_lseek_r+0x1e>
 8005fdc:	682b      	ldr	r3, [r5, #0]
 8005fde:	b103      	cbz	r3, 8005fe2 <_lseek_r+0x1e>
 8005fe0:	6023      	str	r3, [r4, #0]
 8005fe2:	bd38      	pop	{r3, r4, r5, pc}
 8005fe4:	20000654 	.word	0x20000654

08005fe8 <_read_r>:
 8005fe8:	b538      	push	{r3, r4, r5, lr}
 8005fea:	4d07      	ldr	r5, [pc, #28]	; (8006008 <_read_r+0x20>)
 8005fec:	4604      	mov	r4, r0
 8005fee:	4608      	mov	r0, r1
 8005ff0:	4611      	mov	r1, r2
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	602a      	str	r2, [r5, #0]
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	f7fb f9fa 	bl	80013f0 <_read>
 8005ffc:	1c43      	adds	r3, r0, #1
 8005ffe:	d102      	bne.n	8006006 <_read_r+0x1e>
 8006000:	682b      	ldr	r3, [r5, #0]
 8006002:	b103      	cbz	r3, 8006006 <_read_r+0x1e>
 8006004:	6023      	str	r3, [r4, #0]
 8006006:	bd38      	pop	{r3, r4, r5, pc}
 8006008:	20000654 	.word	0x20000654

0800600c <_write_r>:
 800600c:	b538      	push	{r3, r4, r5, lr}
 800600e:	4d07      	ldr	r5, [pc, #28]	; (800602c <_write_r+0x20>)
 8006010:	4604      	mov	r4, r0
 8006012:	4608      	mov	r0, r1
 8006014:	4611      	mov	r1, r2
 8006016:	2200      	movs	r2, #0
 8006018:	602a      	str	r2, [r5, #0]
 800601a:	461a      	mov	r2, r3
 800601c:	f7fb fa05 	bl	800142a <_write>
 8006020:	1c43      	adds	r3, r0, #1
 8006022:	d102      	bne.n	800602a <_write_r+0x1e>
 8006024:	682b      	ldr	r3, [r5, #0]
 8006026:	b103      	cbz	r3, 800602a <_write_r+0x1e>
 8006028:	6023      	str	r3, [r4, #0]
 800602a:	bd38      	pop	{r3, r4, r5, pc}
 800602c:	20000654 	.word	0x20000654

08006030 <__errno>:
 8006030:	4b01      	ldr	r3, [pc, #4]	; (8006038 <__errno+0x8>)
 8006032:	6818      	ldr	r0, [r3, #0]
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	20000288 	.word	0x20000288

0800603c <__libc_init_array>:
 800603c:	b570      	push	{r4, r5, r6, lr}
 800603e:	4d0d      	ldr	r5, [pc, #52]	; (8006074 <__libc_init_array+0x38>)
 8006040:	4c0d      	ldr	r4, [pc, #52]	; (8006078 <__libc_init_array+0x3c>)
 8006042:	1b64      	subs	r4, r4, r5
 8006044:	10a4      	asrs	r4, r4, #2
 8006046:	2600      	movs	r6, #0
 8006048:	42a6      	cmp	r6, r4
 800604a:	d109      	bne.n	8006060 <__libc_init_array+0x24>
 800604c:	4d0b      	ldr	r5, [pc, #44]	; (800607c <__libc_init_array+0x40>)
 800604e:	4c0c      	ldr	r4, [pc, #48]	; (8006080 <__libc_init_array+0x44>)
 8006050:	f000 fd2a 	bl	8006aa8 <_init>
 8006054:	1b64      	subs	r4, r4, r5
 8006056:	10a4      	asrs	r4, r4, #2
 8006058:	2600      	movs	r6, #0
 800605a:	42a6      	cmp	r6, r4
 800605c:	d105      	bne.n	800606a <__libc_init_array+0x2e>
 800605e:	bd70      	pop	{r4, r5, r6, pc}
 8006060:	f855 3b04 	ldr.w	r3, [r5], #4
 8006064:	4798      	blx	r3
 8006066:	3601      	adds	r6, #1
 8006068:	e7ee      	b.n	8006048 <__libc_init_array+0xc>
 800606a:	f855 3b04 	ldr.w	r3, [r5], #4
 800606e:	4798      	blx	r3
 8006070:	3601      	adds	r6, #1
 8006072:	e7f2      	b.n	800605a <__libc_init_array+0x1e>
 8006074:	08006b64 	.word	0x08006b64
 8006078:	08006b64 	.word	0x08006b64
 800607c:	08006b64 	.word	0x08006b64
 8006080:	08006b68 	.word	0x08006b68

08006084 <__retarget_lock_init_recursive>:
 8006084:	4770      	bx	lr

08006086 <__retarget_lock_acquire_recursive>:
 8006086:	4770      	bx	lr

08006088 <__retarget_lock_release_recursive>:
 8006088:	4770      	bx	lr
	...

0800608c <_free_r>:
 800608c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800608e:	2900      	cmp	r1, #0
 8006090:	d044      	beq.n	800611c <_free_r+0x90>
 8006092:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006096:	9001      	str	r0, [sp, #4]
 8006098:	2b00      	cmp	r3, #0
 800609a:	f1a1 0404 	sub.w	r4, r1, #4
 800609e:	bfb8      	it	lt
 80060a0:	18e4      	addlt	r4, r4, r3
 80060a2:	f000 f8df 	bl	8006264 <__malloc_lock>
 80060a6:	4a1e      	ldr	r2, [pc, #120]	; (8006120 <_free_r+0x94>)
 80060a8:	9801      	ldr	r0, [sp, #4]
 80060aa:	6813      	ldr	r3, [r2, #0]
 80060ac:	b933      	cbnz	r3, 80060bc <_free_r+0x30>
 80060ae:	6063      	str	r3, [r4, #4]
 80060b0:	6014      	str	r4, [r2, #0]
 80060b2:	b003      	add	sp, #12
 80060b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80060b8:	f000 b8da 	b.w	8006270 <__malloc_unlock>
 80060bc:	42a3      	cmp	r3, r4
 80060be:	d908      	bls.n	80060d2 <_free_r+0x46>
 80060c0:	6825      	ldr	r5, [r4, #0]
 80060c2:	1961      	adds	r1, r4, r5
 80060c4:	428b      	cmp	r3, r1
 80060c6:	bf01      	itttt	eq
 80060c8:	6819      	ldreq	r1, [r3, #0]
 80060ca:	685b      	ldreq	r3, [r3, #4]
 80060cc:	1949      	addeq	r1, r1, r5
 80060ce:	6021      	streq	r1, [r4, #0]
 80060d0:	e7ed      	b.n	80060ae <_free_r+0x22>
 80060d2:	461a      	mov	r2, r3
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	b10b      	cbz	r3, 80060dc <_free_r+0x50>
 80060d8:	42a3      	cmp	r3, r4
 80060da:	d9fa      	bls.n	80060d2 <_free_r+0x46>
 80060dc:	6811      	ldr	r1, [r2, #0]
 80060de:	1855      	adds	r5, r2, r1
 80060e0:	42a5      	cmp	r5, r4
 80060e2:	d10b      	bne.n	80060fc <_free_r+0x70>
 80060e4:	6824      	ldr	r4, [r4, #0]
 80060e6:	4421      	add	r1, r4
 80060e8:	1854      	adds	r4, r2, r1
 80060ea:	42a3      	cmp	r3, r4
 80060ec:	6011      	str	r1, [r2, #0]
 80060ee:	d1e0      	bne.n	80060b2 <_free_r+0x26>
 80060f0:	681c      	ldr	r4, [r3, #0]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	6053      	str	r3, [r2, #4]
 80060f6:	440c      	add	r4, r1
 80060f8:	6014      	str	r4, [r2, #0]
 80060fa:	e7da      	b.n	80060b2 <_free_r+0x26>
 80060fc:	d902      	bls.n	8006104 <_free_r+0x78>
 80060fe:	230c      	movs	r3, #12
 8006100:	6003      	str	r3, [r0, #0]
 8006102:	e7d6      	b.n	80060b2 <_free_r+0x26>
 8006104:	6825      	ldr	r5, [r4, #0]
 8006106:	1961      	adds	r1, r4, r5
 8006108:	428b      	cmp	r3, r1
 800610a:	bf04      	itt	eq
 800610c:	6819      	ldreq	r1, [r3, #0]
 800610e:	685b      	ldreq	r3, [r3, #4]
 8006110:	6063      	str	r3, [r4, #4]
 8006112:	bf04      	itt	eq
 8006114:	1949      	addeq	r1, r1, r5
 8006116:	6021      	streq	r1, [r4, #0]
 8006118:	6054      	str	r4, [r2, #4]
 800611a:	e7ca      	b.n	80060b2 <_free_r+0x26>
 800611c:	b003      	add	sp, #12
 800611e:	bd30      	pop	{r4, r5, pc}
 8006120:	2000065c 	.word	0x2000065c

08006124 <sbrk_aligned>:
 8006124:	b570      	push	{r4, r5, r6, lr}
 8006126:	4e0e      	ldr	r6, [pc, #56]	; (8006160 <sbrk_aligned+0x3c>)
 8006128:	460c      	mov	r4, r1
 800612a:	6831      	ldr	r1, [r6, #0]
 800612c:	4605      	mov	r5, r0
 800612e:	b911      	cbnz	r1, 8006136 <sbrk_aligned+0x12>
 8006130:	f000 fcaa 	bl	8006a88 <_sbrk_r>
 8006134:	6030      	str	r0, [r6, #0]
 8006136:	4621      	mov	r1, r4
 8006138:	4628      	mov	r0, r5
 800613a:	f000 fca5 	bl	8006a88 <_sbrk_r>
 800613e:	1c43      	adds	r3, r0, #1
 8006140:	d00a      	beq.n	8006158 <sbrk_aligned+0x34>
 8006142:	1cc4      	adds	r4, r0, #3
 8006144:	f024 0403 	bic.w	r4, r4, #3
 8006148:	42a0      	cmp	r0, r4
 800614a:	d007      	beq.n	800615c <sbrk_aligned+0x38>
 800614c:	1a21      	subs	r1, r4, r0
 800614e:	4628      	mov	r0, r5
 8006150:	f000 fc9a 	bl	8006a88 <_sbrk_r>
 8006154:	3001      	adds	r0, #1
 8006156:	d101      	bne.n	800615c <sbrk_aligned+0x38>
 8006158:	f04f 34ff 	mov.w	r4, #4294967295
 800615c:	4620      	mov	r0, r4
 800615e:	bd70      	pop	{r4, r5, r6, pc}
 8006160:	20000660 	.word	0x20000660

08006164 <_malloc_r>:
 8006164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006168:	1ccd      	adds	r5, r1, #3
 800616a:	f025 0503 	bic.w	r5, r5, #3
 800616e:	3508      	adds	r5, #8
 8006170:	2d0c      	cmp	r5, #12
 8006172:	bf38      	it	cc
 8006174:	250c      	movcc	r5, #12
 8006176:	2d00      	cmp	r5, #0
 8006178:	4607      	mov	r7, r0
 800617a:	db01      	blt.n	8006180 <_malloc_r+0x1c>
 800617c:	42a9      	cmp	r1, r5
 800617e:	d905      	bls.n	800618c <_malloc_r+0x28>
 8006180:	230c      	movs	r3, #12
 8006182:	603b      	str	r3, [r7, #0]
 8006184:	2600      	movs	r6, #0
 8006186:	4630      	mov	r0, r6
 8006188:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800618c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006260 <_malloc_r+0xfc>
 8006190:	f000 f868 	bl	8006264 <__malloc_lock>
 8006194:	f8d8 3000 	ldr.w	r3, [r8]
 8006198:	461c      	mov	r4, r3
 800619a:	bb5c      	cbnz	r4, 80061f4 <_malloc_r+0x90>
 800619c:	4629      	mov	r1, r5
 800619e:	4638      	mov	r0, r7
 80061a0:	f7ff ffc0 	bl	8006124 <sbrk_aligned>
 80061a4:	1c43      	adds	r3, r0, #1
 80061a6:	4604      	mov	r4, r0
 80061a8:	d155      	bne.n	8006256 <_malloc_r+0xf2>
 80061aa:	f8d8 4000 	ldr.w	r4, [r8]
 80061ae:	4626      	mov	r6, r4
 80061b0:	2e00      	cmp	r6, #0
 80061b2:	d145      	bne.n	8006240 <_malloc_r+0xdc>
 80061b4:	2c00      	cmp	r4, #0
 80061b6:	d048      	beq.n	800624a <_malloc_r+0xe6>
 80061b8:	6823      	ldr	r3, [r4, #0]
 80061ba:	4631      	mov	r1, r6
 80061bc:	4638      	mov	r0, r7
 80061be:	eb04 0903 	add.w	r9, r4, r3
 80061c2:	f000 fc61 	bl	8006a88 <_sbrk_r>
 80061c6:	4581      	cmp	r9, r0
 80061c8:	d13f      	bne.n	800624a <_malloc_r+0xe6>
 80061ca:	6821      	ldr	r1, [r4, #0]
 80061cc:	1a6d      	subs	r5, r5, r1
 80061ce:	4629      	mov	r1, r5
 80061d0:	4638      	mov	r0, r7
 80061d2:	f7ff ffa7 	bl	8006124 <sbrk_aligned>
 80061d6:	3001      	adds	r0, #1
 80061d8:	d037      	beq.n	800624a <_malloc_r+0xe6>
 80061da:	6823      	ldr	r3, [r4, #0]
 80061dc:	442b      	add	r3, r5
 80061de:	6023      	str	r3, [r4, #0]
 80061e0:	f8d8 3000 	ldr.w	r3, [r8]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d038      	beq.n	800625a <_malloc_r+0xf6>
 80061e8:	685a      	ldr	r2, [r3, #4]
 80061ea:	42a2      	cmp	r2, r4
 80061ec:	d12b      	bne.n	8006246 <_malloc_r+0xe2>
 80061ee:	2200      	movs	r2, #0
 80061f0:	605a      	str	r2, [r3, #4]
 80061f2:	e00f      	b.n	8006214 <_malloc_r+0xb0>
 80061f4:	6822      	ldr	r2, [r4, #0]
 80061f6:	1b52      	subs	r2, r2, r5
 80061f8:	d41f      	bmi.n	800623a <_malloc_r+0xd6>
 80061fa:	2a0b      	cmp	r2, #11
 80061fc:	d917      	bls.n	800622e <_malloc_r+0xca>
 80061fe:	1961      	adds	r1, r4, r5
 8006200:	42a3      	cmp	r3, r4
 8006202:	6025      	str	r5, [r4, #0]
 8006204:	bf18      	it	ne
 8006206:	6059      	strne	r1, [r3, #4]
 8006208:	6863      	ldr	r3, [r4, #4]
 800620a:	bf08      	it	eq
 800620c:	f8c8 1000 	streq.w	r1, [r8]
 8006210:	5162      	str	r2, [r4, r5]
 8006212:	604b      	str	r3, [r1, #4]
 8006214:	4638      	mov	r0, r7
 8006216:	f104 060b 	add.w	r6, r4, #11
 800621a:	f000 f829 	bl	8006270 <__malloc_unlock>
 800621e:	f026 0607 	bic.w	r6, r6, #7
 8006222:	1d23      	adds	r3, r4, #4
 8006224:	1af2      	subs	r2, r6, r3
 8006226:	d0ae      	beq.n	8006186 <_malloc_r+0x22>
 8006228:	1b9b      	subs	r3, r3, r6
 800622a:	50a3      	str	r3, [r4, r2]
 800622c:	e7ab      	b.n	8006186 <_malloc_r+0x22>
 800622e:	42a3      	cmp	r3, r4
 8006230:	6862      	ldr	r2, [r4, #4]
 8006232:	d1dd      	bne.n	80061f0 <_malloc_r+0x8c>
 8006234:	f8c8 2000 	str.w	r2, [r8]
 8006238:	e7ec      	b.n	8006214 <_malloc_r+0xb0>
 800623a:	4623      	mov	r3, r4
 800623c:	6864      	ldr	r4, [r4, #4]
 800623e:	e7ac      	b.n	800619a <_malloc_r+0x36>
 8006240:	4634      	mov	r4, r6
 8006242:	6876      	ldr	r6, [r6, #4]
 8006244:	e7b4      	b.n	80061b0 <_malloc_r+0x4c>
 8006246:	4613      	mov	r3, r2
 8006248:	e7cc      	b.n	80061e4 <_malloc_r+0x80>
 800624a:	230c      	movs	r3, #12
 800624c:	603b      	str	r3, [r7, #0]
 800624e:	4638      	mov	r0, r7
 8006250:	f000 f80e 	bl	8006270 <__malloc_unlock>
 8006254:	e797      	b.n	8006186 <_malloc_r+0x22>
 8006256:	6025      	str	r5, [r4, #0]
 8006258:	e7dc      	b.n	8006214 <_malloc_r+0xb0>
 800625a:	605b      	str	r3, [r3, #4]
 800625c:	deff      	udf	#255	; 0xff
 800625e:	bf00      	nop
 8006260:	2000065c 	.word	0x2000065c

08006264 <__malloc_lock>:
 8006264:	4801      	ldr	r0, [pc, #4]	; (800626c <__malloc_lock+0x8>)
 8006266:	f7ff bf0e 	b.w	8006086 <__retarget_lock_acquire_recursive>
 800626a:	bf00      	nop
 800626c:	20000658 	.word	0x20000658

08006270 <__malloc_unlock>:
 8006270:	4801      	ldr	r0, [pc, #4]	; (8006278 <__malloc_unlock+0x8>)
 8006272:	f7ff bf09 	b.w	8006088 <__retarget_lock_release_recursive>
 8006276:	bf00      	nop
 8006278:	20000658 	.word	0x20000658

0800627c <__sfputc_r>:
 800627c:	6893      	ldr	r3, [r2, #8]
 800627e:	3b01      	subs	r3, #1
 8006280:	2b00      	cmp	r3, #0
 8006282:	b410      	push	{r4}
 8006284:	6093      	str	r3, [r2, #8]
 8006286:	da08      	bge.n	800629a <__sfputc_r+0x1e>
 8006288:	6994      	ldr	r4, [r2, #24]
 800628a:	42a3      	cmp	r3, r4
 800628c:	db01      	blt.n	8006292 <__sfputc_r+0x16>
 800628e:	290a      	cmp	r1, #10
 8006290:	d103      	bne.n	800629a <__sfputc_r+0x1e>
 8006292:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006296:	f7ff bde8 	b.w	8005e6a <__swbuf_r>
 800629a:	6813      	ldr	r3, [r2, #0]
 800629c:	1c58      	adds	r0, r3, #1
 800629e:	6010      	str	r0, [r2, #0]
 80062a0:	7019      	strb	r1, [r3, #0]
 80062a2:	4608      	mov	r0, r1
 80062a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062a8:	4770      	bx	lr

080062aa <__sfputs_r>:
 80062aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ac:	4606      	mov	r6, r0
 80062ae:	460f      	mov	r7, r1
 80062b0:	4614      	mov	r4, r2
 80062b2:	18d5      	adds	r5, r2, r3
 80062b4:	42ac      	cmp	r4, r5
 80062b6:	d101      	bne.n	80062bc <__sfputs_r+0x12>
 80062b8:	2000      	movs	r0, #0
 80062ba:	e007      	b.n	80062cc <__sfputs_r+0x22>
 80062bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062c0:	463a      	mov	r2, r7
 80062c2:	4630      	mov	r0, r6
 80062c4:	f7ff ffda 	bl	800627c <__sfputc_r>
 80062c8:	1c43      	adds	r3, r0, #1
 80062ca:	d1f3      	bne.n	80062b4 <__sfputs_r+0xa>
 80062cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080062d0 <_vfiprintf_r>:
 80062d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d4:	460d      	mov	r5, r1
 80062d6:	b09d      	sub	sp, #116	; 0x74
 80062d8:	4614      	mov	r4, r2
 80062da:	4698      	mov	r8, r3
 80062dc:	4606      	mov	r6, r0
 80062de:	b118      	cbz	r0, 80062e8 <_vfiprintf_r+0x18>
 80062e0:	6a03      	ldr	r3, [r0, #32]
 80062e2:	b90b      	cbnz	r3, 80062e8 <_vfiprintf_r+0x18>
 80062e4:	f7ff fcda 	bl	8005c9c <__sinit>
 80062e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062ea:	07d9      	lsls	r1, r3, #31
 80062ec:	d405      	bmi.n	80062fa <_vfiprintf_r+0x2a>
 80062ee:	89ab      	ldrh	r3, [r5, #12]
 80062f0:	059a      	lsls	r2, r3, #22
 80062f2:	d402      	bmi.n	80062fa <_vfiprintf_r+0x2a>
 80062f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062f6:	f7ff fec6 	bl	8006086 <__retarget_lock_acquire_recursive>
 80062fa:	89ab      	ldrh	r3, [r5, #12]
 80062fc:	071b      	lsls	r3, r3, #28
 80062fe:	d501      	bpl.n	8006304 <_vfiprintf_r+0x34>
 8006300:	692b      	ldr	r3, [r5, #16]
 8006302:	b99b      	cbnz	r3, 800632c <_vfiprintf_r+0x5c>
 8006304:	4629      	mov	r1, r5
 8006306:	4630      	mov	r0, r6
 8006308:	f7ff fdec 	bl	8005ee4 <__swsetup_r>
 800630c:	b170      	cbz	r0, 800632c <_vfiprintf_r+0x5c>
 800630e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006310:	07dc      	lsls	r4, r3, #31
 8006312:	d504      	bpl.n	800631e <_vfiprintf_r+0x4e>
 8006314:	f04f 30ff 	mov.w	r0, #4294967295
 8006318:	b01d      	add	sp, #116	; 0x74
 800631a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800631e:	89ab      	ldrh	r3, [r5, #12]
 8006320:	0598      	lsls	r0, r3, #22
 8006322:	d4f7      	bmi.n	8006314 <_vfiprintf_r+0x44>
 8006324:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006326:	f7ff feaf 	bl	8006088 <__retarget_lock_release_recursive>
 800632a:	e7f3      	b.n	8006314 <_vfiprintf_r+0x44>
 800632c:	2300      	movs	r3, #0
 800632e:	9309      	str	r3, [sp, #36]	; 0x24
 8006330:	2320      	movs	r3, #32
 8006332:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006336:	f8cd 800c 	str.w	r8, [sp, #12]
 800633a:	2330      	movs	r3, #48	; 0x30
 800633c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80064f0 <_vfiprintf_r+0x220>
 8006340:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006344:	f04f 0901 	mov.w	r9, #1
 8006348:	4623      	mov	r3, r4
 800634a:	469a      	mov	sl, r3
 800634c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006350:	b10a      	cbz	r2, 8006356 <_vfiprintf_r+0x86>
 8006352:	2a25      	cmp	r2, #37	; 0x25
 8006354:	d1f9      	bne.n	800634a <_vfiprintf_r+0x7a>
 8006356:	ebba 0b04 	subs.w	fp, sl, r4
 800635a:	d00b      	beq.n	8006374 <_vfiprintf_r+0xa4>
 800635c:	465b      	mov	r3, fp
 800635e:	4622      	mov	r2, r4
 8006360:	4629      	mov	r1, r5
 8006362:	4630      	mov	r0, r6
 8006364:	f7ff ffa1 	bl	80062aa <__sfputs_r>
 8006368:	3001      	adds	r0, #1
 800636a:	f000 80a9 	beq.w	80064c0 <_vfiprintf_r+0x1f0>
 800636e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006370:	445a      	add	r2, fp
 8006372:	9209      	str	r2, [sp, #36]	; 0x24
 8006374:	f89a 3000 	ldrb.w	r3, [sl]
 8006378:	2b00      	cmp	r3, #0
 800637a:	f000 80a1 	beq.w	80064c0 <_vfiprintf_r+0x1f0>
 800637e:	2300      	movs	r3, #0
 8006380:	f04f 32ff 	mov.w	r2, #4294967295
 8006384:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006388:	f10a 0a01 	add.w	sl, sl, #1
 800638c:	9304      	str	r3, [sp, #16]
 800638e:	9307      	str	r3, [sp, #28]
 8006390:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006394:	931a      	str	r3, [sp, #104]	; 0x68
 8006396:	4654      	mov	r4, sl
 8006398:	2205      	movs	r2, #5
 800639a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800639e:	4854      	ldr	r0, [pc, #336]	; (80064f0 <_vfiprintf_r+0x220>)
 80063a0:	f7f9 ff16 	bl	80001d0 <memchr>
 80063a4:	9a04      	ldr	r2, [sp, #16]
 80063a6:	b9d8      	cbnz	r0, 80063e0 <_vfiprintf_r+0x110>
 80063a8:	06d1      	lsls	r1, r2, #27
 80063aa:	bf44      	itt	mi
 80063ac:	2320      	movmi	r3, #32
 80063ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063b2:	0713      	lsls	r3, r2, #28
 80063b4:	bf44      	itt	mi
 80063b6:	232b      	movmi	r3, #43	; 0x2b
 80063b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063bc:	f89a 3000 	ldrb.w	r3, [sl]
 80063c0:	2b2a      	cmp	r3, #42	; 0x2a
 80063c2:	d015      	beq.n	80063f0 <_vfiprintf_r+0x120>
 80063c4:	9a07      	ldr	r2, [sp, #28]
 80063c6:	4654      	mov	r4, sl
 80063c8:	2000      	movs	r0, #0
 80063ca:	f04f 0c0a 	mov.w	ip, #10
 80063ce:	4621      	mov	r1, r4
 80063d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063d4:	3b30      	subs	r3, #48	; 0x30
 80063d6:	2b09      	cmp	r3, #9
 80063d8:	d94d      	bls.n	8006476 <_vfiprintf_r+0x1a6>
 80063da:	b1b0      	cbz	r0, 800640a <_vfiprintf_r+0x13a>
 80063dc:	9207      	str	r2, [sp, #28]
 80063de:	e014      	b.n	800640a <_vfiprintf_r+0x13a>
 80063e0:	eba0 0308 	sub.w	r3, r0, r8
 80063e4:	fa09 f303 	lsl.w	r3, r9, r3
 80063e8:	4313      	orrs	r3, r2
 80063ea:	9304      	str	r3, [sp, #16]
 80063ec:	46a2      	mov	sl, r4
 80063ee:	e7d2      	b.n	8006396 <_vfiprintf_r+0xc6>
 80063f0:	9b03      	ldr	r3, [sp, #12]
 80063f2:	1d19      	adds	r1, r3, #4
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	9103      	str	r1, [sp, #12]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	bfbb      	ittet	lt
 80063fc:	425b      	neglt	r3, r3
 80063fe:	f042 0202 	orrlt.w	r2, r2, #2
 8006402:	9307      	strge	r3, [sp, #28]
 8006404:	9307      	strlt	r3, [sp, #28]
 8006406:	bfb8      	it	lt
 8006408:	9204      	strlt	r2, [sp, #16]
 800640a:	7823      	ldrb	r3, [r4, #0]
 800640c:	2b2e      	cmp	r3, #46	; 0x2e
 800640e:	d10c      	bne.n	800642a <_vfiprintf_r+0x15a>
 8006410:	7863      	ldrb	r3, [r4, #1]
 8006412:	2b2a      	cmp	r3, #42	; 0x2a
 8006414:	d134      	bne.n	8006480 <_vfiprintf_r+0x1b0>
 8006416:	9b03      	ldr	r3, [sp, #12]
 8006418:	1d1a      	adds	r2, r3, #4
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	9203      	str	r2, [sp, #12]
 800641e:	2b00      	cmp	r3, #0
 8006420:	bfb8      	it	lt
 8006422:	f04f 33ff 	movlt.w	r3, #4294967295
 8006426:	3402      	adds	r4, #2
 8006428:	9305      	str	r3, [sp, #20]
 800642a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006500 <_vfiprintf_r+0x230>
 800642e:	7821      	ldrb	r1, [r4, #0]
 8006430:	2203      	movs	r2, #3
 8006432:	4650      	mov	r0, sl
 8006434:	f7f9 fecc 	bl	80001d0 <memchr>
 8006438:	b138      	cbz	r0, 800644a <_vfiprintf_r+0x17a>
 800643a:	9b04      	ldr	r3, [sp, #16]
 800643c:	eba0 000a 	sub.w	r0, r0, sl
 8006440:	2240      	movs	r2, #64	; 0x40
 8006442:	4082      	lsls	r2, r0
 8006444:	4313      	orrs	r3, r2
 8006446:	3401      	adds	r4, #1
 8006448:	9304      	str	r3, [sp, #16]
 800644a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800644e:	4829      	ldr	r0, [pc, #164]	; (80064f4 <_vfiprintf_r+0x224>)
 8006450:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006454:	2206      	movs	r2, #6
 8006456:	f7f9 febb 	bl	80001d0 <memchr>
 800645a:	2800      	cmp	r0, #0
 800645c:	d03f      	beq.n	80064de <_vfiprintf_r+0x20e>
 800645e:	4b26      	ldr	r3, [pc, #152]	; (80064f8 <_vfiprintf_r+0x228>)
 8006460:	bb1b      	cbnz	r3, 80064aa <_vfiprintf_r+0x1da>
 8006462:	9b03      	ldr	r3, [sp, #12]
 8006464:	3307      	adds	r3, #7
 8006466:	f023 0307 	bic.w	r3, r3, #7
 800646a:	3308      	adds	r3, #8
 800646c:	9303      	str	r3, [sp, #12]
 800646e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006470:	443b      	add	r3, r7
 8006472:	9309      	str	r3, [sp, #36]	; 0x24
 8006474:	e768      	b.n	8006348 <_vfiprintf_r+0x78>
 8006476:	fb0c 3202 	mla	r2, ip, r2, r3
 800647a:	460c      	mov	r4, r1
 800647c:	2001      	movs	r0, #1
 800647e:	e7a6      	b.n	80063ce <_vfiprintf_r+0xfe>
 8006480:	2300      	movs	r3, #0
 8006482:	3401      	adds	r4, #1
 8006484:	9305      	str	r3, [sp, #20]
 8006486:	4619      	mov	r1, r3
 8006488:	f04f 0c0a 	mov.w	ip, #10
 800648c:	4620      	mov	r0, r4
 800648e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006492:	3a30      	subs	r2, #48	; 0x30
 8006494:	2a09      	cmp	r2, #9
 8006496:	d903      	bls.n	80064a0 <_vfiprintf_r+0x1d0>
 8006498:	2b00      	cmp	r3, #0
 800649a:	d0c6      	beq.n	800642a <_vfiprintf_r+0x15a>
 800649c:	9105      	str	r1, [sp, #20]
 800649e:	e7c4      	b.n	800642a <_vfiprintf_r+0x15a>
 80064a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80064a4:	4604      	mov	r4, r0
 80064a6:	2301      	movs	r3, #1
 80064a8:	e7f0      	b.n	800648c <_vfiprintf_r+0x1bc>
 80064aa:	ab03      	add	r3, sp, #12
 80064ac:	9300      	str	r3, [sp, #0]
 80064ae:	462a      	mov	r2, r5
 80064b0:	4b12      	ldr	r3, [pc, #72]	; (80064fc <_vfiprintf_r+0x22c>)
 80064b2:	a904      	add	r1, sp, #16
 80064b4:	4630      	mov	r0, r6
 80064b6:	f3af 8000 	nop.w
 80064ba:	4607      	mov	r7, r0
 80064bc:	1c78      	adds	r0, r7, #1
 80064be:	d1d6      	bne.n	800646e <_vfiprintf_r+0x19e>
 80064c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80064c2:	07d9      	lsls	r1, r3, #31
 80064c4:	d405      	bmi.n	80064d2 <_vfiprintf_r+0x202>
 80064c6:	89ab      	ldrh	r3, [r5, #12]
 80064c8:	059a      	lsls	r2, r3, #22
 80064ca:	d402      	bmi.n	80064d2 <_vfiprintf_r+0x202>
 80064cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80064ce:	f7ff fddb 	bl	8006088 <__retarget_lock_release_recursive>
 80064d2:	89ab      	ldrh	r3, [r5, #12]
 80064d4:	065b      	lsls	r3, r3, #25
 80064d6:	f53f af1d 	bmi.w	8006314 <_vfiprintf_r+0x44>
 80064da:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064dc:	e71c      	b.n	8006318 <_vfiprintf_r+0x48>
 80064de:	ab03      	add	r3, sp, #12
 80064e0:	9300      	str	r3, [sp, #0]
 80064e2:	462a      	mov	r2, r5
 80064e4:	4b05      	ldr	r3, [pc, #20]	; (80064fc <_vfiprintf_r+0x22c>)
 80064e6:	a904      	add	r1, sp, #16
 80064e8:	4630      	mov	r0, r6
 80064ea:	f000 f879 	bl	80065e0 <_printf_i>
 80064ee:	e7e4      	b.n	80064ba <_vfiprintf_r+0x1ea>
 80064f0:	08006b28 	.word	0x08006b28
 80064f4:	08006b32 	.word	0x08006b32
 80064f8:	00000000 	.word	0x00000000
 80064fc:	080062ab 	.word	0x080062ab
 8006500:	08006b2e 	.word	0x08006b2e

08006504 <_printf_common>:
 8006504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006508:	4616      	mov	r6, r2
 800650a:	4699      	mov	r9, r3
 800650c:	688a      	ldr	r2, [r1, #8]
 800650e:	690b      	ldr	r3, [r1, #16]
 8006510:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006514:	4293      	cmp	r3, r2
 8006516:	bfb8      	it	lt
 8006518:	4613      	movlt	r3, r2
 800651a:	6033      	str	r3, [r6, #0]
 800651c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006520:	4607      	mov	r7, r0
 8006522:	460c      	mov	r4, r1
 8006524:	b10a      	cbz	r2, 800652a <_printf_common+0x26>
 8006526:	3301      	adds	r3, #1
 8006528:	6033      	str	r3, [r6, #0]
 800652a:	6823      	ldr	r3, [r4, #0]
 800652c:	0699      	lsls	r1, r3, #26
 800652e:	bf42      	ittt	mi
 8006530:	6833      	ldrmi	r3, [r6, #0]
 8006532:	3302      	addmi	r3, #2
 8006534:	6033      	strmi	r3, [r6, #0]
 8006536:	6825      	ldr	r5, [r4, #0]
 8006538:	f015 0506 	ands.w	r5, r5, #6
 800653c:	d106      	bne.n	800654c <_printf_common+0x48>
 800653e:	f104 0a19 	add.w	sl, r4, #25
 8006542:	68e3      	ldr	r3, [r4, #12]
 8006544:	6832      	ldr	r2, [r6, #0]
 8006546:	1a9b      	subs	r3, r3, r2
 8006548:	42ab      	cmp	r3, r5
 800654a:	dc26      	bgt.n	800659a <_printf_common+0x96>
 800654c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006550:	1e13      	subs	r3, r2, #0
 8006552:	6822      	ldr	r2, [r4, #0]
 8006554:	bf18      	it	ne
 8006556:	2301      	movne	r3, #1
 8006558:	0692      	lsls	r2, r2, #26
 800655a:	d42b      	bmi.n	80065b4 <_printf_common+0xb0>
 800655c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006560:	4649      	mov	r1, r9
 8006562:	4638      	mov	r0, r7
 8006564:	47c0      	blx	r8
 8006566:	3001      	adds	r0, #1
 8006568:	d01e      	beq.n	80065a8 <_printf_common+0xa4>
 800656a:	6823      	ldr	r3, [r4, #0]
 800656c:	6922      	ldr	r2, [r4, #16]
 800656e:	f003 0306 	and.w	r3, r3, #6
 8006572:	2b04      	cmp	r3, #4
 8006574:	bf02      	ittt	eq
 8006576:	68e5      	ldreq	r5, [r4, #12]
 8006578:	6833      	ldreq	r3, [r6, #0]
 800657a:	1aed      	subeq	r5, r5, r3
 800657c:	68a3      	ldr	r3, [r4, #8]
 800657e:	bf0c      	ite	eq
 8006580:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006584:	2500      	movne	r5, #0
 8006586:	4293      	cmp	r3, r2
 8006588:	bfc4      	itt	gt
 800658a:	1a9b      	subgt	r3, r3, r2
 800658c:	18ed      	addgt	r5, r5, r3
 800658e:	2600      	movs	r6, #0
 8006590:	341a      	adds	r4, #26
 8006592:	42b5      	cmp	r5, r6
 8006594:	d11a      	bne.n	80065cc <_printf_common+0xc8>
 8006596:	2000      	movs	r0, #0
 8006598:	e008      	b.n	80065ac <_printf_common+0xa8>
 800659a:	2301      	movs	r3, #1
 800659c:	4652      	mov	r2, sl
 800659e:	4649      	mov	r1, r9
 80065a0:	4638      	mov	r0, r7
 80065a2:	47c0      	blx	r8
 80065a4:	3001      	adds	r0, #1
 80065a6:	d103      	bne.n	80065b0 <_printf_common+0xac>
 80065a8:	f04f 30ff 	mov.w	r0, #4294967295
 80065ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065b0:	3501      	adds	r5, #1
 80065b2:	e7c6      	b.n	8006542 <_printf_common+0x3e>
 80065b4:	18e1      	adds	r1, r4, r3
 80065b6:	1c5a      	adds	r2, r3, #1
 80065b8:	2030      	movs	r0, #48	; 0x30
 80065ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065be:	4422      	add	r2, r4
 80065c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065c8:	3302      	adds	r3, #2
 80065ca:	e7c7      	b.n	800655c <_printf_common+0x58>
 80065cc:	2301      	movs	r3, #1
 80065ce:	4622      	mov	r2, r4
 80065d0:	4649      	mov	r1, r9
 80065d2:	4638      	mov	r0, r7
 80065d4:	47c0      	blx	r8
 80065d6:	3001      	adds	r0, #1
 80065d8:	d0e6      	beq.n	80065a8 <_printf_common+0xa4>
 80065da:	3601      	adds	r6, #1
 80065dc:	e7d9      	b.n	8006592 <_printf_common+0x8e>
	...

080065e0 <_printf_i>:
 80065e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065e4:	7e0f      	ldrb	r7, [r1, #24]
 80065e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065e8:	2f78      	cmp	r7, #120	; 0x78
 80065ea:	4691      	mov	r9, r2
 80065ec:	4680      	mov	r8, r0
 80065ee:	460c      	mov	r4, r1
 80065f0:	469a      	mov	sl, r3
 80065f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065f6:	d807      	bhi.n	8006608 <_printf_i+0x28>
 80065f8:	2f62      	cmp	r7, #98	; 0x62
 80065fa:	d80a      	bhi.n	8006612 <_printf_i+0x32>
 80065fc:	2f00      	cmp	r7, #0
 80065fe:	f000 80d4 	beq.w	80067aa <_printf_i+0x1ca>
 8006602:	2f58      	cmp	r7, #88	; 0x58
 8006604:	f000 80c0 	beq.w	8006788 <_printf_i+0x1a8>
 8006608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800660c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006610:	e03a      	b.n	8006688 <_printf_i+0xa8>
 8006612:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006616:	2b15      	cmp	r3, #21
 8006618:	d8f6      	bhi.n	8006608 <_printf_i+0x28>
 800661a:	a101      	add	r1, pc, #4	; (adr r1, 8006620 <_printf_i+0x40>)
 800661c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006620:	08006679 	.word	0x08006679
 8006624:	0800668d 	.word	0x0800668d
 8006628:	08006609 	.word	0x08006609
 800662c:	08006609 	.word	0x08006609
 8006630:	08006609 	.word	0x08006609
 8006634:	08006609 	.word	0x08006609
 8006638:	0800668d 	.word	0x0800668d
 800663c:	08006609 	.word	0x08006609
 8006640:	08006609 	.word	0x08006609
 8006644:	08006609 	.word	0x08006609
 8006648:	08006609 	.word	0x08006609
 800664c:	08006791 	.word	0x08006791
 8006650:	080066b9 	.word	0x080066b9
 8006654:	0800674b 	.word	0x0800674b
 8006658:	08006609 	.word	0x08006609
 800665c:	08006609 	.word	0x08006609
 8006660:	080067b3 	.word	0x080067b3
 8006664:	08006609 	.word	0x08006609
 8006668:	080066b9 	.word	0x080066b9
 800666c:	08006609 	.word	0x08006609
 8006670:	08006609 	.word	0x08006609
 8006674:	08006753 	.word	0x08006753
 8006678:	682b      	ldr	r3, [r5, #0]
 800667a:	1d1a      	adds	r2, r3, #4
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	602a      	str	r2, [r5, #0]
 8006680:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006684:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006688:	2301      	movs	r3, #1
 800668a:	e09f      	b.n	80067cc <_printf_i+0x1ec>
 800668c:	6820      	ldr	r0, [r4, #0]
 800668e:	682b      	ldr	r3, [r5, #0]
 8006690:	0607      	lsls	r7, r0, #24
 8006692:	f103 0104 	add.w	r1, r3, #4
 8006696:	6029      	str	r1, [r5, #0]
 8006698:	d501      	bpl.n	800669e <_printf_i+0xbe>
 800669a:	681e      	ldr	r6, [r3, #0]
 800669c:	e003      	b.n	80066a6 <_printf_i+0xc6>
 800669e:	0646      	lsls	r6, r0, #25
 80066a0:	d5fb      	bpl.n	800669a <_printf_i+0xba>
 80066a2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80066a6:	2e00      	cmp	r6, #0
 80066a8:	da03      	bge.n	80066b2 <_printf_i+0xd2>
 80066aa:	232d      	movs	r3, #45	; 0x2d
 80066ac:	4276      	negs	r6, r6
 80066ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066b2:	485a      	ldr	r0, [pc, #360]	; (800681c <_printf_i+0x23c>)
 80066b4:	230a      	movs	r3, #10
 80066b6:	e012      	b.n	80066de <_printf_i+0xfe>
 80066b8:	682b      	ldr	r3, [r5, #0]
 80066ba:	6820      	ldr	r0, [r4, #0]
 80066bc:	1d19      	adds	r1, r3, #4
 80066be:	6029      	str	r1, [r5, #0]
 80066c0:	0605      	lsls	r5, r0, #24
 80066c2:	d501      	bpl.n	80066c8 <_printf_i+0xe8>
 80066c4:	681e      	ldr	r6, [r3, #0]
 80066c6:	e002      	b.n	80066ce <_printf_i+0xee>
 80066c8:	0641      	lsls	r1, r0, #25
 80066ca:	d5fb      	bpl.n	80066c4 <_printf_i+0xe4>
 80066cc:	881e      	ldrh	r6, [r3, #0]
 80066ce:	4853      	ldr	r0, [pc, #332]	; (800681c <_printf_i+0x23c>)
 80066d0:	2f6f      	cmp	r7, #111	; 0x6f
 80066d2:	bf0c      	ite	eq
 80066d4:	2308      	moveq	r3, #8
 80066d6:	230a      	movne	r3, #10
 80066d8:	2100      	movs	r1, #0
 80066da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066de:	6865      	ldr	r5, [r4, #4]
 80066e0:	60a5      	str	r5, [r4, #8]
 80066e2:	2d00      	cmp	r5, #0
 80066e4:	bfa2      	ittt	ge
 80066e6:	6821      	ldrge	r1, [r4, #0]
 80066e8:	f021 0104 	bicge.w	r1, r1, #4
 80066ec:	6021      	strge	r1, [r4, #0]
 80066ee:	b90e      	cbnz	r6, 80066f4 <_printf_i+0x114>
 80066f0:	2d00      	cmp	r5, #0
 80066f2:	d04b      	beq.n	800678c <_printf_i+0x1ac>
 80066f4:	4615      	mov	r5, r2
 80066f6:	fbb6 f1f3 	udiv	r1, r6, r3
 80066fa:	fb03 6711 	mls	r7, r3, r1, r6
 80066fe:	5dc7      	ldrb	r7, [r0, r7]
 8006700:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006704:	4637      	mov	r7, r6
 8006706:	42bb      	cmp	r3, r7
 8006708:	460e      	mov	r6, r1
 800670a:	d9f4      	bls.n	80066f6 <_printf_i+0x116>
 800670c:	2b08      	cmp	r3, #8
 800670e:	d10b      	bne.n	8006728 <_printf_i+0x148>
 8006710:	6823      	ldr	r3, [r4, #0]
 8006712:	07de      	lsls	r6, r3, #31
 8006714:	d508      	bpl.n	8006728 <_printf_i+0x148>
 8006716:	6923      	ldr	r3, [r4, #16]
 8006718:	6861      	ldr	r1, [r4, #4]
 800671a:	4299      	cmp	r1, r3
 800671c:	bfde      	ittt	le
 800671e:	2330      	movle	r3, #48	; 0x30
 8006720:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006724:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006728:	1b52      	subs	r2, r2, r5
 800672a:	6122      	str	r2, [r4, #16]
 800672c:	f8cd a000 	str.w	sl, [sp]
 8006730:	464b      	mov	r3, r9
 8006732:	aa03      	add	r2, sp, #12
 8006734:	4621      	mov	r1, r4
 8006736:	4640      	mov	r0, r8
 8006738:	f7ff fee4 	bl	8006504 <_printf_common>
 800673c:	3001      	adds	r0, #1
 800673e:	d14a      	bne.n	80067d6 <_printf_i+0x1f6>
 8006740:	f04f 30ff 	mov.w	r0, #4294967295
 8006744:	b004      	add	sp, #16
 8006746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800674a:	6823      	ldr	r3, [r4, #0]
 800674c:	f043 0320 	orr.w	r3, r3, #32
 8006750:	6023      	str	r3, [r4, #0]
 8006752:	4833      	ldr	r0, [pc, #204]	; (8006820 <_printf_i+0x240>)
 8006754:	2778      	movs	r7, #120	; 0x78
 8006756:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800675a:	6823      	ldr	r3, [r4, #0]
 800675c:	6829      	ldr	r1, [r5, #0]
 800675e:	061f      	lsls	r7, r3, #24
 8006760:	f851 6b04 	ldr.w	r6, [r1], #4
 8006764:	d402      	bmi.n	800676c <_printf_i+0x18c>
 8006766:	065f      	lsls	r7, r3, #25
 8006768:	bf48      	it	mi
 800676a:	b2b6      	uxthmi	r6, r6
 800676c:	07df      	lsls	r7, r3, #31
 800676e:	bf48      	it	mi
 8006770:	f043 0320 	orrmi.w	r3, r3, #32
 8006774:	6029      	str	r1, [r5, #0]
 8006776:	bf48      	it	mi
 8006778:	6023      	strmi	r3, [r4, #0]
 800677a:	b91e      	cbnz	r6, 8006784 <_printf_i+0x1a4>
 800677c:	6823      	ldr	r3, [r4, #0]
 800677e:	f023 0320 	bic.w	r3, r3, #32
 8006782:	6023      	str	r3, [r4, #0]
 8006784:	2310      	movs	r3, #16
 8006786:	e7a7      	b.n	80066d8 <_printf_i+0xf8>
 8006788:	4824      	ldr	r0, [pc, #144]	; (800681c <_printf_i+0x23c>)
 800678a:	e7e4      	b.n	8006756 <_printf_i+0x176>
 800678c:	4615      	mov	r5, r2
 800678e:	e7bd      	b.n	800670c <_printf_i+0x12c>
 8006790:	682b      	ldr	r3, [r5, #0]
 8006792:	6826      	ldr	r6, [r4, #0]
 8006794:	6961      	ldr	r1, [r4, #20]
 8006796:	1d18      	adds	r0, r3, #4
 8006798:	6028      	str	r0, [r5, #0]
 800679a:	0635      	lsls	r5, r6, #24
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	d501      	bpl.n	80067a4 <_printf_i+0x1c4>
 80067a0:	6019      	str	r1, [r3, #0]
 80067a2:	e002      	b.n	80067aa <_printf_i+0x1ca>
 80067a4:	0670      	lsls	r0, r6, #25
 80067a6:	d5fb      	bpl.n	80067a0 <_printf_i+0x1c0>
 80067a8:	8019      	strh	r1, [r3, #0]
 80067aa:	2300      	movs	r3, #0
 80067ac:	6123      	str	r3, [r4, #16]
 80067ae:	4615      	mov	r5, r2
 80067b0:	e7bc      	b.n	800672c <_printf_i+0x14c>
 80067b2:	682b      	ldr	r3, [r5, #0]
 80067b4:	1d1a      	adds	r2, r3, #4
 80067b6:	602a      	str	r2, [r5, #0]
 80067b8:	681d      	ldr	r5, [r3, #0]
 80067ba:	6862      	ldr	r2, [r4, #4]
 80067bc:	2100      	movs	r1, #0
 80067be:	4628      	mov	r0, r5
 80067c0:	f7f9 fd06 	bl	80001d0 <memchr>
 80067c4:	b108      	cbz	r0, 80067ca <_printf_i+0x1ea>
 80067c6:	1b40      	subs	r0, r0, r5
 80067c8:	6060      	str	r0, [r4, #4]
 80067ca:	6863      	ldr	r3, [r4, #4]
 80067cc:	6123      	str	r3, [r4, #16]
 80067ce:	2300      	movs	r3, #0
 80067d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067d4:	e7aa      	b.n	800672c <_printf_i+0x14c>
 80067d6:	6923      	ldr	r3, [r4, #16]
 80067d8:	462a      	mov	r2, r5
 80067da:	4649      	mov	r1, r9
 80067dc:	4640      	mov	r0, r8
 80067de:	47d0      	blx	sl
 80067e0:	3001      	adds	r0, #1
 80067e2:	d0ad      	beq.n	8006740 <_printf_i+0x160>
 80067e4:	6823      	ldr	r3, [r4, #0]
 80067e6:	079b      	lsls	r3, r3, #30
 80067e8:	d413      	bmi.n	8006812 <_printf_i+0x232>
 80067ea:	68e0      	ldr	r0, [r4, #12]
 80067ec:	9b03      	ldr	r3, [sp, #12]
 80067ee:	4298      	cmp	r0, r3
 80067f0:	bfb8      	it	lt
 80067f2:	4618      	movlt	r0, r3
 80067f4:	e7a6      	b.n	8006744 <_printf_i+0x164>
 80067f6:	2301      	movs	r3, #1
 80067f8:	4632      	mov	r2, r6
 80067fa:	4649      	mov	r1, r9
 80067fc:	4640      	mov	r0, r8
 80067fe:	47d0      	blx	sl
 8006800:	3001      	adds	r0, #1
 8006802:	d09d      	beq.n	8006740 <_printf_i+0x160>
 8006804:	3501      	adds	r5, #1
 8006806:	68e3      	ldr	r3, [r4, #12]
 8006808:	9903      	ldr	r1, [sp, #12]
 800680a:	1a5b      	subs	r3, r3, r1
 800680c:	42ab      	cmp	r3, r5
 800680e:	dcf2      	bgt.n	80067f6 <_printf_i+0x216>
 8006810:	e7eb      	b.n	80067ea <_printf_i+0x20a>
 8006812:	2500      	movs	r5, #0
 8006814:	f104 0619 	add.w	r6, r4, #25
 8006818:	e7f5      	b.n	8006806 <_printf_i+0x226>
 800681a:	bf00      	nop
 800681c:	08006b39 	.word	0x08006b39
 8006820:	08006b4a 	.word	0x08006b4a

08006824 <__sflush_r>:
 8006824:	898a      	ldrh	r2, [r1, #12]
 8006826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800682a:	4605      	mov	r5, r0
 800682c:	0710      	lsls	r0, r2, #28
 800682e:	460c      	mov	r4, r1
 8006830:	d458      	bmi.n	80068e4 <__sflush_r+0xc0>
 8006832:	684b      	ldr	r3, [r1, #4]
 8006834:	2b00      	cmp	r3, #0
 8006836:	dc05      	bgt.n	8006844 <__sflush_r+0x20>
 8006838:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800683a:	2b00      	cmp	r3, #0
 800683c:	dc02      	bgt.n	8006844 <__sflush_r+0x20>
 800683e:	2000      	movs	r0, #0
 8006840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006844:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006846:	2e00      	cmp	r6, #0
 8006848:	d0f9      	beq.n	800683e <__sflush_r+0x1a>
 800684a:	2300      	movs	r3, #0
 800684c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006850:	682f      	ldr	r7, [r5, #0]
 8006852:	6a21      	ldr	r1, [r4, #32]
 8006854:	602b      	str	r3, [r5, #0]
 8006856:	d032      	beq.n	80068be <__sflush_r+0x9a>
 8006858:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800685a:	89a3      	ldrh	r3, [r4, #12]
 800685c:	075a      	lsls	r2, r3, #29
 800685e:	d505      	bpl.n	800686c <__sflush_r+0x48>
 8006860:	6863      	ldr	r3, [r4, #4]
 8006862:	1ac0      	subs	r0, r0, r3
 8006864:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006866:	b10b      	cbz	r3, 800686c <__sflush_r+0x48>
 8006868:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800686a:	1ac0      	subs	r0, r0, r3
 800686c:	2300      	movs	r3, #0
 800686e:	4602      	mov	r2, r0
 8006870:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006872:	6a21      	ldr	r1, [r4, #32]
 8006874:	4628      	mov	r0, r5
 8006876:	47b0      	blx	r6
 8006878:	1c43      	adds	r3, r0, #1
 800687a:	89a3      	ldrh	r3, [r4, #12]
 800687c:	d106      	bne.n	800688c <__sflush_r+0x68>
 800687e:	6829      	ldr	r1, [r5, #0]
 8006880:	291d      	cmp	r1, #29
 8006882:	d82b      	bhi.n	80068dc <__sflush_r+0xb8>
 8006884:	4a29      	ldr	r2, [pc, #164]	; (800692c <__sflush_r+0x108>)
 8006886:	410a      	asrs	r2, r1
 8006888:	07d6      	lsls	r6, r2, #31
 800688a:	d427      	bmi.n	80068dc <__sflush_r+0xb8>
 800688c:	2200      	movs	r2, #0
 800688e:	6062      	str	r2, [r4, #4]
 8006890:	04d9      	lsls	r1, r3, #19
 8006892:	6922      	ldr	r2, [r4, #16]
 8006894:	6022      	str	r2, [r4, #0]
 8006896:	d504      	bpl.n	80068a2 <__sflush_r+0x7e>
 8006898:	1c42      	adds	r2, r0, #1
 800689a:	d101      	bne.n	80068a0 <__sflush_r+0x7c>
 800689c:	682b      	ldr	r3, [r5, #0]
 800689e:	b903      	cbnz	r3, 80068a2 <__sflush_r+0x7e>
 80068a0:	6560      	str	r0, [r4, #84]	; 0x54
 80068a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068a4:	602f      	str	r7, [r5, #0]
 80068a6:	2900      	cmp	r1, #0
 80068a8:	d0c9      	beq.n	800683e <__sflush_r+0x1a>
 80068aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80068ae:	4299      	cmp	r1, r3
 80068b0:	d002      	beq.n	80068b8 <__sflush_r+0x94>
 80068b2:	4628      	mov	r0, r5
 80068b4:	f7ff fbea 	bl	800608c <_free_r>
 80068b8:	2000      	movs	r0, #0
 80068ba:	6360      	str	r0, [r4, #52]	; 0x34
 80068bc:	e7c0      	b.n	8006840 <__sflush_r+0x1c>
 80068be:	2301      	movs	r3, #1
 80068c0:	4628      	mov	r0, r5
 80068c2:	47b0      	blx	r6
 80068c4:	1c41      	adds	r1, r0, #1
 80068c6:	d1c8      	bne.n	800685a <__sflush_r+0x36>
 80068c8:	682b      	ldr	r3, [r5, #0]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d0c5      	beq.n	800685a <__sflush_r+0x36>
 80068ce:	2b1d      	cmp	r3, #29
 80068d0:	d001      	beq.n	80068d6 <__sflush_r+0xb2>
 80068d2:	2b16      	cmp	r3, #22
 80068d4:	d101      	bne.n	80068da <__sflush_r+0xb6>
 80068d6:	602f      	str	r7, [r5, #0]
 80068d8:	e7b1      	b.n	800683e <__sflush_r+0x1a>
 80068da:	89a3      	ldrh	r3, [r4, #12]
 80068dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068e0:	81a3      	strh	r3, [r4, #12]
 80068e2:	e7ad      	b.n	8006840 <__sflush_r+0x1c>
 80068e4:	690f      	ldr	r7, [r1, #16]
 80068e6:	2f00      	cmp	r7, #0
 80068e8:	d0a9      	beq.n	800683e <__sflush_r+0x1a>
 80068ea:	0793      	lsls	r3, r2, #30
 80068ec:	680e      	ldr	r6, [r1, #0]
 80068ee:	bf08      	it	eq
 80068f0:	694b      	ldreq	r3, [r1, #20]
 80068f2:	600f      	str	r7, [r1, #0]
 80068f4:	bf18      	it	ne
 80068f6:	2300      	movne	r3, #0
 80068f8:	eba6 0807 	sub.w	r8, r6, r7
 80068fc:	608b      	str	r3, [r1, #8]
 80068fe:	f1b8 0f00 	cmp.w	r8, #0
 8006902:	dd9c      	ble.n	800683e <__sflush_r+0x1a>
 8006904:	6a21      	ldr	r1, [r4, #32]
 8006906:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006908:	4643      	mov	r3, r8
 800690a:	463a      	mov	r2, r7
 800690c:	4628      	mov	r0, r5
 800690e:	47b0      	blx	r6
 8006910:	2800      	cmp	r0, #0
 8006912:	dc06      	bgt.n	8006922 <__sflush_r+0xfe>
 8006914:	89a3      	ldrh	r3, [r4, #12]
 8006916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800691a:	81a3      	strh	r3, [r4, #12]
 800691c:	f04f 30ff 	mov.w	r0, #4294967295
 8006920:	e78e      	b.n	8006840 <__sflush_r+0x1c>
 8006922:	4407      	add	r7, r0
 8006924:	eba8 0800 	sub.w	r8, r8, r0
 8006928:	e7e9      	b.n	80068fe <__sflush_r+0xda>
 800692a:	bf00      	nop
 800692c:	dfbffffe 	.word	0xdfbffffe

08006930 <_fflush_r>:
 8006930:	b538      	push	{r3, r4, r5, lr}
 8006932:	690b      	ldr	r3, [r1, #16]
 8006934:	4605      	mov	r5, r0
 8006936:	460c      	mov	r4, r1
 8006938:	b913      	cbnz	r3, 8006940 <_fflush_r+0x10>
 800693a:	2500      	movs	r5, #0
 800693c:	4628      	mov	r0, r5
 800693e:	bd38      	pop	{r3, r4, r5, pc}
 8006940:	b118      	cbz	r0, 800694a <_fflush_r+0x1a>
 8006942:	6a03      	ldr	r3, [r0, #32]
 8006944:	b90b      	cbnz	r3, 800694a <_fflush_r+0x1a>
 8006946:	f7ff f9a9 	bl	8005c9c <__sinit>
 800694a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d0f3      	beq.n	800693a <_fflush_r+0xa>
 8006952:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006954:	07d0      	lsls	r0, r2, #31
 8006956:	d404      	bmi.n	8006962 <_fflush_r+0x32>
 8006958:	0599      	lsls	r1, r3, #22
 800695a:	d402      	bmi.n	8006962 <_fflush_r+0x32>
 800695c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800695e:	f7ff fb92 	bl	8006086 <__retarget_lock_acquire_recursive>
 8006962:	4628      	mov	r0, r5
 8006964:	4621      	mov	r1, r4
 8006966:	f7ff ff5d 	bl	8006824 <__sflush_r>
 800696a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800696c:	07da      	lsls	r2, r3, #31
 800696e:	4605      	mov	r5, r0
 8006970:	d4e4      	bmi.n	800693c <_fflush_r+0xc>
 8006972:	89a3      	ldrh	r3, [r4, #12]
 8006974:	059b      	lsls	r3, r3, #22
 8006976:	d4e1      	bmi.n	800693c <_fflush_r+0xc>
 8006978:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800697a:	f7ff fb85 	bl	8006088 <__retarget_lock_release_recursive>
 800697e:	e7dd      	b.n	800693c <_fflush_r+0xc>

08006980 <__swhatbuf_r>:
 8006980:	b570      	push	{r4, r5, r6, lr}
 8006982:	460c      	mov	r4, r1
 8006984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006988:	2900      	cmp	r1, #0
 800698a:	b096      	sub	sp, #88	; 0x58
 800698c:	4615      	mov	r5, r2
 800698e:	461e      	mov	r6, r3
 8006990:	da0d      	bge.n	80069ae <__swhatbuf_r+0x2e>
 8006992:	89a3      	ldrh	r3, [r4, #12]
 8006994:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006998:	f04f 0100 	mov.w	r1, #0
 800699c:	bf0c      	ite	eq
 800699e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80069a2:	2340      	movne	r3, #64	; 0x40
 80069a4:	2000      	movs	r0, #0
 80069a6:	6031      	str	r1, [r6, #0]
 80069a8:	602b      	str	r3, [r5, #0]
 80069aa:	b016      	add	sp, #88	; 0x58
 80069ac:	bd70      	pop	{r4, r5, r6, pc}
 80069ae:	466a      	mov	r2, sp
 80069b0:	f000 f848 	bl	8006a44 <_fstat_r>
 80069b4:	2800      	cmp	r0, #0
 80069b6:	dbec      	blt.n	8006992 <__swhatbuf_r+0x12>
 80069b8:	9901      	ldr	r1, [sp, #4]
 80069ba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80069be:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80069c2:	4259      	negs	r1, r3
 80069c4:	4159      	adcs	r1, r3
 80069c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069ca:	e7eb      	b.n	80069a4 <__swhatbuf_r+0x24>

080069cc <__smakebuf_r>:
 80069cc:	898b      	ldrh	r3, [r1, #12]
 80069ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069d0:	079d      	lsls	r5, r3, #30
 80069d2:	4606      	mov	r6, r0
 80069d4:	460c      	mov	r4, r1
 80069d6:	d507      	bpl.n	80069e8 <__smakebuf_r+0x1c>
 80069d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80069dc:	6023      	str	r3, [r4, #0]
 80069de:	6123      	str	r3, [r4, #16]
 80069e0:	2301      	movs	r3, #1
 80069e2:	6163      	str	r3, [r4, #20]
 80069e4:	b002      	add	sp, #8
 80069e6:	bd70      	pop	{r4, r5, r6, pc}
 80069e8:	ab01      	add	r3, sp, #4
 80069ea:	466a      	mov	r2, sp
 80069ec:	f7ff ffc8 	bl	8006980 <__swhatbuf_r>
 80069f0:	9900      	ldr	r1, [sp, #0]
 80069f2:	4605      	mov	r5, r0
 80069f4:	4630      	mov	r0, r6
 80069f6:	f7ff fbb5 	bl	8006164 <_malloc_r>
 80069fa:	b948      	cbnz	r0, 8006a10 <__smakebuf_r+0x44>
 80069fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a00:	059a      	lsls	r2, r3, #22
 8006a02:	d4ef      	bmi.n	80069e4 <__smakebuf_r+0x18>
 8006a04:	f023 0303 	bic.w	r3, r3, #3
 8006a08:	f043 0302 	orr.w	r3, r3, #2
 8006a0c:	81a3      	strh	r3, [r4, #12]
 8006a0e:	e7e3      	b.n	80069d8 <__smakebuf_r+0xc>
 8006a10:	89a3      	ldrh	r3, [r4, #12]
 8006a12:	6020      	str	r0, [r4, #0]
 8006a14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a18:	81a3      	strh	r3, [r4, #12]
 8006a1a:	9b00      	ldr	r3, [sp, #0]
 8006a1c:	6163      	str	r3, [r4, #20]
 8006a1e:	9b01      	ldr	r3, [sp, #4]
 8006a20:	6120      	str	r0, [r4, #16]
 8006a22:	b15b      	cbz	r3, 8006a3c <__smakebuf_r+0x70>
 8006a24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a28:	4630      	mov	r0, r6
 8006a2a:	f000 f81d 	bl	8006a68 <_isatty_r>
 8006a2e:	b128      	cbz	r0, 8006a3c <__smakebuf_r+0x70>
 8006a30:	89a3      	ldrh	r3, [r4, #12]
 8006a32:	f023 0303 	bic.w	r3, r3, #3
 8006a36:	f043 0301 	orr.w	r3, r3, #1
 8006a3a:	81a3      	strh	r3, [r4, #12]
 8006a3c:	89a3      	ldrh	r3, [r4, #12]
 8006a3e:	431d      	orrs	r5, r3
 8006a40:	81a5      	strh	r5, [r4, #12]
 8006a42:	e7cf      	b.n	80069e4 <__smakebuf_r+0x18>

08006a44 <_fstat_r>:
 8006a44:	b538      	push	{r3, r4, r5, lr}
 8006a46:	4d07      	ldr	r5, [pc, #28]	; (8006a64 <_fstat_r+0x20>)
 8006a48:	2300      	movs	r3, #0
 8006a4a:	4604      	mov	r4, r0
 8006a4c:	4608      	mov	r0, r1
 8006a4e:	4611      	mov	r1, r2
 8006a50:	602b      	str	r3, [r5, #0]
 8006a52:	f7fa fd12 	bl	800147a <_fstat>
 8006a56:	1c43      	adds	r3, r0, #1
 8006a58:	d102      	bne.n	8006a60 <_fstat_r+0x1c>
 8006a5a:	682b      	ldr	r3, [r5, #0]
 8006a5c:	b103      	cbz	r3, 8006a60 <_fstat_r+0x1c>
 8006a5e:	6023      	str	r3, [r4, #0]
 8006a60:	bd38      	pop	{r3, r4, r5, pc}
 8006a62:	bf00      	nop
 8006a64:	20000654 	.word	0x20000654

08006a68 <_isatty_r>:
 8006a68:	b538      	push	{r3, r4, r5, lr}
 8006a6a:	4d06      	ldr	r5, [pc, #24]	; (8006a84 <_isatty_r+0x1c>)
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	4604      	mov	r4, r0
 8006a70:	4608      	mov	r0, r1
 8006a72:	602b      	str	r3, [r5, #0]
 8006a74:	f7fa fd11 	bl	800149a <_isatty>
 8006a78:	1c43      	adds	r3, r0, #1
 8006a7a:	d102      	bne.n	8006a82 <_isatty_r+0x1a>
 8006a7c:	682b      	ldr	r3, [r5, #0]
 8006a7e:	b103      	cbz	r3, 8006a82 <_isatty_r+0x1a>
 8006a80:	6023      	str	r3, [r4, #0]
 8006a82:	bd38      	pop	{r3, r4, r5, pc}
 8006a84:	20000654 	.word	0x20000654

08006a88 <_sbrk_r>:
 8006a88:	b538      	push	{r3, r4, r5, lr}
 8006a8a:	4d06      	ldr	r5, [pc, #24]	; (8006aa4 <_sbrk_r+0x1c>)
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	4604      	mov	r4, r0
 8006a90:	4608      	mov	r0, r1
 8006a92:	602b      	str	r3, [r5, #0]
 8006a94:	f7fa fd1a 	bl	80014cc <_sbrk>
 8006a98:	1c43      	adds	r3, r0, #1
 8006a9a:	d102      	bne.n	8006aa2 <_sbrk_r+0x1a>
 8006a9c:	682b      	ldr	r3, [r5, #0]
 8006a9e:	b103      	cbz	r3, 8006aa2 <_sbrk_r+0x1a>
 8006aa0:	6023      	str	r3, [r4, #0]
 8006aa2:	bd38      	pop	{r3, r4, r5, pc}
 8006aa4:	20000654 	.word	0x20000654

08006aa8 <_init>:
 8006aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aaa:	bf00      	nop
 8006aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aae:	bc08      	pop	{r3}
 8006ab0:	469e      	mov	lr, r3
 8006ab2:	4770      	bx	lr

08006ab4 <_fini>:
 8006ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ab6:	bf00      	nop
 8006ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aba:	bc08      	pop	{r3}
 8006abc:	469e      	mov	lr, r3
 8006abe:	4770      	bx	lr
