
ADC_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f4c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003008  08003008  00013008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003038  08003038  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003038  08003038  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003038  08003038  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003038  08003038  00013038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800303c  0800303c  0001303c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003040  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  2000000c  0800304c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001cc  0800304c  000201cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010934  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002456  00000000  00000000  00030968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001018  00000000  00000000  00032dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f10  00000000  00000000  00033dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000020a1  00000000  00000000  00034ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012de1  00000000  00000000  00036d89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a923e  00000000  00000000  00049b6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f2da8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ae0  00000000  00000000  000f2dfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002ff0 	.word	0x08002ff0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002ff0 	.word	0x08002ff0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000220:	f000 fd40 	bl	8000ca4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000224:	f000 f810 	bl	8000248 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000228:	f000 fa3e 	bl	80006a8 <MX_GPIO_Init>
  MX_DMA_Init();
 800022c:	f000 fa1e 	bl	800066c <MX_DMA_Init>
  MX_ADC_Init();
 8000230:	f000 f850 	bl	80002d4 <MX_ADC_Init>
  MX_I2C2_Init();
 8000234:	f000 f8a8 	bl	8000388 <MX_I2C2_Init>
  MX_SPI1_Init();
 8000238:	f000 f8e6 	bl	8000408 <MX_SPI1_Init>
  MX_TIM1_Init();
 800023c:	f000 f97e 	bl	800053c <MX_TIM1_Init>
 8000240:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
}
 8000242:	0018      	movs	r0, r3
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}

08000248 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000248:	b590      	push	{r4, r7, lr}
 800024a:	b093      	sub	sp, #76	; 0x4c
 800024c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800024e:	2414      	movs	r4, #20
 8000250:	193b      	adds	r3, r7, r4
 8000252:	0018      	movs	r0, r3
 8000254:	2334      	movs	r3, #52	; 0x34
 8000256:	001a      	movs	r2, r3
 8000258:	2100      	movs	r1, #0
 800025a:	f002 fec1 	bl	8002fe0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	0018      	movs	r0, r3
 8000262:	2310      	movs	r3, #16
 8000264:	001a      	movs	r2, r3
 8000266:	2100      	movs	r1, #0
 8000268:	f002 feba 	bl	8002fe0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 800026c:	0021      	movs	r1, r4
 800026e:	187b      	adds	r3, r7, r1
 8000270:	2212      	movs	r2, #18
 8000272:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000274:	187b      	adds	r3, r7, r1
 8000276:	2201      	movs	r2, #1
 8000278:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800027a:	187b      	adds	r3, r7, r1
 800027c:	2201      	movs	r2, #1
 800027e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000280:	187b      	adds	r3, r7, r1
 8000282:	2210      	movs	r2, #16
 8000284:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000286:	187b      	adds	r3, r7, r1
 8000288:	2210      	movs	r2, #16
 800028a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800028c:	187b      	adds	r3, r7, r1
 800028e:	2200      	movs	r2, #0
 8000290:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000292:	187b      	adds	r3, r7, r1
 8000294:	0018      	movs	r0, r3
 8000296:	f001 fc99 	bl	8001bcc <HAL_RCC_OscConfig>
 800029a:	1e03      	subs	r3, r0, #0
 800029c:	d001      	beq.n	80002a2 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 800029e:	f000 faf3 	bl	8000888 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a2:	1d3b      	adds	r3, r7, #4
 80002a4:	2207      	movs	r2, #7
 80002a6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002a8:	1d3b      	adds	r3, r7, #4
 80002aa:	2200      	movs	r2, #0
 80002ac:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ae:	1d3b      	adds	r3, r7, #4
 80002b0:	2200      	movs	r2, #0
 80002b2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	2200      	movs	r2, #0
 80002b8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002ba:	1d3b      	adds	r3, r7, #4
 80002bc:	2100      	movs	r1, #0
 80002be:	0018      	movs	r0, r3
 80002c0:	f002 f80a 	bl	80022d8 <HAL_RCC_ClockConfig>
 80002c4:	1e03      	subs	r3, r0, #0
 80002c6:	d001      	beq.n	80002cc <SystemClock_Config+0x84>
  {
    Error_Handler();
 80002c8:	f000 fade 	bl	8000888 <Error_Handler>
  }
}
 80002cc:	46c0      	nop			; (mov r8, r8)
 80002ce:	46bd      	mov	sp, r7
 80002d0:	b013      	add	sp, #76	; 0x4c
 80002d2:	bd90      	pop	{r4, r7, pc}

080002d4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	0018      	movs	r0, r3
 80002de:	230c      	movs	r3, #12
 80002e0:	001a      	movs	r2, r3
 80002e2:	2100      	movs	r1, #0
 80002e4:	f002 fe7c 	bl	8002fe0 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80002e8:	4b25      	ldr	r3, [pc, #148]	; (8000380 <MX_ADC_Init+0xac>)
 80002ea:	4a26      	ldr	r2, [pc, #152]	; (8000384 <MX_ADC_Init+0xb0>)
 80002ec:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002ee:	4b24      	ldr	r3, [pc, #144]	; (8000380 <MX_ADC_Init+0xac>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80002f4:	4b22      	ldr	r3, [pc, #136]	; (8000380 <MX_ADC_Init+0xac>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002fa:	4b21      	ldr	r3, [pc, #132]	; (8000380 <MX_ADC_Init+0xac>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000300:	4b1f      	ldr	r3, [pc, #124]	; (8000380 <MX_ADC_Init+0xac>)
 8000302:	2201      	movs	r2, #1
 8000304:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000306:	4b1e      	ldr	r3, [pc, #120]	; (8000380 <MX_ADC_Init+0xac>)
 8000308:	2204      	movs	r2, #4
 800030a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800030c:	4b1c      	ldr	r3, [pc, #112]	; (8000380 <MX_ADC_Init+0xac>)
 800030e:	2200      	movs	r2, #0
 8000310:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000312:	4b1b      	ldr	r3, [pc, #108]	; (8000380 <MX_ADC_Init+0xac>)
 8000314:	2200      	movs	r2, #0
 8000316:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000318:	4b19      	ldr	r3, [pc, #100]	; (8000380 <MX_ADC_Init+0xac>)
 800031a:	2201      	movs	r2, #1
 800031c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800031e:	4b18      	ldr	r3, [pc, #96]	; (8000380 <MX_ADC_Init+0xac>)
 8000320:	2200      	movs	r2, #0
 8000322:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000324:	4b16      	ldr	r3, [pc, #88]	; (8000380 <MX_ADC_Init+0xac>)
 8000326:	22c2      	movs	r2, #194	; 0xc2
 8000328:	32ff      	adds	r2, #255	; 0xff
 800032a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800032c:	4b14      	ldr	r3, [pc, #80]	; (8000380 <MX_ADC_Init+0xac>)
 800032e:	2200      	movs	r2, #0
 8000330:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000332:	4b13      	ldr	r3, [pc, #76]	; (8000380 <MX_ADC_Init+0xac>)
 8000334:	2224      	movs	r2, #36	; 0x24
 8000336:	2101      	movs	r1, #1
 8000338:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800033a:	4b11      	ldr	r3, [pc, #68]	; (8000380 <MX_ADC_Init+0xac>)
 800033c:	2201      	movs	r2, #1
 800033e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000340:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <MX_ADC_Init+0xac>)
 8000342:	0018      	movs	r0, r3
 8000344:	f000 fd12 	bl	8000d6c <HAL_ADC_Init>
 8000348:	1e03      	subs	r3, r0, #0
 800034a:	d001      	beq.n	8000350 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800034c:	f000 fa9c 	bl	8000888 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000350:	1d3b      	adds	r3, r7, #4
 8000352:	2208      	movs	r2, #8
 8000354:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000356:	1d3b      	adds	r3, r7, #4
 8000358:	2280      	movs	r2, #128	; 0x80
 800035a:	0152      	lsls	r2, r2, #5
 800035c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800035e:	1d3b      	adds	r3, r7, #4
 8000360:	2207      	movs	r2, #7
 8000362:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000364:	1d3a      	adds	r2, r7, #4
 8000366:	4b06      	ldr	r3, [pc, #24]	; (8000380 <MX_ADC_Init+0xac>)
 8000368:	0011      	movs	r1, r2
 800036a:	0018      	movs	r0, r3
 800036c:	f000 fe3e 	bl	8000fec <HAL_ADC_ConfigChannel>
 8000370:	1e03      	subs	r3, r0, #0
 8000372:	d001      	beq.n	8000378 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000374:	f000 fa88 	bl	8000888 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000378:	46c0      	nop			; (mov r8, r8)
 800037a:	46bd      	mov	sp, r7
 800037c:	b004      	add	sp, #16
 800037e:	bd80      	pop	{r7, pc}
 8000380:	20000188 	.word	0x20000188
 8000384:	40012400 	.word	0x40012400

08000388 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800038c:	4b1b      	ldr	r3, [pc, #108]	; (80003fc <MX_I2C2_Init+0x74>)
 800038e:	4a1c      	ldr	r2, [pc, #112]	; (8000400 <MX_I2C2_Init+0x78>)
 8000390:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2000090E;
 8000392:	4b1a      	ldr	r3, [pc, #104]	; (80003fc <MX_I2C2_Init+0x74>)
 8000394:	4a1b      	ldr	r2, [pc, #108]	; (8000404 <MX_I2C2_Init+0x7c>)
 8000396:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000398:	4b18      	ldr	r3, [pc, #96]	; (80003fc <MX_I2C2_Init+0x74>)
 800039a:	2200      	movs	r2, #0
 800039c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800039e:	4b17      	ldr	r3, [pc, #92]	; (80003fc <MX_I2C2_Init+0x74>)
 80003a0:	2201      	movs	r2, #1
 80003a2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003a4:	4b15      	ldr	r3, [pc, #84]	; (80003fc <MX_I2C2_Init+0x74>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80003aa:	4b14      	ldr	r3, [pc, #80]	; (80003fc <MX_I2C2_Init+0x74>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80003b0:	4b12      	ldr	r3, [pc, #72]	; (80003fc <MX_I2C2_Init+0x74>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003b6:	4b11      	ldr	r3, [pc, #68]	; (80003fc <MX_I2C2_Init+0x74>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <MX_I2C2_Init+0x74>)
 80003be:	2200      	movs	r2, #0
 80003c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80003c2:	4b0e      	ldr	r3, [pc, #56]	; (80003fc <MX_I2C2_Init+0x74>)
 80003c4:	0018      	movs	r0, r3
 80003c6:	f001 fad3 	bl	8001970 <HAL_I2C_Init>
 80003ca:	1e03      	subs	r3, r0, #0
 80003cc:	d001      	beq.n	80003d2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80003ce:	f000 fa5b 	bl	8000888 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003d2:	4b0a      	ldr	r3, [pc, #40]	; (80003fc <MX_I2C2_Init+0x74>)
 80003d4:	2100      	movs	r1, #0
 80003d6:	0018      	movs	r0, r3
 80003d8:	f001 fb60 	bl	8001a9c <HAL_I2CEx_ConfigAnalogFilter>
 80003dc:	1e03      	subs	r3, r0, #0
 80003de:	d001      	beq.n	80003e4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80003e0:	f000 fa52 	bl	8000888 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80003e4:	4b05      	ldr	r3, [pc, #20]	; (80003fc <MX_I2C2_Init+0x74>)
 80003e6:	2100      	movs	r1, #0
 80003e8:	0018      	movs	r0, r3
 80003ea:	f001 fba3 	bl	8001b34 <HAL_I2CEx_ConfigDigitalFilter>
 80003ee:	1e03      	subs	r3, r0, #0
 80003f0:	d001      	beq.n	80003f6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80003f2:	f000 fa49 	bl	8000888 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80003f6:	46c0      	nop			; (mov r8, r8)
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	20000038 	.word	0x20000038
 8000400:	40005800 	.word	0x40005800
 8000404:	2000090e 	.word	0x2000090e

08000408 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800040c:	4b45      	ldr	r3, [pc, #276]	; (8000524 <MX_SPI1_Init+0x11c>)
 800040e:	4a46      	ldr	r2, [pc, #280]	; (8000528 <MX_SPI1_Init+0x120>)
 8000410:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000412:	4b44      	ldr	r3, [pc, #272]	; (8000524 <MX_SPI1_Init+0x11c>)
 8000414:	2282      	movs	r2, #130	; 0x82
 8000416:	0052      	lsls	r2, r2, #1
 8000418:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800041a:	4b42      	ldr	r3, [pc, #264]	; (8000524 <MX_SPI1_Init+0x11c>)
 800041c:	2200      	movs	r2, #0
 800041e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000420:	4b40      	ldr	r3, [pc, #256]	; (8000524 <MX_SPI1_Init+0x11c>)
 8000422:	22c0      	movs	r2, #192	; 0xc0
 8000424:	0092      	lsls	r2, r2, #2
 8000426:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000428:	4b3e      	ldr	r3, [pc, #248]	; (8000524 <MX_SPI1_Init+0x11c>)
 800042a:	2200      	movs	r2, #0
 800042c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800042e:	4b3d      	ldr	r3, [pc, #244]	; (8000524 <MX_SPI1_Init+0x11c>)
 8000430:	2200      	movs	r2, #0
 8000432:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000434:	4b3b      	ldr	r3, [pc, #236]	; (8000524 <MX_SPI1_Init+0x11c>)
 8000436:	2280      	movs	r2, #128	; 0x80
 8000438:	02d2      	lsls	r2, r2, #11
 800043a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800043c:	4b39      	ldr	r3, [pc, #228]	; (8000524 <MX_SPI1_Init+0x11c>)
 800043e:	2200      	movs	r2, #0
 8000440:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000442:	4b38      	ldr	r3, [pc, #224]	; (8000524 <MX_SPI1_Init+0x11c>)
 8000444:	2200      	movs	r2, #0
 8000446:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000448:	4b36      	ldr	r3, [pc, #216]	; (8000524 <MX_SPI1_Init+0x11c>)
 800044a:	2200      	movs	r2, #0
 800044c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800044e:	4b35      	ldr	r3, [pc, #212]	; (8000524 <MX_SPI1_Init+0x11c>)
 8000450:	2200      	movs	r2, #0
 8000452:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000454:	4b33      	ldr	r3, [pc, #204]	; (8000524 <MX_SPI1_Init+0x11c>)
 8000456:	2207      	movs	r2, #7
 8000458:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800045a:	4b32      	ldr	r3, [pc, #200]	; (8000524 <MX_SPI1_Init+0x11c>)
 800045c:	2200      	movs	r2, #0
 800045e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000460:	4b30      	ldr	r3, [pc, #192]	; (8000524 <MX_SPI1_Init+0x11c>)
 8000462:	2208      	movs	r2, #8
 8000464:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000466:	4b2f      	ldr	r3, [pc, #188]	; (8000524 <MX_SPI1_Init+0x11c>)
 8000468:	0018      	movs	r0, r3
 800046a:	f002 f88f 	bl	800258c <HAL_SPI_Init>
 800046e:	1e03      	subs	r3, r0, #0
 8000470:	d001      	beq.n	8000476 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000472:	f000 fa09 	bl	8000888 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000476:	4b2d      	ldr	r3, [pc, #180]	; (800052c <MX_SPI1_Init+0x124>)
 8000478:	695a      	ldr	r2, [r3, #20]
 800047a:	4b2c      	ldr	r3, [pc, #176]	; (800052c <MX_SPI1_Init+0x124>)
 800047c:	2180      	movs	r1, #128	; 0x80
 800047e:	0289      	lsls	r1, r1, #10
 8000480:	430a      	orrs	r2, r1
 8000482:	615a      	str	r2, [r3, #20]
  GPIOA -> MODER &= ~GPIO_MODER_MODER4 & ~GPIO_MODER_MODER5 & ~GPIO_MODER_MODER7;
 8000484:	2390      	movs	r3, #144	; 0x90
 8000486:	05db      	lsls	r3, r3, #23
 8000488:	681a      	ldr	r2, [r3, #0]
 800048a:	2390      	movs	r3, #144	; 0x90
 800048c:	05db      	lsls	r3, r3, #23
 800048e:	4928      	ldr	r1, [pc, #160]	; (8000530 <MX_SPI1_Init+0x128>)
 8000490:	400a      	ands	r2, r1
 8000492:	601a      	str	r2, [r3, #0]
  GPIOA -> MODER |= GPIO_MODER_MODER4_1 | GPIO_MODER_MODER5_1 | GPIO_MODER_MODER7_1;
 8000494:	2390      	movs	r3, #144	; 0x90
 8000496:	05db      	lsls	r3, r3, #23
 8000498:	681a      	ldr	r2, [r3, #0]
 800049a:	2390      	movs	r3, #144	; 0x90
 800049c:	05db      	lsls	r3, r3, #23
 800049e:	218a      	movs	r1, #138	; 0x8a
 80004a0:	0209      	lsls	r1, r1, #8
 80004a2:	430a      	orrs	r2, r1
 80004a4:	601a      	str	r2, [r3, #0]
  GPIOA -> MODER &= ~GPIO_MODER_MODER2 & ~GPIO_MODER_MODER3;
 80004a6:	2390      	movs	r3, #144	; 0x90
 80004a8:	05db      	lsls	r3, r3, #23
 80004aa:	681a      	ldr	r2, [r3, #0]
 80004ac:	2390      	movs	r3, #144	; 0x90
 80004ae:	05db      	lsls	r3, r3, #23
 80004b0:	21f0      	movs	r1, #240	; 0xf0
 80004b2:	438a      	bics	r2, r1
 80004b4:	601a      	str	r2, [r3, #0]
  GPIOA -> MODER |= GPIO_MODER_MODER2_0 | GPIO_MODER_MODER3_0;
 80004b6:	2390      	movs	r3, #144	; 0x90
 80004b8:	05db      	lsls	r3, r3, #23
 80004ba:	681a      	ldr	r2, [r3, #0]
 80004bc:	2390      	movs	r3, #144	; 0x90
 80004be:	05db      	lsls	r3, r3, #23
 80004c0:	2150      	movs	r1, #80	; 0x50
 80004c2:	430a      	orrs	r2, r1
 80004c4:	601a      	str	r2, [r3, #0]
  GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL4 & ~GPIO_AFRL_AFRL5 & ~GPIO_AFRL_AFRL7;
 80004c6:	2390      	movs	r3, #144	; 0x90
 80004c8:	05db      	lsls	r3, r3, #23
 80004ca:	6a1a      	ldr	r2, [r3, #32]
 80004cc:	2390      	movs	r3, #144	; 0x90
 80004ce:	05db      	lsls	r3, r3, #23
 80004d0:	4918      	ldr	r1, [pc, #96]	; (8000534 <MX_SPI1_Init+0x12c>)
 80004d2:	400a      	ands	r2, r1
 80004d4:	621a      	str	r2, [r3, #32]

  RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 80004d6:	4b15      	ldr	r3, [pc, #84]	; (800052c <MX_SPI1_Init+0x124>)
 80004d8:	699a      	ldr	r2, [r3, #24]
 80004da:	4b14      	ldr	r3, [pc, #80]	; (800052c <MX_SPI1_Init+0x124>)
 80004dc:	2180      	movs	r1, #128	; 0x80
 80004de:	0149      	lsls	r1, r1, #5
 80004e0:	430a      	orrs	r2, r1
 80004e2:	619a      	str	r2, [r3, #24]
  SPI1->CR1 |= SPI_CR1_MSTR | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE;
 80004e4:	4b10      	ldr	r3, [pc, #64]	; (8000528 <MX_SPI1_Init+0x120>)
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	4b0f      	ldr	r3, [pc, #60]	; (8000528 <MX_SPI1_Init+0x120>)
 80004ea:	4913      	ldr	r1, [pc, #76]	; (8000538 <MX_SPI1_Init+0x130>)
 80004ec:	430a      	orrs	r2, r1
 80004ee:	601a      	str	r2, [r3, #0]
  SPI1->CR1 &= ~SPI_CR1_BR;
 80004f0:	4b0d      	ldr	r3, [pc, #52]	; (8000528 <MX_SPI1_Init+0x120>)
 80004f2:	681a      	ldr	r2, [r3, #0]
 80004f4:	4b0c      	ldr	r3, [pc, #48]	; (8000528 <MX_SPI1_Init+0x120>)
 80004f6:	2138      	movs	r1, #56	; 0x38
 80004f8:	438a      	bics	r2, r1
 80004fa:	601a      	str	r2, [r3, #0]
  SPI1->CR2 = SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0;
 80004fc:	4b0a      	ldr	r3, [pc, #40]	; (8000528 <MX_SPI1_Init+0x120>)
 80004fe:	22e0      	movs	r2, #224	; 0xe0
 8000500:	00d2      	lsls	r2, r2, #3
 8000502:	605a      	str	r2, [r3, #4]
  SPI1->CR2 |= SPI_CR2_NSSP | SPI_CR2_SSOE;
 8000504:	4b08      	ldr	r3, [pc, #32]	; (8000528 <MX_SPI1_Init+0x120>)
 8000506:	685a      	ldr	r2, [r3, #4]
 8000508:	4b07      	ldr	r3, [pc, #28]	; (8000528 <MX_SPI1_Init+0x120>)
 800050a:	210c      	movs	r1, #12
 800050c:	430a      	orrs	r2, r1
 800050e:	605a      	str	r2, [r3, #4]
  SPI1->CR1 |= SPI_CR1_SPE;
 8000510:	4b05      	ldr	r3, [pc, #20]	; (8000528 <MX_SPI1_Init+0x120>)
 8000512:	681a      	ldr	r2, [r3, #0]
 8000514:	4b04      	ldr	r3, [pc, #16]	; (8000528 <MX_SPI1_Init+0x120>)
 8000516:	2140      	movs	r1, #64	; 0x40
 8000518:	430a      	orrs	r2, r1
 800051a:	601a      	str	r2, [r3, #0]

  /* USER CODE END SPI1_Init 2 */

}
 800051c:	46c0      	nop			; (mov r8, r8)
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
 8000522:	46c0      	nop			; (mov r8, r8)
 8000524:	200000cc 	.word	0x200000cc
 8000528:	40013000 	.word	0x40013000
 800052c:	40021000 	.word	0x40021000
 8000530:	ffff30ff 	.word	0xffff30ff
 8000534:	0f00ffff 	.word	0x0f00ffff
 8000538:	0000c004 	.word	0x0000c004

0800053c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b092      	sub	sp, #72	; 0x48
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000542:	2340      	movs	r3, #64	; 0x40
 8000544:	18fb      	adds	r3, r7, r3
 8000546:	0018      	movs	r0, r3
 8000548:	2308      	movs	r3, #8
 800054a:	001a      	movs	r2, r3
 800054c:	2100      	movs	r1, #0
 800054e:	f002 fd47 	bl	8002fe0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000552:	2324      	movs	r3, #36	; 0x24
 8000554:	18fb      	adds	r3, r7, r3
 8000556:	0018      	movs	r0, r3
 8000558:	231c      	movs	r3, #28
 800055a:	001a      	movs	r2, r3
 800055c:	2100      	movs	r1, #0
 800055e:	f002 fd3f 	bl	8002fe0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000562:	1d3b      	adds	r3, r7, #4
 8000564:	0018      	movs	r0, r3
 8000566:	2320      	movs	r3, #32
 8000568:	001a      	movs	r2, r3
 800056a:	2100      	movs	r1, #0
 800056c:	f002 fd38 	bl	8002fe0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000570:	4b3a      	ldr	r3, [pc, #232]	; (800065c <MX_TIM1_Init+0x120>)
 8000572:	4a3b      	ldr	r2, [pc, #236]	; (8000660 <MX_TIM1_Init+0x124>)
 8000574:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000576:	4b39      	ldr	r3, [pc, #228]	; (800065c <MX_TIM1_Init+0x120>)
 8000578:	2200      	movs	r2, #0
 800057a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800057c:	4b37      	ldr	r3, [pc, #220]	; (800065c <MX_TIM1_Init+0x120>)
 800057e:	2200      	movs	r2, #0
 8000580:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 15000;
 8000582:	4b36      	ldr	r3, [pc, #216]	; (800065c <MX_TIM1_Init+0x120>)
 8000584:	4a37      	ldr	r2, [pc, #220]	; (8000664 <MX_TIM1_Init+0x128>)
 8000586:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000588:	4b34      	ldr	r3, [pc, #208]	; (800065c <MX_TIM1_Init+0x120>)
 800058a:	2200      	movs	r2, #0
 800058c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800058e:	4b33      	ldr	r3, [pc, #204]	; (800065c <MX_TIM1_Init+0x120>)
 8000590:	2200      	movs	r2, #0
 8000592:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000594:	4b31      	ldr	r3, [pc, #196]	; (800065c <MX_TIM1_Init+0x120>)
 8000596:	2200      	movs	r2, #0
 8000598:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800059a:	4b30      	ldr	r3, [pc, #192]	; (800065c <MX_TIM1_Init+0x120>)
 800059c:	0018      	movs	r0, r3
 800059e:	f002 f8ad 	bl	80026fc <HAL_TIM_PWM_Init>
 80005a2:	1e03      	subs	r3, r0, #0
 80005a4:	d001      	beq.n	80005aa <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80005a6:	f000 f96f 	bl	8000888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005aa:	2140      	movs	r1, #64	; 0x40
 80005ac:	187b      	adds	r3, r7, r1
 80005ae:	2200      	movs	r2, #0
 80005b0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005b2:	187b      	adds	r3, r7, r1
 80005b4:	2200      	movs	r2, #0
 80005b6:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005b8:	187a      	adds	r2, r7, r1
 80005ba:	4b28      	ldr	r3, [pc, #160]	; (800065c <MX_TIM1_Init+0x120>)
 80005bc:	0011      	movs	r1, r2
 80005be:	0018      	movs	r0, r3
 80005c0:	f002 fc2e 	bl	8002e20 <HAL_TIMEx_MasterConfigSynchronization>
 80005c4:	1e03      	subs	r3, r0, #0
 80005c6:	d001      	beq.n	80005cc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80005c8:	f000 f95e 	bl	8000888 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005cc:	2124      	movs	r1, #36	; 0x24
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	2260      	movs	r2, #96	; 0x60
 80005d2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 7500;
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	4a24      	ldr	r2, [pc, #144]	; (8000668 <MX_TIM1_Init+0x12c>)
 80005d8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	2200      	movs	r2, #0
 80005de:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	2200      	movs	r2, #0
 80005e4:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	2200      	movs	r2, #0
 80005ea:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80005ec:	187b      	adds	r3, r7, r1
 80005ee:	2200      	movs	r2, #0
 80005f0:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80005f2:	187b      	adds	r3, r7, r1
 80005f4:	2200      	movs	r2, #0
 80005f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005f8:	1879      	adds	r1, r7, r1
 80005fa:	4b18      	ldr	r3, [pc, #96]	; (800065c <MX_TIM1_Init+0x120>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	0018      	movs	r0, r3
 8000600:	f002 f8cc 	bl	800279c <HAL_TIM_PWM_ConfigChannel>
 8000604:	1e03      	subs	r3, r0, #0
 8000606:	d001      	beq.n	800060c <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8000608:	f000 f93e 	bl	8000888 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	2200      	movs	r2, #0
 8000610:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000612:	1d3b      	adds	r3, r7, #4
 8000614:	2200      	movs	r2, #0
 8000616:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000618:	1d3b      	adds	r3, r7, #4
 800061a:	2200      	movs	r2, #0
 800061c:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	2200      	movs	r2, #0
 8000622:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000624:	1d3b      	adds	r3, r7, #4
 8000626:	2200      	movs	r2, #0
 8000628:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800062a:	1d3b      	adds	r3, r7, #4
 800062c:	2280      	movs	r2, #128	; 0x80
 800062e:	0192      	lsls	r2, r2, #6
 8000630:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	2200      	movs	r2, #0
 8000636:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000638:	1d3a      	adds	r2, r7, #4
 800063a:	4b08      	ldr	r3, [pc, #32]	; (800065c <MX_TIM1_Init+0x120>)
 800063c:	0011      	movs	r1, r2
 800063e:	0018      	movs	r0, r3
 8000640:	f002 fc4c 	bl	8002edc <HAL_TIMEx_ConfigBreakDeadTime>
 8000644:	1e03      	subs	r3, r0, #0
 8000646:	d001      	beq.n	800064c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000648:	f000 f91e 	bl	8000888 <Error_Handler>
  /* USER CODE BEGIN TIM1_Init 2 */



  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800064c:	4b03      	ldr	r3, [pc, #12]	; (800065c <MX_TIM1_Init+0x120>)
 800064e:	0018      	movs	r0, r3
 8000650:	f000 fa82 	bl	8000b58 <HAL_TIM_MspPostInit>

}
 8000654:	46c0      	nop			; (mov r8, r8)
 8000656:	46bd      	mov	sp, r7
 8000658:	b012      	add	sp, #72	; 0x48
 800065a:	bd80      	pop	{r7, pc}
 800065c:	20000084 	.word	0x20000084
 8000660:	40012c00 	.word	0x40012c00
 8000664:	00003a98 	.word	0x00003a98
 8000668:	00001d4c 	.word	0x00001d4c

0800066c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000672:	4b0c      	ldr	r3, [pc, #48]	; (80006a4 <MX_DMA_Init+0x38>)
 8000674:	695a      	ldr	r2, [r3, #20]
 8000676:	4b0b      	ldr	r3, [pc, #44]	; (80006a4 <MX_DMA_Init+0x38>)
 8000678:	2101      	movs	r1, #1
 800067a:	430a      	orrs	r2, r1
 800067c:	615a      	str	r2, [r3, #20]
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <MX_DMA_Init+0x38>)
 8000680:	695b      	ldr	r3, [r3, #20]
 8000682:	2201      	movs	r2, #1
 8000684:	4013      	ands	r3, r2
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Ch1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch1_IRQn, 0, 0);
 800068a:	2200      	movs	r2, #0
 800068c:	2100      	movs	r1, #0
 800068e:	2009      	movs	r0, #9
 8000690:	f000 fe66 	bl	8001360 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch1_IRQn);
 8000694:	2009      	movs	r0, #9
 8000696:	f000 fe78 	bl	800138a <HAL_NVIC_EnableIRQ>

}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	46bd      	mov	sp, r7
 800069e:	b002      	add	sp, #8
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	40021000 	.word	0x40021000

080006a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a8:	b590      	push	{r4, r7, lr}
 80006aa:	b089      	sub	sp, #36	; 0x24
 80006ac:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ae:	240c      	movs	r4, #12
 80006b0:	193b      	adds	r3, r7, r4
 80006b2:	0018      	movs	r0, r3
 80006b4:	2314      	movs	r3, #20
 80006b6:	001a      	movs	r2, r3
 80006b8:	2100      	movs	r1, #0
 80006ba:	f002 fc91 	bl	8002fe0 <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006be:	4b51      	ldr	r3, [pc, #324]	; (8000804 <MX_GPIO_Init+0x15c>)
 80006c0:	695a      	ldr	r2, [r3, #20]
 80006c2:	4b50      	ldr	r3, [pc, #320]	; (8000804 <MX_GPIO_Init+0x15c>)
 80006c4:	2180      	movs	r1, #128	; 0x80
 80006c6:	0309      	lsls	r1, r1, #12
 80006c8:	430a      	orrs	r2, r1
 80006ca:	615a      	str	r2, [r3, #20]
 80006cc:	4b4d      	ldr	r3, [pc, #308]	; (8000804 <MX_GPIO_Init+0x15c>)
 80006ce:	695a      	ldr	r2, [r3, #20]
 80006d0:	2380      	movs	r3, #128	; 0x80
 80006d2:	031b      	lsls	r3, r3, #12
 80006d4:	4013      	ands	r3, r2
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006da:	4b4a      	ldr	r3, [pc, #296]	; (8000804 <MX_GPIO_Init+0x15c>)
 80006dc:	695a      	ldr	r2, [r3, #20]
 80006de:	4b49      	ldr	r3, [pc, #292]	; (8000804 <MX_GPIO_Init+0x15c>)
 80006e0:	2180      	movs	r1, #128	; 0x80
 80006e2:	0289      	lsls	r1, r1, #10
 80006e4:	430a      	orrs	r2, r1
 80006e6:	615a      	str	r2, [r3, #20]
 80006e8:	4b46      	ldr	r3, [pc, #280]	; (8000804 <MX_GPIO_Init+0x15c>)
 80006ea:	695a      	ldr	r2, [r3, #20]
 80006ec:	2380      	movs	r3, #128	; 0x80
 80006ee:	029b      	lsls	r3, r3, #10
 80006f0:	4013      	ands	r3, r2
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f6:	4b43      	ldr	r3, [pc, #268]	; (8000804 <MX_GPIO_Init+0x15c>)
 80006f8:	695a      	ldr	r2, [r3, #20]
 80006fa:	4b42      	ldr	r3, [pc, #264]	; (8000804 <MX_GPIO_Init+0x15c>)
 80006fc:	2180      	movs	r1, #128	; 0x80
 80006fe:	02c9      	lsls	r1, r1, #11
 8000700:	430a      	orrs	r2, r1
 8000702:	615a      	str	r2, [r3, #20]
 8000704:	4b3f      	ldr	r3, [pc, #252]	; (8000804 <MX_GPIO_Init+0x15c>)
 8000706:	695a      	ldr	r2, [r3, #20]
 8000708:	2380      	movs	r3, #128	; 0x80
 800070a:	02db      	lsls	r3, r3, #11
 800070c:	4013      	ands	r3, r2
 800070e:	603b      	str	r3, [r7, #0]
 8000710:	683b      	ldr	r3, [r7, #0]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000712:	2340      	movs	r3, #64	; 0x40
 8000714:	33ff      	adds	r3, #255	; 0xff
 8000716:	483c      	ldr	r0, [pc, #240]	; (8000808 <MX_GPIO_Init+0x160>)
 8000718:	2200      	movs	r2, #0
 800071a:	0019      	movs	r1, r3
 800071c:	f001 f8ee 	bl	80018fc <HAL_GPIO_WritePin>
	                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8, GPIO_PIN_RESET);

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_6, GPIO_PIN_RESET);
 8000720:	2390      	movs	r3, #144	; 0x90
 8000722:	05db      	lsls	r3, r3, #23
 8000724:	2200      	movs	r2, #0
 8000726:	2148      	movs	r1, #72	; 0x48
 8000728:	0018      	movs	r0, r3
 800072a:	f001 f8e7 	bl	80018fc <HAL_GPIO_WritePin>

	  /*Configure GPIO pins : PC0 PC1 PC2 PC3
	                           PC4 PC5 PC8 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800072e:	193b      	adds	r3, r7, r4
 8000730:	2240      	movs	r2, #64	; 0x40
 8000732:	32ff      	adds	r2, #255	; 0xff
 8000734:	601a      	str	r2, [r3, #0]
	                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8;
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000736:	193b      	adds	r3, r7, r4
 8000738:	2201      	movs	r2, #1
 800073a:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073c:	193b      	adds	r3, r7, r4
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000742:	193b      	adds	r3, r7, r4
 8000744:	2200      	movs	r2, #0
 8000746:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000748:	193b      	adds	r3, r7, r4
 800074a:	4a2f      	ldr	r2, [pc, #188]	; (8000808 <MX_GPIO_Init+0x160>)
 800074c:	0019      	movs	r1, r3
 800074e:	0010      	movs	r0, r2
 8000750:	f000 ff5c 	bl	800160c <HAL_GPIO_Init>

	  /*Configure GPIO pins : PA3 PA6 */
	  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8000754:	193b      	adds	r3, r7, r4
 8000756:	2248      	movs	r2, #72	; 0x48
 8000758:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075a:	193b      	adds	r3, r7, r4
 800075c:	2201      	movs	r2, #1
 800075e:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	193b      	adds	r3, r7, r4
 8000762:	2200      	movs	r2, #0
 8000764:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000766:	193b      	adds	r3, r7, r4
 8000768:	2200      	movs	r2, #0
 800076a:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076c:	193a      	adds	r2, r7, r4
 800076e:	2390      	movs	r3, #144	; 0x90
 8000770:	05db      	lsls	r3, r3, #23
 8000772:	0011      	movs	r1, r2
 8000774:	0018      	movs	r0, r3
 8000776:	f000 ff49 	bl	800160c <HAL_GPIO_Init>

	  /*Configure GPIO pins : PB2 PB3 PB4 */
	  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 800077a:	0021      	movs	r1, r4
 800077c:	187b      	adds	r3, r7, r1
 800077e:	221c      	movs	r2, #28
 8000780:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000782:	187b      	adds	r3, r7, r1
 8000784:	2288      	movs	r2, #136	; 0x88
 8000786:	0352      	lsls	r2, r2, #13
 8000788:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	000c      	movs	r4, r1
 800078c:	193b      	adds	r3, r7, r4
 800078e:	2200      	movs	r2, #0
 8000790:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000792:	193b      	adds	r3, r7, r4
 8000794:	4a1d      	ldr	r2, [pc, #116]	; (800080c <MX_GPIO_Init+0x164>)
 8000796:	0019      	movs	r1, r3
 8000798:	0010      	movs	r0, r2
 800079a:	f000 ff37 	bl	800160c <HAL_GPIO_Init>

	  /*Configure GPIO pins : PC6 PC7 */
	  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800079e:	193b      	adds	r3, r7, r4
 80007a0:	22c0      	movs	r2, #192	; 0xc0
 80007a2:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	2200      	movs	r2, #0
 80007a8:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007aa:	193b      	adds	r3, r7, r4
 80007ac:	2200      	movs	r2, #0
 80007ae:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007b0:	193b      	adds	r3, r7, r4
 80007b2:	4a15      	ldr	r2, [pc, #84]	; (8000808 <MX_GPIO_Init+0x160>)
 80007b4:	0019      	movs	r1, r3
 80007b6:	0010      	movs	r0, r2
 80007b8:	f000 ff28 	bl	800160c <HAL_GPIO_Init>

	  /*Configure GPIO pin : PB5 */
	  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80007bc:	0021      	movs	r1, r4
 80007be:	187b      	adds	r3, r7, r1
 80007c0:	2220      	movs	r2, #32
 80007c2:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007c4:	187b      	adds	r3, r7, r1
 80007c6:	2200      	movs	r2, #0
 80007c8:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	187b      	adds	r3, r7, r1
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d0:	187b      	adds	r3, r7, r1
 80007d2:	4a0e      	ldr	r2, [pc, #56]	; (800080c <MX_GPIO_Init+0x164>)
 80007d4:	0019      	movs	r1, r3
 80007d6:	0010      	movs	r0, r2
 80007d8:	f000 ff18 	bl	800160c <HAL_GPIO_Init>

	  /* EXTI interrupt init*/
	  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80007dc:	2200      	movs	r2, #0
 80007de:	2100      	movs	r1, #0
 80007e0:	2006      	movs	r0, #6
 80007e2:	f000 fdbd 	bl	8001360 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80007e6:	2006      	movs	r0, #6
 80007e8:	f000 fdcf 	bl	800138a <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80007ec:	2200      	movs	r2, #0
 80007ee:	2100      	movs	r1, #0
 80007f0:	2007      	movs	r0, #7
 80007f2:	f000 fdb5 	bl	8001360 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80007f6:	2007      	movs	r0, #7
 80007f8:	f000 fdc7 	bl	800138a <HAL_NVIC_EnableIRQ>

	}
 80007fc:	46c0      	nop			; (mov r8, r8)
 80007fe:	46bd      	mov	sp, r7
 8000800:	b009      	add	sp, #36	; 0x24
 8000802:	bd90      	pop	{r4, r7, pc}
 8000804:	40021000 	.word	0x40021000
 8000808:	48000800 	.word	0x48000800
 800080c:	48000400 	.word	0x48000400

08000810 <HAL_GPIO_EXTI_Callback>:


/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{//LCD_DrawString(40 ,40,  YELLOW, BLUE,"PRESSED", 16, 0);
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	0002      	movs	r2, r0
 8000818:	1dbb      	adds	r3, r7, #6
 800081a:	801a      	strh	r2, [r3, #0]
	curr = HAL_GetTick();
 800081c:	f000 fa9c 	bl	8000d58 <HAL_GetTick>
 8000820:	0002      	movs	r2, r0
 8000822:	4b15      	ldr	r3, [pc, #84]	; (8000878 <HAL_GPIO_EXTI_Callback+0x68>)
 8000824:	601a      	str	r2, [r3, #0]
	UNUSED(GPIO_Pin);
	if((GPIO_Pin == 4) && (curr - prev > 200))
 8000826:	1dbb      	adds	r3, r7, #6
 8000828:	881b      	ldrh	r3, [r3, #0]
 800082a:	2b04      	cmp	r3, #4
 800082c:	d10d      	bne.n	800084a <HAL_GPIO_EXTI_Callback+0x3a>
 800082e:	4b12      	ldr	r3, [pc, #72]	; (8000878 <HAL_GPIO_EXTI_Callback+0x68>)
 8000830:	681a      	ldr	r2, [r3, #0]
 8000832:	4b12      	ldr	r3, [pc, #72]	; (800087c <HAL_GPIO_EXTI_Callback+0x6c>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	1ad3      	subs	r3, r2, r3
 8000838:	2bc8      	cmp	r3, #200	; 0xc8
 800083a:	d906      	bls.n	800084a <HAL_GPIO_EXTI_Callback+0x3a>
	{
		goleft = 1;
 800083c:	4b10      	ldr	r3, [pc, #64]	; (8000880 <HAL_GPIO_EXTI_Callback+0x70>)
 800083e:	2201      	movs	r2, #1
 8000840:	601a      	str	r2, [r3, #0]
		prev = curr;
 8000842:	4b0d      	ldr	r3, [pc, #52]	; (8000878 <HAL_GPIO_EXTI_Callback+0x68>)
 8000844:	681a      	ldr	r2, [r3, #0]
 8000846:	4b0d      	ldr	r3, [pc, #52]	; (800087c <HAL_GPIO_EXTI_Callback+0x6c>)
 8000848:	601a      	str	r2, [r3, #0]
	}
	if((GPIO_Pin == 16) && (curr - prev > 200))
 800084a:	1dbb      	adds	r3, r7, #6
 800084c:	881b      	ldrh	r3, [r3, #0]
 800084e:	2b10      	cmp	r3, #16
 8000850:	d10d      	bne.n	800086e <HAL_GPIO_EXTI_Callback+0x5e>
 8000852:	4b09      	ldr	r3, [pc, #36]	; (8000878 <HAL_GPIO_EXTI_Callback+0x68>)
 8000854:	681a      	ldr	r2, [r3, #0]
 8000856:	4b09      	ldr	r3, [pc, #36]	; (800087c <HAL_GPIO_EXTI_Callback+0x6c>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	1ad3      	subs	r3, r2, r3
 800085c:	2bc8      	cmp	r3, #200	; 0xc8
 800085e:	d906      	bls.n	800086e <HAL_GPIO_EXTI_Callback+0x5e>
	{	goright = 1;
 8000860:	4b08      	ldr	r3, [pc, #32]	; (8000884 <HAL_GPIO_EXTI_Callback+0x74>)
 8000862:	2201      	movs	r2, #1
 8000864:	601a      	str	r2, [r3, #0]
		prev = curr;
 8000866:	4b04      	ldr	r3, [pc, #16]	; (8000878 <HAL_GPIO_EXTI_Callback+0x68>)
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	4b04      	ldr	r3, [pc, #16]	; (800087c <HAL_GPIO_EXTI_Callback+0x6c>)
 800086c:	601a      	str	r2, [r3, #0]
	}
}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	46bd      	mov	sp, r7
 8000872:	b002      	add	sp, #8
 8000874:	bd80      	pop	{r7, pc}
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	20000034 	.word	0x20000034
 800087c:	20000030 	.word	0x20000030
 8000880:	20000028 	.word	0x20000028
 8000884:	2000002c 	.word	0x2000002c

08000888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800088c:	b672      	cpsid	i
}
 800088e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000890:	e7fe      	b.n	8000890 <Error_Handler+0x8>
	...

08000894 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800089a:	4b0f      	ldr	r3, [pc, #60]	; (80008d8 <HAL_MspInit+0x44>)
 800089c:	699a      	ldr	r2, [r3, #24]
 800089e:	4b0e      	ldr	r3, [pc, #56]	; (80008d8 <HAL_MspInit+0x44>)
 80008a0:	2101      	movs	r1, #1
 80008a2:	430a      	orrs	r2, r1
 80008a4:	619a      	str	r2, [r3, #24]
 80008a6:	4b0c      	ldr	r3, [pc, #48]	; (80008d8 <HAL_MspInit+0x44>)
 80008a8:	699b      	ldr	r3, [r3, #24]
 80008aa:	2201      	movs	r2, #1
 80008ac:	4013      	ands	r3, r2
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b2:	4b09      	ldr	r3, [pc, #36]	; (80008d8 <HAL_MspInit+0x44>)
 80008b4:	69da      	ldr	r2, [r3, #28]
 80008b6:	4b08      	ldr	r3, [pc, #32]	; (80008d8 <HAL_MspInit+0x44>)
 80008b8:	2180      	movs	r1, #128	; 0x80
 80008ba:	0549      	lsls	r1, r1, #21
 80008bc:	430a      	orrs	r2, r1
 80008be:	61da      	str	r2, [r3, #28]
 80008c0:	4b05      	ldr	r3, [pc, #20]	; (80008d8 <HAL_MspInit+0x44>)
 80008c2:	69da      	ldr	r2, [r3, #28]
 80008c4:	2380      	movs	r3, #128	; 0x80
 80008c6:	055b      	lsls	r3, r3, #21
 80008c8:	4013      	ands	r3, r2
 80008ca:	603b      	str	r3, [r7, #0]
 80008cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	b002      	add	sp, #8
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	40021000 	.word	0x40021000

080008dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80008dc:	b590      	push	{r4, r7, lr}
 80008de:	b08b      	sub	sp, #44	; 0x2c
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e4:	2414      	movs	r4, #20
 80008e6:	193b      	adds	r3, r7, r4
 80008e8:	0018      	movs	r0, r3
 80008ea:	2314      	movs	r3, #20
 80008ec:	001a      	movs	r2, r3
 80008ee:	2100      	movs	r1, #0
 80008f0:	f002 fb76 	bl	8002fe0 <memset>
  if(hadc->Instance==ADC1)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a34      	ldr	r2, [pc, #208]	; (80009cc <HAL_ADC_MspInit+0xf0>)
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d162      	bne.n	80009c4 <HAL_ADC_MspInit+0xe8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80008fe:	4b34      	ldr	r3, [pc, #208]	; (80009d0 <HAL_ADC_MspInit+0xf4>)
 8000900:	699a      	ldr	r2, [r3, #24]
 8000902:	4b33      	ldr	r3, [pc, #204]	; (80009d0 <HAL_ADC_MspInit+0xf4>)
 8000904:	2180      	movs	r1, #128	; 0x80
 8000906:	0089      	lsls	r1, r1, #2
 8000908:	430a      	orrs	r2, r1
 800090a:	619a      	str	r2, [r3, #24]
 800090c:	4b30      	ldr	r3, [pc, #192]	; (80009d0 <HAL_ADC_MspInit+0xf4>)
 800090e:	699a      	ldr	r2, [r3, #24]
 8000910:	2380      	movs	r3, #128	; 0x80
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	4013      	ands	r3, r2
 8000916:	613b      	str	r3, [r7, #16]
 8000918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800091a:	4b2d      	ldr	r3, [pc, #180]	; (80009d0 <HAL_ADC_MspInit+0xf4>)
 800091c:	695a      	ldr	r2, [r3, #20]
 800091e:	4b2c      	ldr	r3, [pc, #176]	; (80009d0 <HAL_ADC_MspInit+0xf4>)
 8000920:	2180      	movs	r1, #128	; 0x80
 8000922:	02c9      	lsls	r1, r1, #11
 8000924:	430a      	orrs	r2, r1
 8000926:	615a      	str	r2, [r3, #20]
 8000928:	4b29      	ldr	r3, [pc, #164]	; (80009d0 <HAL_ADC_MspInit+0xf4>)
 800092a:	695a      	ldr	r2, [r3, #20]
 800092c:	2380      	movs	r3, #128	; 0x80
 800092e:	02db      	lsls	r3, r3, #11
 8000930:	4013      	ands	r3, r2
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000936:	193b      	adds	r3, r7, r4
 8000938:	2201      	movs	r2, #1
 800093a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800093c:	193b      	adds	r3, r7, r4
 800093e:	2203      	movs	r2, #3
 8000940:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	193b      	adds	r3, r7, r4
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000948:	193b      	adds	r3, r7, r4
 800094a:	4a22      	ldr	r2, [pc, #136]	; (80009d4 <HAL_ADC_MspInit+0xf8>)
 800094c:	0019      	movs	r1, r3
 800094e:	0010      	movs	r0, r2
 8000950:	f000 fe5c 	bl	800160c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000954:	4b20      	ldr	r3, [pc, #128]	; (80009d8 <HAL_ADC_MspInit+0xfc>)
 8000956:	4a21      	ldr	r2, [pc, #132]	; (80009dc <HAL_ADC_MspInit+0x100>)
 8000958:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800095a:	4b1f      	ldr	r3, [pc, #124]	; (80009d8 <HAL_ADC_MspInit+0xfc>)
 800095c:	2200      	movs	r2, #0
 800095e:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000960:	4b1d      	ldr	r3, [pc, #116]	; (80009d8 <HAL_ADC_MspInit+0xfc>)
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000966:	4b1c      	ldr	r3, [pc, #112]	; (80009d8 <HAL_ADC_MspInit+0xfc>)
 8000968:	2280      	movs	r2, #128	; 0x80
 800096a:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800096c:	4b1a      	ldr	r3, [pc, #104]	; (80009d8 <HAL_ADC_MspInit+0xfc>)
 800096e:	2280      	movs	r2, #128	; 0x80
 8000970:	0052      	lsls	r2, r2, #1
 8000972:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000974:	4b18      	ldr	r3, [pc, #96]	; (80009d8 <HAL_ADC_MspInit+0xfc>)
 8000976:	2280      	movs	r2, #128	; 0x80
 8000978:	00d2      	lsls	r2, r2, #3
 800097a:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 800097c:	4b16      	ldr	r3, [pc, #88]	; (80009d8 <HAL_ADC_MspInit+0xfc>)
 800097e:	2220      	movs	r2, #32
 8000980:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000982:	4b15      	ldr	r3, [pc, #84]	; (80009d8 <HAL_ADC_MspInit+0xfc>)
 8000984:	2200      	movs	r2, #0
 8000986:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000988:	4b13      	ldr	r3, [pc, #76]	; (80009d8 <HAL_ADC_MspInit+0xfc>)
 800098a:	0018      	movs	r0, r3
 800098c:	f000 fd1a 	bl	80013c4 <HAL_DMA_Init>
 8000990:	1e03      	subs	r3, r0, #0
 8000992:	d001      	beq.n	8000998 <HAL_ADC_MspInit+0xbc>
    {
      Error_Handler();
 8000994:	f7ff ff78 	bl	8000888 <Error_Handler>
    }

    __HAL_DMA1_REMAP(HAL_DMA1_CH1_ADC);
 8000998:	4a11      	ldr	r2, [pc, #68]	; (80009e0 <HAL_ADC_MspInit+0x104>)
 800099a:	23a8      	movs	r3, #168	; 0xa8
 800099c:	58d3      	ldr	r3, [r2, r3]
 800099e:	4910      	ldr	r1, [pc, #64]	; (80009e0 <HAL_ADC_MspInit+0x104>)
 80009a0:	220f      	movs	r2, #15
 80009a2:	4393      	bics	r3, r2
 80009a4:	22a8      	movs	r2, #168	; 0xa8
 80009a6:	508b      	str	r3, [r1, r2]
 80009a8:	4a0d      	ldr	r2, [pc, #52]	; (80009e0 <HAL_ADC_MspInit+0x104>)
 80009aa:	23a8      	movs	r3, #168	; 0xa8
 80009ac:	58d3      	ldr	r3, [r2, r3]
 80009ae:	490c      	ldr	r1, [pc, #48]	; (80009e0 <HAL_ADC_MspInit+0x104>)
 80009b0:	2201      	movs	r2, #1
 80009b2:	4313      	orrs	r3, r2
 80009b4:	22a8      	movs	r2, #168	; 0xa8
 80009b6:	508b      	str	r3, [r1, r2]

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	4a07      	ldr	r2, [pc, #28]	; (80009d8 <HAL_ADC_MspInit+0xfc>)
 80009bc:	631a      	str	r2, [r3, #48]	; 0x30
 80009be:	4b06      	ldr	r3, [pc, #24]	; (80009d8 <HAL_ADC_MspInit+0xfc>)
 80009c0:	687a      	ldr	r2, [r7, #4]
 80009c2:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80009c4:	46c0      	nop			; (mov r8, r8)
 80009c6:	46bd      	mov	sp, r7
 80009c8:	b00b      	add	sp, #44	; 0x2c
 80009ca:	bd90      	pop	{r4, r7, pc}
 80009cc:	40012400 	.word	0x40012400
 80009d0:	40021000 	.word	0x40021000
 80009d4:	48000400 	.word	0x48000400
 80009d8:	20000144 	.word	0x20000144
 80009dc:	40020008 	.word	0x40020008
 80009e0:	40020000 	.word	0x40020000

080009e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009e4:	b590      	push	{r4, r7, lr}
 80009e6:	b08b      	sub	sp, #44	; 0x2c
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ec:	2414      	movs	r4, #20
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	0018      	movs	r0, r3
 80009f2:	2314      	movs	r3, #20
 80009f4:	001a      	movs	r2, r3
 80009f6:	2100      	movs	r1, #0
 80009f8:	f002 faf2 	bl	8002fe0 <memset>
  if(hi2c->Instance==I2C2)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a1c      	ldr	r2, [pc, #112]	; (8000a74 <HAL_I2C_MspInit+0x90>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d132      	bne.n	8000a6c <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	4b1c      	ldr	r3, [pc, #112]	; (8000a78 <HAL_I2C_MspInit+0x94>)
 8000a08:	695a      	ldr	r2, [r3, #20]
 8000a0a:	4b1b      	ldr	r3, [pc, #108]	; (8000a78 <HAL_I2C_MspInit+0x94>)
 8000a0c:	2180      	movs	r1, #128	; 0x80
 8000a0e:	02c9      	lsls	r1, r1, #11
 8000a10:	430a      	orrs	r2, r1
 8000a12:	615a      	str	r2, [r3, #20]
 8000a14:	4b18      	ldr	r3, [pc, #96]	; (8000a78 <HAL_I2C_MspInit+0x94>)
 8000a16:	695a      	ldr	r2, [r3, #20]
 8000a18:	2380      	movs	r3, #128	; 0x80
 8000a1a:	02db      	lsls	r3, r3, #11
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000a22:	193b      	adds	r3, r7, r4
 8000a24:	22c0      	movs	r2, #192	; 0xc0
 8000a26:	0112      	lsls	r2, r2, #4
 8000a28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a2a:	0021      	movs	r1, r4
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	2212      	movs	r2, #18
 8000a30:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a38:	187b      	adds	r3, r7, r1
 8000a3a:	2203      	movs	r2, #3
 8000a3c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 8000a3e:	187b      	adds	r3, r7, r1
 8000a40:	2201      	movs	r2, #1
 8000a42:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a44:	187b      	adds	r3, r7, r1
 8000a46:	4a0d      	ldr	r2, [pc, #52]	; (8000a7c <HAL_I2C_MspInit+0x98>)
 8000a48:	0019      	movs	r1, r3
 8000a4a:	0010      	movs	r0, r2
 8000a4c:	f000 fdde 	bl	800160c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000a50:	4b09      	ldr	r3, [pc, #36]	; (8000a78 <HAL_I2C_MspInit+0x94>)
 8000a52:	69da      	ldr	r2, [r3, #28]
 8000a54:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <HAL_I2C_MspInit+0x94>)
 8000a56:	2180      	movs	r1, #128	; 0x80
 8000a58:	03c9      	lsls	r1, r1, #15
 8000a5a:	430a      	orrs	r2, r1
 8000a5c:	61da      	str	r2, [r3, #28]
 8000a5e:	4b06      	ldr	r3, [pc, #24]	; (8000a78 <HAL_I2C_MspInit+0x94>)
 8000a60:	69da      	ldr	r2, [r3, #28]
 8000a62:	2380      	movs	r3, #128	; 0x80
 8000a64:	03db      	lsls	r3, r3, #15
 8000a66:	4013      	ands	r3, r2
 8000a68:	60fb      	str	r3, [r7, #12]
 8000a6a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000a6c:	46c0      	nop			; (mov r8, r8)
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	b00b      	add	sp, #44	; 0x2c
 8000a72:	bd90      	pop	{r4, r7, pc}
 8000a74:	40005800 	.word	0x40005800
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	48000400 	.word	0x48000400

08000a80 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a80:	b590      	push	{r4, r7, lr}
 8000a82:	b08b      	sub	sp, #44	; 0x2c
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a88:	2414      	movs	r4, #20
 8000a8a:	193b      	adds	r3, r7, r4
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	2314      	movs	r3, #20
 8000a90:	001a      	movs	r2, r3
 8000a92:	2100      	movs	r1, #0
 8000a94:	f002 faa4 	bl	8002fe0 <memset>
  if(hspi->Instance==SPI1)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a1c      	ldr	r2, [pc, #112]	; (8000b10 <HAL_SPI_MspInit+0x90>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d132      	bne.n	8000b08 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000aa2:	4b1c      	ldr	r3, [pc, #112]	; (8000b14 <HAL_SPI_MspInit+0x94>)
 8000aa4:	699a      	ldr	r2, [r3, #24]
 8000aa6:	4b1b      	ldr	r3, [pc, #108]	; (8000b14 <HAL_SPI_MspInit+0x94>)
 8000aa8:	2180      	movs	r1, #128	; 0x80
 8000aaa:	0149      	lsls	r1, r1, #5
 8000aac:	430a      	orrs	r2, r1
 8000aae:	619a      	str	r2, [r3, #24]
 8000ab0:	4b18      	ldr	r3, [pc, #96]	; (8000b14 <HAL_SPI_MspInit+0x94>)
 8000ab2:	699a      	ldr	r2, [r3, #24]
 8000ab4:	2380      	movs	r3, #128	; 0x80
 8000ab6:	015b      	lsls	r3, r3, #5
 8000ab8:	4013      	ands	r3, r2
 8000aba:	613b      	str	r3, [r7, #16]
 8000abc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000abe:	4b15      	ldr	r3, [pc, #84]	; (8000b14 <HAL_SPI_MspInit+0x94>)
 8000ac0:	695a      	ldr	r2, [r3, #20]
 8000ac2:	4b14      	ldr	r3, [pc, #80]	; (8000b14 <HAL_SPI_MspInit+0x94>)
 8000ac4:	2180      	movs	r1, #128	; 0x80
 8000ac6:	0289      	lsls	r1, r1, #10
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	615a      	str	r2, [r3, #20]
 8000acc:	4b11      	ldr	r3, [pc, #68]	; (8000b14 <HAL_SPI_MspInit+0x94>)
 8000ace:	695a      	ldr	r2, [r3, #20]
 8000ad0:	2380      	movs	r3, #128	; 0x80
 8000ad2:	029b      	lsls	r3, r3, #10
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8000ada:	0021      	movs	r1, r4
 8000adc:	187b      	adds	r3, r7, r1
 8000ade:	22b0      	movs	r2, #176	; 0xb0
 8000ae0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae2:	187b      	adds	r3, r7, r1
 8000ae4:	2202      	movs	r2, #2
 8000ae6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	187b      	adds	r3, r7, r1
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aee:	187b      	adds	r3, r7, r1
 8000af0:	2203      	movs	r2, #3
 8000af2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000af4:	187b      	adds	r3, r7, r1
 8000af6:	2200      	movs	r2, #0
 8000af8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afa:	187a      	adds	r2, r7, r1
 8000afc:	2390      	movs	r3, #144	; 0x90
 8000afe:	05db      	lsls	r3, r3, #23
 8000b00:	0011      	movs	r1, r2
 8000b02:	0018      	movs	r0, r3
 8000b04:	f000 fd82 	bl	800160c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b08:	46c0      	nop			; (mov r8, r8)
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	b00b      	add	sp, #44	; 0x2c
 8000b0e:	bd90      	pop	{r4, r7, pc}
 8000b10:	40013000 	.word	0x40013000
 8000b14:	40021000 	.word	0x40021000

08000b18 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a0a      	ldr	r2, [pc, #40]	; (8000b50 <HAL_TIM_PWM_MspInit+0x38>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d10d      	bne.n	8000b46 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b2a:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <HAL_TIM_PWM_MspInit+0x3c>)
 8000b2c:	699a      	ldr	r2, [r3, #24]
 8000b2e:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <HAL_TIM_PWM_MspInit+0x3c>)
 8000b30:	2180      	movs	r1, #128	; 0x80
 8000b32:	0109      	lsls	r1, r1, #4
 8000b34:	430a      	orrs	r2, r1
 8000b36:	619a      	str	r2, [r3, #24]
 8000b38:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <HAL_TIM_PWM_MspInit+0x3c>)
 8000b3a:	699a      	ldr	r2, [r3, #24]
 8000b3c:	2380      	movs	r3, #128	; 0x80
 8000b3e:	011b      	lsls	r3, r3, #4
 8000b40:	4013      	ands	r3, r2
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	b004      	add	sp, #16
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	40012c00 	.word	0x40012c00
 8000b54:	40021000 	.word	0x40021000

08000b58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b089      	sub	sp, #36	; 0x24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	240c      	movs	r4, #12
 8000b62:	193b      	adds	r3, r7, r4
 8000b64:	0018      	movs	r0, r3
 8000b66:	2314      	movs	r3, #20
 8000b68:	001a      	movs	r2, r3
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	f002 fa38 	bl	8002fe0 <memset>
  if(htim->Instance==TIM1)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a16      	ldr	r2, [pc, #88]	; (8000bd0 <HAL_TIM_MspPostInit+0x78>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d125      	bne.n	8000bc6 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7a:	4b16      	ldr	r3, [pc, #88]	; (8000bd4 <HAL_TIM_MspPostInit+0x7c>)
 8000b7c:	695a      	ldr	r2, [r3, #20]
 8000b7e:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <HAL_TIM_MspPostInit+0x7c>)
 8000b80:	2180      	movs	r1, #128	; 0x80
 8000b82:	0289      	lsls	r1, r1, #10
 8000b84:	430a      	orrs	r2, r1
 8000b86:	615a      	str	r2, [r3, #20]
 8000b88:	4b12      	ldr	r3, [pc, #72]	; (8000bd4 <HAL_TIM_MspPostInit+0x7c>)
 8000b8a:	695a      	ldr	r2, [r3, #20]
 8000b8c:	2380      	movs	r3, #128	; 0x80
 8000b8e:	029b      	lsls	r3, r3, #10
 8000b90:	4013      	ands	r3, r2
 8000b92:	60bb      	str	r3, [r7, #8]
 8000b94:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000b96:	193b      	adds	r3, r7, r4
 8000b98:	2280      	movs	r2, #128	; 0x80
 8000b9a:	0052      	lsls	r2, r2, #1
 8000b9c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9e:	0021      	movs	r1, r4
 8000ba0:	187b      	adds	r3, r7, r1
 8000ba2:	2202      	movs	r2, #2
 8000ba4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	187b      	adds	r3, r7, r1
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bac:	187b      	adds	r3, r7, r1
 8000bae:	2200      	movs	r2, #0
 8000bb0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000bb2:	187b      	adds	r3, r7, r1
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb8:	187a      	adds	r2, r7, r1
 8000bba:	2390      	movs	r3, #144	; 0x90
 8000bbc:	05db      	lsls	r3, r3, #23
 8000bbe:	0011      	movs	r1, r2
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	f000 fd23 	bl	800160c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000bc6:	46c0      	nop			; (mov r8, r8)
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	b009      	add	sp, #36	; 0x24
 8000bcc:	bd90      	pop	{r4, r7, pc}
 8000bce:	46c0      	nop			; (mov r8, r8)
 8000bd0:	40012c00 	.word	0x40012c00
 8000bd4:	40021000 	.word	0x40021000

08000bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bdc:	e7fe      	b.n	8000bdc <NMI_Handler+0x4>

08000bde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000be2:	e7fe      	b.n	8000be2 <HardFault_Handler+0x4>

08000be4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000be8:	46c0      	nop			; (mov r8, r8)
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bfc:	f000 f89a 	bl	8000d34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c00:	46c0      	nop			; (mov r8, r8)
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000c0a:	2004      	movs	r0, #4
 8000c0c:	f000 fe94 	bl	8001938 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8000c10:	2008      	movs	r0, #8
 8000c12:	f000 fe91 	bl	8001938 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8000c16:	46c0      	nop			; (mov r8, r8)
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000c20:	2010      	movs	r0, #16
 8000c22:	f000 fe89 	bl	8001938 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <DMA1_Ch1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Ch1_IRQHandler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch1_IRQn 0 */

  /* USER CODE END DMA1_Ch1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000c30:	4b03      	ldr	r3, [pc, #12]	; (8000c40 <DMA1_Ch1_IRQHandler+0x14>)
 8000c32:	0018      	movs	r0, r3
 8000c34:	f000 fc0e 	bl	8001454 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch1_IRQn 1 */

  /* USER CODE END DMA1_Ch1_IRQn 1 */
}
 8000c38:	46c0      	nop			; (mov r8, r8)
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	46c0      	nop			; (mov r8, r8)
 8000c40:	20000144 	.word	0x20000144

08000c44 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000c48:	46c0      	nop			; (mov r8, r8)
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
	...

08000c50 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c50:	480d      	ldr	r0, [pc, #52]	; (8000c88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c52:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c54:	480d      	ldr	r0, [pc, #52]	; (8000c8c <LoopForever+0x6>)
  ldr r1, =_edata
 8000c56:	490e      	ldr	r1, [pc, #56]	; (8000c90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c58:	4a0e      	ldr	r2, [pc, #56]	; (8000c94 <LoopForever+0xe>)
  movs r3, #0
 8000c5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c5c:	e002      	b.n	8000c64 <LoopCopyDataInit>

08000c5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c62:	3304      	adds	r3, #4

08000c64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c68:	d3f9      	bcc.n	8000c5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c6a:	4a0b      	ldr	r2, [pc, #44]	; (8000c98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c6c:	4c0b      	ldr	r4, [pc, #44]	; (8000c9c <LoopForever+0x16>)
  movs r3, #0
 8000c6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c70:	e001      	b.n	8000c76 <LoopFillZerobss>

08000c72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c74:	3204      	adds	r2, #4

08000c76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c78:	d3fb      	bcc.n	8000c72 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000c7a:	f7ff ffe3 	bl	8000c44 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000c7e:	f002 f98b 	bl	8002f98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c82:	f7ff facb 	bl	800021c <main>

08000c86 <LoopForever>:

LoopForever:
    b LoopForever
 8000c86:	e7fe      	b.n	8000c86 <LoopForever>
  ldr   r0, =_estack
 8000c88:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000c8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c90:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c94:	08003040 	.word	0x08003040
  ldr r2, =_sbss
 8000c98:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c9c:	200001cc 	.word	0x200001cc

08000ca0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ca0:	e7fe      	b.n	8000ca0 <ADC1_COMP_IRQHandler>
	...

08000ca4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ca8:	4b07      	ldr	r3, [pc, #28]	; (8000cc8 <HAL_Init+0x24>)
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <HAL_Init+0x24>)
 8000cae:	2110      	movs	r1, #16
 8000cb0:	430a      	orrs	r2, r1
 8000cb2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000cb4:	2003      	movs	r0, #3
 8000cb6:	f000 f809 	bl	8000ccc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cba:	f7ff fdeb 	bl	8000894 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cbe:	2300      	movs	r3, #0
}
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	46c0      	nop			; (mov r8, r8)
 8000cc8:	40022000 	.word	0x40022000

08000ccc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ccc:	b590      	push	{r4, r7, lr}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cd4:	4b14      	ldr	r3, [pc, #80]	; (8000d28 <HAL_InitTick+0x5c>)
 8000cd6:	681c      	ldr	r4, [r3, #0]
 8000cd8:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <HAL_InitTick+0x60>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	0019      	movs	r1, r3
 8000cde:	23fa      	movs	r3, #250	; 0xfa
 8000ce0:	0098      	lsls	r0, r3, #2
 8000ce2:	f7ff fa0f 	bl	8000104 <__udivsi3>
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	0019      	movs	r1, r3
 8000cea:	0020      	movs	r0, r4
 8000cec:	f7ff fa0a 	bl	8000104 <__udivsi3>
 8000cf0:	0003      	movs	r3, r0
 8000cf2:	0018      	movs	r0, r3
 8000cf4:	f000 fb59 	bl	80013aa <HAL_SYSTICK_Config>
 8000cf8:	1e03      	subs	r3, r0, #0
 8000cfa:	d001      	beq.n	8000d00 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	e00f      	b.n	8000d20 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	2b03      	cmp	r3, #3
 8000d04:	d80b      	bhi.n	8000d1e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d06:	6879      	ldr	r1, [r7, #4]
 8000d08:	2301      	movs	r3, #1
 8000d0a:	425b      	negs	r3, r3
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	0018      	movs	r0, r3
 8000d10:	f000 fb26 	bl	8001360 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d14:	4b06      	ldr	r3, [pc, #24]	; (8000d30 <HAL_InitTick+0x64>)
 8000d16:	687a      	ldr	r2, [r7, #4]
 8000d18:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	e000      	b.n	8000d20 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
}
 8000d20:	0018      	movs	r0, r3
 8000d22:	46bd      	mov	sp, r7
 8000d24:	b003      	add	sp, #12
 8000d26:	bd90      	pop	{r4, r7, pc}
 8000d28:	20000000 	.word	0x20000000
 8000d2c:	20000008 	.word	0x20000008
 8000d30:	20000004 	.word	0x20000004

08000d34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d38:	4b05      	ldr	r3, [pc, #20]	; (8000d50 <HAL_IncTick+0x1c>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	001a      	movs	r2, r3
 8000d3e:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <HAL_IncTick+0x20>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	18d2      	adds	r2, r2, r3
 8000d44:	4b03      	ldr	r3, [pc, #12]	; (8000d54 <HAL_IncTick+0x20>)
 8000d46:	601a      	str	r2, [r3, #0]
}
 8000d48:	46c0      	nop			; (mov r8, r8)
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	20000008 	.word	0x20000008
 8000d54:	200001c8 	.word	0x200001c8

08000d58 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d5c:	4b02      	ldr	r3, [pc, #8]	; (8000d68 <HAL_GetTick+0x10>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
}
 8000d60:	0018      	movs	r0, r3
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	46c0      	nop			; (mov r8, r8)
 8000d68:	200001c8 	.word	0x200001c8

08000d6c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d74:	230f      	movs	r3, #15
 8000d76:	18fb      	adds	r3, r7, r3
 8000d78:	2200      	movs	r2, #0
 8000d7a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d101      	bne.n	8000d8a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000d86:	2301      	movs	r3, #1
 8000d88:	e125      	b.n	8000fd6 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d10a      	bne.n	8000da8 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2200      	movs	r2, #0
 8000d96:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2234      	movs	r2, #52	; 0x34
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	0018      	movs	r0, r3
 8000da4:	f7ff fd9a 	bl	80008dc <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dac:	2210      	movs	r2, #16
 8000dae:	4013      	ands	r3, r2
 8000db0:	d000      	beq.n	8000db4 <HAL_ADC_Init+0x48>
 8000db2:	e103      	b.n	8000fbc <HAL_ADC_Init+0x250>
 8000db4:	230f      	movs	r3, #15
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d000      	beq.n	8000dc0 <HAL_ADC_Init+0x54>
 8000dbe:	e0fd      	b.n	8000fbc <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	689b      	ldr	r3, [r3, #8]
 8000dc6:	2204      	movs	r2, #4
 8000dc8:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000dca:	d000      	beq.n	8000dce <HAL_ADC_Init+0x62>
 8000dcc:	e0f6      	b.n	8000fbc <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dd2:	4a83      	ldr	r2, [pc, #524]	; (8000fe0 <HAL_ADC_Init+0x274>)
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	2202      	movs	r2, #2
 8000dd8:	431a      	orrs	r2, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	2203      	movs	r2, #3
 8000de6:	4013      	ands	r3, r2
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d112      	bne.n	8000e12 <HAL_ADC_Init+0xa6>
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2201      	movs	r2, #1
 8000df4:	4013      	ands	r3, r2
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d009      	beq.n	8000e0e <HAL_ADC_Init+0xa2>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	68da      	ldr	r2, [r3, #12]
 8000e00:	2380      	movs	r3, #128	; 0x80
 8000e02:	021b      	lsls	r3, r3, #8
 8000e04:	401a      	ands	r2, r3
 8000e06:	2380      	movs	r3, #128	; 0x80
 8000e08:	021b      	lsls	r3, r3, #8
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	d101      	bne.n	8000e12 <HAL_ADC_Init+0xa6>
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e000      	b.n	8000e14 <HAL_ADC_Init+0xa8>
 8000e12:	2300      	movs	r3, #0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d116      	bne.n	8000e46 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	2218      	movs	r2, #24
 8000e20:	4393      	bics	r3, r2
 8000e22:	0019      	movs	r1, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	689a      	ldr	r2, [r3, #8]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	430a      	orrs	r2, r1
 8000e2e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	691b      	ldr	r3, [r3, #16]
 8000e36:	009b      	lsls	r3, r3, #2
 8000e38:	0899      	lsrs	r1, r3, #2
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	685a      	ldr	r2, [r3, #4]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	430a      	orrs	r2, r1
 8000e44:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	68da      	ldr	r2, [r3, #12]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4964      	ldr	r1, [pc, #400]	; (8000fe4 <HAL_ADC_Init+0x278>)
 8000e52:	400a      	ands	r2, r1
 8000e54:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	7e1b      	ldrb	r3, [r3, #24]
 8000e5a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	7e5b      	ldrb	r3, [r3, #25]
 8000e60:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e62:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	7e9b      	ldrb	r3, [r3, #26]
 8000e68:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000e6a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d002      	beq.n	8000e7a <HAL_ADC_Init+0x10e>
 8000e74:	2380      	movs	r3, #128	; 0x80
 8000e76:	015b      	lsls	r3, r3, #5
 8000e78:	e000      	b.n	8000e7c <HAL_ADC_Init+0x110>
 8000e7a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000e7c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000e82:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	691b      	ldr	r3, [r3, #16]
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	d101      	bne.n	8000e90 <HAL_ADC_Init+0x124>
 8000e8c:	2304      	movs	r3, #4
 8000e8e:	e000      	b.n	8000e92 <HAL_ADC_Init+0x126>
 8000e90:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000e92:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2124      	movs	r1, #36	; 0x24
 8000e98:	5c5b      	ldrb	r3, [r3, r1]
 8000e9a:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000e9c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e9e:	68ba      	ldr	r2, [r7, #8]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	7edb      	ldrb	r3, [r3, #27]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d115      	bne.n	8000ed8 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	7e9b      	ldrb	r3, [r3, #26]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d105      	bne.n	8000ec0 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	2280      	movs	r2, #128	; 0x80
 8000eb8:	0252      	lsls	r2, r2, #9
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	60bb      	str	r3, [r7, #8]
 8000ebe:	e00b      	b.n	8000ed8 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ec4:	2220      	movs	r2, #32
 8000ec6:	431a      	orrs	r2, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	431a      	orrs	r2, r3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	69da      	ldr	r2, [r3, #28]
 8000edc:	23c2      	movs	r3, #194	; 0xc2
 8000ede:	33ff      	adds	r3, #255	; 0xff
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d007      	beq.n	8000ef4 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000eec:	4313      	orrs	r3, r2
 8000eee:	68ba      	ldr	r2, [r7, #8]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	68d9      	ldr	r1, [r3, #12]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	68ba      	ldr	r2, [r7, #8]
 8000f00:	430a      	orrs	r2, r1
 8000f02:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f08:	2380      	movs	r3, #128	; 0x80
 8000f0a:	055b      	lsls	r3, r3, #21
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d01b      	beq.n	8000f48 <HAL_ADC_Init+0x1dc>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d017      	beq.n	8000f48 <HAL_ADC_Init+0x1dc>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d013      	beq.n	8000f48 <HAL_ADC_Init+0x1dc>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f24:	2b03      	cmp	r3, #3
 8000f26:	d00f      	beq.n	8000f48 <HAL_ADC_Init+0x1dc>
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f2c:	2b04      	cmp	r3, #4
 8000f2e:	d00b      	beq.n	8000f48 <HAL_ADC_Init+0x1dc>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f34:	2b05      	cmp	r3, #5
 8000f36:	d007      	beq.n	8000f48 <HAL_ADC_Init+0x1dc>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f3c:	2b06      	cmp	r3, #6
 8000f3e:	d003      	beq.n	8000f48 <HAL_ADC_Init+0x1dc>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f44:	2b07      	cmp	r3, #7
 8000f46:	d112      	bne.n	8000f6e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	695a      	ldr	r2, [r3, #20]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2107      	movs	r1, #7
 8000f54:	438a      	bics	r2, r1
 8000f56:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	6959      	ldr	r1, [r3, #20]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f62:	2207      	movs	r2, #7
 8000f64:	401a      	ands	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	4a1c      	ldr	r2, [pc, #112]	; (8000fe8 <HAL_ADC_Init+0x27c>)
 8000f76:	4013      	ands	r3, r2
 8000f78:	68ba      	ldr	r2, [r7, #8]
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d10b      	bne.n	8000f96 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2200      	movs	r2, #0
 8000f82:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f88:	2203      	movs	r2, #3
 8000f8a:	4393      	bics	r3, r2
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	431a      	orrs	r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000f94:	e01c      	b.n	8000fd0 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f9a:	2212      	movs	r2, #18
 8000f9c:	4393      	bics	r3, r2
 8000f9e:	2210      	movs	r2, #16
 8000fa0:	431a      	orrs	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000faa:	2201      	movs	r2, #1
 8000fac:	431a      	orrs	r2, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000fb2:	230f      	movs	r3, #15
 8000fb4:	18fb      	adds	r3, r7, r3
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000fba:	e009      	b.n	8000fd0 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fc0:	2210      	movs	r2, #16
 8000fc2:	431a      	orrs	r2, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000fc8:	230f      	movs	r3, #15
 8000fca:	18fb      	adds	r3, r7, r3
 8000fcc:	2201      	movs	r2, #1
 8000fce:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000fd0:	230f      	movs	r3, #15
 8000fd2:	18fb      	adds	r3, r7, r3
 8000fd4:	781b      	ldrb	r3, [r3, #0]
}
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b004      	add	sp, #16
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	fffffefd 	.word	0xfffffefd
 8000fe4:	fffe0219 	.word	0xfffe0219
 8000fe8:	833fffe7 	.word	0x833fffe7

08000fec <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ff6:	230f      	movs	r3, #15
 8000ff8:	18fb      	adds	r3, r7, r3
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000ffe:	2300      	movs	r3, #0
 8001000:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001006:	2380      	movs	r3, #128	; 0x80
 8001008:	055b      	lsls	r3, r3, #21
 800100a:	429a      	cmp	r2, r3
 800100c:	d011      	beq.n	8001032 <HAL_ADC_ConfigChannel+0x46>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001012:	2b01      	cmp	r3, #1
 8001014:	d00d      	beq.n	8001032 <HAL_ADC_ConfigChannel+0x46>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800101a:	2b02      	cmp	r3, #2
 800101c:	d009      	beq.n	8001032 <HAL_ADC_ConfigChannel+0x46>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001022:	2b03      	cmp	r3, #3
 8001024:	d005      	beq.n	8001032 <HAL_ADC_ConfigChannel+0x46>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800102a:	2b04      	cmp	r3, #4
 800102c:	d001      	beq.n	8001032 <HAL_ADC_ConfigChannel+0x46>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2234      	movs	r2, #52	; 0x34
 8001036:	5c9b      	ldrb	r3, [r3, r2]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d101      	bne.n	8001040 <HAL_ADC_ConfigChannel+0x54>
 800103c:	2302      	movs	r3, #2
 800103e:	e0d0      	b.n	80011e2 <HAL_ADC_ConfigChannel+0x1f6>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2234      	movs	r2, #52	; 0x34
 8001044:	2101      	movs	r1, #1
 8001046:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	2204      	movs	r2, #4
 8001050:	4013      	ands	r3, r2
 8001052:	d000      	beq.n	8001056 <HAL_ADC_ConfigChannel+0x6a>
 8001054:	e0b4      	b.n	80011c0 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	4a64      	ldr	r2, [pc, #400]	; (80011ec <HAL_ADC_ConfigChannel+0x200>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d100      	bne.n	8001062 <HAL_ADC_ConfigChannel+0x76>
 8001060:	e082      	b.n	8001168 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2201      	movs	r2, #1
 800106e:	409a      	lsls	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	430a      	orrs	r2, r1
 8001076:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800107c:	2380      	movs	r3, #128	; 0x80
 800107e:	055b      	lsls	r3, r3, #21
 8001080:	429a      	cmp	r2, r3
 8001082:	d037      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001088:	2b01      	cmp	r3, #1
 800108a:	d033      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001090:	2b02      	cmp	r3, #2
 8001092:	d02f      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001098:	2b03      	cmp	r3, #3
 800109a:	d02b      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010a0:	2b04      	cmp	r3, #4
 80010a2:	d027      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010a8:	2b05      	cmp	r3, #5
 80010aa:	d023      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010b0:	2b06      	cmp	r3, #6
 80010b2:	d01f      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010b8:	2b07      	cmp	r3, #7
 80010ba:	d01b      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	689a      	ldr	r2, [r3, #8]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	2107      	movs	r1, #7
 80010c8:	400b      	ands	r3, r1
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d012      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	695a      	ldr	r2, [r3, #20]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2107      	movs	r1, #7
 80010da:	438a      	bics	r2, r1
 80010dc:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	6959      	ldr	r1, [r3, #20]
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	2207      	movs	r2, #7
 80010ea:	401a      	ands	r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	430a      	orrs	r2, r1
 80010f2:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2b10      	cmp	r3, #16
 80010fa:	d007      	beq.n	800110c <HAL_ADC_ConfigChannel+0x120>
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b11      	cmp	r3, #17
 8001102:	d003      	beq.n	800110c <HAL_ADC_ConfigChannel+0x120>
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2b12      	cmp	r3, #18
 800110a:	d163      	bne.n	80011d4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800110c:	4b38      	ldr	r3, [pc, #224]	; (80011f0 <HAL_ADC_ConfigChannel+0x204>)
 800110e:	6819      	ldr	r1, [r3, #0]
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2b10      	cmp	r3, #16
 8001116:	d009      	beq.n	800112c <HAL_ADC_ConfigChannel+0x140>
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2b11      	cmp	r3, #17
 800111e:	d102      	bne.n	8001126 <HAL_ADC_ConfigChannel+0x13a>
 8001120:	2380      	movs	r3, #128	; 0x80
 8001122:	03db      	lsls	r3, r3, #15
 8001124:	e004      	b.n	8001130 <HAL_ADC_ConfigChannel+0x144>
 8001126:	2380      	movs	r3, #128	; 0x80
 8001128:	045b      	lsls	r3, r3, #17
 800112a:	e001      	b.n	8001130 <HAL_ADC_ConfigChannel+0x144>
 800112c:	2380      	movs	r3, #128	; 0x80
 800112e:	041b      	lsls	r3, r3, #16
 8001130:	4a2f      	ldr	r2, [pc, #188]	; (80011f0 <HAL_ADC_ConfigChannel+0x204>)
 8001132:	430b      	orrs	r3, r1
 8001134:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2b10      	cmp	r3, #16
 800113c:	d14a      	bne.n	80011d4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800113e:	4b2d      	ldr	r3, [pc, #180]	; (80011f4 <HAL_ADC_ConfigChannel+0x208>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	492d      	ldr	r1, [pc, #180]	; (80011f8 <HAL_ADC_ConfigChannel+0x20c>)
 8001144:	0018      	movs	r0, r3
 8001146:	f7fe ffdd 	bl	8000104 <__udivsi3>
 800114a:	0003      	movs	r3, r0
 800114c:	001a      	movs	r2, r3
 800114e:	0013      	movs	r3, r2
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	189b      	adds	r3, r3, r2
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001158:	e002      	b.n	8001160 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	3b01      	subs	r3, #1
 800115e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d1f9      	bne.n	800115a <HAL_ADC_ConfigChannel+0x16e>
 8001166:	e035      	b.n	80011d4 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	2101      	movs	r1, #1
 8001174:	4099      	lsls	r1, r3
 8001176:	000b      	movs	r3, r1
 8001178:	43d9      	mvns	r1, r3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	400a      	ands	r2, r1
 8001180:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2b10      	cmp	r3, #16
 8001188:	d007      	beq.n	800119a <HAL_ADC_ConfigChannel+0x1ae>
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2b11      	cmp	r3, #17
 8001190:	d003      	beq.n	800119a <HAL_ADC_ConfigChannel+0x1ae>
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2b12      	cmp	r3, #18
 8001198:	d11c      	bne.n	80011d4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <HAL_ADC_ConfigChannel+0x204>)
 800119c:	6819      	ldr	r1, [r3, #0]
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2b10      	cmp	r3, #16
 80011a4:	d007      	beq.n	80011b6 <HAL_ADC_ConfigChannel+0x1ca>
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2b11      	cmp	r3, #17
 80011ac:	d101      	bne.n	80011b2 <HAL_ADC_ConfigChannel+0x1c6>
 80011ae:	4b13      	ldr	r3, [pc, #76]	; (80011fc <HAL_ADC_ConfigChannel+0x210>)
 80011b0:	e002      	b.n	80011b8 <HAL_ADC_ConfigChannel+0x1cc>
 80011b2:	4b13      	ldr	r3, [pc, #76]	; (8001200 <HAL_ADC_ConfigChannel+0x214>)
 80011b4:	e000      	b.n	80011b8 <HAL_ADC_ConfigChannel+0x1cc>
 80011b6:	4b13      	ldr	r3, [pc, #76]	; (8001204 <HAL_ADC_ConfigChannel+0x218>)
 80011b8:	4a0d      	ldr	r2, [pc, #52]	; (80011f0 <HAL_ADC_ConfigChannel+0x204>)
 80011ba:	400b      	ands	r3, r1
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	e009      	b.n	80011d4 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011c4:	2220      	movs	r2, #32
 80011c6:	431a      	orrs	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80011cc:	230f      	movs	r3, #15
 80011ce:	18fb      	adds	r3, r7, r3
 80011d0:	2201      	movs	r2, #1
 80011d2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2234      	movs	r2, #52	; 0x34
 80011d8:	2100      	movs	r1, #0
 80011da:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80011dc:	230f      	movs	r3, #15
 80011de:	18fb      	adds	r3, r7, r3
 80011e0:	781b      	ldrb	r3, [r3, #0]
}
 80011e2:	0018      	movs	r0, r3
 80011e4:	46bd      	mov	sp, r7
 80011e6:	b004      	add	sp, #16
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	00001001 	.word	0x00001001
 80011f0:	40012708 	.word	0x40012708
 80011f4:	20000000 	.word	0x20000000
 80011f8:	000f4240 	.word	0x000f4240
 80011fc:	ffbfffff 	.word	0xffbfffff
 8001200:	feffffff 	.word	0xfeffffff
 8001204:	ff7fffff 	.word	0xff7fffff

08001208 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	0002      	movs	r2, r0
 8001210:	1dfb      	adds	r3, r7, #7
 8001212:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001214:	1dfb      	adds	r3, r7, #7
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b7f      	cmp	r3, #127	; 0x7f
 800121a:	d809      	bhi.n	8001230 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800121c:	1dfb      	adds	r3, r7, #7
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	001a      	movs	r2, r3
 8001222:	231f      	movs	r3, #31
 8001224:	401a      	ands	r2, r3
 8001226:	4b04      	ldr	r3, [pc, #16]	; (8001238 <__NVIC_EnableIRQ+0x30>)
 8001228:	2101      	movs	r1, #1
 800122a:	4091      	lsls	r1, r2
 800122c:	000a      	movs	r2, r1
 800122e:	601a      	str	r2, [r3, #0]
  }
}
 8001230:	46c0      	nop			; (mov r8, r8)
 8001232:	46bd      	mov	sp, r7
 8001234:	b002      	add	sp, #8
 8001236:	bd80      	pop	{r7, pc}
 8001238:	e000e100 	.word	0xe000e100

0800123c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800123c:	b590      	push	{r4, r7, lr}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	0002      	movs	r2, r0
 8001244:	6039      	str	r1, [r7, #0]
 8001246:	1dfb      	adds	r3, r7, #7
 8001248:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800124a:	1dfb      	adds	r3, r7, #7
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	2b7f      	cmp	r3, #127	; 0x7f
 8001250:	d828      	bhi.n	80012a4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001252:	4a2f      	ldr	r2, [pc, #188]	; (8001310 <__NVIC_SetPriority+0xd4>)
 8001254:	1dfb      	adds	r3, r7, #7
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	b25b      	sxtb	r3, r3
 800125a:	089b      	lsrs	r3, r3, #2
 800125c:	33c0      	adds	r3, #192	; 0xc0
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	589b      	ldr	r3, [r3, r2]
 8001262:	1dfa      	adds	r2, r7, #7
 8001264:	7812      	ldrb	r2, [r2, #0]
 8001266:	0011      	movs	r1, r2
 8001268:	2203      	movs	r2, #3
 800126a:	400a      	ands	r2, r1
 800126c:	00d2      	lsls	r2, r2, #3
 800126e:	21ff      	movs	r1, #255	; 0xff
 8001270:	4091      	lsls	r1, r2
 8001272:	000a      	movs	r2, r1
 8001274:	43d2      	mvns	r2, r2
 8001276:	401a      	ands	r2, r3
 8001278:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	019b      	lsls	r3, r3, #6
 800127e:	22ff      	movs	r2, #255	; 0xff
 8001280:	401a      	ands	r2, r3
 8001282:	1dfb      	adds	r3, r7, #7
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	0018      	movs	r0, r3
 8001288:	2303      	movs	r3, #3
 800128a:	4003      	ands	r3, r0
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001290:	481f      	ldr	r0, [pc, #124]	; (8001310 <__NVIC_SetPriority+0xd4>)
 8001292:	1dfb      	adds	r3, r7, #7
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	b25b      	sxtb	r3, r3
 8001298:	089b      	lsrs	r3, r3, #2
 800129a:	430a      	orrs	r2, r1
 800129c:	33c0      	adds	r3, #192	; 0xc0
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80012a2:	e031      	b.n	8001308 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012a4:	4a1b      	ldr	r2, [pc, #108]	; (8001314 <__NVIC_SetPriority+0xd8>)
 80012a6:	1dfb      	adds	r3, r7, #7
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	0019      	movs	r1, r3
 80012ac:	230f      	movs	r3, #15
 80012ae:	400b      	ands	r3, r1
 80012b0:	3b08      	subs	r3, #8
 80012b2:	089b      	lsrs	r3, r3, #2
 80012b4:	3306      	adds	r3, #6
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	18d3      	adds	r3, r2, r3
 80012ba:	3304      	adds	r3, #4
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	1dfa      	adds	r2, r7, #7
 80012c0:	7812      	ldrb	r2, [r2, #0]
 80012c2:	0011      	movs	r1, r2
 80012c4:	2203      	movs	r2, #3
 80012c6:	400a      	ands	r2, r1
 80012c8:	00d2      	lsls	r2, r2, #3
 80012ca:	21ff      	movs	r1, #255	; 0xff
 80012cc:	4091      	lsls	r1, r2
 80012ce:	000a      	movs	r2, r1
 80012d0:	43d2      	mvns	r2, r2
 80012d2:	401a      	ands	r2, r3
 80012d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	019b      	lsls	r3, r3, #6
 80012da:	22ff      	movs	r2, #255	; 0xff
 80012dc:	401a      	ands	r2, r3
 80012de:	1dfb      	adds	r3, r7, #7
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	0018      	movs	r0, r3
 80012e4:	2303      	movs	r3, #3
 80012e6:	4003      	ands	r3, r0
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012ec:	4809      	ldr	r0, [pc, #36]	; (8001314 <__NVIC_SetPriority+0xd8>)
 80012ee:	1dfb      	adds	r3, r7, #7
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	001c      	movs	r4, r3
 80012f4:	230f      	movs	r3, #15
 80012f6:	4023      	ands	r3, r4
 80012f8:	3b08      	subs	r3, #8
 80012fa:	089b      	lsrs	r3, r3, #2
 80012fc:	430a      	orrs	r2, r1
 80012fe:	3306      	adds	r3, #6
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	18c3      	adds	r3, r0, r3
 8001304:	3304      	adds	r3, #4
 8001306:	601a      	str	r2, [r3, #0]
}
 8001308:	46c0      	nop			; (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	b003      	add	sp, #12
 800130e:	bd90      	pop	{r4, r7, pc}
 8001310:	e000e100 	.word	0xe000e100
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	1e5a      	subs	r2, r3, #1
 8001324:	2380      	movs	r3, #128	; 0x80
 8001326:	045b      	lsls	r3, r3, #17
 8001328:	429a      	cmp	r2, r3
 800132a:	d301      	bcc.n	8001330 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800132c:	2301      	movs	r3, #1
 800132e:	e010      	b.n	8001352 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001330:	4b0a      	ldr	r3, [pc, #40]	; (800135c <SysTick_Config+0x44>)
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	3a01      	subs	r2, #1
 8001336:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001338:	2301      	movs	r3, #1
 800133a:	425b      	negs	r3, r3
 800133c:	2103      	movs	r1, #3
 800133e:	0018      	movs	r0, r3
 8001340:	f7ff ff7c 	bl	800123c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001344:	4b05      	ldr	r3, [pc, #20]	; (800135c <SysTick_Config+0x44>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800134a:	4b04      	ldr	r3, [pc, #16]	; (800135c <SysTick_Config+0x44>)
 800134c:	2207      	movs	r2, #7
 800134e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001350:	2300      	movs	r3, #0
}
 8001352:	0018      	movs	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	b002      	add	sp, #8
 8001358:	bd80      	pop	{r7, pc}
 800135a:	46c0      	nop			; (mov r8, r8)
 800135c:	e000e010 	.word	0xe000e010

08001360 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	607a      	str	r2, [r7, #4]
 800136a:	210f      	movs	r1, #15
 800136c:	187b      	adds	r3, r7, r1
 800136e:	1c02      	adds	r2, r0, #0
 8001370:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	187b      	adds	r3, r7, r1
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	b25b      	sxtb	r3, r3
 800137a:	0011      	movs	r1, r2
 800137c:	0018      	movs	r0, r3
 800137e:	f7ff ff5d 	bl	800123c <__NVIC_SetPriority>
}
 8001382:	46c0      	nop			; (mov r8, r8)
 8001384:	46bd      	mov	sp, r7
 8001386:	b004      	add	sp, #16
 8001388:	bd80      	pop	{r7, pc}

0800138a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b082      	sub	sp, #8
 800138e:	af00      	add	r7, sp, #0
 8001390:	0002      	movs	r2, r0
 8001392:	1dfb      	adds	r3, r7, #7
 8001394:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001396:	1dfb      	adds	r3, r7, #7
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	b25b      	sxtb	r3, r3
 800139c:	0018      	movs	r0, r3
 800139e:	f7ff ff33 	bl	8001208 <__NVIC_EnableIRQ>
}
 80013a2:	46c0      	nop			; (mov r8, r8)
 80013a4:	46bd      	mov	sp, r7
 80013a6:	b002      	add	sp, #8
 80013a8:	bd80      	pop	{r7, pc}

080013aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b082      	sub	sp, #8
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	0018      	movs	r0, r3
 80013b6:	f7ff ffaf 	bl	8001318 <SysTick_Config>
 80013ba:	0003      	movs	r3, r0
}
 80013bc:	0018      	movs	r0, r3
 80013be:	46bd      	mov	sp, r7
 80013c0:	b002      	add	sp, #8
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80013cc:	2300      	movs	r3, #0
 80013ce:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d101      	bne.n	80013da <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e036      	b.n	8001448 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2221      	movs	r2, #33	; 0x21
 80013de:	2102      	movs	r1, #2
 80013e0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	4a18      	ldr	r2, [pc, #96]	; (8001450 <HAL_DMA_Init+0x8c>)
 80013ee:	4013      	ands	r3, r2
 80013f0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80013fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001406:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	695b      	ldr	r3, [r3, #20]
 800140c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001412:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	69db      	ldr	r3, [r3, #28]
 8001418:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800141a:	68fa      	ldr	r2, [r7, #12]
 800141c:	4313      	orrs	r3, r2
 800141e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	0018      	movs	r0, r3
 800142c:	f000 f8b4 	bl	8001598 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2200      	movs	r2, #0
 8001434:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2221      	movs	r2, #33	; 0x21
 800143a:	2101      	movs	r1, #1
 800143c:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2220      	movs	r2, #32
 8001442:	2100      	movs	r1, #0
 8001444:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001446:	2300      	movs	r3, #0
}  
 8001448:	0018      	movs	r0, r3
 800144a:	46bd      	mov	sp, r7
 800144c:	b004      	add	sp, #16
 800144e:	bd80      	pop	{r7, pc}
 8001450:	ffffc00f 	.word	0xffffc00f

08001454 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001470:	2204      	movs	r2, #4
 8001472:	409a      	lsls	r2, r3
 8001474:	0013      	movs	r3, r2
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	4013      	ands	r3, r2
 800147a:	d024      	beq.n	80014c6 <HAL_DMA_IRQHandler+0x72>
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	2204      	movs	r2, #4
 8001480:	4013      	ands	r3, r2
 8001482:	d020      	beq.n	80014c6 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2220      	movs	r2, #32
 800148c:	4013      	ands	r3, r2
 800148e:	d107      	bne.n	80014a0 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2104      	movs	r1, #4
 800149c:	438a      	bics	r2, r1
 800149e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014a8:	2104      	movs	r1, #4
 80014aa:	4091      	lsls	r1, r2
 80014ac:	000a      	movs	r2, r1
 80014ae:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d100      	bne.n	80014ba <HAL_DMA_IRQHandler+0x66>
 80014b8:	e06a      	b.n	8001590 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	0010      	movs	r0, r2
 80014c2:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80014c4:	e064      	b.n	8001590 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ca:	2202      	movs	r2, #2
 80014cc:	409a      	lsls	r2, r3
 80014ce:	0013      	movs	r3, r2
 80014d0:	68fa      	ldr	r2, [r7, #12]
 80014d2:	4013      	ands	r3, r2
 80014d4:	d02b      	beq.n	800152e <HAL_DMA_IRQHandler+0xda>
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	2202      	movs	r2, #2
 80014da:	4013      	ands	r3, r2
 80014dc:	d027      	beq.n	800152e <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2220      	movs	r2, #32
 80014e6:	4013      	ands	r3, r2
 80014e8:	d10b      	bne.n	8001502 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	210a      	movs	r1, #10
 80014f6:	438a      	bics	r2, r1
 80014f8:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2221      	movs	r2, #33	; 0x21
 80014fe:	2101      	movs	r1, #1
 8001500:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800150a:	2102      	movs	r1, #2
 800150c:	4091      	lsls	r1, r2
 800150e:	000a      	movs	r2, r1
 8001510:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2220      	movs	r2, #32
 8001516:	2100      	movs	r1, #0
 8001518:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800151e:	2b00      	cmp	r3, #0
 8001520:	d036      	beq.n	8001590 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	0010      	movs	r0, r2
 800152a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800152c:	e030      	b.n	8001590 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001532:	2208      	movs	r2, #8
 8001534:	409a      	lsls	r2, r3
 8001536:	0013      	movs	r3, r2
 8001538:	68fa      	ldr	r2, [r7, #12]
 800153a:	4013      	ands	r3, r2
 800153c:	d028      	beq.n	8001590 <HAL_DMA_IRQHandler+0x13c>
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	2208      	movs	r2, #8
 8001542:	4013      	ands	r3, r2
 8001544:	d024      	beq.n	8001590 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	210e      	movs	r1, #14
 8001552:	438a      	bics	r2, r1
 8001554:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800155e:	2101      	movs	r1, #1
 8001560:	4091      	lsls	r1, r2
 8001562:	000a      	movs	r2, r1
 8001564:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2201      	movs	r2, #1
 800156a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2221      	movs	r2, #33	; 0x21
 8001570:	2101      	movs	r1, #1
 8001572:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2220      	movs	r2, #32
 8001578:	2100      	movs	r1, #0
 800157a:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001580:	2b00      	cmp	r3, #0
 8001582:	d005      	beq.n	8001590 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001588:	687a      	ldr	r2, [r7, #4]
 800158a:	0010      	movs	r0, r2
 800158c:	4798      	blx	r3
    }
   }
}  
 800158e:	e7ff      	b.n	8001590 <HAL_DMA_IRQHandler+0x13c>
 8001590:	46c0      	nop			; (mov r8, r8)
 8001592:	46bd      	mov	sp, r7
 8001594:	b004      	add	sp, #16
 8001596:	bd80      	pop	{r7, pc}

08001598 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	001a      	movs	r2, r3
 80015a6:	4b14      	ldr	r3, [pc, #80]	; (80015f8 <DMA_CalcBaseAndBitshift+0x60>)
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d810      	bhi.n	80015ce <DMA_CalcBaseAndBitshift+0x36>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a12      	ldr	r2, [pc, #72]	; (80015fc <DMA_CalcBaseAndBitshift+0x64>)
 80015b2:	4694      	mov	ip, r2
 80015b4:	4463      	add	r3, ip
 80015b6:	2114      	movs	r1, #20
 80015b8:	0018      	movs	r0, r3
 80015ba:	f7fe fda3 	bl	8000104 <__udivsi3>
 80015be:	0003      	movs	r3, r0
 80015c0:	009a      	lsls	r2, r3, #2
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4a0d      	ldr	r2, [pc, #52]	; (8001600 <DMA_CalcBaseAndBitshift+0x68>)
 80015ca:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80015cc:	e00f      	b.n	80015ee <DMA_CalcBaseAndBitshift+0x56>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a0c      	ldr	r2, [pc, #48]	; (8001604 <DMA_CalcBaseAndBitshift+0x6c>)
 80015d4:	4694      	mov	ip, r2
 80015d6:	4463      	add	r3, ip
 80015d8:	2114      	movs	r1, #20
 80015da:	0018      	movs	r0, r3
 80015dc:	f7fe fd92 	bl	8000104 <__udivsi3>
 80015e0:	0003      	movs	r3, r0
 80015e2:	009a      	lsls	r2, r3, #2
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4a07      	ldr	r2, [pc, #28]	; (8001608 <DMA_CalcBaseAndBitshift+0x70>)
 80015ec:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80015ee:	46c0      	nop			; (mov r8, r8)
 80015f0:	46bd      	mov	sp, r7
 80015f2:	b002      	add	sp, #8
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	46c0      	nop			; (mov r8, r8)
 80015f8:	40020407 	.word	0x40020407
 80015fc:	bffdfff8 	.word	0xbffdfff8
 8001600:	40020000 	.word	0x40020000
 8001604:	bffdfbf8 	.word	0xbffdfbf8
 8001608:	40020400 	.word	0x40020400

0800160c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800161a:	e155      	b.n	80018c8 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2101      	movs	r1, #1
 8001622:	697a      	ldr	r2, [r7, #20]
 8001624:	4091      	lsls	r1, r2
 8001626:	000a      	movs	r2, r1
 8001628:	4013      	ands	r3, r2
 800162a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d100      	bne.n	8001634 <HAL_GPIO_Init+0x28>
 8001632:	e146      	b.n	80018c2 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	2203      	movs	r2, #3
 800163a:	4013      	ands	r3, r2
 800163c:	2b01      	cmp	r3, #1
 800163e:	d005      	beq.n	800164c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	2203      	movs	r2, #3
 8001646:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001648:	2b02      	cmp	r3, #2
 800164a:	d130      	bne.n	80016ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	2203      	movs	r2, #3
 8001658:	409a      	lsls	r2, r3
 800165a:	0013      	movs	r3, r2
 800165c:	43da      	mvns	r2, r3
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	4013      	ands	r3, r2
 8001662:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	68da      	ldr	r2, [r3, #12]
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	409a      	lsls	r2, r3
 800166e:	0013      	movs	r3, r2
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	4313      	orrs	r3, r2
 8001674:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	693a      	ldr	r2, [r7, #16]
 800167a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001682:	2201      	movs	r2, #1
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	409a      	lsls	r2, r3
 8001688:	0013      	movs	r3, r2
 800168a:	43da      	mvns	r2, r3
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	4013      	ands	r3, r2
 8001690:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	091b      	lsrs	r3, r3, #4
 8001698:	2201      	movs	r2, #1
 800169a:	401a      	ands	r2, r3
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	409a      	lsls	r2, r3
 80016a0:	0013      	movs	r3, r2
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	2203      	movs	r2, #3
 80016b4:	4013      	ands	r3, r2
 80016b6:	2b03      	cmp	r3, #3
 80016b8:	d017      	beq.n	80016ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	2203      	movs	r2, #3
 80016c6:	409a      	lsls	r2, r3
 80016c8:	0013      	movs	r3, r2
 80016ca:	43da      	mvns	r2, r3
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	4013      	ands	r3, r2
 80016d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	689a      	ldr	r2, [r3, #8]
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	409a      	lsls	r2, r3
 80016dc:	0013      	movs	r3, r2
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2203      	movs	r2, #3
 80016f0:	4013      	ands	r3, r2
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d123      	bne.n	800173e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	08da      	lsrs	r2, r3, #3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3208      	adds	r2, #8
 80016fe:	0092      	lsls	r2, r2, #2
 8001700:	58d3      	ldr	r3, [r2, r3]
 8001702:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	2207      	movs	r2, #7
 8001708:	4013      	ands	r3, r2
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	220f      	movs	r2, #15
 800170e:	409a      	lsls	r2, r3
 8001710:	0013      	movs	r3, r2
 8001712:	43da      	mvns	r2, r3
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	4013      	ands	r3, r2
 8001718:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	691a      	ldr	r2, [r3, #16]
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	2107      	movs	r1, #7
 8001722:	400b      	ands	r3, r1
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	409a      	lsls	r2, r3
 8001728:	0013      	movs	r3, r2
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	4313      	orrs	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	08da      	lsrs	r2, r3, #3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3208      	adds	r2, #8
 8001738:	0092      	lsls	r2, r2, #2
 800173a:	6939      	ldr	r1, [r7, #16]
 800173c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	2203      	movs	r2, #3
 800174a:	409a      	lsls	r2, r3
 800174c:	0013      	movs	r3, r2
 800174e:	43da      	mvns	r2, r3
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	4013      	ands	r3, r2
 8001754:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	2203      	movs	r2, #3
 800175c:	401a      	ands	r2, r3
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	409a      	lsls	r2, r3
 8001764:	0013      	movs	r3, r2
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	4313      	orrs	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685a      	ldr	r2, [r3, #4]
 8001776:	23c0      	movs	r3, #192	; 0xc0
 8001778:	029b      	lsls	r3, r3, #10
 800177a:	4013      	ands	r3, r2
 800177c:	d100      	bne.n	8001780 <HAL_GPIO_Init+0x174>
 800177e:	e0a0      	b.n	80018c2 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001780:	4b57      	ldr	r3, [pc, #348]	; (80018e0 <HAL_GPIO_Init+0x2d4>)
 8001782:	699a      	ldr	r2, [r3, #24]
 8001784:	4b56      	ldr	r3, [pc, #344]	; (80018e0 <HAL_GPIO_Init+0x2d4>)
 8001786:	2101      	movs	r1, #1
 8001788:	430a      	orrs	r2, r1
 800178a:	619a      	str	r2, [r3, #24]
 800178c:	4b54      	ldr	r3, [pc, #336]	; (80018e0 <HAL_GPIO_Init+0x2d4>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	2201      	movs	r2, #1
 8001792:	4013      	ands	r3, r2
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001798:	4a52      	ldr	r2, [pc, #328]	; (80018e4 <HAL_GPIO_Init+0x2d8>)
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	089b      	lsrs	r3, r3, #2
 800179e:	3302      	adds	r3, #2
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	589b      	ldr	r3, [r3, r2]
 80017a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	2203      	movs	r2, #3
 80017aa:	4013      	ands	r3, r2
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	220f      	movs	r2, #15
 80017b0:	409a      	lsls	r2, r3
 80017b2:	0013      	movs	r3, r2
 80017b4:	43da      	mvns	r2, r3
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	4013      	ands	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	2390      	movs	r3, #144	; 0x90
 80017c0:	05db      	lsls	r3, r3, #23
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d019      	beq.n	80017fa <HAL_GPIO_Init+0x1ee>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a47      	ldr	r2, [pc, #284]	; (80018e8 <HAL_GPIO_Init+0x2dc>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d013      	beq.n	80017f6 <HAL_GPIO_Init+0x1ea>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a46      	ldr	r2, [pc, #280]	; (80018ec <HAL_GPIO_Init+0x2e0>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d00d      	beq.n	80017f2 <HAL_GPIO_Init+0x1e6>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a45      	ldr	r2, [pc, #276]	; (80018f0 <HAL_GPIO_Init+0x2e4>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d007      	beq.n	80017ee <HAL_GPIO_Init+0x1e2>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a44      	ldr	r2, [pc, #272]	; (80018f4 <HAL_GPIO_Init+0x2e8>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d101      	bne.n	80017ea <HAL_GPIO_Init+0x1de>
 80017e6:	2304      	movs	r3, #4
 80017e8:	e008      	b.n	80017fc <HAL_GPIO_Init+0x1f0>
 80017ea:	2305      	movs	r3, #5
 80017ec:	e006      	b.n	80017fc <HAL_GPIO_Init+0x1f0>
 80017ee:	2303      	movs	r3, #3
 80017f0:	e004      	b.n	80017fc <HAL_GPIO_Init+0x1f0>
 80017f2:	2302      	movs	r3, #2
 80017f4:	e002      	b.n	80017fc <HAL_GPIO_Init+0x1f0>
 80017f6:	2301      	movs	r3, #1
 80017f8:	e000      	b.n	80017fc <HAL_GPIO_Init+0x1f0>
 80017fa:	2300      	movs	r3, #0
 80017fc:	697a      	ldr	r2, [r7, #20]
 80017fe:	2103      	movs	r1, #3
 8001800:	400a      	ands	r2, r1
 8001802:	0092      	lsls	r2, r2, #2
 8001804:	4093      	lsls	r3, r2
 8001806:	693a      	ldr	r2, [r7, #16]
 8001808:	4313      	orrs	r3, r2
 800180a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800180c:	4935      	ldr	r1, [pc, #212]	; (80018e4 <HAL_GPIO_Init+0x2d8>)
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	089b      	lsrs	r3, r3, #2
 8001812:	3302      	adds	r3, #2
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800181a:	4b37      	ldr	r3, [pc, #220]	; (80018f8 <HAL_GPIO_Init+0x2ec>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	43da      	mvns	r2, r3
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	4013      	ands	r3, r2
 8001828:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685a      	ldr	r2, [r3, #4]
 800182e:	2380      	movs	r3, #128	; 0x80
 8001830:	025b      	lsls	r3, r3, #9
 8001832:	4013      	ands	r3, r2
 8001834:	d003      	beq.n	800183e <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8001836:	693a      	ldr	r2, [r7, #16]
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	4313      	orrs	r3, r2
 800183c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800183e:	4b2e      	ldr	r3, [pc, #184]	; (80018f8 <HAL_GPIO_Init+0x2ec>)
 8001840:	693a      	ldr	r2, [r7, #16]
 8001842:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001844:	4b2c      	ldr	r3, [pc, #176]	; (80018f8 <HAL_GPIO_Init+0x2ec>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	43da      	mvns	r2, r3
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	4013      	ands	r3, r2
 8001852:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685a      	ldr	r2, [r3, #4]
 8001858:	2380      	movs	r3, #128	; 0x80
 800185a:	029b      	lsls	r3, r3, #10
 800185c:	4013      	ands	r3, r2
 800185e:	d003      	beq.n	8001868 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	4313      	orrs	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001868:	4b23      	ldr	r3, [pc, #140]	; (80018f8 <HAL_GPIO_Init+0x2ec>)
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800186e:	4b22      	ldr	r3, [pc, #136]	; (80018f8 <HAL_GPIO_Init+0x2ec>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	43da      	mvns	r2, r3
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	4013      	ands	r3, r2
 800187c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	685a      	ldr	r2, [r3, #4]
 8001882:	2380      	movs	r3, #128	; 0x80
 8001884:	035b      	lsls	r3, r3, #13
 8001886:	4013      	ands	r3, r2
 8001888:	d003      	beq.n	8001892 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	4313      	orrs	r3, r2
 8001890:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001892:	4b19      	ldr	r3, [pc, #100]	; (80018f8 <HAL_GPIO_Init+0x2ec>)
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001898:	4b17      	ldr	r3, [pc, #92]	; (80018f8 <HAL_GPIO_Init+0x2ec>)
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	43da      	mvns	r2, r3
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	4013      	ands	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	2380      	movs	r3, #128	; 0x80
 80018ae:	039b      	lsls	r3, r3, #14
 80018b0:	4013      	ands	r3, r2
 80018b2:	d003      	beq.n	80018bc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80018bc:	4b0e      	ldr	r3, [pc, #56]	; (80018f8 <HAL_GPIO_Init+0x2ec>)
 80018be:	693a      	ldr	r2, [r7, #16]
 80018c0:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	3301      	adds	r3, #1
 80018c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	40da      	lsrs	r2, r3
 80018d0:	1e13      	subs	r3, r2, #0
 80018d2:	d000      	beq.n	80018d6 <HAL_GPIO_Init+0x2ca>
 80018d4:	e6a2      	b.n	800161c <HAL_GPIO_Init+0x10>
  } 
}
 80018d6:	46c0      	nop			; (mov r8, r8)
 80018d8:	46c0      	nop			; (mov r8, r8)
 80018da:	46bd      	mov	sp, r7
 80018dc:	b006      	add	sp, #24
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40021000 	.word	0x40021000
 80018e4:	40010000 	.word	0x40010000
 80018e8:	48000400 	.word	0x48000400
 80018ec:	48000800 	.word	0x48000800
 80018f0:	48000c00 	.word	0x48000c00
 80018f4:	48001000 	.word	0x48001000
 80018f8:	40010400 	.word	0x40010400

080018fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	0008      	movs	r0, r1
 8001906:	0011      	movs	r1, r2
 8001908:	1cbb      	adds	r3, r7, #2
 800190a:	1c02      	adds	r2, r0, #0
 800190c:	801a      	strh	r2, [r3, #0]
 800190e:	1c7b      	adds	r3, r7, #1
 8001910:	1c0a      	adds	r2, r1, #0
 8001912:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001914:	1c7b      	adds	r3, r7, #1
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d004      	beq.n	8001926 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800191c:	1cbb      	adds	r3, r7, #2
 800191e:	881a      	ldrh	r2, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001924:	e003      	b.n	800192e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001926:	1cbb      	adds	r3, r7, #2
 8001928:	881a      	ldrh	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800192e:	46c0      	nop			; (mov r8, r8)
 8001930:	46bd      	mov	sp, r7
 8001932:	b002      	add	sp, #8
 8001934:	bd80      	pop	{r7, pc}
	...

08001938 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	0002      	movs	r2, r0
 8001940:	1dbb      	adds	r3, r7, #6
 8001942:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001944:	4b09      	ldr	r3, [pc, #36]	; (800196c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001946:	695b      	ldr	r3, [r3, #20]
 8001948:	1dba      	adds	r2, r7, #6
 800194a:	8812      	ldrh	r2, [r2, #0]
 800194c:	4013      	ands	r3, r2
 800194e:	d008      	beq.n	8001962 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001950:	4b06      	ldr	r3, [pc, #24]	; (800196c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001952:	1dba      	adds	r2, r7, #6
 8001954:	8812      	ldrh	r2, [r2, #0]
 8001956:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001958:	1dbb      	adds	r3, r7, #6
 800195a:	881b      	ldrh	r3, [r3, #0]
 800195c:	0018      	movs	r0, r3
 800195e:	f7fe ff57 	bl	8000810 <HAL_GPIO_EXTI_Callback>
  }
}
 8001962:	46c0      	nop			; (mov r8, r8)
 8001964:	46bd      	mov	sp, r7
 8001966:	b002      	add	sp, #8
 8001968:	bd80      	pop	{r7, pc}
 800196a:	46c0      	nop			; (mov r8, r8)
 800196c:	40010400 	.word	0x40010400

08001970 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d101      	bne.n	8001982 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e082      	b.n	8001a88 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2241      	movs	r2, #65	; 0x41
 8001986:	5c9b      	ldrb	r3, [r3, r2]
 8001988:	b2db      	uxtb	r3, r3
 800198a:	2b00      	cmp	r3, #0
 800198c:	d107      	bne.n	800199e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2240      	movs	r2, #64	; 0x40
 8001992:	2100      	movs	r1, #0
 8001994:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	0018      	movs	r0, r3
 800199a:	f7ff f823 	bl	80009e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2241      	movs	r2, #65	; 0x41
 80019a2:	2124      	movs	r1, #36	; 0x24
 80019a4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2101      	movs	r1, #1
 80019b2:	438a      	bics	r2, r1
 80019b4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685a      	ldr	r2, [r3, #4]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4934      	ldr	r1, [pc, #208]	; (8001a90 <HAL_I2C_Init+0x120>)
 80019c0:	400a      	ands	r2, r1
 80019c2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	689a      	ldr	r2, [r3, #8]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4931      	ldr	r1, [pc, #196]	; (8001a94 <HAL_I2C_Init+0x124>)
 80019d0:	400a      	ands	r2, r1
 80019d2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d108      	bne.n	80019ee <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689a      	ldr	r2, [r3, #8]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2180      	movs	r1, #128	; 0x80
 80019e6:	0209      	lsls	r1, r1, #8
 80019e8:	430a      	orrs	r2, r1
 80019ea:	609a      	str	r2, [r3, #8]
 80019ec:	e007      	b.n	80019fe <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	689a      	ldr	r2, [r3, #8]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2184      	movs	r1, #132	; 0x84
 80019f8:	0209      	lsls	r1, r1, #8
 80019fa:	430a      	orrs	r2, r1
 80019fc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d104      	bne.n	8001a10 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2280      	movs	r2, #128	; 0x80
 8001a0c:	0112      	lsls	r2, r2, #4
 8001a0e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	685a      	ldr	r2, [r3, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	491f      	ldr	r1, [pc, #124]	; (8001a98 <HAL_I2C_Init+0x128>)
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	68da      	ldr	r2, [r3, #12]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	491a      	ldr	r1, [pc, #104]	; (8001a94 <HAL_I2C_Init+0x124>)
 8001a2c:	400a      	ands	r2, r1
 8001a2e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	691a      	ldr	r2, [r3, #16]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	695b      	ldr	r3, [r3, #20]
 8001a38:	431a      	orrs	r2, r3
 8001a3a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	430a      	orrs	r2, r1
 8001a48:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	69d9      	ldr	r1, [r3, #28]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6a1a      	ldr	r2, [r3, #32]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	430a      	orrs	r2, r1
 8001a58:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2101      	movs	r1, #1
 8001a66:	430a      	orrs	r2, r1
 8001a68:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2241      	movs	r2, #65	; 0x41
 8001a74:	2120      	movs	r1, #32
 8001a76:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2242      	movs	r2, #66	; 0x42
 8001a82:	2100      	movs	r1, #0
 8001a84:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	0018      	movs	r0, r3
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	b002      	add	sp, #8
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	f0ffffff 	.word	0xf0ffffff
 8001a94:	ffff7fff 	.word	0xffff7fff
 8001a98:	02008000 	.word	0x02008000

08001a9c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2241      	movs	r2, #65	; 0x41
 8001aaa:	5c9b      	ldrb	r3, [r3, r2]
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	2b20      	cmp	r3, #32
 8001ab0:	d138      	bne.n	8001b24 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2240      	movs	r2, #64	; 0x40
 8001ab6:	5c9b      	ldrb	r3, [r3, r2]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d101      	bne.n	8001ac0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001abc:	2302      	movs	r3, #2
 8001abe:	e032      	b.n	8001b26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2240      	movs	r2, #64	; 0x40
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2241      	movs	r2, #65	; 0x41
 8001acc:	2124      	movs	r1, #36	; 0x24
 8001ace:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2101      	movs	r1, #1
 8001adc:	438a      	bics	r2, r1
 8001ade:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4911      	ldr	r1, [pc, #68]	; (8001b30 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001aec:	400a      	ands	r2, r1
 8001aee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	6819      	ldr	r1, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	683a      	ldr	r2, [r7, #0]
 8001afc:	430a      	orrs	r2, r1
 8001afe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2241      	movs	r2, #65	; 0x41
 8001b14:	2120      	movs	r1, #32
 8001b16:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2240      	movs	r2, #64	; 0x40
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b20:	2300      	movs	r3, #0
 8001b22:	e000      	b.n	8001b26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001b24:	2302      	movs	r3, #2
  }
}
 8001b26:	0018      	movs	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	b002      	add	sp, #8
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	46c0      	nop			; (mov r8, r8)
 8001b30:	ffffefff 	.word	0xffffefff

08001b34 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2241      	movs	r2, #65	; 0x41
 8001b42:	5c9b      	ldrb	r3, [r3, r2]
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	2b20      	cmp	r3, #32
 8001b48:	d139      	bne.n	8001bbe <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2240      	movs	r2, #64	; 0x40
 8001b4e:	5c9b      	ldrb	r3, [r3, r2]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d101      	bne.n	8001b58 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001b54:	2302      	movs	r3, #2
 8001b56:	e033      	b.n	8001bc0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2240      	movs	r2, #64	; 0x40
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2241      	movs	r2, #65	; 0x41
 8001b64:	2124      	movs	r1, #36	; 0x24
 8001b66:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2101      	movs	r1, #1
 8001b74:	438a      	bics	r2, r1
 8001b76:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	4a11      	ldr	r2, [pc, #68]	; (8001bc8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001b84:	4013      	ands	r3, r2
 8001b86:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	021b      	lsls	r3, r3, #8
 8001b8c:	68fa      	ldr	r2, [r7, #12]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2241      	movs	r2, #65	; 0x41
 8001bae:	2120      	movs	r1, #32
 8001bb0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2240      	movs	r2, #64	; 0x40
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	e000      	b.n	8001bc0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001bbe:	2302      	movs	r3, #2
  }
}
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	b004      	add	sp, #16
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	fffff0ff 	.word	0xfffff0ff

08001bcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b088      	sub	sp, #32
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d102      	bne.n	8001be0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	f000 fb76 	bl	80022cc <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2201      	movs	r2, #1
 8001be6:	4013      	ands	r3, r2
 8001be8:	d100      	bne.n	8001bec <HAL_RCC_OscConfig+0x20>
 8001bea:	e08e      	b.n	8001d0a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001bec:	4bc5      	ldr	r3, [pc, #788]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	220c      	movs	r2, #12
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	2b04      	cmp	r3, #4
 8001bf6:	d00e      	beq.n	8001c16 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001bf8:	4bc2      	ldr	r3, [pc, #776]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	220c      	movs	r2, #12
 8001bfe:	4013      	ands	r3, r2
 8001c00:	2b08      	cmp	r3, #8
 8001c02:	d117      	bne.n	8001c34 <HAL_RCC_OscConfig+0x68>
 8001c04:	4bbf      	ldr	r3, [pc, #764]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c06:	685a      	ldr	r2, [r3, #4]
 8001c08:	23c0      	movs	r3, #192	; 0xc0
 8001c0a:	025b      	lsls	r3, r3, #9
 8001c0c:	401a      	ands	r2, r3
 8001c0e:	2380      	movs	r3, #128	; 0x80
 8001c10:	025b      	lsls	r3, r3, #9
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d10e      	bne.n	8001c34 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c16:	4bbb      	ldr	r3, [pc, #748]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	2380      	movs	r3, #128	; 0x80
 8001c1c:	029b      	lsls	r3, r3, #10
 8001c1e:	4013      	ands	r3, r2
 8001c20:	d100      	bne.n	8001c24 <HAL_RCC_OscConfig+0x58>
 8001c22:	e071      	b.n	8001d08 <HAL_RCC_OscConfig+0x13c>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d000      	beq.n	8001c2e <HAL_RCC_OscConfig+0x62>
 8001c2c:	e06c      	b.n	8001d08 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	f000 fb4c 	bl	80022cc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d107      	bne.n	8001c4c <HAL_RCC_OscConfig+0x80>
 8001c3c:	4bb1      	ldr	r3, [pc, #708]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4bb0      	ldr	r3, [pc, #704]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c42:	2180      	movs	r1, #128	; 0x80
 8001c44:	0249      	lsls	r1, r1, #9
 8001c46:	430a      	orrs	r2, r1
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	e02f      	b.n	8001cac <HAL_RCC_OscConfig+0xe0>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d10c      	bne.n	8001c6e <HAL_RCC_OscConfig+0xa2>
 8001c54:	4bab      	ldr	r3, [pc, #684]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	4baa      	ldr	r3, [pc, #680]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c5a:	49ab      	ldr	r1, [pc, #684]	; (8001f08 <HAL_RCC_OscConfig+0x33c>)
 8001c5c:	400a      	ands	r2, r1
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	4ba8      	ldr	r3, [pc, #672]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	4ba7      	ldr	r3, [pc, #668]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c66:	49a9      	ldr	r1, [pc, #676]	; (8001f0c <HAL_RCC_OscConfig+0x340>)
 8001c68:	400a      	ands	r2, r1
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	e01e      	b.n	8001cac <HAL_RCC_OscConfig+0xe0>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	2b05      	cmp	r3, #5
 8001c74:	d10e      	bne.n	8001c94 <HAL_RCC_OscConfig+0xc8>
 8001c76:	4ba3      	ldr	r3, [pc, #652]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	4ba2      	ldr	r3, [pc, #648]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c7c:	2180      	movs	r1, #128	; 0x80
 8001c7e:	02c9      	lsls	r1, r1, #11
 8001c80:	430a      	orrs	r2, r1
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	4b9f      	ldr	r3, [pc, #636]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4b9e      	ldr	r3, [pc, #632]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c8a:	2180      	movs	r1, #128	; 0x80
 8001c8c:	0249      	lsls	r1, r1, #9
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	e00b      	b.n	8001cac <HAL_RCC_OscConfig+0xe0>
 8001c94:	4b9b      	ldr	r3, [pc, #620]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	4b9a      	ldr	r3, [pc, #616]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001c9a:	499b      	ldr	r1, [pc, #620]	; (8001f08 <HAL_RCC_OscConfig+0x33c>)
 8001c9c:	400a      	ands	r2, r1
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	4b98      	ldr	r3, [pc, #608]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4b97      	ldr	r3, [pc, #604]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001ca6:	4999      	ldr	r1, [pc, #612]	; (8001f0c <HAL_RCC_OscConfig+0x340>)
 8001ca8:	400a      	ands	r2, r1
 8001caa:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d014      	beq.n	8001cde <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb4:	f7ff f850 	bl	8000d58 <HAL_GetTick>
 8001cb8:	0003      	movs	r3, r0
 8001cba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cbc:	e008      	b.n	8001cd0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cbe:	f7ff f84b 	bl	8000d58 <HAL_GetTick>
 8001cc2:	0002      	movs	r2, r0
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	2b64      	cmp	r3, #100	; 0x64
 8001cca:	d901      	bls.n	8001cd0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e2fd      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cd0:	4b8c      	ldr	r3, [pc, #560]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	2380      	movs	r3, #128	; 0x80
 8001cd6:	029b      	lsls	r3, r3, #10
 8001cd8:	4013      	ands	r3, r2
 8001cda:	d0f0      	beq.n	8001cbe <HAL_RCC_OscConfig+0xf2>
 8001cdc:	e015      	b.n	8001d0a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cde:	f7ff f83b 	bl	8000d58 <HAL_GetTick>
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ce8:	f7ff f836 	bl	8000d58 <HAL_GetTick>
 8001cec:	0002      	movs	r2, r0
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b64      	cmp	r3, #100	; 0x64
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e2e8      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cfa:	4b82      	ldr	r3, [pc, #520]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	2380      	movs	r3, #128	; 0x80
 8001d00:	029b      	lsls	r3, r3, #10
 8001d02:	4013      	ands	r3, r2
 8001d04:	d1f0      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x11c>
 8001d06:	e000      	b.n	8001d0a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d08:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2202      	movs	r2, #2
 8001d10:	4013      	ands	r3, r2
 8001d12:	d100      	bne.n	8001d16 <HAL_RCC_OscConfig+0x14a>
 8001d14:	e06c      	b.n	8001df0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001d16:	4b7b      	ldr	r3, [pc, #492]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	220c      	movs	r2, #12
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d00e      	beq.n	8001d3e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d20:	4b78      	ldr	r3, [pc, #480]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	220c      	movs	r2, #12
 8001d26:	4013      	ands	r3, r2
 8001d28:	2b08      	cmp	r3, #8
 8001d2a:	d11f      	bne.n	8001d6c <HAL_RCC_OscConfig+0x1a0>
 8001d2c:	4b75      	ldr	r3, [pc, #468]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001d2e:	685a      	ldr	r2, [r3, #4]
 8001d30:	23c0      	movs	r3, #192	; 0xc0
 8001d32:	025b      	lsls	r3, r3, #9
 8001d34:	401a      	ands	r2, r3
 8001d36:	2380      	movs	r3, #128	; 0x80
 8001d38:	021b      	lsls	r3, r3, #8
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d116      	bne.n	8001d6c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d3e:	4b71      	ldr	r3, [pc, #452]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2202      	movs	r2, #2
 8001d44:	4013      	ands	r3, r2
 8001d46:	d005      	beq.n	8001d54 <HAL_RCC_OscConfig+0x188>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d001      	beq.n	8001d54 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e2bb      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d54:	4b6b      	ldr	r3, [pc, #428]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	22f8      	movs	r2, #248	; 0xf8
 8001d5a:	4393      	bics	r3, r2
 8001d5c:	0019      	movs	r1, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	00da      	lsls	r2, r3, #3
 8001d64:	4b67      	ldr	r3, [pc, #412]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001d66:	430a      	orrs	r2, r1
 8001d68:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d6a:	e041      	b.n	8001df0 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d024      	beq.n	8001dbe <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d74:	4b63      	ldr	r3, [pc, #396]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4b62      	ldr	r3, [pc, #392]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001d7a:	2101      	movs	r1, #1
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d80:	f7fe ffea 	bl	8000d58 <HAL_GetTick>
 8001d84:	0003      	movs	r3, r0
 8001d86:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d88:	e008      	b.n	8001d9c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d8a:	f7fe ffe5 	bl	8000d58 <HAL_GetTick>
 8001d8e:	0002      	movs	r2, r0
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e297      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d9c:	4b59      	ldr	r3, [pc, #356]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2202      	movs	r2, #2
 8001da2:	4013      	ands	r3, r2
 8001da4:	d0f1      	beq.n	8001d8a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001da6:	4b57      	ldr	r3, [pc, #348]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	22f8      	movs	r2, #248	; 0xf8
 8001dac:	4393      	bics	r3, r2
 8001dae:	0019      	movs	r1, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	691b      	ldr	r3, [r3, #16]
 8001db4:	00da      	lsls	r2, r3, #3
 8001db6:	4b53      	ldr	r3, [pc, #332]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001db8:	430a      	orrs	r2, r1
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	e018      	b.n	8001df0 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dbe:	4b51      	ldr	r3, [pc, #324]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	4b50      	ldr	r3, [pc, #320]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	438a      	bics	r2, r1
 8001dc8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dca:	f7fe ffc5 	bl	8000d58 <HAL_GetTick>
 8001dce:	0003      	movs	r3, r0
 8001dd0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dd2:	e008      	b.n	8001de6 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dd4:	f7fe ffc0 	bl	8000d58 <HAL_GetTick>
 8001dd8:	0002      	movs	r2, r0
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e272      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001de6:	4b47      	ldr	r3, [pc, #284]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2202      	movs	r2, #2
 8001dec:	4013      	ands	r3, r2
 8001dee:	d1f1      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2208      	movs	r2, #8
 8001df6:	4013      	ands	r3, r2
 8001df8:	d036      	beq.n	8001e68 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d019      	beq.n	8001e36 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e02:	4b40      	ldr	r3, [pc, #256]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001e04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e06:	4b3f      	ldr	r3, [pc, #252]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001e08:	2101      	movs	r1, #1
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e0e:	f7fe ffa3 	bl	8000d58 <HAL_GetTick>
 8001e12:	0003      	movs	r3, r0
 8001e14:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e16:	e008      	b.n	8001e2a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e18:	f7fe ff9e 	bl	8000d58 <HAL_GetTick>
 8001e1c:	0002      	movs	r2, r0
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e250      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e2a:	4b36      	ldr	r3, [pc, #216]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2e:	2202      	movs	r2, #2
 8001e30:	4013      	ands	r3, r2
 8001e32:	d0f1      	beq.n	8001e18 <HAL_RCC_OscConfig+0x24c>
 8001e34:	e018      	b.n	8001e68 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e36:	4b33      	ldr	r3, [pc, #204]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001e38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e3a:	4b32      	ldr	r3, [pc, #200]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	438a      	bics	r2, r1
 8001e40:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e42:	f7fe ff89 	bl	8000d58 <HAL_GetTick>
 8001e46:	0003      	movs	r3, r0
 8001e48:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e4a:	e008      	b.n	8001e5e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e4c:	f7fe ff84 	bl	8000d58 <HAL_GetTick>
 8001e50:	0002      	movs	r2, r0
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d901      	bls.n	8001e5e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e236      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e5e:	4b29      	ldr	r3, [pc, #164]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e62:	2202      	movs	r2, #2
 8001e64:	4013      	ands	r3, r2
 8001e66:	d1f1      	bne.n	8001e4c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2204      	movs	r2, #4
 8001e6e:	4013      	ands	r3, r2
 8001e70:	d100      	bne.n	8001e74 <HAL_RCC_OscConfig+0x2a8>
 8001e72:	e0b5      	b.n	8001fe0 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e74:	201f      	movs	r0, #31
 8001e76:	183b      	adds	r3, r7, r0
 8001e78:	2200      	movs	r2, #0
 8001e7a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e7c:	4b21      	ldr	r3, [pc, #132]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001e7e:	69da      	ldr	r2, [r3, #28]
 8001e80:	2380      	movs	r3, #128	; 0x80
 8001e82:	055b      	lsls	r3, r3, #21
 8001e84:	4013      	ands	r3, r2
 8001e86:	d110      	bne.n	8001eaa <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e88:	4b1e      	ldr	r3, [pc, #120]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001e8a:	69da      	ldr	r2, [r3, #28]
 8001e8c:	4b1d      	ldr	r3, [pc, #116]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001e8e:	2180      	movs	r1, #128	; 0x80
 8001e90:	0549      	lsls	r1, r1, #21
 8001e92:	430a      	orrs	r2, r1
 8001e94:	61da      	str	r2, [r3, #28]
 8001e96:	4b1b      	ldr	r3, [pc, #108]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001e98:	69da      	ldr	r2, [r3, #28]
 8001e9a:	2380      	movs	r3, #128	; 0x80
 8001e9c:	055b      	lsls	r3, r3, #21
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	60fb      	str	r3, [r7, #12]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001ea4:	183b      	adds	r3, r7, r0
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eaa:	4b19      	ldr	r3, [pc, #100]	; (8001f10 <HAL_RCC_OscConfig+0x344>)
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	2380      	movs	r3, #128	; 0x80
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d11a      	bne.n	8001eec <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eb6:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <HAL_RCC_OscConfig+0x344>)
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	4b15      	ldr	r3, [pc, #84]	; (8001f10 <HAL_RCC_OscConfig+0x344>)
 8001ebc:	2180      	movs	r1, #128	; 0x80
 8001ebe:	0049      	lsls	r1, r1, #1
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ec4:	f7fe ff48 	bl	8000d58 <HAL_GetTick>
 8001ec8:	0003      	movs	r3, r0
 8001eca:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ecc:	e008      	b.n	8001ee0 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ece:	f7fe ff43 	bl	8000d58 <HAL_GetTick>
 8001ed2:	0002      	movs	r2, r0
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	2b64      	cmp	r3, #100	; 0x64
 8001eda:	d901      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e1f5      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ee0:	4b0b      	ldr	r3, [pc, #44]	; (8001f10 <HAL_RCC_OscConfig+0x344>)
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	2380      	movs	r3, #128	; 0x80
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	4013      	ands	r3, r2
 8001eea:	d0f0      	beq.n	8001ece <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d10f      	bne.n	8001f14 <HAL_RCC_OscConfig+0x348>
 8001ef4:	4b03      	ldr	r3, [pc, #12]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001ef6:	6a1a      	ldr	r2, [r3, #32]
 8001ef8:	4b02      	ldr	r3, [pc, #8]	; (8001f04 <HAL_RCC_OscConfig+0x338>)
 8001efa:	2101      	movs	r1, #1
 8001efc:	430a      	orrs	r2, r1
 8001efe:	621a      	str	r2, [r3, #32]
 8001f00:	e036      	b.n	8001f70 <HAL_RCC_OscConfig+0x3a4>
 8001f02:	46c0      	nop			; (mov r8, r8)
 8001f04:	40021000 	.word	0x40021000
 8001f08:	fffeffff 	.word	0xfffeffff
 8001f0c:	fffbffff 	.word	0xfffbffff
 8001f10:	40007000 	.word	0x40007000
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d10c      	bne.n	8001f36 <HAL_RCC_OscConfig+0x36a>
 8001f1c:	4bca      	ldr	r3, [pc, #808]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f1e:	6a1a      	ldr	r2, [r3, #32]
 8001f20:	4bc9      	ldr	r3, [pc, #804]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f22:	2101      	movs	r1, #1
 8001f24:	438a      	bics	r2, r1
 8001f26:	621a      	str	r2, [r3, #32]
 8001f28:	4bc7      	ldr	r3, [pc, #796]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f2a:	6a1a      	ldr	r2, [r3, #32]
 8001f2c:	4bc6      	ldr	r3, [pc, #792]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f2e:	2104      	movs	r1, #4
 8001f30:	438a      	bics	r2, r1
 8001f32:	621a      	str	r2, [r3, #32]
 8001f34:	e01c      	b.n	8001f70 <HAL_RCC_OscConfig+0x3a4>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	2b05      	cmp	r3, #5
 8001f3c:	d10c      	bne.n	8001f58 <HAL_RCC_OscConfig+0x38c>
 8001f3e:	4bc2      	ldr	r3, [pc, #776]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f40:	6a1a      	ldr	r2, [r3, #32]
 8001f42:	4bc1      	ldr	r3, [pc, #772]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f44:	2104      	movs	r1, #4
 8001f46:	430a      	orrs	r2, r1
 8001f48:	621a      	str	r2, [r3, #32]
 8001f4a:	4bbf      	ldr	r3, [pc, #764]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f4c:	6a1a      	ldr	r2, [r3, #32]
 8001f4e:	4bbe      	ldr	r3, [pc, #760]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f50:	2101      	movs	r1, #1
 8001f52:	430a      	orrs	r2, r1
 8001f54:	621a      	str	r2, [r3, #32]
 8001f56:	e00b      	b.n	8001f70 <HAL_RCC_OscConfig+0x3a4>
 8001f58:	4bbb      	ldr	r3, [pc, #748]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f5a:	6a1a      	ldr	r2, [r3, #32]
 8001f5c:	4bba      	ldr	r3, [pc, #744]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f5e:	2101      	movs	r1, #1
 8001f60:	438a      	bics	r2, r1
 8001f62:	621a      	str	r2, [r3, #32]
 8001f64:	4bb8      	ldr	r3, [pc, #736]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f66:	6a1a      	ldr	r2, [r3, #32]
 8001f68:	4bb7      	ldr	r3, [pc, #732]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f6a:	2104      	movs	r1, #4
 8001f6c:	438a      	bics	r2, r1
 8001f6e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d014      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f78:	f7fe feee 	bl	8000d58 <HAL_GetTick>
 8001f7c:	0003      	movs	r3, r0
 8001f7e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f80:	e009      	b.n	8001f96 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f82:	f7fe fee9 	bl	8000d58 <HAL_GetTick>
 8001f86:	0002      	movs	r2, r0
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	4aaf      	ldr	r2, [pc, #700]	; (800224c <HAL_RCC_OscConfig+0x680>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e19a      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f96:	4bac      	ldr	r3, [pc, #688]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001f98:	6a1b      	ldr	r3, [r3, #32]
 8001f9a:	2202      	movs	r2, #2
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d0f0      	beq.n	8001f82 <HAL_RCC_OscConfig+0x3b6>
 8001fa0:	e013      	b.n	8001fca <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fa2:	f7fe fed9 	bl	8000d58 <HAL_GetTick>
 8001fa6:	0003      	movs	r3, r0
 8001fa8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001faa:	e009      	b.n	8001fc0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fac:	f7fe fed4 	bl	8000d58 <HAL_GetTick>
 8001fb0:	0002      	movs	r2, r0
 8001fb2:	69bb      	ldr	r3, [r7, #24]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	4aa5      	ldr	r2, [pc, #660]	; (800224c <HAL_RCC_OscConfig+0x680>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d901      	bls.n	8001fc0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	e185      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fc0:	4ba1      	ldr	r3, [pc, #644]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001fc2:	6a1b      	ldr	r3, [r3, #32]
 8001fc4:	2202      	movs	r2, #2
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	d1f0      	bne.n	8001fac <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001fca:	231f      	movs	r3, #31
 8001fcc:	18fb      	adds	r3, r7, r3
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d105      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fd4:	4b9c      	ldr	r3, [pc, #624]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001fd6:	69da      	ldr	r2, [r3, #28]
 8001fd8:	4b9b      	ldr	r3, [pc, #620]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001fda:	499d      	ldr	r1, [pc, #628]	; (8002250 <HAL_RCC_OscConfig+0x684>)
 8001fdc:	400a      	ands	r2, r1
 8001fde:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2210      	movs	r2, #16
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	d063      	beq.n	80020b2 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	695b      	ldr	r3, [r3, #20]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d12a      	bne.n	8002048 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001ff2:	4b95      	ldr	r3, [pc, #596]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001ff4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ff6:	4b94      	ldr	r3, [pc, #592]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8001ff8:	2104      	movs	r1, #4
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001ffe:	4b92      	ldr	r3, [pc, #584]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002000:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002002:	4b91      	ldr	r3, [pc, #580]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002004:	2101      	movs	r1, #1
 8002006:	430a      	orrs	r2, r1
 8002008:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800200a:	f7fe fea5 	bl	8000d58 <HAL_GetTick>
 800200e:	0003      	movs	r3, r0
 8002010:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002012:	e008      	b.n	8002026 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002014:	f7fe fea0 	bl	8000d58 <HAL_GetTick>
 8002018:	0002      	movs	r2, r0
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e152      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002026:	4b88      	ldr	r3, [pc, #544]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800202a:	2202      	movs	r2, #2
 800202c:	4013      	ands	r3, r2
 800202e:	d0f1      	beq.n	8002014 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002030:	4b85      	ldr	r3, [pc, #532]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002034:	22f8      	movs	r2, #248	; 0xf8
 8002036:	4393      	bics	r3, r2
 8002038:	0019      	movs	r1, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	699b      	ldr	r3, [r3, #24]
 800203e:	00da      	lsls	r2, r3, #3
 8002040:	4b81      	ldr	r3, [pc, #516]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002042:	430a      	orrs	r2, r1
 8002044:	635a      	str	r2, [r3, #52]	; 0x34
 8002046:	e034      	b.n	80020b2 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	695b      	ldr	r3, [r3, #20]
 800204c:	3305      	adds	r3, #5
 800204e:	d111      	bne.n	8002074 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002050:	4b7d      	ldr	r3, [pc, #500]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002052:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002054:	4b7c      	ldr	r3, [pc, #496]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002056:	2104      	movs	r1, #4
 8002058:	438a      	bics	r2, r1
 800205a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800205c:	4b7a      	ldr	r3, [pc, #488]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 800205e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002060:	22f8      	movs	r2, #248	; 0xf8
 8002062:	4393      	bics	r3, r2
 8002064:	0019      	movs	r1, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	699b      	ldr	r3, [r3, #24]
 800206a:	00da      	lsls	r2, r3, #3
 800206c:	4b76      	ldr	r3, [pc, #472]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 800206e:	430a      	orrs	r2, r1
 8002070:	635a      	str	r2, [r3, #52]	; 0x34
 8002072:	e01e      	b.n	80020b2 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002074:	4b74      	ldr	r3, [pc, #464]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002076:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002078:	4b73      	ldr	r3, [pc, #460]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 800207a:	2104      	movs	r1, #4
 800207c:	430a      	orrs	r2, r1
 800207e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002080:	4b71      	ldr	r3, [pc, #452]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002082:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002084:	4b70      	ldr	r3, [pc, #448]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002086:	2101      	movs	r1, #1
 8002088:	438a      	bics	r2, r1
 800208a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800208c:	f7fe fe64 	bl	8000d58 <HAL_GetTick>
 8002090:	0003      	movs	r3, r0
 8002092:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002094:	e008      	b.n	80020a8 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002096:	f7fe fe5f 	bl	8000d58 <HAL_GetTick>
 800209a:	0002      	movs	r2, r0
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d901      	bls.n	80020a8 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e111      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80020a8:	4b67      	ldr	r3, [pc, #412]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 80020aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020ac:	2202      	movs	r2, #2
 80020ae:	4013      	ands	r3, r2
 80020b0:	d1f1      	bne.n	8002096 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2220      	movs	r2, #32
 80020b8:	4013      	ands	r3, r2
 80020ba:	d05c      	beq.n	8002176 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80020bc:	4b62      	ldr	r3, [pc, #392]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	220c      	movs	r2, #12
 80020c2:	4013      	ands	r3, r2
 80020c4:	2b0c      	cmp	r3, #12
 80020c6:	d00e      	beq.n	80020e6 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80020c8:	4b5f      	ldr	r3, [pc, #380]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	220c      	movs	r2, #12
 80020ce:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80020d0:	2b08      	cmp	r3, #8
 80020d2:	d114      	bne.n	80020fe <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80020d4:	4b5c      	ldr	r3, [pc, #368]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 80020d6:	685a      	ldr	r2, [r3, #4]
 80020d8:	23c0      	movs	r3, #192	; 0xc0
 80020da:	025b      	lsls	r3, r3, #9
 80020dc:	401a      	ands	r2, r3
 80020de:	23c0      	movs	r3, #192	; 0xc0
 80020e0:	025b      	lsls	r3, r3, #9
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d10b      	bne.n	80020fe <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80020e6:	4b58      	ldr	r3, [pc, #352]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 80020e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020ea:	2380      	movs	r3, #128	; 0x80
 80020ec:	025b      	lsls	r3, r3, #9
 80020ee:	4013      	ands	r3, r2
 80020f0:	d040      	beq.n	8002174 <HAL_RCC_OscConfig+0x5a8>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6a1b      	ldr	r3, [r3, #32]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d03c      	beq.n	8002174 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e0e6      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d01b      	beq.n	800213e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002106:	4b50      	ldr	r3, [pc, #320]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002108:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800210a:	4b4f      	ldr	r3, [pc, #316]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 800210c:	2180      	movs	r1, #128	; 0x80
 800210e:	0249      	lsls	r1, r1, #9
 8002110:	430a      	orrs	r2, r1
 8002112:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002114:	f7fe fe20 	bl	8000d58 <HAL_GetTick>
 8002118:	0003      	movs	r3, r0
 800211a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800211c:	e008      	b.n	8002130 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800211e:	f7fe fe1b 	bl	8000d58 <HAL_GetTick>
 8002122:	0002      	movs	r2, r0
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d901      	bls.n	8002130 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e0cd      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002130:	4b45      	ldr	r3, [pc, #276]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002132:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002134:	2380      	movs	r3, #128	; 0x80
 8002136:	025b      	lsls	r3, r3, #9
 8002138:	4013      	ands	r3, r2
 800213a:	d0f0      	beq.n	800211e <HAL_RCC_OscConfig+0x552>
 800213c:	e01b      	b.n	8002176 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800213e:	4b42      	ldr	r3, [pc, #264]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002140:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002142:	4b41      	ldr	r3, [pc, #260]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002144:	4943      	ldr	r1, [pc, #268]	; (8002254 <HAL_RCC_OscConfig+0x688>)
 8002146:	400a      	ands	r2, r1
 8002148:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214a:	f7fe fe05 	bl	8000d58 <HAL_GetTick>
 800214e:	0003      	movs	r3, r0
 8002150:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002152:	e008      	b.n	8002166 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002154:	f7fe fe00 	bl	8000d58 <HAL_GetTick>
 8002158:	0002      	movs	r2, r0
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e0b2      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002166:	4b38      	ldr	r3, [pc, #224]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002168:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800216a:	2380      	movs	r3, #128	; 0x80
 800216c:	025b      	lsls	r3, r3, #9
 800216e:	4013      	ands	r3, r2
 8002170:	d1f0      	bne.n	8002154 <HAL_RCC_OscConfig+0x588>
 8002172:	e000      	b.n	8002176 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002174:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217a:	2b00      	cmp	r3, #0
 800217c:	d100      	bne.n	8002180 <HAL_RCC_OscConfig+0x5b4>
 800217e:	e0a4      	b.n	80022ca <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002180:	4b31      	ldr	r3, [pc, #196]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	220c      	movs	r2, #12
 8002186:	4013      	ands	r3, r2
 8002188:	2b08      	cmp	r3, #8
 800218a:	d100      	bne.n	800218e <HAL_RCC_OscConfig+0x5c2>
 800218c:	e078      	b.n	8002280 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002192:	2b02      	cmp	r3, #2
 8002194:	d14c      	bne.n	8002230 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002196:	4b2c      	ldr	r3, [pc, #176]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	4b2b      	ldr	r3, [pc, #172]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 800219c:	492e      	ldr	r1, [pc, #184]	; (8002258 <HAL_RCC_OscConfig+0x68c>)
 800219e:	400a      	ands	r2, r1
 80021a0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a2:	f7fe fdd9 	bl	8000d58 <HAL_GetTick>
 80021a6:	0003      	movs	r3, r0
 80021a8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021ac:	f7fe fdd4 	bl	8000d58 <HAL_GetTick>
 80021b0:	0002      	movs	r2, r0
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e086      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021be:	4b22      	ldr	r3, [pc, #136]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	2380      	movs	r3, #128	; 0x80
 80021c4:	049b      	lsls	r3, r3, #18
 80021c6:	4013      	ands	r3, r2
 80021c8:	d1f0      	bne.n	80021ac <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021ca:	4b1f      	ldr	r3, [pc, #124]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 80021cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ce:	220f      	movs	r2, #15
 80021d0:	4393      	bics	r3, r2
 80021d2:	0019      	movs	r1, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021d8:	4b1b      	ldr	r3, [pc, #108]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 80021da:	430a      	orrs	r2, r1
 80021dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80021de:	4b1a      	ldr	r3, [pc, #104]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	4a1e      	ldr	r2, [pc, #120]	; (800225c <HAL_RCC_OscConfig+0x690>)
 80021e4:	4013      	ands	r3, r2
 80021e6:	0019      	movs	r1, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f0:	431a      	orrs	r2, r3
 80021f2:	4b15      	ldr	r3, [pc, #84]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 80021f4:	430a      	orrs	r2, r1
 80021f6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021f8:	4b13      	ldr	r3, [pc, #76]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	4b12      	ldr	r3, [pc, #72]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 80021fe:	2180      	movs	r1, #128	; 0x80
 8002200:	0449      	lsls	r1, r1, #17
 8002202:	430a      	orrs	r2, r1
 8002204:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002206:	f7fe fda7 	bl	8000d58 <HAL_GetTick>
 800220a:	0003      	movs	r3, r0
 800220c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002210:	f7fe fda2 	bl	8000d58 <HAL_GetTick>
 8002214:	0002      	movs	r2, r0
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e054      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002222:	4b09      	ldr	r3, [pc, #36]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	2380      	movs	r3, #128	; 0x80
 8002228:	049b      	lsls	r3, r3, #18
 800222a:	4013      	ands	r3, r2
 800222c:	d0f0      	beq.n	8002210 <HAL_RCC_OscConfig+0x644>
 800222e:	e04c      	b.n	80022ca <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002230:	4b05      	ldr	r3, [pc, #20]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	4b04      	ldr	r3, [pc, #16]	; (8002248 <HAL_RCC_OscConfig+0x67c>)
 8002236:	4908      	ldr	r1, [pc, #32]	; (8002258 <HAL_RCC_OscConfig+0x68c>)
 8002238:	400a      	ands	r2, r1
 800223a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223c:	f7fe fd8c 	bl	8000d58 <HAL_GetTick>
 8002240:	0003      	movs	r3, r0
 8002242:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002244:	e015      	b.n	8002272 <HAL_RCC_OscConfig+0x6a6>
 8002246:	46c0      	nop			; (mov r8, r8)
 8002248:	40021000 	.word	0x40021000
 800224c:	00001388 	.word	0x00001388
 8002250:	efffffff 	.word	0xefffffff
 8002254:	fffeffff 	.word	0xfffeffff
 8002258:	feffffff 	.word	0xfeffffff
 800225c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002260:	f7fe fd7a 	bl	8000d58 <HAL_GetTick>
 8002264:	0002      	movs	r2, r0
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b02      	cmp	r3, #2
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e02c      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002272:	4b18      	ldr	r3, [pc, #96]	; (80022d4 <HAL_RCC_OscConfig+0x708>)
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	2380      	movs	r3, #128	; 0x80
 8002278:	049b      	lsls	r3, r3, #18
 800227a:	4013      	ands	r3, r2
 800227c:	d1f0      	bne.n	8002260 <HAL_RCC_OscConfig+0x694>
 800227e:	e024      	b.n	80022ca <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e01f      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800228c:	4b11      	ldr	r3, [pc, #68]	; (80022d4 <HAL_RCC_OscConfig+0x708>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002292:	4b10      	ldr	r3, [pc, #64]	; (80022d4 <HAL_RCC_OscConfig+0x708>)
 8002294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002296:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002298:	697a      	ldr	r2, [r7, #20]
 800229a:	23c0      	movs	r3, #192	; 0xc0
 800229c:	025b      	lsls	r3, r3, #9
 800229e:	401a      	ands	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d10e      	bne.n	80022c6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	220f      	movs	r2, #15
 80022ac:	401a      	ands	r2, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d107      	bne.n	80022c6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	23f0      	movs	r3, #240	; 0xf0
 80022ba:	039b      	lsls	r3, r3, #14
 80022bc:	401a      	ands	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d001      	beq.n	80022ca <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e000      	b.n	80022cc <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	0018      	movs	r0, r3
 80022ce:	46bd      	mov	sp, r7
 80022d0:	b008      	add	sp, #32
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40021000 	.word	0x40021000

080022d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e0bf      	b.n	800246c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022ec:	4b61      	ldr	r3, [pc, #388]	; (8002474 <HAL_RCC_ClockConfig+0x19c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2201      	movs	r2, #1
 80022f2:	4013      	ands	r3, r2
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d911      	bls.n	800231e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022fa:	4b5e      	ldr	r3, [pc, #376]	; (8002474 <HAL_RCC_ClockConfig+0x19c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2201      	movs	r2, #1
 8002300:	4393      	bics	r3, r2
 8002302:	0019      	movs	r1, r3
 8002304:	4b5b      	ldr	r3, [pc, #364]	; (8002474 <HAL_RCC_ClockConfig+0x19c>)
 8002306:	683a      	ldr	r2, [r7, #0]
 8002308:	430a      	orrs	r2, r1
 800230a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800230c:	4b59      	ldr	r3, [pc, #356]	; (8002474 <HAL_RCC_ClockConfig+0x19c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2201      	movs	r2, #1
 8002312:	4013      	ands	r3, r2
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	429a      	cmp	r2, r3
 8002318:	d001      	beq.n	800231e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e0a6      	b.n	800246c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2202      	movs	r2, #2
 8002324:	4013      	ands	r3, r2
 8002326:	d015      	beq.n	8002354 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2204      	movs	r2, #4
 800232e:	4013      	ands	r3, r2
 8002330:	d006      	beq.n	8002340 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002332:	4b51      	ldr	r3, [pc, #324]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	4b50      	ldr	r3, [pc, #320]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 8002338:	21e0      	movs	r1, #224	; 0xe0
 800233a:	00c9      	lsls	r1, r1, #3
 800233c:	430a      	orrs	r2, r1
 800233e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002340:	4b4d      	ldr	r3, [pc, #308]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	22f0      	movs	r2, #240	; 0xf0
 8002346:	4393      	bics	r3, r2
 8002348:	0019      	movs	r1, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689a      	ldr	r2, [r3, #8]
 800234e:	4b4a      	ldr	r3, [pc, #296]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 8002350:	430a      	orrs	r2, r1
 8002352:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2201      	movs	r2, #1
 800235a:	4013      	ands	r3, r2
 800235c:	d04c      	beq.n	80023f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d107      	bne.n	8002376 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002366:	4b44      	ldr	r3, [pc, #272]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	2380      	movs	r3, #128	; 0x80
 800236c:	029b      	lsls	r3, r3, #10
 800236e:	4013      	ands	r3, r2
 8002370:	d120      	bne.n	80023b4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e07a      	b.n	800246c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2b02      	cmp	r3, #2
 800237c:	d107      	bne.n	800238e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800237e:	4b3e      	ldr	r3, [pc, #248]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	2380      	movs	r3, #128	; 0x80
 8002384:	049b      	lsls	r3, r3, #18
 8002386:	4013      	ands	r3, r2
 8002388:	d114      	bne.n	80023b4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e06e      	b.n	800246c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	2b03      	cmp	r3, #3
 8002394:	d107      	bne.n	80023a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002396:	4b38      	ldr	r3, [pc, #224]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 8002398:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800239a:	2380      	movs	r3, #128	; 0x80
 800239c:	025b      	lsls	r3, r3, #9
 800239e:	4013      	ands	r3, r2
 80023a0:	d108      	bne.n	80023b4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e062      	b.n	800246c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a6:	4b34      	ldr	r3, [pc, #208]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2202      	movs	r2, #2
 80023ac:	4013      	ands	r3, r2
 80023ae:	d101      	bne.n	80023b4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e05b      	b.n	800246c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023b4:	4b30      	ldr	r3, [pc, #192]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	2203      	movs	r2, #3
 80023ba:	4393      	bics	r3, r2
 80023bc:	0019      	movs	r1, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	4b2d      	ldr	r3, [pc, #180]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 80023c4:	430a      	orrs	r2, r1
 80023c6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023c8:	f7fe fcc6 	bl	8000d58 <HAL_GetTick>
 80023cc:	0003      	movs	r3, r0
 80023ce:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023d0:	e009      	b.n	80023e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023d2:	f7fe fcc1 	bl	8000d58 <HAL_GetTick>
 80023d6:	0002      	movs	r2, r0
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	4a27      	ldr	r2, [pc, #156]	; (800247c <HAL_RCC_ClockConfig+0x1a4>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d901      	bls.n	80023e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e042      	b.n	800246c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023e6:	4b24      	ldr	r3, [pc, #144]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	220c      	movs	r2, #12
 80023ec:	401a      	ands	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d1ec      	bne.n	80023d2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023f8:	4b1e      	ldr	r3, [pc, #120]	; (8002474 <HAL_RCC_ClockConfig+0x19c>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2201      	movs	r2, #1
 80023fe:	4013      	ands	r3, r2
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	429a      	cmp	r2, r3
 8002404:	d211      	bcs.n	800242a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002406:	4b1b      	ldr	r3, [pc, #108]	; (8002474 <HAL_RCC_ClockConfig+0x19c>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2201      	movs	r2, #1
 800240c:	4393      	bics	r3, r2
 800240e:	0019      	movs	r1, r3
 8002410:	4b18      	ldr	r3, [pc, #96]	; (8002474 <HAL_RCC_ClockConfig+0x19c>)
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	430a      	orrs	r2, r1
 8002416:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002418:	4b16      	ldr	r3, [pc, #88]	; (8002474 <HAL_RCC_ClockConfig+0x19c>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2201      	movs	r2, #1
 800241e:	4013      	ands	r3, r2
 8002420:	683a      	ldr	r2, [r7, #0]
 8002422:	429a      	cmp	r2, r3
 8002424:	d001      	beq.n	800242a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e020      	b.n	800246c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2204      	movs	r2, #4
 8002430:	4013      	ands	r3, r2
 8002432:	d009      	beq.n	8002448 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002434:	4b10      	ldr	r3, [pc, #64]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	4a11      	ldr	r2, [pc, #68]	; (8002480 <HAL_RCC_ClockConfig+0x1a8>)
 800243a:	4013      	ands	r3, r2
 800243c:	0019      	movs	r1, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	68da      	ldr	r2, [r3, #12]
 8002442:	4b0d      	ldr	r3, [pc, #52]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 8002444:	430a      	orrs	r2, r1
 8002446:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002448:	f000 f820 	bl	800248c <HAL_RCC_GetSysClockFreq>
 800244c:	0001      	movs	r1, r0
 800244e:	4b0a      	ldr	r3, [pc, #40]	; (8002478 <HAL_RCC_ClockConfig+0x1a0>)
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	091b      	lsrs	r3, r3, #4
 8002454:	220f      	movs	r2, #15
 8002456:	4013      	ands	r3, r2
 8002458:	4a0a      	ldr	r2, [pc, #40]	; (8002484 <HAL_RCC_ClockConfig+0x1ac>)
 800245a:	5cd3      	ldrb	r3, [r2, r3]
 800245c:	000a      	movs	r2, r1
 800245e:	40da      	lsrs	r2, r3
 8002460:	4b09      	ldr	r3, [pc, #36]	; (8002488 <HAL_RCC_ClockConfig+0x1b0>)
 8002462:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002464:	2003      	movs	r0, #3
 8002466:	f7fe fc31 	bl	8000ccc <HAL_InitTick>
  
  return HAL_OK;
 800246a:	2300      	movs	r3, #0
}
 800246c:	0018      	movs	r0, r3
 800246e:	46bd      	mov	sp, r7
 8002470:	b004      	add	sp, #16
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40022000 	.word	0x40022000
 8002478:	40021000 	.word	0x40021000
 800247c:	00001388 	.word	0x00001388
 8002480:	fffff8ff 	.word	0xfffff8ff
 8002484:	08003028 	.word	0x08003028
 8002488:	20000000 	.word	0x20000000

0800248c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800248c:	b590      	push	{r4, r7, lr}
 800248e:	b08f      	sub	sp, #60	; 0x3c
 8002490:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002492:	2314      	movs	r3, #20
 8002494:	18fb      	adds	r3, r7, r3
 8002496:	4a38      	ldr	r2, [pc, #224]	; (8002578 <HAL_RCC_GetSysClockFreq+0xec>)
 8002498:	ca13      	ldmia	r2!, {r0, r1, r4}
 800249a:	c313      	stmia	r3!, {r0, r1, r4}
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80024a0:	1d3b      	adds	r3, r7, #4
 80024a2:	4a36      	ldr	r2, [pc, #216]	; (800257c <HAL_RCC_GetSysClockFreq+0xf0>)
 80024a4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80024a6:	c313      	stmia	r3!, {r0, r1, r4}
 80024a8:	6812      	ldr	r2, [r2, #0]
 80024aa:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024ac:	2300      	movs	r3, #0
 80024ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024b0:	2300      	movs	r3, #0
 80024b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80024b4:	2300      	movs	r3, #0
 80024b6:	637b      	str	r3, [r7, #52]	; 0x34
 80024b8:	2300      	movs	r3, #0
 80024ba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80024bc:	2300      	movs	r3, #0
 80024be:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80024c0:	4b2f      	ldr	r3, [pc, #188]	; (8002580 <HAL_RCC_GetSysClockFreq+0xf4>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024c8:	220c      	movs	r2, #12
 80024ca:	4013      	ands	r3, r2
 80024cc:	2b0c      	cmp	r3, #12
 80024ce:	d047      	beq.n	8002560 <HAL_RCC_GetSysClockFreq+0xd4>
 80024d0:	d849      	bhi.n	8002566 <HAL_RCC_GetSysClockFreq+0xda>
 80024d2:	2b04      	cmp	r3, #4
 80024d4:	d002      	beq.n	80024dc <HAL_RCC_GetSysClockFreq+0x50>
 80024d6:	2b08      	cmp	r3, #8
 80024d8:	d003      	beq.n	80024e2 <HAL_RCC_GetSysClockFreq+0x56>
 80024da:	e044      	b.n	8002566 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024dc:	4b29      	ldr	r3, [pc, #164]	; (8002584 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024de:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80024e0:	e044      	b.n	800256c <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80024e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024e4:	0c9b      	lsrs	r3, r3, #18
 80024e6:	220f      	movs	r2, #15
 80024e8:	4013      	ands	r3, r2
 80024ea:	2214      	movs	r2, #20
 80024ec:	18ba      	adds	r2, r7, r2
 80024ee:	5cd3      	ldrb	r3, [r2, r3]
 80024f0:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80024f2:	4b23      	ldr	r3, [pc, #140]	; (8002580 <HAL_RCC_GetSysClockFreq+0xf4>)
 80024f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f6:	220f      	movs	r2, #15
 80024f8:	4013      	ands	r3, r2
 80024fa:	1d3a      	adds	r2, r7, #4
 80024fc:	5cd3      	ldrb	r3, [r2, r3]
 80024fe:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002500:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002502:	23c0      	movs	r3, #192	; 0xc0
 8002504:	025b      	lsls	r3, r3, #9
 8002506:	401a      	ands	r2, r3
 8002508:	2380      	movs	r3, #128	; 0x80
 800250a:	025b      	lsls	r3, r3, #9
 800250c:	429a      	cmp	r2, r3
 800250e:	d109      	bne.n	8002524 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002510:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002512:	481c      	ldr	r0, [pc, #112]	; (8002584 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002514:	f7fd fdf6 	bl	8000104 <__udivsi3>
 8002518:	0003      	movs	r3, r0
 800251a:	001a      	movs	r2, r3
 800251c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251e:	4353      	muls	r3, r2
 8002520:	637b      	str	r3, [r7, #52]	; 0x34
 8002522:	e01a      	b.n	800255a <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002524:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002526:	23c0      	movs	r3, #192	; 0xc0
 8002528:	025b      	lsls	r3, r3, #9
 800252a:	401a      	ands	r2, r3
 800252c:	23c0      	movs	r3, #192	; 0xc0
 800252e:	025b      	lsls	r3, r3, #9
 8002530:	429a      	cmp	r2, r3
 8002532:	d109      	bne.n	8002548 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002534:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002536:	4814      	ldr	r0, [pc, #80]	; (8002588 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002538:	f7fd fde4 	bl	8000104 <__udivsi3>
 800253c:	0003      	movs	r3, r0
 800253e:	001a      	movs	r2, r3
 8002540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002542:	4353      	muls	r3, r2
 8002544:	637b      	str	r3, [r7, #52]	; 0x34
 8002546:	e008      	b.n	800255a <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002548:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800254a:	480e      	ldr	r0, [pc, #56]	; (8002584 <HAL_RCC_GetSysClockFreq+0xf8>)
 800254c:	f7fd fdda 	bl	8000104 <__udivsi3>
 8002550:	0003      	movs	r3, r0
 8002552:	001a      	movs	r2, r3
 8002554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002556:	4353      	muls	r3, r2
 8002558:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800255a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800255c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800255e:	e005      	b.n	800256c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002560:	4b09      	ldr	r3, [pc, #36]	; (8002588 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002562:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002564:	e002      	b.n	800256c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002566:	4b07      	ldr	r3, [pc, #28]	; (8002584 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002568:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800256a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800256c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800256e:	0018      	movs	r0, r3
 8002570:	46bd      	mov	sp, r7
 8002572:	b00f      	add	sp, #60	; 0x3c
 8002574:	bd90      	pop	{r4, r7, pc}
 8002576:	46c0      	nop			; (mov r8, r8)
 8002578:	08003008 	.word	0x08003008
 800257c:	08003018 	.word	0x08003018
 8002580:	40021000 	.word	0x40021000
 8002584:	007a1200 	.word	0x007a1200
 8002588:	02dc6c00 	.word	0x02dc6c00

0800258c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e0a8      	b.n	80026f0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d109      	bne.n	80025ba <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	2382      	movs	r3, #130	; 0x82
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d009      	beq.n	80025c6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	61da      	str	r2, [r3, #28]
 80025b8:	e005      	b.n	80025c6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	225d      	movs	r2, #93	; 0x5d
 80025d0:	5c9b      	ldrb	r3, [r3, r2]
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d107      	bne.n	80025e8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	225c      	movs	r2, #92	; 0x5c
 80025dc:	2100      	movs	r1, #0
 80025de:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	0018      	movs	r0, r3
 80025e4:	f7fe fa4c 	bl	8000a80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	225d      	movs	r2, #93	; 0x5d
 80025ec:	2102      	movs	r1, #2
 80025ee:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2140      	movs	r1, #64	; 0x40
 80025fc:	438a      	bics	r2, r1
 80025fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	68da      	ldr	r2, [r3, #12]
 8002604:	23e0      	movs	r3, #224	; 0xe0
 8002606:	00db      	lsls	r3, r3, #3
 8002608:	429a      	cmp	r2, r3
 800260a:	d902      	bls.n	8002612 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800260c:	2300      	movs	r3, #0
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	e002      	b.n	8002618 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002612:	2380      	movs	r3, #128	; 0x80
 8002614:	015b      	lsls	r3, r3, #5
 8002616:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	23f0      	movs	r3, #240	; 0xf0
 800261e:	011b      	lsls	r3, r3, #4
 8002620:	429a      	cmp	r2, r3
 8002622:	d008      	beq.n	8002636 <HAL_SPI_Init+0xaa>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	68da      	ldr	r2, [r3, #12]
 8002628:	23e0      	movs	r3, #224	; 0xe0
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	429a      	cmp	r2, r3
 800262e:	d002      	beq.n	8002636 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	2382      	movs	r3, #130	; 0x82
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	401a      	ands	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6899      	ldr	r1, [r3, #8]
 8002644:	2384      	movs	r3, #132	; 0x84
 8002646:	021b      	lsls	r3, r3, #8
 8002648:	400b      	ands	r3, r1
 800264a:	431a      	orrs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	2102      	movs	r1, #2
 8002652:	400b      	ands	r3, r1
 8002654:	431a      	orrs	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	2101      	movs	r1, #1
 800265c:	400b      	ands	r3, r1
 800265e:	431a      	orrs	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6999      	ldr	r1, [r3, #24]
 8002664:	2380      	movs	r3, #128	; 0x80
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	400b      	ands	r3, r1
 800266a:	431a      	orrs	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	2138      	movs	r1, #56	; 0x38
 8002672:	400b      	ands	r3, r1
 8002674:	431a      	orrs	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	2180      	movs	r1, #128	; 0x80
 800267c:	400b      	ands	r3, r1
 800267e:	431a      	orrs	r2, r3
 8002680:	0011      	movs	r1, r2
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002686:	2380      	movs	r3, #128	; 0x80
 8002688:	019b      	lsls	r3, r3, #6
 800268a:	401a      	ands	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	699b      	ldr	r3, [r3, #24]
 8002698:	0c1b      	lsrs	r3, r3, #16
 800269a:	2204      	movs	r2, #4
 800269c:	401a      	ands	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a2:	2110      	movs	r1, #16
 80026a4:	400b      	ands	r3, r1
 80026a6:	431a      	orrs	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ac:	2108      	movs	r1, #8
 80026ae:	400b      	ands	r3, r1
 80026b0:	431a      	orrs	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	68d9      	ldr	r1, [r3, #12]
 80026b6:	23f0      	movs	r3, #240	; 0xf0
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	400b      	ands	r3, r1
 80026bc:	431a      	orrs	r2, r3
 80026be:	0011      	movs	r1, r2
 80026c0:	68fa      	ldr	r2, [r7, #12]
 80026c2:	2380      	movs	r3, #128	; 0x80
 80026c4:	015b      	lsls	r3, r3, #5
 80026c6:	401a      	ands	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	430a      	orrs	r2, r1
 80026ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	69da      	ldr	r2, [r3, #28]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4907      	ldr	r1, [pc, #28]	; (80026f8 <HAL_SPI_Init+0x16c>)
 80026dc:	400a      	ands	r2, r1
 80026de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	225d      	movs	r2, #93	; 0x5d
 80026ea:	2101      	movs	r1, #1
 80026ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026ee:	2300      	movs	r3, #0
}
 80026f0:	0018      	movs	r0, r3
 80026f2:	46bd      	mov	sp, r7
 80026f4:	b004      	add	sp, #16
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	fffff7ff 	.word	0xfffff7ff

080026fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e042      	b.n	8002794 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	223d      	movs	r2, #61	; 0x3d
 8002712:	5c9b      	ldrb	r3, [r3, r2]
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d107      	bne.n	800272a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	223c      	movs	r2, #60	; 0x3c
 800271e:	2100      	movs	r1, #0
 8002720:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	0018      	movs	r0, r3
 8002726:	f7fe f9f7 	bl	8000b18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	223d      	movs	r2, #61	; 0x3d
 800272e:	2102      	movs	r1, #2
 8002730:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	3304      	adds	r3, #4
 800273a:	0019      	movs	r1, r3
 800273c:	0010      	movs	r0, r2
 800273e:	f000 f8f3 	bl	8002928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2246      	movs	r2, #70	; 0x46
 8002746:	2101      	movs	r1, #1
 8002748:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	223e      	movs	r2, #62	; 0x3e
 800274e:	2101      	movs	r1, #1
 8002750:	5499      	strb	r1, [r3, r2]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	223f      	movs	r2, #63	; 0x3f
 8002756:	2101      	movs	r1, #1
 8002758:	5499      	strb	r1, [r3, r2]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2240      	movs	r2, #64	; 0x40
 800275e:	2101      	movs	r1, #1
 8002760:	5499      	strb	r1, [r3, r2]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2241      	movs	r2, #65	; 0x41
 8002766:	2101      	movs	r1, #1
 8002768:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2242      	movs	r2, #66	; 0x42
 800276e:	2101      	movs	r1, #1
 8002770:	5499      	strb	r1, [r3, r2]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2243      	movs	r2, #67	; 0x43
 8002776:	2101      	movs	r1, #1
 8002778:	5499      	strb	r1, [r3, r2]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2244      	movs	r2, #68	; 0x44
 800277e:	2101      	movs	r1, #1
 8002780:	5499      	strb	r1, [r3, r2]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2245      	movs	r2, #69	; 0x45
 8002786:	2101      	movs	r1, #1
 8002788:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	223d      	movs	r2, #61	; 0x3d
 800278e:	2101      	movs	r1, #1
 8002790:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002792:	2300      	movs	r3, #0
}
 8002794:	0018      	movs	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	b002      	add	sp, #8
 800279a:	bd80      	pop	{r7, pc}

0800279c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027a8:	2317      	movs	r3, #23
 80027aa:	18fb      	adds	r3, r7, r3
 80027ac:	2200      	movs	r2, #0
 80027ae:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	223c      	movs	r2, #60	; 0x3c
 80027b4:	5c9b      	ldrb	r3, [r3, r2]
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_TIM_PWM_ConfigChannel+0x22>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e0ad      	b.n	800291a <HAL_TIM_PWM_ConfigChannel+0x17e>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	223c      	movs	r2, #60	; 0x3c
 80027c2:	2101      	movs	r1, #1
 80027c4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b0c      	cmp	r3, #12
 80027ca:	d100      	bne.n	80027ce <HAL_TIM_PWM_ConfigChannel+0x32>
 80027cc:	e076      	b.n	80028bc <HAL_TIM_PWM_ConfigChannel+0x120>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2b0c      	cmp	r3, #12
 80027d2:	d900      	bls.n	80027d6 <HAL_TIM_PWM_ConfigChannel+0x3a>
 80027d4:	e095      	b.n	8002902 <HAL_TIM_PWM_ConfigChannel+0x166>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2b08      	cmp	r3, #8
 80027da:	d04e      	beq.n	800287a <HAL_TIM_PWM_ConfigChannel+0xde>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2b08      	cmp	r3, #8
 80027e0:	d900      	bls.n	80027e4 <HAL_TIM_PWM_ConfigChannel+0x48>
 80027e2:	e08e      	b.n	8002902 <HAL_TIM_PWM_ConfigChannel+0x166>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <HAL_TIM_PWM_ConfigChannel+0x56>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2b04      	cmp	r3, #4
 80027ee:	d021      	beq.n	8002834 <HAL_TIM_PWM_ConfigChannel+0x98>
 80027f0:	e087      	b.n	8002902 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68ba      	ldr	r2, [r7, #8]
 80027f8:	0011      	movs	r1, r2
 80027fa:	0018      	movs	r0, r3
 80027fc:	f000 f914 	bl	8002a28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	699a      	ldr	r2, [r3, #24]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2108      	movs	r1, #8
 800280c:	430a      	orrs	r2, r1
 800280e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	699a      	ldr	r2, [r3, #24]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2104      	movs	r1, #4
 800281c:	438a      	bics	r2, r1
 800281e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6999      	ldr	r1, [r3, #24]
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	691a      	ldr	r2, [r3, #16]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	430a      	orrs	r2, r1
 8002830:	619a      	str	r2, [r3, #24]
      break;
 8002832:	e06b      	b.n	800290c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68ba      	ldr	r2, [r7, #8]
 800283a:	0011      	movs	r1, r2
 800283c:	0018      	movs	r0, r3
 800283e:	f000 f97b 	bl	8002b38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	699a      	ldr	r2, [r3, #24]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2180      	movs	r1, #128	; 0x80
 800284e:	0109      	lsls	r1, r1, #4
 8002850:	430a      	orrs	r2, r1
 8002852:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	699a      	ldr	r2, [r3, #24]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4931      	ldr	r1, [pc, #196]	; (8002924 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002860:	400a      	ands	r2, r1
 8002862:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6999      	ldr	r1, [r3, #24]
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	021a      	lsls	r2, r3, #8
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	430a      	orrs	r2, r1
 8002876:	619a      	str	r2, [r3, #24]
      break;
 8002878:	e048      	b.n	800290c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68ba      	ldr	r2, [r7, #8]
 8002880:	0011      	movs	r1, r2
 8002882:	0018      	movs	r0, r3
 8002884:	f000 f9dc 	bl	8002c40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	69da      	ldr	r2, [r3, #28]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2108      	movs	r1, #8
 8002894:	430a      	orrs	r2, r1
 8002896:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	69da      	ldr	r2, [r3, #28]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2104      	movs	r1, #4
 80028a4:	438a      	bics	r2, r1
 80028a6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	69d9      	ldr	r1, [r3, #28]
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	691a      	ldr	r2, [r3, #16]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	430a      	orrs	r2, r1
 80028b8:	61da      	str	r2, [r3, #28]
      break;
 80028ba:	e027      	b.n	800290c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68ba      	ldr	r2, [r7, #8]
 80028c2:	0011      	movs	r1, r2
 80028c4:	0018      	movs	r0, r3
 80028c6:	f000 fa41 	bl	8002d4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	69da      	ldr	r2, [r3, #28]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2180      	movs	r1, #128	; 0x80
 80028d6:	0109      	lsls	r1, r1, #4
 80028d8:	430a      	orrs	r2, r1
 80028da:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	69da      	ldr	r2, [r3, #28]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	490f      	ldr	r1, [pc, #60]	; (8002924 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80028e8:	400a      	ands	r2, r1
 80028ea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	69d9      	ldr	r1, [r3, #28]
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	021a      	lsls	r2, r3, #8
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	430a      	orrs	r2, r1
 80028fe:	61da      	str	r2, [r3, #28]
      break;
 8002900:	e004      	b.n	800290c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002902:	2317      	movs	r3, #23
 8002904:	18fb      	adds	r3, r7, r3
 8002906:	2201      	movs	r2, #1
 8002908:	701a      	strb	r2, [r3, #0]
      break;
 800290a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	223c      	movs	r2, #60	; 0x3c
 8002910:	2100      	movs	r1, #0
 8002912:	5499      	strb	r1, [r3, r2]

  return status;
 8002914:	2317      	movs	r3, #23
 8002916:	18fb      	adds	r3, r7, r3
 8002918:	781b      	ldrb	r3, [r3, #0]
}
 800291a:	0018      	movs	r0, r3
 800291c:	46bd      	mov	sp, r7
 800291e:	b006      	add	sp, #24
 8002920:	bd80      	pop	{r7, pc}
 8002922:	46c0      	nop			; (mov r8, r8)
 8002924:	fffffbff 	.word	0xfffffbff

08002928 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4a34      	ldr	r2, [pc, #208]	; (8002a0c <TIM_Base_SetConfig+0xe4>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d008      	beq.n	8002952 <TIM_Base_SetConfig+0x2a>
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	2380      	movs	r3, #128	; 0x80
 8002944:	05db      	lsls	r3, r3, #23
 8002946:	429a      	cmp	r2, r3
 8002948:	d003      	beq.n	8002952 <TIM_Base_SetConfig+0x2a>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a30      	ldr	r2, [pc, #192]	; (8002a10 <TIM_Base_SetConfig+0xe8>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d108      	bne.n	8002964 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2270      	movs	r2, #112	; 0x70
 8002956:	4393      	bics	r3, r2
 8002958:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	4313      	orrs	r3, r2
 8002962:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a29      	ldr	r2, [pc, #164]	; (8002a0c <TIM_Base_SetConfig+0xe4>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d018      	beq.n	800299e <TIM_Base_SetConfig+0x76>
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	2380      	movs	r3, #128	; 0x80
 8002970:	05db      	lsls	r3, r3, #23
 8002972:	429a      	cmp	r2, r3
 8002974:	d013      	beq.n	800299e <TIM_Base_SetConfig+0x76>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4a25      	ldr	r2, [pc, #148]	; (8002a10 <TIM_Base_SetConfig+0xe8>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d00f      	beq.n	800299e <TIM_Base_SetConfig+0x76>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a24      	ldr	r2, [pc, #144]	; (8002a14 <TIM_Base_SetConfig+0xec>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d00b      	beq.n	800299e <TIM_Base_SetConfig+0x76>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a23      	ldr	r2, [pc, #140]	; (8002a18 <TIM_Base_SetConfig+0xf0>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d007      	beq.n	800299e <TIM_Base_SetConfig+0x76>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a22      	ldr	r2, [pc, #136]	; (8002a1c <TIM_Base_SetConfig+0xf4>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d003      	beq.n	800299e <TIM_Base_SetConfig+0x76>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a21      	ldr	r2, [pc, #132]	; (8002a20 <TIM_Base_SetConfig+0xf8>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d108      	bne.n	80029b0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	4a20      	ldr	r2, [pc, #128]	; (8002a24 <TIM_Base_SetConfig+0xfc>)
 80029a2:	4013      	ands	r3, r2
 80029a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	68fa      	ldr	r2, [r7, #12]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2280      	movs	r2, #128	; 0x80
 80029b4:	4393      	bics	r3, r2
 80029b6:	001a      	movs	r2, r3
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	695b      	ldr	r3, [r3, #20]
 80029bc:	4313      	orrs	r3, r2
 80029be:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	68fa      	ldr	r2, [r7, #12]
 80029c4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	689a      	ldr	r2, [r3, #8]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a0c      	ldr	r2, [pc, #48]	; (8002a0c <TIM_Base_SetConfig+0xe4>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d00b      	beq.n	80029f6 <TIM_Base_SetConfig+0xce>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a0d      	ldr	r2, [pc, #52]	; (8002a18 <TIM_Base_SetConfig+0xf0>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d007      	beq.n	80029f6 <TIM_Base_SetConfig+0xce>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a0c      	ldr	r2, [pc, #48]	; (8002a1c <TIM_Base_SetConfig+0xf4>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d003      	beq.n	80029f6 <TIM_Base_SetConfig+0xce>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a0b      	ldr	r2, [pc, #44]	; (8002a20 <TIM_Base_SetConfig+0xf8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d103      	bne.n	80029fe <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	691a      	ldr	r2, [r3, #16]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	615a      	str	r2, [r3, #20]
}
 8002a04:	46c0      	nop			; (mov r8, r8)
 8002a06:	46bd      	mov	sp, r7
 8002a08:	b004      	add	sp, #16
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	40012c00 	.word	0x40012c00
 8002a10:	40000400 	.word	0x40000400
 8002a14:	40002000 	.word	0x40002000
 8002a18:	40014000 	.word	0x40014000
 8002a1c:	40014400 	.word	0x40014400
 8002a20:	40014800 	.word	0x40014800
 8002a24:	fffffcff 	.word	0xfffffcff

08002a28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a1b      	ldr	r3, [r3, #32]
 8002a36:	2201      	movs	r2, #1
 8002a38:	4393      	bics	r3, r2
 8002a3a:	001a      	movs	r2, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a1b      	ldr	r3, [r3, #32]
 8002a44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2270      	movs	r2, #112	; 0x70
 8002a56:	4393      	bics	r3, r2
 8002a58:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2203      	movs	r2, #3
 8002a5e:	4393      	bics	r3, r2
 8002a60:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68fa      	ldr	r2, [r7, #12]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	2202      	movs	r2, #2
 8002a70:	4393      	bics	r3, r2
 8002a72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	697a      	ldr	r2, [r7, #20]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a27      	ldr	r2, [pc, #156]	; (8002b20 <TIM_OC1_SetConfig+0xf8>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d00b      	beq.n	8002a9e <TIM_OC1_SetConfig+0x76>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a26      	ldr	r2, [pc, #152]	; (8002b24 <TIM_OC1_SetConfig+0xfc>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d007      	beq.n	8002a9e <TIM_OC1_SetConfig+0x76>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a25      	ldr	r2, [pc, #148]	; (8002b28 <TIM_OC1_SetConfig+0x100>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d003      	beq.n	8002a9e <TIM_OC1_SetConfig+0x76>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a24      	ldr	r2, [pc, #144]	; (8002b2c <TIM_OC1_SetConfig+0x104>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d10c      	bne.n	8002ab8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	2208      	movs	r2, #8
 8002aa2:	4393      	bics	r3, r2
 8002aa4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	2204      	movs	r2, #4
 8002ab4:	4393      	bics	r3, r2
 8002ab6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a19      	ldr	r2, [pc, #100]	; (8002b20 <TIM_OC1_SetConfig+0xf8>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d00b      	beq.n	8002ad8 <TIM_OC1_SetConfig+0xb0>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4a18      	ldr	r2, [pc, #96]	; (8002b24 <TIM_OC1_SetConfig+0xfc>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d007      	beq.n	8002ad8 <TIM_OC1_SetConfig+0xb0>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a17      	ldr	r2, [pc, #92]	; (8002b28 <TIM_OC1_SetConfig+0x100>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d003      	beq.n	8002ad8 <TIM_OC1_SetConfig+0xb0>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a16      	ldr	r2, [pc, #88]	; (8002b2c <TIM_OC1_SetConfig+0x104>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d111      	bne.n	8002afc <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	4a15      	ldr	r2, [pc, #84]	; (8002b30 <TIM_OC1_SetConfig+0x108>)
 8002adc:	4013      	ands	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	4a14      	ldr	r2, [pc, #80]	; (8002b34 <TIM_OC1_SetConfig+0x10c>)
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	695b      	ldr	r3, [r3, #20]
 8002aec:	693a      	ldr	r2, [r7, #16]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	699b      	ldr	r3, [r3, #24]
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68fa      	ldr	r2, [r7, #12]
 8002b06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685a      	ldr	r2, [r3, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	621a      	str	r2, [r3, #32]
}
 8002b16:	46c0      	nop			; (mov r8, r8)
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	b006      	add	sp, #24
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	46c0      	nop			; (mov r8, r8)
 8002b20:	40012c00 	.word	0x40012c00
 8002b24:	40014000 	.word	0x40014000
 8002b28:	40014400 	.word	0x40014400
 8002b2c:	40014800 	.word	0x40014800
 8002b30:	fffffeff 	.word	0xfffffeff
 8002b34:	fffffdff 	.word	0xfffffdff

08002b38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	2210      	movs	r2, #16
 8002b48:	4393      	bics	r3, r2
 8002b4a:	001a      	movs	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a1b      	ldr	r3, [r3, #32]
 8002b54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	4a2e      	ldr	r2, [pc, #184]	; (8002c20 <TIM_OC2_SetConfig+0xe8>)
 8002b66:	4013      	ands	r3, r2
 8002b68:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	4a2d      	ldr	r2, [pc, #180]	; (8002c24 <TIM_OC2_SetConfig+0xec>)
 8002b6e:	4013      	ands	r3, r2
 8002b70:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	021b      	lsls	r3, r3, #8
 8002b78:	68fa      	ldr	r2, [r7, #12]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	2220      	movs	r2, #32
 8002b82:	4393      	bics	r3, r2
 8002b84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	011b      	lsls	r3, r3, #4
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a24      	ldr	r2, [pc, #144]	; (8002c28 <TIM_OC2_SetConfig+0xf0>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d10d      	bne.n	8002bb6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	2280      	movs	r2, #128	; 0x80
 8002b9e:	4393      	bics	r3, r2
 8002ba0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	011b      	lsls	r3, r3, #4
 8002ba8:	697a      	ldr	r2, [r7, #20]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	2240      	movs	r2, #64	; 0x40
 8002bb2:	4393      	bics	r3, r2
 8002bb4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a1b      	ldr	r2, [pc, #108]	; (8002c28 <TIM_OC2_SetConfig+0xf0>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d00b      	beq.n	8002bd6 <TIM_OC2_SetConfig+0x9e>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a1a      	ldr	r2, [pc, #104]	; (8002c2c <TIM_OC2_SetConfig+0xf4>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d007      	beq.n	8002bd6 <TIM_OC2_SetConfig+0x9e>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a19      	ldr	r2, [pc, #100]	; (8002c30 <TIM_OC2_SetConfig+0xf8>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d003      	beq.n	8002bd6 <TIM_OC2_SetConfig+0x9e>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a18      	ldr	r2, [pc, #96]	; (8002c34 <TIM_OC2_SetConfig+0xfc>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d113      	bne.n	8002bfe <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	4a17      	ldr	r2, [pc, #92]	; (8002c38 <TIM_OC2_SetConfig+0x100>)
 8002bda:	4013      	ands	r3, r2
 8002bdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	4a16      	ldr	r2, [pc, #88]	; (8002c3c <TIM_OC2_SetConfig+0x104>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	693a      	ldr	r2, [r7, #16]
 8002c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	697a      	ldr	r2, [r7, #20]
 8002c16:	621a      	str	r2, [r3, #32]
}
 8002c18:	46c0      	nop			; (mov r8, r8)
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	b006      	add	sp, #24
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	ffff8fff 	.word	0xffff8fff
 8002c24:	fffffcff 	.word	0xfffffcff
 8002c28:	40012c00 	.word	0x40012c00
 8002c2c:	40014000 	.word	0x40014000
 8002c30:	40014400 	.word	0x40014400
 8002c34:	40014800 	.word	0x40014800
 8002c38:	fffffbff 	.word	0xfffffbff
 8002c3c:	fffff7ff 	.word	0xfffff7ff

08002c40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
 8002c4e:	4a35      	ldr	r2, [pc, #212]	; (8002d24 <TIM_OC3_SetConfig+0xe4>)
 8002c50:	401a      	ands	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a1b      	ldr	r3, [r3, #32]
 8002c5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2270      	movs	r2, #112	; 0x70
 8002c6c:	4393      	bics	r3, r2
 8002c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2203      	movs	r2, #3
 8002c74:	4393      	bics	r3, r2
 8002c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	4a28      	ldr	r2, [pc, #160]	; (8002d28 <TIM_OC3_SetConfig+0xe8>)
 8002c86:	4013      	ands	r3, r2
 8002c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	021b      	lsls	r3, r3, #8
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a24      	ldr	r2, [pc, #144]	; (8002d2c <TIM_OC3_SetConfig+0xec>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d10d      	bne.n	8002cba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	4a23      	ldr	r2, [pc, #140]	; (8002d30 <TIM_OC3_SetConfig+0xf0>)
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	021b      	lsls	r3, r3, #8
 8002cac:	697a      	ldr	r2, [r7, #20]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	4a1f      	ldr	r2, [pc, #124]	; (8002d34 <TIM_OC3_SetConfig+0xf4>)
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a1b      	ldr	r2, [pc, #108]	; (8002d2c <TIM_OC3_SetConfig+0xec>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d00b      	beq.n	8002cda <TIM_OC3_SetConfig+0x9a>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a1c      	ldr	r2, [pc, #112]	; (8002d38 <TIM_OC3_SetConfig+0xf8>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d007      	beq.n	8002cda <TIM_OC3_SetConfig+0x9a>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a1b      	ldr	r2, [pc, #108]	; (8002d3c <TIM_OC3_SetConfig+0xfc>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d003      	beq.n	8002cda <TIM_OC3_SetConfig+0x9a>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a1a      	ldr	r2, [pc, #104]	; (8002d40 <TIM_OC3_SetConfig+0x100>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d113      	bne.n	8002d02 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	4a19      	ldr	r2, [pc, #100]	; (8002d44 <TIM_OC3_SetConfig+0x104>)
 8002cde:	4013      	ands	r3, r2
 8002ce0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	4a18      	ldr	r2, [pc, #96]	; (8002d48 <TIM_OC3_SetConfig+0x108>)
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	011b      	lsls	r3, r3, #4
 8002cf0:	693a      	ldr	r2, [r7, #16]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	011b      	lsls	r3, r3, #4
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	693a      	ldr	r2, [r7, #16]
 8002d06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68fa      	ldr	r2, [r7, #12]
 8002d0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	685a      	ldr	r2, [r3, #4]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	697a      	ldr	r2, [r7, #20]
 8002d1a:	621a      	str	r2, [r3, #32]
}
 8002d1c:	46c0      	nop			; (mov r8, r8)
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	b006      	add	sp, #24
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	fffffeff 	.word	0xfffffeff
 8002d28:	fffffdff 	.word	0xfffffdff
 8002d2c:	40012c00 	.word	0x40012c00
 8002d30:	fffff7ff 	.word	0xfffff7ff
 8002d34:	fffffbff 	.word	0xfffffbff
 8002d38:	40014000 	.word	0x40014000
 8002d3c:	40014400 	.word	0x40014400
 8002d40:	40014800 	.word	0x40014800
 8002d44:	ffffefff 	.word	0xffffefff
 8002d48:	ffffdfff 	.word	0xffffdfff

08002d4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	4a28      	ldr	r2, [pc, #160]	; (8002dfc <TIM_OC4_SetConfig+0xb0>)
 8002d5c:	401a      	ands	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	4a22      	ldr	r2, [pc, #136]	; (8002e00 <TIM_OC4_SetConfig+0xb4>)
 8002d78:	4013      	ands	r3, r2
 8002d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	4a21      	ldr	r2, [pc, #132]	; (8002e04 <TIM_OC4_SetConfig+0xb8>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	021b      	lsls	r3, r3, #8
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	4a1d      	ldr	r2, [pc, #116]	; (8002e08 <TIM_OC4_SetConfig+0xbc>)
 8002d94:	4013      	ands	r3, r2
 8002d96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	031b      	lsls	r3, r3, #12
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	4a19      	ldr	r2, [pc, #100]	; (8002e0c <TIM_OC4_SetConfig+0xc0>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d00b      	beq.n	8002dc4 <TIM_OC4_SetConfig+0x78>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a18      	ldr	r2, [pc, #96]	; (8002e10 <TIM_OC4_SetConfig+0xc4>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d007      	beq.n	8002dc4 <TIM_OC4_SetConfig+0x78>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a17      	ldr	r2, [pc, #92]	; (8002e14 <TIM_OC4_SetConfig+0xc8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d003      	beq.n	8002dc4 <TIM_OC4_SetConfig+0x78>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a16      	ldr	r2, [pc, #88]	; (8002e18 <TIM_OC4_SetConfig+0xcc>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d109      	bne.n	8002dd8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	4a15      	ldr	r2, [pc, #84]	; (8002e1c <TIM_OC4_SetConfig+0xd0>)
 8002dc8:	4013      	ands	r3, r2
 8002dca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	695b      	ldr	r3, [r3, #20]
 8002dd0:	019b      	lsls	r3, r3, #6
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	68fa      	ldr	r2, [r7, #12]
 8002de2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685a      	ldr	r2, [r3, #4]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	621a      	str	r2, [r3, #32]
}
 8002df2:	46c0      	nop			; (mov r8, r8)
 8002df4:	46bd      	mov	sp, r7
 8002df6:	b006      	add	sp, #24
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	46c0      	nop			; (mov r8, r8)
 8002dfc:	ffffefff 	.word	0xffffefff
 8002e00:	ffff8fff 	.word	0xffff8fff
 8002e04:	fffffcff 	.word	0xfffffcff
 8002e08:	ffffdfff 	.word	0xffffdfff
 8002e0c:	40012c00 	.word	0x40012c00
 8002e10:	40014000 	.word	0x40014000
 8002e14:	40014400 	.word	0x40014400
 8002e18:	40014800 	.word	0x40014800
 8002e1c:	ffffbfff 	.word	0xffffbfff

08002e20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	223c      	movs	r2, #60	; 0x3c
 8002e2e:	5c9b      	ldrb	r3, [r3, r2]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d101      	bne.n	8002e38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e34:	2302      	movs	r3, #2
 8002e36:	e047      	b.n	8002ec8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	223c      	movs	r2, #60	; 0x3c
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	223d      	movs	r2, #61	; 0x3d
 8002e44:	2102      	movs	r1, #2
 8002e46:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2270      	movs	r2, #112	; 0x70
 8002e5c:	4393      	bics	r3, r2
 8002e5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68fa      	ldr	r2, [r7, #12]
 8002e70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a16      	ldr	r2, [pc, #88]	; (8002ed0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d00f      	beq.n	8002e9c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	2380      	movs	r3, #128	; 0x80
 8002e82:	05db      	lsls	r3, r3, #23
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d009      	beq.n	8002e9c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a11      	ldr	r2, [pc, #68]	; (8002ed4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d004      	beq.n	8002e9c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a10      	ldr	r2, [pc, #64]	; (8002ed8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d10c      	bne.n	8002eb6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	2280      	movs	r2, #128	; 0x80
 8002ea0:	4393      	bics	r3, r2
 8002ea2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	223d      	movs	r2, #61	; 0x3d
 8002eba:	2101      	movs	r1, #1
 8002ebc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	223c      	movs	r2, #60	; 0x3c
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	0018      	movs	r0, r3
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	b004      	add	sp, #16
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	40012c00 	.word	0x40012c00
 8002ed4:	40000400 	.word	0x40000400
 8002ed8:	40014000 	.word	0x40014000

08002edc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	223c      	movs	r2, #60	; 0x3c
 8002eee:	5c9b      	ldrb	r3, [r3, r2]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d101      	bne.n	8002ef8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	e03e      	b.n	8002f76 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	223c      	movs	r2, #60	; 0x3c
 8002efc:	2101      	movs	r1, #1
 8002efe:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	22ff      	movs	r2, #255	; 0xff
 8002f04:	4393      	bics	r3, r2
 8002f06:	001a      	movs	r2, r3
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4a1b      	ldr	r2, [pc, #108]	; (8002f80 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002f14:	401a      	ands	r2, r3
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	4a18      	ldr	r2, [pc, #96]	; (8002f84 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002f22:	401a      	ands	r2, r3
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4a16      	ldr	r2, [pc, #88]	; (8002f88 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002f30:	401a      	ands	r2, r3
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	4a13      	ldr	r2, [pc, #76]	; (8002f8c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002f3e:	401a      	ands	r2, r3
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	4a11      	ldr	r2, [pc, #68]	; (8002f90 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8002f4c:	401a      	ands	r2, r3
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	4a0e      	ldr	r2, [pc, #56]	; (8002f94 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002f5a:	401a      	ands	r2, r3
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	69db      	ldr	r3, [r3, #28]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	68fa      	ldr	r2, [r7, #12]
 8002f6a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	223c      	movs	r2, #60	; 0x3c
 8002f70:	2100      	movs	r1, #0
 8002f72:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	0018      	movs	r0, r3
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	b004      	add	sp, #16
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	46c0      	nop			; (mov r8, r8)
 8002f80:	fffffcff 	.word	0xfffffcff
 8002f84:	fffffbff 	.word	0xfffffbff
 8002f88:	fffff7ff 	.word	0xfffff7ff
 8002f8c:	ffffefff 	.word	0xffffefff
 8002f90:	ffffdfff 	.word	0xffffdfff
 8002f94:	ffffbfff 	.word	0xffffbfff

08002f98 <__libc_init_array>:
 8002f98:	b570      	push	{r4, r5, r6, lr}
 8002f9a:	2600      	movs	r6, #0
 8002f9c:	4d0c      	ldr	r5, [pc, #48]	; (8002fd0 <__libc_init_array+0x38>)
 8002f9e:	4c0d      	ldr	r4, [pc, #52]	; (8002fd4 <__libc_init_array+0x3c>)
 8002fa0:	1b64      	subs	r4, r4, r5
 8002fa2:	10a4      	asrs	r4, r4, #2
 8002fa4:	42a6      	cmp	r6, r4
 8002fa6:	d109      	bne.n	8002fbc <__libc_init_array+0x24>
 8002fa8:	2600      	movs	r6, #0
 8002faa:	f000 f821 	bl	8002ff0 <_init>
 8002fae:	4d0a      	ldr	r5, [pc, #40]	; (8002fd8 <__libc_init_array+0x40>)
 8002fb0:	4c0a      	ldr	r4, [pc, #40]	; (8002fdc <__libc_init_array+0x44>)
 8002fb2:	1b64      	subs	r4, r4, r5
 8002fb4:	10a4      	asrs	r4, r4, #2
 8002fb6:	42a6      	cmp	r6, r4
 8002fb8:	d105      	bne.n	8002fc6 <__libc_init_array+0x2e>
 8002fba:	bd70      	pop	{r4, r5, r6, pc}
 8002fbc:	00b3      	lsls	r3, r6, #2
 8002fbe:	58eb      	ldr	r3, [r5, r3]
 8002fc0:	4798      	blx	r3
 8002fc2:	3601      	adds	r6, #1
 8002fc4:	e7ee      	b.n	8002fa4 <__libc_init_array+0xc>
 8002fc6:	00b3      	lsls	r3, r6, #2
 8002fc8:	58eb      	ldr	r3, [r5, r3]
 8002fca:	4798      	blx	r3
 8002fcc:	3601      	adds	r6, #1
 8002fce:	e7f2      	b.n	8002fb6 <__libc_init_array+0x1e>
 8002fd0:	08003038 	.word	0x08003038
 8002fd4:	08003038 	.word	0x08003038
 8002fd8:	08003038 	.word	0x08003038
 8002fdc:	0800303c 	.word	0x0800303c

08002fe0 <memset>:
 8002fe0:	0003      	movs	r3, r0
 8002fe2:	1882      	adds	r2, r0, r2
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d100      	bne.n	8002fea <memset+0xa>
 8002fe8:	4770      	bx	lr
 8002fea:	7019      	strb	r1, [r3, #0]
 8002fec:	3301      	adds	r3, #1
 8002fee:	e7f9      	b.n	8002fe4 <memset+0x4>

08002ff0 <_init>:
 8002ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ff2:	46c0      	nop			; (mov r8, r8)
 8002ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ff6:	bc08      	pop	{r3}
 8002ff8:	469e      	mov	lr, r3
 8002ffa:	4770      	bx	lr

08002ffc <_fini>:
 8002ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ffe:	46c0      	nop			; (mov r8, r8)
 8003000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003002:	bc08      	pop	{r3}
 8003004:	469e      	mov	lr, r3
 8003006:	4770      	bx	lr
