<div class="cust-job-tuple layout-wrapper lay-2 sjw__tuple "><div class=" row1"><h2><a class="title " title="RTL Design Engineer / Digital lead Engineer - IP / SOC" href="https://www.naukri.com/job-listings-rtl-design-engineer-digital-lead-engineer-ip-soc-marvylogic-maxvy-technologies-pvt-ltd-bengaluru-4-to-9-years-081123500368" target="_blank" rel="noopener noreferrer">RTL Design Engineer / Digital lead Engineer - IP / SOC</a></h2><span class="imagewrap "><img src="https://img.naukimg.com/logo_images/groups/v1/2513448.gif" class="logoImage" loading="lazy"></span></div><div class=" row2"><span class=" comp-dtls-wrap"><a class=" comp-name " title="Marvylogic(maxvy Technologies )" href="https://www.naukri.com/marvylogic-maxvy-technologies-jobs-careers-3190398" target="_blank">Marvylogic(maxvy Technologies )</a></span></div><div class=" row3"><div class="job-details "><span class="exp-wrap"><span class="ni-job-tuple-icon ni-job-tuple-icon-srp-experience exp"><span title="4-9 Yrs " class="expwdth">4-9 Yrs</span></span></span><span class="loc-wrap ver-line"><span class="ni-job-tuple-icon ni-job-tuple-icon-srp-location loc"><span title="Bengaluru " class="locWdth">Bengaluru</span></span></span></div></div><div class=" row4"><span class="job-desc ni-job-tuple-icon ni-job-tuple-icon-srp-description">Solid experience in digital VLSI design . Good understanding of Multi-processor and cac...</span></div><div class=" row5"><ul class="tags-gt "><li class="dot-gt tag-li ">RTL design</li><li class="dot-gt tag-li ">VHDL</li><li class="dot-gt tag-li ">Timing closure</li><li class="dot-gt tag-li ">Coding</li><li class="dot-gt tag-li ">SOC</li><li class="dot-gt tag-li ">Verilog</li><li class="dot-gt tag-li ">Perl</li><li class="dot-gt tag-li ">VLSI design</li></ul></div><div class=" row6">  <span class="job-post-day ">3+ weeks ago</span><span class="ni-job-tuple-icon ni-job-tuple-icon-srpSaveUnfilled un-saved save-job-tag">save</span></div></div>