{:input (genetic.crossover/dumb-crossover 1460221554 (genetic.mutation/change-names-remove-clause 227841895 (genetic.mutation/change-constant-value 1702295277 (genetic.mutation/change-constant-value 1788091439 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))) (genetic.mutation/change-constant-value 415304544 (genetic.mutation/change-constant-value 1788091439 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_7_8_:missing , \\wire:missing_edge , wire2_11, wire3_10, \\wire12_20_:missing_21 , wire13_20_21, wire14_17);\n  wire \\:missing_edge ;\n  input \\wire0_7_8_:missing ;\n  wire \\wire0_7_8_:missing ;\n  input \\wire12_20_:missing_21 ;\n  wire \\wire12_20_:missing_21 ;\n  input wire13_20_21;\n  wire wire13_20_21;\n  output wire14_17;\n  wire wire14_17;\n  wire wire17_8_11;\n  wire wire18;\n  wire wire19;\n  wire \\wire20_:missing ;\n  output wire2_11;\n  wire wire2_11;\n  output wire3_10;\n  wire wire3_10;\n  wire wire5;\n  wire wire6_17;\n  wire wire6_9;\n  wire wire7_10;\n  wire wire8_9;\n  wire \\wire9_:missing ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_9 = 2'h1 >> wire6_17;\n  assign wire7_10 = 4'h4 >> { \\wire:missing_edge , \\wire0_7_8_:missing  };\n  assign wire8_9 = 4'h6 >> { \\wire0_7_8_:missing , wire17_8_11 };\n  assign \\wire9_:missing  = 4'h8 >> { wire6_9, wire8_9 };\n  assign \\wire20_:missing  = 4'h6 >> { wire13_20_21, \\wire12_20_:missing_21  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire13_20_21, \\wire12_20_:missing_21  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire5 = 1'h1;\n  assign wire17_8_11 = 1'h0;\n  assign wire18 = 1'h1;\n  assign wire19 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2_11 = wire17_8_11;\n  assign wire3_10 = wire7_10;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/DA000397.v:3.1-43.10\" *)\nmodule postsynth(\\wire0_7_8_:missing , \\wire:missing_edge , wire2_11, wire3_10, \\wire12_20_:missing_21 , wire13_20_21, wire14_17);\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:5.9-5.28\" *)\n  input \\wire0_7_8_:missing ;\n  wire \\wire0_7_8_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:7.9-7.31\" *)\n  input \\wire12_20_:missing_21 ;\n  wire \\wire12_20_:missing_21 ;\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:9.9-9.21\" *)\n  input wire13_20_21;\n  wire wire13_20_21;\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:11.10-11.19\" *)\n  output wire14_17;\n  wire wire14_17;\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:13.8-13.19\" *)\n  wire wire17_8_11;\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:14.8-14.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:15.8-15.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:17.10-17.18\" *)\n  output wire2_11;\n  wire wire2_11;\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:19.10-19.18\" *)\n  output wire3_10;\n  wire wire3_10;\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:21.8-21.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:24.8-24.16\" *)\n  wire wire7_10;\n  (* src = \"/tmp/fuzzmount731121EF/DA000397.v:27.9-27.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire14_17 = 1'hx;\n  assign wire17_8_11 = 1'h0;\n  assign wire18 = 1'h1;\n  assign wire19 = 1'h0;\n  assign wire2_11 = 1'h0;\n  assign wire3_10 = 1'h0;\n  assign wire5 = 1'h1;\n  assign wire7_10 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 15:01:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un/src/top.v'.\nSBY 15:01:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] Copy '/tmp/fuzzmount731121EF/DA000397.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un/src/DA000397.v'.\nSBY 15:01:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] Copy '/tmp/fuzzmount731121EF/DA000397.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un/src/DA000397.post.v'.\nSBY 15:01:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] engine_0: abc pdr\nSBY 15:01:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:01:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/DA000397.v:34$42_Y [0] between cell $shr$/tmp/fuzzmount731121EF/DA000397.v:34$42.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:01:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] base: Warning: Wire presynth.\\wire14_17 is used but has no driver.\nSBY 15:01:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] base: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY 15:01:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] base: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY 15:01:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] base: finished (returncode=0)\nSBY 15:01:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:01:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] aig: Warning: Wire presynth.\\wire14_17 is used but has no driver.\nSBY 15:01:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] aig: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY 15:01:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] aig: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY 15:01:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] aig: finished (returncode=0)\nSBY 15:01:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:01:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:01:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] engine_0: Warning: The network has no constraints.\nSBY 15:01:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] engine_0: Output 2 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:01:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] engine_0: finished (returncode=0)\nSBY 15:01:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] engine_0: Status returned by engine: FAIL\nSBY 15:01:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 15:01:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:01:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:01:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un'.\nSBY 15:01:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpartva0un] DONE (FAIL, rc=2)\n", :err ""}}}