{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636186541951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636186541953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 06 12:15:41 2021 " "Processing started: Sat Nov 06 12:15:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636186541953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1636186541953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1636186541953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1636186544289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1636186544289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636186588516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636186588516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd.v 1 1 " "Found 1 design units, including 1 entities, in source file gcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 GCD " "Found entity 1: GCD" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636186588526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636186588526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636186588532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636186588532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano_soc_baseline " "Elaborating entity \"de0_nano_soc_baseline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1636186588733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GCD GCD:gcd " "Elaborating entity \"GCD\" for hierarchy \"GCD:gcd\"" {  } { { "de0_nano_soc_baseline.v" "gcd" { Text "C:/Users/user/Desktop/Verilog/lab3/de0_nano_soc_baseline.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636186588739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GCD.v(52) " "Verilog HDL assignment warning at GCD.v(52): truncated value with size 32 to match size of target (8)" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636186588745 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "d GCD.v(59) " "Verilog HDL Function Declaration warning at GCD.v(59): variable \"d\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 59 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636186588745 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GCD.v(59) " "Verilog HDL assignment warning at GCD.v(59): truncated value with size 32 to match size of target (8)" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636186588746 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "c GCD.v(65) " "Verilog HDL Function Declaration warning at GCD.v(65): variable \"c\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 65 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636186588746 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "d GCD.v(65) " "Verilog HDL Function Declaration warning at GCD.v(65): variable \"d\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 65 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636186588746 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "d GCD.v(66) " "Verilog HDL Function Declaration warning at GCD.v(66): variable \"d\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 66 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636186588746 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "c GCD.v(66) " "Verilog HDL Function Declaration warning at GCD.v(66): variable \"c\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 66 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636186588746 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "c GCD.v(67) " "Verilog HDL Function Declaration warning at GCD.v(67): variable \"c\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 67 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636186588747 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "d GCD.v(67) " "Verilog HDL Function Declaration warning at GCD.v(67): variable \"d\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 67 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636186588747 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "c GCD.v(68) " "Verilog HDL Function Declaration warning at GCD.v(68): variable \"c\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 68 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636186588747 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "d GCD.v(68) " "Verilog HDL Function Declaration warning at GCD.v(68): variable \"d\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 68 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1636186588748 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "twoscomplement.c 0 GCD.v(48) " "Net \"twoscomplement.c\" at GCD.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636186588748 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "twoscomplement.d 0 GCD.v(48) " "Net \"twoscomplement.d\" at GCD.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "GCD.v" "" { Text "C:/Users/user/Desktop/Verilog/lab3/GCD.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1636186588748 "|de0_nano_soc_baseline|GCD:gcd"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636186589037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 06 12:16:29 2021 " "Processing ended: Sat Nov 06 12:16:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636186589037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636186589037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636186589037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636186589037 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 14 s " "Quartus Prime Flow was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636186589886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636186593530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636186593530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 06 12:16:32 2021 " "Processing started: Sat Nov 06 12:16:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636186593530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1636186593530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab3 lab3 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab3 lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1636186593531 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim lab3 lab3 " "Quartus(args): --rtl_sim lab3 lab3" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1636186593531 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1636186594341 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1636186594841 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1636186594846 ""}
{ "Warning" "0" "" "Warning: File lab3_run_msim_rtl_verilog.do already exists - backing up current file as lab3_run_msim_rtl_verilog.do.bak8" {  } {  } 0 0 "Warning: File lab3_run_msim_rtl_verilog.do already exists - backing up current file as lab3_run_msim_rtl_verilog.do.bak8" 0 0 "Shell" 0 0 1636186596071 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/user/Desktop/Verilog/lab3/simulation/modelsim/lab3_run_msim_rtl_verilog.do" {  } { { "C:/Users/user/Desktop/Verilog/lab3/simulation/modelsim/lab3_run_msim_rtl_verilog.do" "0" { Text "C:/Users/user/Desktop/Verilog/lab3/simulation/modelsim/lab3_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/user/Desktop/Verilog/lab3/simulation/modelsim/lab3_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1636186596132 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1636186596155 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1636186596164 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1636186596165 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/user/Desktop/Verilog/lab3/lab3_nativelink_simulation.rpt" {  } { { "C:/Users/user/Desktop/Verilog/lab3/lab3_nativelink_simulation.rpt" "0" { Text "C:/Users/user/Desktop/Verilog/lab3/lab3_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/user/Desktop/Verilog/lab3/lab3_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1636186596165 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1636186596166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636186596168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 06 12:16:36 2021 " "Processing ended: Sat Nov 06 12:16:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636186596168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636186596168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636186596168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1636186596168 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 15 s " "Quartus Prime Flow was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1636186677382 ""}
