################################################################################
# IO constraints
################################################################################
# cpu_reset:0
set_property LOC C12 [get_ports {cpu_reset}]
set_property IOSTANDARD LVCMOS33 [get_ports {cpu_reset}]

# clk100:0
set_property LOC E3 [get_ports {clk100}]
set_property IOSTANDARD LVCMOS33 [get_ports {clk100}]

# serial:0.tx
set_property LOC D4 [get_ports {serial_tx}]
set_property IOSTANDARD LVCMOS33 [get_ports {serial_tx}]

# serial:0.rx
set_property LOC C4 [get_ports {serial_rx}]
set_property IOSTANDARD LVCMOS33 [get_ports {serial_rx}]

# cellularram:0.addr
set_property LOC J18 [get_ports {cellularram_addr[0]}]
set_property SLEW FAST [get_ports {cellularram_addr[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[0]}]

# cellularram:0.addr
set_property LOC H17 [get_ports {cellularram_addr[1]}]
set_property SLEW FAST [get_ports {cellularram_addr[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[1]}]

# cellularram:0.addr
set_property LOC H15 [get_ports {cellularram_addr[2]}]
set_property SLEW FAST [get_ports {cellularram_addr[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[2]}]

# cellularram:0.addr
set_property LOC J17 [get_ports {cellularram_addr[3]}]
set_property SLEW FAST [get_ports {cellularram_addr[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[3]}]

# cellularram:0.addr
set_property LOC H16 [get_ports {cellularram_addr[4]}]
set_property SLEW FAST [get_ports {cellularram_addr[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[4]}]

# cellularram:0.addr
set_property LOC K15 [get_ports {cellularram_addr[5]}]
set_property SLEW FAST [get_ports {cellularram_addr[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[5]}]

# cellularram:0.addr
set_property LOC K13 [get_ports {cellularram_addr[6]}]
set_property SLEW FAST [get_ports {cellularram_addr[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[6]}]

# cellularram:0.addr
set_property LOC N15 [get_ports {cellularram_addr[7]}]
set_property SLEW FAST [get_ports {cellularram_addr[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[7]}]

# cellularram:0.addr
set_property LOC V16 [get_ports {cellularram_addr[8]}]
set_property SLEW FAST [get_ports {cellularram_addr[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[8]}]

# cellularram:0.addr
set_property LOC U14 [get_ports {cellularram_addr[9]}]
set_property SLEW FAST [get_ports {cellularram_addr[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[9]}]

# cellularram:0.addr
set_property LOC V14 [get_ports {cellularram_addr[10]}]
set_property SLEW FAST [get_ports {cellularram_addr[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[10]}]

# cellularram:0.addr
set_property LOC V12 [get_ports {cellularram_addr[11]}]
set_property SLEW FAST [get_ports {cellularram_addr[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[11]}]

# cellularram:0.addr
set_property LOC P14 [get_ports {cellularram_addr[12]}]
set_property SLEW FAST [get_ports {cellularram_addr[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[12]}]

# cellularram:0.addr
set_property LOC U16 [get_ports {cellularram_addr[13]}]
set_property SLEW FAST [get_ports {cellularram_addr[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[13]}]

# cellularram:0.addr
set_property LOC R15 [get_ports {cellularram_addr[14]}]
set_property SLEW FAST [get_ports {cellularram_addr[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[14]}]

# cellularram:0.addr
set_property LOC N14 [get_ports {cellularram_addr[15]}]
set_property SLEW FAST [get_ports {cellularram_addr[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[15]}]

# cellularram:0.addr
set_property LOC N16 [get_ports {cellularram_addr[16]}]
set_property SLEW FAST [get_ports {cellularram_addr[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[16]}]

# cellularram:0.addr
set_property LOC M13 [get_ports {cellularram_addr[17]}]
set_property SLEW FAST [get_ports {cellularram_addr[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[17]}]

# cellularram:0.addr
set_property LOC V17 [get_ports {cellularram_addr[18]}]
set_property SLEW FAST [get_ports {cellularram_addr[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[18]}]

# cellularram:0.addr
set_property LOC U17 [get_ports {cellularram_addr[19]}]
set_property SLEW FAST [get_ports {cellularram_addr[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[19]}]

# cellularram:0.addr
set_property LOC T10 [get_ports {cellularram_addr[20]}]
set_property SLEW FAST [get_ports {cellularram_addr[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[20]}]

# cellularram:0.addr
set_property LOC M16 [get_ports {cellularram_addr[21]}]
set_property SLEW FAST [get_ports {cellularram_addr[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[21]}]

# cellularram:0.addr
set_property LOC U13 [get_ports {cellularram_addr[22]}]
set_property SLEW FAST [get_ports {cellularram_addr[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_addr[22]}]

# cellularram:0.data
set_property LOC R12 [get_ports {cellularram_data[0]}]
set_property SLEW FAST [get_ports {cellularram_data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[0]}]

# cellularram:0.data
set_property LOC T11 [get_ports {cellularram_data[1]}]
set_property SLEW FAST [get_ports {cellularram_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[1]}]

# cellularram:0.data
set_property LOC U12 [get_ports {cellularram_data[2]}]
set_property SLEW FAST [get_ports {cellularram_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[2]}]

# cellularram:0.data
set_property LOC R13 [get_ports {cellularram_data[3]}]
set_property SLEW FAST [get_ports {cellularram_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[3]}]

# cellularram:0.data
set_property LOC U18 [get_ports {cellularram_data[4]}]
set_property SLEW FAST [get_ports {cellularram_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[4]}]

# cellularram:0.data
set_property LOC R17 [get_ports {cellularram_data[5]}]
set_property SLEW FAST [get_ports {cellularram_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[5]}]

# cellularram:0.data
set_property LOC T18 [get_ports {cellularram_data[6]}]
set_property SLEW FAST [get_ports {cellularram_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[6]}]

# cellularram:0.data
set_property LOC R18 [get_ports {cellularram_data[7]}]
set_property SLEW FAST [get_ports {cellularram_data[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[7]}]

# cellularram:0.data
set_property LOC F18 [get_ports {cellularram_data[8]}]
set_property SLEW FAST [get_ports {cellularram_data[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[8]}]

# cellularram:0.data
set_property LOC G18 [get_ports {cellularram_data[9]}]
set_property SLEW FAST [get_ports {cellularram_data[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[9]}]

# cellularram:0.data
set_property LOC G17 [get_ports {cellularram_data[10]}]
set_property SLEW FAST [get_ports {cellularram_data[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[10]}]

# cellularram:0.data
set_property LOC M18 [get_ports {cellularram_data[11]}]
set_property SLEW FAST [get_ports {cellularram_data[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[11]}]

# cellularram:0.data
set_property LOC M17 [get_ports {cellularram_data[12]}]
set_property SLEW FAST [get_ports {cellularram_data[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[12]}]

# cellularram:0.data
set_property LOC P18 [get_ports {cellularram_data[13]}]
set_property SLEW FAST [get_ports {cellularram_data[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[13]}]

# cellularram:0.data
set_property LOC N17 [get_ports {cellularram_data[14]}]
set_property SLEW FAST [get_ports {cellularram_data[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[14]}]

# cellularram:0.data
set_property LOC P17 [get_ports {cellularram_data[15]}]
set_property SLEW FAST [get_ports {cellularram_data[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_data[15]}]

# cellularram:0.oen
set_property LOC H14 [get_ports {cellularram_oen}]
set_property SLEW FAST [get_ports {cellularram_oen}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_oen}]

# cellularram:0.wen
set_property LOC R11 [get_ports {cellularram_wen}]
set_property SLEW FAST [get_ports {cellularram_wen}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_wen}]

# cellularram:0.clk
set_property LOC T15 [get_ports {cellularram_clk}]
set_property SLEW FAST [get_ports {cellularram_clk}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_clk}]

# cellularram:0.adv
set_property LOC T13 [get_ports {cellularram_adv}]
set_property SLEW FAST [get_ports {cellularram_adv}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_adv}]

# cellularram:0.wait
set_property LOC T14 [get_ports {cellularram_wait}]
set_property SLEW FAST [get_ports {cellularram_wait}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_wait}]

# cellularram:0.cen
set_property LOC L18 [get_ports {cellularram_cen}]
set_property SLEW FAST [get_ports {cellularram_cen}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_cen}]

# cellularram:0.ub
set_property LOC J13 [get_ports {cellularram_ub}]
set_property SLEW FAST [get_ports {cellularram_ub}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_ub}]

# cellularram:0.lb
set_property LOC J15 [get_ports {cellularram_lb}]
set_property SLEW FAST [get_ports {cellularram_lb}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_lb}]

# cellularram:0.cre
set_property LOC J14 [get_ports {cellularram_cre}]
set_property SLEW FAST [get_ports {cellularram_cre}]
set_property IOSTANDARD LVCMOS33 [get_ports {cellularram_cre}]

# my_uart_pads:0.rx
set_property LOC B13 [get_ports {my_uart_pads_rx}]
set_property IOSTANDARD LVCMOS33 [get_ports {my_uart_pads_rx}]

# my_uart_pads:0.tx
set_property LOC F14 [get_ports {my_uart_pads_tx}]
set_property IOSTANDARD LVCMOS33 [get_ports {my_uart_pads_tx}]

# user_led:0
set_property LOC T8 [get_ports {user_led0}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led0}]

# user_led:1
set_property LOC V9 [get_ports {user_led1}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led1}]

# user_led:2
set_property LOC R8 [get_ports {user_led2}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led2}]

# user_led:3
set_property LOC T6 [get_ports {user_led3}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led3}]

# user_led:4
set_property LOC T5 [get_ports {user_led4}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led4}]

# user_led:5
set_property LOC T4 [get_ports {user_led5}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led5}]

# user_led:6
set_property LOC U7 [get_ports {user_led6}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led6}]

# user_led:7
set_property LOC U6 [get_ports {user_led7}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led7}]

# user_led:8
set_property LOC V4 [get_ports {user_led8}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led8}]

# user_led:9
set_property LOC U3 [get_ports {user_led9}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led9}]

# user_led:10
set_property LOC V1 [get_ports {user_led10}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led10}]

# user_led:11
set_property LOC R1 [get_ports {user_led11}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led11}]

# user_led:12
set_property LOC P5 [get_ports {user_led12}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led12}]

# user_led:13
set_property LOC U1 [get_ports {user_led13}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led13}]

# user_led:14
set_property LOC R2 [get_ports {user_led14}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led14}]

# user_led:15
set_property LOC P2 [get_ports {user_led15}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_led15}]

# segled_an:0
set_property LOC N6 [get_ports {segled_an0}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_an0}]

# segled_an:1
set_property LOC M6 [get_ports {segled_an1}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_an1}]

# segled_an:2
set_property LOC M3 [get_ports {segled_an2}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_an2}]

# segled_an:3
set_property LOC N5 [get_ports {segled_an3}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_an3}]

# segled_an:4
set_property LOC N2 [get_ports {segled_an4}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_an4}]

# segled_an:5
set_property LOC N4 [get_ports {segled_an5}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_an5}]

# segled_an:6
set_property LOC L1 [get_ports {segled_an6}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_an6}]

# segled_an:7
set_property LOC M1 [get_ports {segled_an7}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_an7}]

# segled_:0
set_property LOC L3 [get_ports {segled_0}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_0}]

# segled_:1
set_property LOC N1 [get_ports {segled_1}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_1}]

# segled_:2
set_property LOC L5 [get_ports {segled_2}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_2}]

# segled_:3
set_property LOC L4 [get_ports {segled_3}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_3}]

# segled_:4
set_property LOC K3 [get_ports {segled_4}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_4}]

# segled_:5
set_property LOC M2 [get_ports {segled_5}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_5}]

# segled_:6
set_property LOC L6 [get_ports {segled_6}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_6}]

# segled_:7
set_property LOC M4 [get_ports {segled_7}]
set_property IOSTANDARD LVCMOS33 [get_ports {segled_7}]

# user_sw:0
set_property LOC U9 [get_ports {user_sw0}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw0}]

# user_sw:1
set_property LOC U8 [get_ports {user_sw1}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw1}]

# user_sw:2
set_property LOC R7 [get_ports {user_sw2}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw2}]

# user_sw:3
set_property LOC R6 [get_ports {user_sw3}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw3}]

# user_sw:4
set_property LOC R5 [get_ports {user_sw4}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw4}]

# user_sw:5
set_property LOC V7 [get_ports {user_sw5}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw5}]

# user_sw:6
set_property LOC V6 [get_ports {user_sw6}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw6}]

# user_sw:7
set_property LOC V5 [get_ports {user_sw7}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw7}]

# user_sw:8
set_property LOC U4 [get_ports {user_sw8}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw8}]

# user_sw:9
set_property LOC V2 [get_ports {user_sw9}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw9}]

# user_sw:10
set_property LOC U2 [get_ports {user_sw10}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw10}]

# user_sw:11
set_property LOC T3 [get_ports {user_sw11}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw11}]

# user_sw:12
set_property LOC T1 [get_ports {user_sw12}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw12}]

# user_sw:13
set_property LOC R3 [get_ports {user_sw13}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw13}]

# user_sw:14
set_property LOC P3 [get_ports {user_sw14}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw14}]

# user_sw:15
set_property LOC P4 [get_ports {user_sw15}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_sw15}]

# user_btn:4
set_property LOC E16 [get_ports {user_btn4}]
set_property IOSTANDARD LVCMOS33 [get_ports {user_btn4}]

################################################################################
# Design constraints
################################################################################

set_property INTERNAL_VREF 0.750 [get_iobanks 34]

################################################################################
# Clock constraints
################################################################################


create_clock -name clk100 -period 10.0 [get_ports clk100]

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets crg_clkin]] -asynchronous

################################################################################
# False path constraints
################################################################################


set_false_path -quiet -through [get_nets -hierarchical -filter {mr_ff == TRUE}]

set_false_path -quiet -to [get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]]

set_max_delay 2 -quiet -from [get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]] -to [get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]]