// Auto-generated by LibreLane
module RegFile(
`ifdef USE_POWER_PINS
  inout VDD,
  inout VSS,
`endif
  output[3:0] N1BEG,
  output[7:0] N2BEG,
  output[7:0] N2BEGb,
  output[15:0] N4BEG,
  output[15:0] NN4BEG,
  input[3:0] S1END,
  input[7:0] S2MID,
  input[7:0] S2END,
  input[15:0] S4END,
  input[15:0] SS4END,
  output[3:0] E1BEG,
  output[7:0] E2BEG,
  output[7:0] E2BEGb,
  output[15:0] EE4BEG,
  output[11:0] E6BEG,
  input[3:0] W1END,
  input[7:0] W2MID,
  input[7:0] W2END,
  input[15:0] WW4END,
  input[11:0] W6END,
  input[3:0] E1END,
  input[7:0] E2MID,
  input[7:0] E2END,
  input[15:0] EE4END,
  input[11:0] E6END,
  output[3:0] W1BEG,
  output[7:0] W2BEG,
  output[7:0] W2BEGb,
  output[15:0] WW4BEG,
  output[11:0] W6BEG,
  input[3:0] N1END,
  input[7:0] N2MID,
  input[7:0] N2END,
  input[15:0] N4END,
  input[15:0] NN4END,
  output[3:0] S1BEG,
  output[7:0] S2BEG,
  output[7:0] S2BEGb,
  output[15:0] S4BEG,
  output[15:0] SS4BEG,
  input UserCLK,
  output UserCLKo,
  input[31:0] FrameData,
  output[31:0] FrameData_O,
  input[19:0] FrameStrobe,
  output[19:0] FrameStrobe_O
);
endmodule
