

<module description="MSS_CCMR4" id="MSS_CCMR4">
  
  
  <register acronym="CCMSR1" id="CCMSR1" offset="0x0" width="32">
    
  <bitfield begin="16" description=" Compare Error 0 = CPU signals are identical 1= CPU signal compare mismatch Writes '1' to clear this bit " end="16" id="CMPE1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" Self Test Complete 0 = self test on-going if self test mode asserted 1 = self test is complete Writes have no effect " end="8" id="STC1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Self Test Error Type 0 = self test failed during Compare Match test 1 = self test failed during Compare mismatch test Writes have no effect " end="1" id="STET1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Self Test Error 0 = self test passed 1 = self test failed Writes have no effect " end="0" id="STE1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CCMKEYR1" id="CCMKEYR1" offset="0x4" width="32">
    
  <bitfield begin="3" description=" Mode Key 0000 = lock step mode 0110 = self test mode 1001 = error forcing mode 1111 = self test error forcing mode " end="0" id="MHEY1" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CCMSR2" id="CCMSR2" offset="0x20" width="32">
    
  <bitfield begin="16" description=" Compare Error 0 = CPU signals are identical 1= CPU signal compare mismatch Writes '1' to clear this bit " end="16" id="CMPE2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" Self Test Complete 0 = self test on-going if self test mode asserted 1 = self test is complete Writes have no effect " end="8" id="STC2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Self Test Error Type 0 = self test failed during Compare Match test 1 = self test failed during Compare mismatch test Writes have no effect " end="1" id="STET2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Self Test Error 0 = self test passed 1 = self test failed Writes have no effect " end="0" id="STE2" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CCMKEYR2" id="CCMKEYR2" offset="0x24" width="32">
    
  <bitfield begin="3" description=" Mode Key 0000 = lock step mode 0110 = self test mode 1001 = error forcing mode 1111 = self test error forcing mode " end="0" id="MHEY2" rwaccess="RW" width="4"></bitfield>
  </register>
</module>
