irun -timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBENCH.sv -define GATE -debug -notimingchecks -loadpli1 debpli:novas_pli_boot -v ~iclabta01/umc018/Verilog/umc18_neg.v -nontcglitch