 2
中文摘要 
  混合訊號電路之測試為一極具挑戰性之研究課題，製程缺陷的模型化、測試點的觀測性
與控制性、自動測試設備的效能…等，諸多因素，更是提高了測試混合訊號電路的困難度。
在晶片量產階段，混合訊號自動測試設備乃是產業界通用之測試平台，而對於自動測試設
備頻寬之考量，以及利用軟體實現複雜的訊號分析方法及測試指令集，都是提高自動測試
設備處裡晶片之能力所需面對之難題。 
    因此，可以想見將來的混合訊號自動測試設備成本，可能會成為整體積體電路製造成
本的主要因素。因此，本計劃針對混合訊號電路中大量使用之數位類比轉換器(DAC)，提
出一內建自我測試之研究，使得高解析度之數位類比轉換器藉由內建自我測試之設計，可
於較低階之混合訊號自動測試設備上完成測試流程，如此一來，原有之高階自動測試設備
則可以處裡更高階的晶片，使得測試機台的效能間接獲得提升。 
    本計畫的研究方向是發展一套可應用於數位類比轉換器的內建自我測試之設計。一般
數位類比轉換器的測試規格，分為靜態及動態參數的量測，而參數量測的精確度往往取決
於待測電路後端高解析度之處理電路。因此，針對數位類比轉換器之後端處理電路，吾人
發展了一具補償遷移率退化及臨界電壓之高線性度電壓電流轉換器，其線性度可高達 14 位
元之精確度。所以，吾人可以將此電路運用於數位類比轉換器的內建自我測試設計上，將
可以精確的處理數位類比轉換器之輸出訊號，以利後續的電路處理及有助於提升整體測試
電路之準確性。 
 
關鍵詞：混合訊號電路、自動測試設備、數位類比轉換器、內建自我測試、遷移率退化 
 4
報告內容 
 
前言 
類比及混和訊號積體電路的測試工作，通常是事先在晶片內部設計多個觀測點，並透
過繞線將訊號傳導之晶片外部，再配合對應設計之電路板及自動測試設備進行量測。然而
積體電路設計方法之演進及製程技術的改良，使的系統晶片儼然已是未來發展的趨勢。因
此，由於積體電路之高度整合，欲由外部存取晶片內部節點狀態將會受到許多限制，這使
的傳統測試方法面臨極大的挑戰。 
    混合訊號積體電路在量產階段，有許多影響其成本之因素，若以一粗略之區分方式，
可以為設計、製造、及測試三大成本因素，設計與製造之成本將會隨著製程的精進及產量
的增加而逐漸減少，但測試的成本卻反而會增加。單就測試成本而言，其中固定成本為購
置自動測試設備，浮動成本為測試所需之時間成本及測試設備運轉所需之維護成本。混合
訊號積體電路中，類比電路的部分雖然僅佔總面積之 10-20%，但測試類比電路所需之成本
卻佔總測試成本之 70-80%，測試成本之所以居高不下的原因，乃是類比量測設備造價高昂，
加上類比訊號之量測或處理需花費很長的測試時間，然而這成本高昂的測試方式未來將難
以發揮等效的經濟效益。 
研究目的 
    面對未來日益嚴重的測試問題，內建自我測試電路為一可行的研究方向，透過內建於
晶片中之測試圖樣產生器及測試特徵分析電路，使得測試動作可於晶片內部完成，其測試
結果將較為精準且不需要傳送訊號至晶片外部處理。內建自我測試設計在晶片量產的過程
中，對減少整體測試成本也有顯著的效果，大量的晶片可同時進行測試，不需排隊等待測
試設備。以現今系統晶片的設計趨勢，晶片中包含了處理器、記憶體….等電路，並利用數
位類比轉換器作為推動實體訊號的介面，針對數位類比轉換器設計一有效之內建自我測試
電路可幫助系統晶片設計於整合及工程驗證階段的測試。因此，發展適用於高解析度之數
位類比轉換器之內建自我測試方法確實為極具成本效益的研究課題。 
    典型之數位類比轉換器之內建自我測試設計通常是包含一量測用之類比數位轉換
器，在測試模式時，數位類比轉換器之類比輸出訊號是連接到類比數位轉換器之輸入端
的，藉由提供數位控制訊號於數位類比轉換器之輸入端，其輸出電壓可被量化為類比數位
轉換器之數位輸出訊號。雖然這是一個全數位化的測試方法，其數位訊號的產生及分析功
能可由數位訊號處理單元提供，但以此觀念所發展之內建自我測試設計僅較適用於數位類
比、類比數位轉換器同時存在之晶片。在許多晶片中，只有存在數位類比轉換器，若要內
建較高解析度之類比數位轉換器作為量測用途，其成本不僅高昂，且晶片之設計也會變的
更複雜。 
  本研究計畫擬設計一具補償遷移率退化及臨界電壓之高線性度電壓電流轉換器，將其置
於數位類比轉換器後端，將可以精確的處理數位類比轉換器之輸出訊號，以利後續的電路
處理及有助於提升整體測試電路之準確性。 
 
 
 6
一般實現電壓電流轉換器之實現方法為推導電壓電流關係式以達到一線性電壓電流之
關係性，然而在深次微米的 CMOS 製程中，當元件縮放到微小尺寸時，遷移率退化之影響就
變的不可忽略，這導致於電晶體的電壓電流方程式，已經不能再將載子遷移率視為固定值，
因此在此設計中已將線性度、遷移率退化、溫度變異與電源雜訊問題提出一有效之解決方
法。 
 
圖一：具補償遷移率退化及臨界電壓之高線性度電壓電流轉換器 
於此設計中，在遷移率退化效應下利用操作於線性區及飽和區之電流和以達到一線性
電壓對電流之關係。在推導線性之電壓電流關係式時，對於載子遷移率我們予以加入θ修
正式子，在接下來敘述中將詳細推導線性電壓電流關係式。在遷移率退化效應下，線性區
及飽和區之電壓電流表示式應修改成下式，且做了一些假設以利式子推導上的簡便 
)1(               )(          
2
          
           
2
iTGS
DS
DS VVVB
VAV
Assume
=−==
 
)2(                                               )(
)(1
       
])[(
)(1
       
]
2
)[(
2
AV
V
K
BAV
V
K
VVVVKI
i
iLin
Lin
i
iLin
Lin
DS
DSTGSLinLin
θ
θ
+≅
−+≅
−−=
 
)3(                                                )(
)(1
       
)(
2
2
i
iSat
Sat
TGSSatSat
V
V
K
VVKI
θ+≅
−=
 
在 )2( 式中，我們將 DSV 固定為一微小電壓，故可將B 項省略，且利用泰勒級數展開 )2(
與 )3( 式整理為下式 
)(4                                
       
)1(           
)1)((       
)(
)(1
)(
)(1
4232
43322
222
3322
2
iSatSatiSatSatiSat
iLinLiniLinLiniLinLiniLin
iSatiSatiSat
iLiniLiniLiniLin
i
iSat
Sat
iLin
Lin
SatLinout
VKVKVK
VAKVAKVAKVAK
VVVK
VVVVAK
V
V
KAVi
V
KIII
θθ
θθθ
θθ
θθθ
θθ
+−+
−+−≅
+−+
−+−≅
+++≅+=
 
 8
件使得Δ ′′ 為零，所以我們的目標是將Δ之非線性項最小化，使其Δ ′′ 中之每一項次的係數趨
近於零，藉由 )13( 之推導可得 )14( 式，為了滿足 )14( 中的三項條件，在設計過程中必須重複
的調整操作於線性區及飽和區電晶體之尺寸，使之滿足 )14( 所詳述之條件。圖二為分析Δ誤
差項之每一項次正負極性關係，正負極性會以偶數次方為正極性而以奇數次方為負極性分
佈，藉由所發展的理論及設計規範，使得Δ誤差項中的每一項次之正負極性互相抵銷過程
中為一最佳化狀態，屆時Δ誤差項亦會為一最小之誤差量。 
)(                  0 aA
K
KthenAKK Lin
Lin
Sat
LinLinSat θθ ==−  
(13)    )(  )(        02 bA
K
KthenKAK
Sat
Lin
Lin
Lin
Sat
SatSatLinLin θ
θθθθ ==−  
)(  )(        0 232 cA
K
KthenAKK
Sat
Lin
Lin
Lin
Sat
LinLinSatSat θ
θθθθ ==−  
 
 (A)          0)1(:)()(1 ≈−−=Δ
Sat
Lin
LinAba θ
θθ  
(14)              (B)  0)1(:)()(2 ≈−−=Δ
Sat
Lin
Sat
Lin
LinAcb θ
θ
θ
θθ  
(C)      0])(1[:)()( 23 ≈−−=Δ
Sat
Lin
LinAca θ
θθ  
 
 
圖二：Δ之高階非線性項特徵圖 
 
結果與討論 
 欲評估吾人所提出之具補償遷移率退化及臨界電壓之高線性度電壓電流轉換器運用於
數位類比轉換器之內建自我測試之可行性。吾人將分析所提出之具補償遷移率退化及臨界
電壓之高線性度電壓電流轉換器是否具備高線性度之效能，因此於設計中使用 HSPICE 來
模擬，並利用 LAKER 完成佈局。佈局後模擬之結果如圖三，圖三顯示了此電路之電壓對
電流之模擬結果。 
-7.0E-05
-2.0E-05
3.0E-05
8.0E-05
1.5 2.0 2.5 3.0
VGS (V)
C
ur
re
nt
 (A
)
22
iLinLiniSat VAKVK θ−
332
iSatSatiLinLin VKVAK θθ −
434
iLinLiniSatSat VAKVK θθ −
6564
iLinLiniSatSat VAKVK θθ −
5354
iSatSatiLinLin VKVAK θθ −
 10
[5] Yun-Che Wen and Kuen-Jong Lee, “A current-mode BIST structure of DACs,” Journal of the International 
Measurement Confederation (IMEKO), Measurement 31, Pages 147-163, 2002. 
[6] Chutham Sawigun and Jirayuth Mahattanakul, “A low-voltage CMOS linear transconductor suitable for analog 
multiplier application,” IEEE International Symposium on Circuits and Systems, pp. 1543-1546, May 2006 
[7] Chutham Sawigun and Jirayuth Mahattanakul, “A compact high current efficiency low-voltage MOS 
transconductor with nearly constant input voltage range,” IEEE International Symposium on Circuits and 
Systems, pp. 221-224, May 2007. 
[8] Susanta Sengupta, “Adaptively biased linear transconductor,” IEEE Trans. Circuits and Systems-I, vol. 52, no. 11, 
pp. 2369-2375, Nov. 2005. 
[9] I. Yamaguchi, F. Matsumoto and Y. Noguchi, “Technique to improve linearity of transconductor with bias offset 
voltages controlling a tail current,” Electronics Letters, vol. 41, no. 2, pp. 825-828, Oct. 2005. 
[10] R. Raut, “A novel VTC for analog IC applications,” IEEE Trans. Circuits and Systems-II, vol. 39, no. 12, pp. 
882-883, Dec. 1992. 
[11] Roger Yubtzuan Chen, Seng-Fong Lin, and Ming-Shian Wu, “A linear CMOS voltage-to-current converter ,” 
Circuits, Systems, and Signal Processing, vol. 25, no. 4, pp. 497-509, 2006. 
[12] Bahram Fotouhi, “All-MOS voltage-to-current converter,” IEEE Journal of Solid-State Circuits, vol. 36, no. 1, 
pp. 147-151, January 2001. 
[13] The BSIM model, BSIM Research Group at UC Berkeley. Available: 
http://www-device.eecs.berkeley.edu/~bsim3/bsim_ent.html 
[14] Behzad Razavi, Design of Analog CMOS Integrated Circuits, New York: McGraw Hill, 2001. 
[15] Charles G. Sodini, Ping-Keung Ko and John L. Moll, “The effect of high fields on MOS device and circuit 
performance,” IEEE Trans. Electron Devices, vol. ED-30, no. 10, pp. 1386-1393, Oct. 1984. 
[16] Chun Wei Lin, "Constant current source with threshold voltage and channel length modulation 
compensation,"  US Patent No:7015846. 
[17] 黃宥脀, 具補償遷移率退化及臨界電壓之高線性度電壓電流轉換器, 國立雲林科技大學電子工程系碩
士班碩士論文 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 12
技術特點 
1. 高線性度 
2. 具製程上補償遷移率退化及臨界電壓變動之設計方法 
推廣及運用的價值 
可應用於 Gm-C filter 、data converter 、voltage control oscillator 、
DAC BIST 或者其他的 interface circuits design. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 14
臨的挑戰、高頻測試等等議題上。與會的各國專家學者與研究生在會場上，提出許多的研
究成果與會眾共同分享，包含了關於生物化學感測器測試、Design-For-Test、RF and GHz 
Design-For-Test and Diagnosis 、 轉 換 器 之 測 試 與 校 正 、 Reliability and 
Design-For-Reliability…等等研究成果。個人除了在混合訊號積體電路設計與測試的專
業方面能夠與許多國際知名的研究學者討論之外，並可與之交流討論其他創新之研究議
題，並從優秀的論文中發現幾個值得進一步探討的議題，例如對於類比-數位轉換器之動態
參數之測試與部分 IDM 公司對此議題著重之處。此行本人亦觀摩到不同角度的研究方法，
參與此研討會讓我受益良多。參加了這次學術研討會讓個人能吸收最新的技術與觀念，並
且在問與答之間個人能夠更加了解到各國專家學者所重視的問題、想知道的方向，這指點
了本人在未來研究上所需注意的相關事項，因此本人非常珍惜這次與會的寶貴經驗。並且
就本人觀感，除了國內研討會應積極參與之外，只要有機會應當多多參與此一類型的國際
研討會，一方面藉以吸取新知並且激發新的研究構想，有助於日後在研究方面的進行以貢
獻相關的學術成果；另一方面體會與學習國外知名大學之專家學者的研究態度，藉以激發
自我的上進心。 
 
三、建議 
 
國內電機、電子與資訊人才輩出，對於國內許多大學院校學生的學術水準提升，除了
在課程內容與硬體設備方面的擴展外，更重要的是應多多鼓勵並補助研究生多出席國內外
的學術研討會，尤其是參加國際性質的學術研討會，一方面可以增加學生的視野與士氣，
另一方面也可以吸取國外專家學者與研究生們的寶貴經驗。因此，藉由與國外學者的交流，
不但可以增強學生的研究慾望，刺激國內的科技發展，也有助於讓研究生知道在專業領域
之外，他們所缺乏的事項，讓國內的優秀人才不僅僅局限於國內學術圈，更進一步的提升
國內學術領域在國際上的知名度。 
 
四、攜回資料名稱及內容 
1. Conference Manual 
2. Proceeding  
 
 
 
 
 16
六、發表論文 
A New Approach for Nonlinearity Test of  
High Speed DAC 
Chun Wei Lin, Sheng Feng Lin, Shih Fen Luo 
Department of Electronic Engineering,  
National Yunlin University of Science & Technology 
Douliou, Yunlin, Taiwan 
Abstract - In this work, we propose a novel test scheme for high 
speed digital-to-analog converter (DAC) based on under 
-sampling technique. The under-sampling technique is 
constructed by a pulse-width-modulation (PWM) modulator. The 
DAC output signal is modulated through a low frequency 
sinusoidal carrier and converted to low speed pulse signal. The 
pulse width of low speed pulse signal can be measured using 
conventional logic analyzer and the nonlinearity error of DAC 
can be estimated by analyzing the variation of pulse width. An 
experiment on 8-bits 50~300MS/s DAC has shown very good 
result and only requires a set of instruments which have sample 
rate lower than that of the circuit-under-test (CUT). 
Index Terms - digital-to-analog converter, under-sampling 
technique, pulse-width-modulation (PWM), sinusoidal carrier.  
 
I. INTRODUCTION 
In the past few years, along with advance in consuming 
electronics and communication technologies, high speed DACs 
were applied to many applications. Conventional DAC test 
methods require instruments with higher speed than a CUT to 
sample and characterize the performance of the circuit 
accurately [1]. However, the bandwidth limitation of 
transferring channel from chip to instruments will result in 
more distortion. Therefore, on chip testing method was 
proposed to obtain accurate test result for high speed DAC 
[2][5][6].  
In addition, the signal under test can be converted into 
specific test signature for convenience of analysis. By 
transferring amplitude value to the representation of duty ratio 
or frequency of pulse signal, a digital counter can be used to 
measure analog signal [3][4][7]. However, these techniques 
need high speed on-chip processing circuit, which may 
increase design effort and raise another test issue on these 
circuits.  
In this work, we develop a DAC test scheme based on 
under-sampling technique. The analog signal of DAC is 
converted into pulse stream and the relationship between 
nonlinearity of DAC and width of pulse stream can be derived. 
Under this method, we can use logic analyzer to estimate 
nonlinearity of DAC and it will enhance the capability of 
automatic-test- equipment (ATE) on testing high speed DAC. 
II. UNDER-SAMPLING TECHNIQUE 
The critical problem of test high speed DAC is the need of 
instruments with higher operational frequency than CUT. For 
this reason, we ought to measure signal in several periods 
instead of in single period. The fundamental concept of this 
work is shown in Fig.1. 
Assume )( tf ω is the output waveform of DAC with period 
T . Three sample nodes, 1p  to 3p , are captured in three 
periods respectively. If we define the voltage and time 
difference of two sample node are iVΔ  and iW , then iVΔ  
can be transferred to be a function of iWΔ , where 
TWW ii −=Δ . Therefore, the nonlinearity error of CUT, 
dttf /)(ω , will be represented as the variation of pulse width, 
i.e. iWΔ . To accomplish under-sampling technique as 
mentioned above, we propose an implement scheme based on 
a PWM structure which is shown in Fig. 2. 
The signal under test and carrier, )( tf ω  and )'( tf ω , are 
fed into comparator and converted to timing signature )(tw . 
Since this timing signature can be treated as a digitized signal, 
we can use conventional instrument to observe this signal 
instead of capturing high speed analog signal. Moreover, due 
to iW  correspond to difference voltage of two sampled points, 
the offset effect of comparator will be cancelled naturally. 
 
 
Fig. 1. Fundamental concept of under-sampling technique. 
 
 
Fig. 2. PWM implement structure for under-sampling technique. 
DAC
Carrier
generotor
Lowpass
filter
Comparator
)( tf ω
)'( tf ω
)'( tf ω
)(ts )(tw
)( tw
)(ts
ii WTW Δ+=
1VΔ 2
VΔ
2W
)( tf ω
1p
2p
3p
1WΔT
1W
)( tf ω
 18
)(sin
2
1
1
c
dada
V
VTTt −Δ+= π  and )(sin2
1
2
c
dada
V
VTTt −Δ+= −π . 
Similarly, (2) can be modified to be: 
][
][
)][(
im
TiW
TiWT
m c
daf
daf
f −
−−Δ=  , where Ni ,...,2,1= . 
IV. NONLINEARITY ESTIMATION 
In the previous section, we have derived the relationship 
between slope of DAC output signal and pulse width of 
modulated signal. To reduce estimated errors, we can directly 
increase the number of sample points. This mechanism can be 
performed easily by adjusting the operation frequency of 
carrier signal. For example, a case of 8-bits DAC with 255 
quantization levels may needs 1020 sample points, i.e. 4 
sample points per quantization level. After that, we need to 
extract 255 signatures from 1020 samples. If we consider an 
ideal case as shown in Fig. 4(a) that DAC is ideal and all 
sample points are distributed uniformly. In this case, the slope 
to be estimated, fm , can be take account average value of 
slop between adjacent points, im  where 4,..,1=i . 
Nevertheless, the quantization level of DAC is not ideal and 
sample points are not distributed uniformly which as shown in 
Fig. 4(b). In this situation, the slope of section crosses 
transition edge of quantization level, i.e. 4m  between the 
third and fourth sample point, should be took account into 
average when calculating both 1fm  and 2fm . Consequently, 
the differential nonlinearity (DNL) can be estimated through 
the following equations: 
4
4321
1
mmmmm f
+++=  and 
5
87654
2
mmmmmm f
++++=  
, where 435 mmm >> . 
Furthermore, we need to consider another condition that will 
cause an error in estimating nonlinearity of CUT. With the 
condition of 345 mmm >>  in Fig. 4(b), that means the third 
sample point is very close to transition edge of quantization 
level. In other words, there exists a great deal of difference 
between calculated slope 4m  and actual slope between the 
third sample point and transition edge. Therefore, 4m  can’t 
be counted into average when calculating 1fm  and the DNL 
estimation should be revised to be: 
3
321
1
mmm
m f
++=  and 
5
87654
2
mmmmm
m f
++++=  
, when 345 mmm >> . 
To explain the DNL estimation, we assume N sample points 
are captured and the slopes between adjacent points are 
distributed in Fig. 5. The first step is finds all local max. value 
in Fig. 5 and then calculates average value among these 
maximum points with respect to their faulty situations we 
stated in previous section. For instance, because of 
jjj mmm 435 >>  then 4)( 43211 jjjjjf mmmmm +++=  
and 5)( 876545 jjjjjjf mmmmmm ++++= . For another 
situation, kkk mmm 345 >> , they will be 
3)( 3211 kkkkf mmmm ++=  and 
5)( 876545 kkkkkkf mmmmmm ++++= .  
 
(a) 
 
(b) 
Fig. 4. (a) Representation of 4 sample points per quantization level in ideal 
case. (b) Representation of 4 sample points per quantization level in faulty 
case. 
 
Fig. 5. Distribution of slope between adjacent sample points. 
Hence, for n-bits DAC with N sample points, we formalize the 
algorithm of DNL estimation to be: 
for ( im ; i=1 to N)  
find local maximum set 
][max km ={ kmm }, k=1,2,…, 1−n2  
for (k=1 to 1−n2 ) 
case (
1+kmm > 21−+kmm > 11−+kmm ) 
fm
2m
3m
4m
filteringideal  
filteringreal  
1fm1m
2m
3m
4m
filteringideal  
filteringreal  
5m
6m
7m
2fm
im
i
pointsslopemaxlocal   . 
jm1
jm2
jm3
jm5
jm6
jm7
jm8
km1
km2
km3
km4
km5
km6
km7
km8jm4
1m
8m
 20
 
(c) 
Fig. 6. (c) RMS error of DNL estimation with respect to operation frequency 
and meas. resolution. 
VI. CONCLUSION 
In this paper, we have proposed a method for estimating the 
nonlinearity of high speed DAC. The method is based on an 
under-sampling technique implemented by a PWM modulator. 
The nonlinearity error of CUT is converted to be variation of 
pulse width. The conversion relationship is derived and has 
been verified. The experiments of 8-bits 50~300MS/s DAC 
show very good results and demonstrate the practicability. One 
merit of the method is that it doesn’t need high speed or high 
resolution equipments to capture analog signal. In addition, it 
is suitable for developing digitized built-in self-test scheme. 
ACKNOWLEDGEMENT 
The authors would like to thank National Chip 
Implementation Center (CIC) for technical support and chip 
fabrication. 
REFERENCE 
[1] J.L. Huertas, Test and Design-for-Testability in Mixed-Signal Integrated 
Circuits, Kluwer Academic Publishers, 2004. 
[2] K. Arabi, B. Kaminska, M. Sawan,” On Chip Testing Data Converters 
Using Static Parameters,” IEEE Trans. on VLSI System, Vol. 6, No. 3, pp. 
409-418, 1998. 
[3] J.L. Huang, C.K. Ong, K.T. Cheng,” A BIST Scheme for On-Chip ADC 
and DAC Testing,” Proc. IEEE Design Automation & Test in Europe, pp. 
216-220, 2000. 
[4] G. X. Chen, C.L. Lee, J.E. Chen,” A New BIST Scheme Based on a 
Summing-into-Timing Signal Principle with Self Calibration for the 
DAC,” Proc. IEEE Asia Test Symp., pp. 58-61, 2004. 
[5] S. Rafeeque K.P., V. Vasudevan,” A Built-in-Self-Test Scheme for 
Segmented and Binary Weighted DACs,” J. of Electronic Testing, Theory 
&Appl., Vol. 20, No. 6, pp. 623-638, Dec. 2004. 
[6] V. Kerzerho et al,” A Novel DFT Technique for Testing Complete Sets of 
ADCs and DACs in complex SiPs,” IEEE Design & Test of Computers, 
Vol.23, Issue 23, pp. 234-243, 2006. 
[7] S.J Chang, C.L. Lee, J.E. Chen,” BIST Scheme for DAC Testing,” 
Electronic Letters, Vol. 38, No. 15, pp. 776-777, July 2002..
0
100
200
300
400
500
600
700
50
100
150
200
250
300
0
0.1
0.2
0.3
0.4
0.5
0.6
RMS error (LSB) 
Operation
frequency
  (Ms/s) 
Measurement
 resolution(ps)
Design-For-Test and Diagnosis 、 轉 換 器 之 測 試 與 校 正 、 Reliability and 
Design-For-Reliability…等等研究成果。個人除了在混合訊號積體電路設計與測試的專業
方面能夠與許多國際知名的研究學者討論之外，並可與之交流討論其他創新之研究議題，並
從優秀的論文中發現幾個值得進一步探討的議題，例如對於類比-數位轉換器之動態參數之測
試與部分 IDM 公司對此議題著重之處。此行本人亦觀摩到不同角度的研究方法，參與此研討
會讓我受益良多。參加了這次學術研討會讓個人能吸收最新的技術與觀念，並且在問與答之
間個人能夠更加了解到各國專家學者所重視的問題、想知道的方向，這指點了本人在未來研
究上所需注意的相關事項，因此本人非常珍惜這次與會的寶貴經驗。並且就本人觀感，除了
國內研討會應積極參與之外，只要有機會應當多多參與此一類型的國際研討會，一方面藉以
吸取新知並且激發新的研究構想，有助於日後在研究方面的進行以貢獻相關的學術成果；另
一方面體會與學習國外知名大學之專家學者的研究態度，藉以激發自我的上進心。 
 
三、建議 
 
國內電機、電子與資訊人才輩出，對於國內許多大學院校學生的學術水準提升，除了在
課程內容與硬體設備方面的擴展外，更重要的是應多多鼓勵並補助研究生多出席國內外的學
術研討會，尤其是參加國際性質的學術研討會，一方面可以增加學生的視野與士氣，另一方
面也可以吸取國外專家學者與研究生們的寶貴經驗。因此，藉由與國外學者的交流，不但可
以增強學生的研究慾望，刺激國內的科技發展，也有助於讓研究生知道在專業領域之外，他
們所缺乏的事項，讓國內的優秀人才不僅僅局限於國內學術圈，更進一步的提升國內學術領
域在國際上的知名度。 
 
四、攜回資料名稱及內容 
1. Conference Manual 
2. Proceeding  
 
 
 
 
 
 
 
A New Approach for Nonlinearity Test of  
High Speed DAC 
Chun Wei Lin, Sheng Feng Lin, Shih Fen Luo 
Department of Electronic Engineering,  
National Yunlin University of Science & Technology 
Douliou, Yunlin, Taiwan 
Abstract - In this work, we propose a novel test scheme for high 
speed digital-to-analog converter (DAC) based on under 
-sampling technique. The under-sampling technique is 
constructed by a pulse-width-modulation (PWM) modulator. The 
DAC output signal is modulated through a low frequency 
sinusoidal carrier and converted to low speed pulse signal. The 
pulse width of low speed pulse signal can be measured using 
conventional logic analyzer and the nonlinearity error of DAC 
can be estimated by analyzing the variation of pulse width. An 
experiment on 8-bits 50~300MS/s DAC has shown very good 
result and only requires a set of instruments which have sample 
rate lower than that of the circuit-under-test (CUT). 
Index Terms - digital-to-analog converter, under-sampling 
technique, pulse-width-modulation (PWM), sinusoidal carrier.  
 
I. INTRODUCTION 
In the past few years, along with advance in consuming 
electronics and communication technologies, high speed DACs 
were applied to many applications. Conventional DAC test 
methods require instruments with higher speed than a CUT to 
sample and characterize the performance of the circuit 
accurately [1]. However, the bandwidth limitation of 
transferring channel from chip to instruments will result in 
more distortion. Therefore, on chip testing method was 
proposed to obtain accurate test result for high speed DAC 
[2][5][6].  
In addition, the signal under test can be converted into 
specific test signature for convenience of analysis. By 
transferring amplitude value to the representation of duty ratio 
or frequency of pulse signal, a digital counter can be used to 
measure analog signal [3][4][7]. However, these techniques 
need high speed on-chip processing circuit, which may 
increase design effort and raise another test issue on these 
circuits.  
In this work, we develop a DAC test scheme based on 
under-sampling technique. The analog signal of DAC is 
converted into pulse stream and the relationship between 
nonlinearity of DAC and width of pulse stream can be derived. 
Under this method, we can use logic analyzer to estimate 
nonlinearity of DAC and it will enhance the capability of 
automatic-test- equipment (ATE) on testing high speed DAC. 
II. UNDER-SAMPLING TECHNIQUE 
The critical problem of test high speed DAC is the need of 
instruments with higher operational frequency than CUT. For 
this reason, we ought to measure signal in several periods 
instead of in single period. The fundamental concept of this 
work is shown in Fig.1. 
Assume )( tf ω is the output waveform of DAC with period 
T . Three sample nodes, 1p  to 3p , are captured in three 
periods respectively. If we define the voltage and time 
difference of two sample node are iVΔ  and iW , then iVΔ  
can be transferred to be a function of iWΔ , where 
TWW ii −=Δ . Therefore, the nonlinearity error of CUT, 
dttf /)(ω , will be represented as the variation of pulse width, 
i.e. iWΔ . To accomplish under-sampling technique as 
mentioned above, we propose an implement scheme based on 
a PWM structure which is shown in Fig. 2. 
The signal under test and carrier, )( tf ω  and )'( tf ω , are 
fed into comparator and converted to timing signature )(tw . 
Since this timing signature can be treated as a digitized signal, 
we can use conventional instrument to observe this signal 
instead of capturing high speed analog signal. Moreover, due 
to iW  correspond to difference voltage of two sampled points, 
the offset effect of comparator will be cancelled naturally. 
 
 
Fig. 1. Fundamental concept of under-sampling technique. 
 
 
Fig. 2. PWM implement structure for under-sampling technique. 
DAC
Carrier
generotor
Lowpass
filter
Comparator
)( tf ω
)'( tf ω
)'( tf ω
)(ts )(tw
)( tw
)(ts
ii WTW Δ+=
1VΔ 2
VΔ
2W
)( tf ω
1p
2p
3p
1WΔT
1W
)( tf ω
)(sin
2
1
1
c
dada
V
VTTt −Δ+= π  and )(sin2
1
2
c
dada
V
VTTt −Δ+= −π . 
Similarly, (2) can be modified to be: 
][
][
)][(
im
TiW
TiWT
m c
daf
daf
f −
−−Δ=  , where Ni ,...,2,1= . 
IV. NONLINEARITY ESTIMATION 
In the previous section, we have derived the relationship 
between slope of DAC output signal and pulse width of 
modulated signal. To reduce estimated errors, we can directly 
increase the number of sample points. This mechanism can be 
performed easily by adjusting the operation frequency of 
carrier signal. For example, a case of 8-bits DAC with 255 
quantization levels may needs 1020 sample points, i.e. 4 
sample points per quantization level. After that, we need to 
extract 255 signatures from 1020 samples. If we consider an 
ideal case as shown in Fig. 4(a) that DAC is ideal and all 
sample points are distributed uniformly. In this case, the slope 
to be estimated, fm , can be take account average value of 
slop between adjacent points, im  where 4,..,1=i . 
Nevertheless, the quantization level of DAC is not ideal and 
sample points are not distributed uniformly which as shown in 
Fig. 4(b). In this situation, the slope of section crosses 
transition edge of quantization level, i.e. 4m  between the 
third and fourth sample point, should be took account into 
average when calculating both 1fm  and 2fm . Consequently, 
the differential nonlinearity (DNL) can be estimated through 
the following equations: 
4
4321
1
mmmmm f
+++=  and 
5
87654
2
mmmmmm f
++++=  
, where 435 mmm >> . 
Furthermore, we need to consider another condition that will 
cause an error in estimating nonlinearity of CUT. With the 
condition of 345 mmm >>  in Fig. 4(b), that means the third 
sample point is very close to transition edge of quantization 
level. In other words, there exists a great deal of difference 
between calculated slope 4m  and actual slope between the 
third sample point and transition edge. Therefore, 4m  can’t 
be counted into average when calculating 1fm  and the DNL 
estimation should be revised to be: 
3
321
1
mmm
m f
++=  and 
5
87654
2
mmmmm
m f
++++=  
, when 345 mmm >> . 
To explain the DNL estimation, we assume N sample points 
are captured and the slopes between adjacent points are 
distributed in Fig. 5. The first step is finds all local max. value 
in Fig. 5 and then calculates average value among these 
maximum points with respect to their faulty situations we 
stated in previous section. For instance, because of 
jjj mmm 435 >>  then 4)( 43211 jjjjjf mmmmm +++=  
and 5)( 876545 jjjjjjf mmmmmm ++++= . For another 
situation, kkk mmm 345 >> , they will be 
3)( 3211 kkkkf mmmm ++=  and 
5)( 876545 kkkkkkf mmmmmm ++++= .  
 
(a) 
 
(b) 
Fig. 4. (a) Representation of 4 sample points per quantization level in ideal 
case. (b) Representation of 4 sample points per quantization level in faulty 
case. 
 
Fig. 5. Distribution of slope between adjacent sample points. 
Hence, for n-bits DAC with N sample points, we formalize the 
algorithm of DNL estimation to be: 
for ( im ; i=1 to N)  
find local maximum set 
][max km ={ kmm }, k=1,2,…, 1−n2  
for (k=1 to 1−n2 ) 
fm
2m
3m
4m
filteringideal  
filteringreal  
1fm1m
2m
3m
4m
filteringideal  
filteringreal  
5m
6m
7m
2fm
im
i
pointsslopemaxlocal   . 
jm1
jm2
jm3
jm5
jm6
jm7
jm8
km1
km2
km3
km4
km5
km6
km7
km8jm4
1m
8m
