\BOOKMARK [1][-]{section.1}{Kombinatorische Schaltungen}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Gatter}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Wahrheitstabellen}{section.1}% 3
\BOOKMARK [2][-]{subsection.1.3}{Normalformen}{section.1}% 4
\BOOKMARK [2][-]{subsection.1.4}{Umformungen}{section.1}% 5
\BOOKMARK [2][-]{subsection.1.5}{Bubble pushing}{section.1}% 6
\BOOKMARK [2][-]{subsection.1.6}{Frequenzberechnung\(sequential circuits\)}{section.1}% 7
\BOOKMARK [2][-]{subsection.1.7}{Rechenregeln}{section.1}% 8
\BOOKMARK [2][-]{subsection.1.8}{Bindung der Operatoren}{section.1}% 9
\BOOKMARK [1][-]{section.2}{Sequential circuits}{}% 10
\BOOKMARK [2][-]{subsection.2.1}{Memory}{section.2}% 11
\BOOKMARK [2][-]{subsection.2.2}{synchronous sequential circuit}{section.2}% 12
\BOOKMARK [2][-]{subsection.2.3}{Finite state machines}{section.2}% 13
\BOOKMARK [2][-]{subsection.2.4}{Parallelism}{section.2}% 14
\BOOKMARK [1][-]{section.3}{Formel-Minimierung}{}% 15
\BOOKMARK [2][-]{subsection.3.1}{Karnaugh-Maps}{section.3}% 16
\BOOKMARK [2][-]{subsection.3.2}{Multiplexer}{section.3}% 17
\BOOKMARK [1][-]{section.4}{Assembler}{}% 18
\BOOKMARK [2][-]{subsection.4.1}{Bin\344rzahlen}{section.4}% 19
\BOOKMARK [2][-]{subsection.4.2}{Instructions}{section.4}% 20
\BOOKMARK [3][-]{subsubsection.4.2.1}{Intructions types}{subsection.4.2}% 21
\BOOKMARK [3][-]{subsubsection.4.2.2}{Logic instructions}{subsection.4.2}% 22
\BOOKMARK [3][-]{subsubsection.4.2.3}{Shifts}{subsection.4.2}% 23
\BOOKMARK [3][-]{subsubsection.4.2.4}{mult in div}{subsection.4.2}% 24
\BOOKMARK [3][-]{subsubsection.4.2.5}{branching}{subsection.4.2}% 25
\BOOKMARK [3][-]{subsubsection.4.2.6}{jump}{subsection.4.2}% 26
\BOOKMARK [3][-]{subsubsection.4.2.7}{if else case}{subsection.4.2}% 27
\BOOKMARK [3][-]{subsubsection.4.2.8}{Loops}{subsection.4.2}% 28
\BOOKMARK [3][-]{subsubsection.4.2.9}{magnitude comparison}{subsection.4.2}% 29
\BOOKMARK [3][-]{subsubsection.4.2.10}{Arrays}{subsection.4.2}% 30
\BOOKMARK [3][-]{subsubsection.4.2.11}{Functions}{subsection.4.2}% 31
\BOOKMARK [3][-]{subsubsection.4.2.12}{stacks}{subsection.4.2}% 32
\BOOKMARK [3][-]{subsubsection.4.2.13}{the Program just for interest}{subsection.4.2}% 33
\BOOKMARK [1][-]{section.5}{Verilog}{}% 34
\BOOKMARK [2][-]{subsection.5.1}{Operatoren}{section.5}% 35
\BOOKMARK [2][-]{subsection.5.2}{Vergleiche}{section.5}% 36
\BOOKMARK [2][-]{subsection.5.3}{Konstanten}{section.5}% 37
\BOOKMARK [2][-]{subsection.5.4}{Module}{section.5}% 38
\BOOKMARK [2][-]{subsection.5.5}{always}{section.5}% 39
\BOOKMARK [1][-]{section.6}{mips Processor}{}% 40
\BOOKMARK [2][-]{subsection.6.1}{Execution time}{section.6}% 41
\BOOKMARK [2][-]{subsection.6.2}{Different architectures}{section.6}% 42
\BOOKMARK [3][-]{subsubsection.6.2.1}{Singel-sycle}{subsection.6.2}% 43
\BOOKMARK [3][-]{subsubsection.6.2.2}{Multicycle}{subsection.6.2}% 44
\BOOKMARK [3][-]{subsubsection.6.2.3}{Pipeline}{subsection.6.2}% 45
\BOOKMARK [1][-]{section.7}{Memory}{}% 46
\BOOKMARK [2][-]{subsection.7.1}{Caches}{section.7}% 47
\BOOKMARK [2][-]{subsection.7.2}{Types of cache}{section.7}% 48
\BOOKMARK [2][-]{subsection.7.3}{Multiple level caches}{section.7}% 49
\BOOKMARK [2][-]{subsection.7.4}{Misses}{section.7}% 50
\BOOKMARK [2][-]{subsection.7.5}{Kaskadierung von RAM-Chips}{section.7}% 51
\BOOKMARK [2][-]{subsection.7.6}{64 KBit \(4096x16\)}{section.7}% 52
\BOOKMARK [2][-]{subsection.7.7}{64 KBit \(2048x32\)}{section.7}% 53
\BOOKMARK [2][-]{subsection.7.8}{128 KBit \(4096x32\)}{section.7}% 54
\BOOKMARK [1][-]{section.8}{CMOS}{}% 55
\BOOKMARK [1][-]{section.9}{Bin\344rzahlen \(2er-Komplement\)}{}% 56
\BOOKMARK [1][-]{section.10}{Arithmetik}{}% 57
\BOOKMARK [2][-]{subsection.10.1}{1er-Komplement}{section.10}% 58
\BOOKMARK [2][-]{subsection.10.2}{Sign magnitude}{section.10}% 59
\BOOKMARK [2][-]{subsection.10.3}{2er-Komplement}{section.10}% 60
\BOOKMARK [2][-]{subsection.10.4}{Lemma}{section.10}% 61
\BOOKMARK [2][-]{subsection.10.5}{Number systems}{section.10}% 62
\BOOKMARK [2][-]{subsection.10.6}{Operations}{section.10}% 63
\BOOKMARK [3][-]{subsubsection.10.6.1}{Halbaddierer}{subsection.10.6}% 64
\BOOKMARK [3][-]{subsubsection.10.6.2}{Volladdierer}{subsection.10.6}% 65
\BOOKMARK [3][-]{subsubsection.10.6.3}{\334berlauf}{subsection.10.6}% 66
\BOOKMARK [3][-]{subsubsection.10.6.4}{Ripple-Carry Addierer}{subsection.10.6}% 67
\BOOKMARK [3][-]{subsubsection.10.6.5}{Booth Recoding - Multiplikation zweier Bin\344rzahlen \(A B\)}{subsection.10.6}% 68
