{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 09:46:55 2022 " "Info: Processing started: Tue Oct 25 09:46:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3_4 -c lab3_4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3_4 -c lab3_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "v36_cd:inst\|q\[1\] " "Warning: Node \"v36_cd:inst\|q\[1\]\" is a latch" {  } { { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "v36_cd:inst\|q\[0\] " "Warning: Node \"v36_cd:inst\|q\[0\]\" is a latch" {  } { { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d\[3\] " "Info: Assuming node \"d\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sv36_cd.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d\[2\] " "Info: Assuming node \"d\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sv36_cd.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d\[0\] " "Info: Assuming node \"d\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sv36_cd.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d\[1\] " "Info: Assuming node \"d\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sv36_cd.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "v36_cd:inst\|Mux2~3 " "Info: Detected gated clock \"v36_cd:inst\|Mux2~3\" as buffer" {  } { { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "v36_cd:inst\|Mux2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "v36_cd:inst\|q\[0\] d\[1\] d\[3\] 0.269 ns register " "Info: tsu for register \"v36_cd:inst\|q\[0\]\" (data pin = \"d\[1\]\", clock pin = \"d\[3\]\") is 0.269 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns + Longest pin register " "Info: + Longest pin to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[1\] 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'd\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.319 ns) 2.625 ns v36_cd:inst\|Equal0~53 2 COMB LC_X2_Y3_N8 1 " "Info: 2: + IC(1.598 ns) + CELL(0.319 ns) = 2.625 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; COMB Node = 'v36_cd:inst\|Equal0~53'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { d[1] v36_cd:inst|Equal0~53 } "NODE_NAME" } } { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.125 ns) 3.200 ns v36_cd:inst\|q\[0\] 3 REG LC_X2_Y3_N5 2 " "Info: 3: + IC(0.450 ns) + CELL(0.125 ns) = 3.200 ns; Loc. = LC_X2_Y3_N5; Fanout = 2; REG Node = 'v36_cd:inst\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { v36_cd:inst|Equal0~53 v36_cd:inst|q[0] } "NODE_NAME" } } { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 36.00 % ) " "Info: Total cell delay = 1.152 ns ( 36.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.048 ns ( 64.00 % ) " "Info: Total interconnect delay = 2.048 ns ( 64.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { d[1] v36_cd:inst|Equal0~53 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { d[1] {} d[1]~combout {} v36_cd:inst|Equal0~53 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 1.598ns 0.450ns } { 0.000ns 0.708ns 0.319ns 0.125ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.320 ns + " "Info: + Micro setup delay of destination is 1.320 ns" {  } { { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[3\] destination 4.251 ns - Shortest register " "Info: - Shortest clock path from clock \"d\[3\]\" to destination register is 4.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[3\] 1 CLK PIN_8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_8; Fanout = 4; CLK Node = 'd\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.125 ns) 1.703 ns v36_cd:inst\|Mux2~3 2 COMB LC_X2_Y3_N4 2 " "Info: 2: + IC(0.870 ns) + CELL(0.125 ns) = 1.703 ns; Loc. = LC_X2_Y3_N4; Fanout = 2; COMB Node = 'v36_cd:inst\|Mux2~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { d[3] v36_cd:inst|Mux2~3 } "NODE_NAME" } } { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.319 ns) 4.251 ns v36_cd:inst\|q\[0\] 3 REG LC_X2_Y3_N5 2 " "Info: 3: + IC(2.229 ns) + CELL(0.319 ns) = 4.251 ns; Loc. = LC_X2_Y3_N5; Fanout = 2; REG Node = 'v36_cd:inst\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.548 ns" { v36_cd:inst|Mux2~3 v36_cd:inst|q[0] } "NODE_NAME" } } { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 27.10 % ) " "Info: Total cell delay = 1.152 ns ( 27.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.099 ns ( 72.90 % ) " "Info: Total interconnect delay = 3.099 ns ( 72.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.251 ns" { d[3] v36_cd:inst|Mux2~3 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.251 ns" { d[3] {} d[3]~combout {} v36_cd:inst|Mux2~3 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 0.870ns 2.229ns } { 0.000ns 0.708ns 0.125ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { d[1] v36_cd:inst|Equal0~53 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { d[1] {} d[1]~combout {} v36_cd:inst|Equal0~53 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 1.598ns 0.450ns } { 0.000ns 0.708ns 0.319ns 0.125ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.251 ns" { d[3] v36_cd:inst|Mux2~3 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.251 ns" { d[3] {} d[3]~combout {} v36_cd:inst|Mux2~3 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 0.870ns 2.229ns } { 0.000ns 0.708ns 0.125ns 0.319ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "d\[1\] q\[0\] v36_cd:inst\|q\[0\] 8.128 ns register " "Info: tco from clock \"d\[1\]\" to destination pin \"q\[0\]\" through register \"v36_cd:inst\|q\[0\]\" is 8.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[1\] source 5.407 ns + Longest register " "Info: + Longest clock path from clock \"d\[1\]\" to source register is 5.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[1\] 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'd\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.571 ns) 2.859 ns v36_cd:inst\|Mux2~3 2 COMB LC_X2_Y3_N4 2 " "Info: 2: + IC(1.580 ns) + CELL(0.571 ns) = 2.859 ns; Loc. = LC_X2_Y3_N4; Fanout = 2; COMB Node = 'v36_cd:inst\|Mux2~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { d[1] v36_cd:inst|Mux2~3 } "NODE_NAME" } } { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.319 ns) 5.407 ns v36_cd:inst\|q\[0\] 3 REG LC_X2_Y3_N5 2 " "Info: 3: + IC(2.229 ns) + CELL(0.319 ns) = 5.407 ns; Loc. = LC_X2_Y3_N5; Fanout = 2; REG Node = 'v36_cd:inst\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.548 ns" { v36_cd:inst|Mux2~3 v36_cd:inst|q[0] } "NODE_NAME" } } { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 29.55 % ) " "Info: Total cell delay = 1.598 ns ( 29.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.809 ns ( 70.45 % ) " "Info: Total interconnect delay = 3.809 ns ( 70.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.407 ns" { d[1] v36_cd:inst|Mux2~3 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.407 ns" { d[1] {} d[1]~combout {} v36_cd:inst|Mux2~3 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 1.580ns 2.229ns } { 0.000ns 0.708ns 0.571ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.721 ns + Longest register pin " "Info: + Longest register to pin delay is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v36_cd:inst\|q\[0\] 1 REG LC_X2_Y3_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N5; Fanout = 2; REG Node = 'v36_cd:inst\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v36_cd:inst|q[0] } "NODE_NAME" } } { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.454 ns) 2.721 ns q\[0\] 2 PIN PIN_34 0 " "Info: 2: + IC(1.267 ns) + CELL(1.454 ns) = 2.721 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { v36_cd:inst|q[0] q[0] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 496 672 192 "q\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 53.44 % ) " "Info: Total cell delay = 1.454 ns ( 53.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 46.56 % ) " "Info: Total interconnect delay = 1.267 ns ( 46.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { v36_cd:inst|q[0] q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { v36_cd:inst|q[0] {} q[0] {} } { 0.000ns 1.267ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.407 ns" { d[1] v36_cd:inst|Mux2~3 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.407 ns" { d[1] {} d[1]~combout {} v36_cd:inst|Mux2~3 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 1.580ns 2.229ns } { 0.000ns 0.708ns 0.571ns 0.319ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { v36_cd:inst|q[0] q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { v36_cd:inst|q[0] {} q[0] {} } { 0.000ns 1.267ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "d\[0\] vg 5.319 ns Longest " "Info: Longest tpd from source pin \"d\[0\]\" to destination pin \"vg\" is 5.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[0\] 1 CLK PIN_26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_26; Fanout = 2; CLK Node = 'd\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.462 ns) 2.614 ns v36_cd:inst\|Equal0~52 2 COMB LC_X2_Y3_N2 2 " "Info: 2: + IC(1.444 ns) + CELL(0.462 ns) = 2.614 ns; Loc. = LC_X2_Y3_N2; Fanout = 2; COMB Node = 'v36_cd:inst\|Equal0~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { d[0] v36_cd:inst|Equal0~52 } "NODE_NAME" } } { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(1.454 ns) 5.319 ns vg 3 PIN PIN_14 0 " "Info: 3: + IC(1.251 ns) + CELL(1.454 ns) = 5.319 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'vg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { v36_cd:inst|Equal0~52 vg } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 368 528 704 384 "vg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.624 ns ( 49.33 % ) " "Info: Total cell delay = 2.624 ns ( 49.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.695 ns ( 50.67 % ) " "Info: Total interconnect delay = 2.695 ns ( 50.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.319 ns" { d[0] v36_cd:inst|Equal0~52 vg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.319 ns" { d[0] {} d[0]~combout {} v36_cd:inst|Equal0~52 {} vg {} } { 0.000ns 0.000ns 1.444ns 1.251ns } { 0.000ns 0.708ns 0.462ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "v36_cd:inst\|q\[0\] d\[3\] d\[1\] 3.126 ns register " "Info: th for register \"v36_cd:inst\|q\[0\]\" (data pin = \"d\[3\]\", clock pin = \"d\[1\]\") is 3.126 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[1\] destination 5.407 ns + Longest register " "Info: + Longest clock path from clock \"d\[1\]\" to destination register is 5.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[1\] 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'd\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.571 ns) 2.859 ns v36_cd:inst\|Mux2~3 2 COMB LC_X2_Y3_N4 2 " "Info: 2: + IC(1.580 ns) + CELL(0.571 ns) = 2.859 ns; Loc. = LC_X2_Y3_N4; Fanout = 2; COMB Node = 'v36_cd:inst\|Mux2~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { d[1] v36_cd:inst|Mux2~3 } "NODE_NAME" } } { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.319 ns) 5.407 ns v36_cd:inst\|q\[0\] 3 REG LC_X2_Y3_N5 2 " "Info: 3: + IC(2.229 ns) + CELL(0.319 ns) = 5.407 ns; Loc. = LC_X2_Y3_N5; Fanout = 2; REG Node = 'v36_cd:inst\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.548 ns" { v36_cd:inst|Mux2~3 v36_cd:inst|q[0] } "NODE_NAME" } } { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 29.55 % ) " "Info: Total cell delay = 1.598 ns ( 29.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.809 ns ( 70.45 % ) " "Info: Total interconnect delay = 3.809 ns ( 70.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.407 ns" { d[1] v36_cd:inst|Mux2~3 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.407 ns" { d[1] {} d[1]~combout {} v36_cd:inst|Mux2~3 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 1.580ns 2.229ns } { 0.000ns 0.708ns 0.571ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.281 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[3\] 1 CLK PIN_8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_8; Fanout = 4; CLK Node = 'd\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.125 ns) 1.706 ns v36_cd:inst\|Equal0~53 2 COMB LC_X2_Y3_N8 1 " "Info: 2: + IC(0.873 ns) + CELL(0.125 ns) = 1.706 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; COMB Node = 'v36_cd:inst\|Equal0~53'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { d[3] v36_cd:inst|Equal0~53 } "NODE_NAME" } } { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.125 ns) 2.281 ns v36_cd:inst\|q\[0\] 3 REG LC_X2_Y3_N5 2 " "Info: 3: + IC(0.450 ns) + CELL(0.125 ns) = 2.281 ns; Loc. = LC_X2_Y3_N5; Fanout = 2; REG Node = 'v36_cd:inst\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { v36_cd:inst|Equal0~53 v36_cd:inst|q[0] } "NODE_NAME" } } { "v36_cd.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.958 ns ( 42.00 % ) " "Info: Total cell delay = 0.958 ns ( 42.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.323 ns ( 58.00 % ) " "Info: Total interconnect delay = 1.323 ns ( 58.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { d[3] v36_cd:inst|Equal0~53 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { d[3] {} d[3]~combout {} v36_cd:inst|Equal0~53 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 0.873ns 0.450ns } { 0.000ns 0.708ns 0.125ns 0.125ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.407 ns" { d[1] v36_cd:inst|Mux2~3 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.407 ns" { d[1] {} d[1]~combout {} v36_cd:inst|Mux2~3 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 1.580ns 2.229ns } { 0.000ns 0.708ns 0.571ns 0.319ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { d[3] v36_cd:inst|Equal0~53 v36_cd:inst|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { d[3] {} d[3]~combout {} v36_cd:inst|Equal0~53 {} v36_cd:inst|q[0] {} } { 0.000ns 0.000ns 0.873ns 0.450ns } { 0.000ns 0.708ns 0.125ns 0.125ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 09:46:55 2022 " "Info: Processing ended: Tue Oct 25 09:46:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
