# vgen
This repo contains several Python scripts for generating Verilog modules used in more complex projects. Below are what will be generated:
. LFSR module
. Parallel pseudo-random data for an input seed
. CRC bits for an input data
. SECDED ECC modules
. random prime numbers
. and more
