(footprint "LogicBoard" (version 20221018) (generator pcbnew)
  (layer "F.Cu")
  (attr smd)
  (fp_text reference "REF**" (at 0 -53.34 unlocked) (layer "F.SilkS")
      (effects (font (size 1 1) (thickness 0.1)))
    (tstamp 5fde0bb4-4f4b-44c7-9028-54c8ffa507c2)
  )
  (fp_text value "LogicBoard" (at 0 1 unlocked) (layer "F.Fab")
      (effects (font (size 1 1) (thickness 0.15)))
    (tstamp d3aba0bf-80eb-4c88-9db1-fb15d881f022)
  )
  (fp_text user "${REFERENCE}" (at 0 2.5 unlocked) (layer "F.Fab")
      (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 4d5bbc51-f75e-4231-a058-71769b7c6c6b)
  )
  (fp_rect (start -50 -43.5) (end 50 43.5)
    (stroke (width 0.1) (type default)) (fill none) (layer "F.SilkS") (tstamp 0884e04f-4301-4bda-b69e-90176e0c78e4))
  (model "A:/Projects/Electronic/GigaESC/LogicBoard/DevKit/GigaESC.wrl"
    (offset (xyz 0 0 9))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
