<!doctype html><html><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><title>- Yingkui Lin</title><meta name=viewport content="width=device-width,initial-scale=1">
<meta itemprop=name content="Yingkui Lin"><meta itemprop=description content="Chapter 4: Processor Design 4.1 Introduce a new ISA called Y86. (RISC, CISC)
4.2 Gates, ALU, Memory and Clock. Too little information. Talking too fast.
4.3 Implement this ISA using circuit logic. Introduce FDEMW stages, and sequential process
4.4 Pipeline Principles
4.5 Implementation of Pipeline
Chapter 5: Skipped. Read after all others have been read.
Chapter 6: Memory Hierarchy 6.1 Kinds of Physical Memory Device
6.2 Locality (Less Jump through memory)"><meta itemprop=wordCount content="193"><meta property="og:url" content="https://yingkui.com/cs/csapp/note/"><meta property="og:site_name" content="Yingkui Lin"><meta property="og:title" content="Yingkui Lin"><meta property="og:description" content="Chapter 4: Processor Design 4.1 Introduce a new ISA called Y86. (RISC, CISC)
4.2 Gates, ALU, Memory and Clock. Too little information. Talking too fast.
4.3 Implement this ISA using circuit logic. Introduce FDEMW stages, and sequential process
4.4 Pipeline Principles
4.5 Implementation of Pipeline
Chapter 5: Skipped. Read after all others have been read.
Chapter 6: Memory Hierarchy 6.1 Kinds of Physical Memory Device
6.2 Locality (Less Jump through memory)"><meta property="og:locale" content="en_us"><meta property="og:type" content="article"><meta property="article:section" content="cs"><meta name=twitter:card content="summary"><meta name=twitter:title content="Yingkui Lin"><meta name=twitter:description content="Chapter 4: Processor Design 4.1 Introduce a new ISA called Y86. (RISC, CISC)
4.2 Gates, ALU, Memory and Clock. Too little information. Talking too fast.
4.3 Implement this ISA using circuit logic. Introduce FDEMW stages, and sequential process
4.4 Pipeline Principles
4.5 Implementation of Pipeline
Chapter 5: Skipped. Read after all others have been read.
Chapter 6: Memory Hierarchy 6.1 Kinds of Physical Memory Device
6.2 Locality (Less Jump through memory)"><link href='https://fonts.googleapis.com/css?family=Playfair+Display:700' rel=stylesheet type=text/css><link rel=stylesheet type=text/css media=screen href=https://yingkui.com/css/normalize.css><link rel=stylesheet type=text/css media=screen href=https://yingkui.com/css/main.css><link id=dark-scheme rel=stylesheet type=text/css href=https://yingkui.com/css/dark.css><link rel=stylesheet type=text/css href=https://yingkui.com/css/custom.css><script src=https://yingkui.com/js/main.js></script></head><body><div class="container wrapper"><div class=header><div class=avatar><a href=https://yingkui.com/><img src=/logo-ai.jpg alt="Yingkui Lin"></a></div><h1 class=site-title><a href=https://yingkui.com/>Yingkui Lin</a></h1><div class=site-description><p>A Curious Mind.</p><nav class="nav social"><ul class=flat></ul></nav></div><nav class=nav><ul class=flat><li><a href=/>Essays</a></li><li><a href=/single>Pages</a></li></ul></nav></div><div class=post><div class=post-header><div class=matter><h1 class=title></h1></div></div><div class=markdown><h4 id=chapter-4-processor-design>Chapter 4: Processor Design</h4><p>4.1 Introduce a new ISA called Y86. (RISC, CISC)</p><p>4.2 Gates, ALU, Memory and Clock. Too little information. Talking too fast.</p><p>4.3 Implement this ISA using circuit logic. Introduce <strong>FDEMW</strong> stages, and sequential process</p><p>4.4 <strong>Pipeline</strong> Principles</p><p>4.5 Implementation of Pipeline</p><h4 id=chapter-5>Chapter 5:</h4><p>Skipped. Read after all others have been read.</p><h4 id=chapter-6-memory-hierarchy>Chapter 6: Memory Hierarchy</h4><p>6.1 Kinds of Physical Memory Device</p><p>6.2 <strong>Locality</strong> (Less Jump through memory)</p><p>6.3 <strong>Hierarchy</strong>, the main topic of this chapter</p><p>6.4-6.6 <strong>Cache</strong> and how to write better code on cache</p><h4 id=chapter-7-linking>Chapter 7: Linking</h4><p>A very small chapter, several sections are just one page long.</p><p>Things happened after assembly.</p><p>Relocatable object file &mdash; Static Linkers &mdash;> Executable object file</p><p>Symbol Resolution & Relocation (final memory address is determined)</p><h4 id=chapter-8-exceptional-control-flow-os>Chapter 8: Exceptional Control Flow (OS)</h4><p>A prerequisite for operating system.</p><p>8.1 what is exception and classes of exceptions</p><p>8.2 <strong>process</strong></p><h4 id=chapter-9-virtual-memory>Chapter 9: Virtual Memory</h4><p>9.1 Introduction to VM</p><p>9.9 <strong>Allocation</strong></p><p>9.10 <strong>Garbage Collection</strong></p><h4 id=chapter-10-io>Chapter 10: IO</h4><p>Only 20 pages, quite small chapter.</p><h4 id=chapter-11-network>Chapter 11: Network</h4><p>Not hard too. 30 pages long.</p><h4 id=chapter-12-concurrent>Chapter 12: Concurrent</h4><p>50 more pages long. Hard topic to learn.</p><p>Process, IO multiplex, Thread</p></div><div class=tags></div></div></div><div class="footer wrapper"><nav class=nav><div>2025 Â© Copyright Yingkui.com All Rights Reserved</div></nav></div></body></html>