// Seed: 3062413217
module module_0 (
    output logic id_0,
    input  logic id_1
);
  logic id_2;
  assign id_2 = 1 + id_1 & 1 & 1;
  assign id_0 = id_2;
endmodule
