<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="c" filename="input.vc" language="1800-2017"/>
    <file id="d" filename="t/t_xml_varref_outside_block.v" language="1800-2017"/>
  </files>
  <module_files>
    <file id="d" filename="t/t_xml_varref_outside_block.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell loc="d,1,8,1,9" name="t" submodname="t" hier="t"/>
  </cells>
  <netlist>
    <module loc="d,1,8,1,9" name="t" origName="t">
      <begin loc="d,3,19,3,25" name="block1">
        <contassign loc="d,4,24,4,25" dtype_id="1">
          <varref loc="d,4,26,4,33" name="wire_l0" dtype_id="1"/>
          <varref loc="d,4,16,4,23" name="block1.wire_l1" dtype_id="1"/>
        </contassign>
        <var loc="d,5,14,5,21" name="block1.wire_l1" dtype_id="1" vartype="logic" origName="wire_l1"/>
      </begin>
      <var loc="d,8,10,8,17" name="wire_l0" dtype_id="1" vartype="logic" origName="wire_l0"/>
    </module>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="d,8,10,8,17" id="1" name="logic"/>
    </typetable>
  </netlist>
</verilator_xml>
