INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/moosa/OneDrive/Desktop/College Stuff/Engineering/VHDL/UART_Proj/UART_Proj.srcs/sim_1/new/baud_gen_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'baud_gen_bench'
