
001_Vibgyor_bars.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001114  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080012c0  080012c0  000022c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080012f0  080012f0  00003058  2**0
                  CONTENTS
  4 .ARM          00000000  080012f0  080012f0  00003058  2**0
                  CONTENTS
  5 .preinit_array 00000000  080012f0  080012f0  00003058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080012f0  080012f0  000022f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080012f4  080012f4  000022f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000058  20000000  080012f8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003058  2**0
                  CONTENTS
 10 .bss          0002581c  20000058  20000058  00003058  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20025874  20025874  00003058  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003058  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001065  00000000  00000000  00003082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004ce  00000000  00000000  000040e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000118  00000000  00000000  000045b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000c9  00000000  00000000  000046d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000323c4  00000000  00000000  00004799  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000016b5  00000000  00000000  00036b5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000910f8  00000000  00000000  00038212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c930a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000037c  00000000  00000000  000c9350  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  000c96cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000058 	.word	0x20000058
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080012a8 	.word	0x080012a8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000005c 	.word	0x2000005c
 80001e8:	080012a8 	.word	0x080012a8

080001ec <delay_50ms>:
#define MADCTL_ML 0x10  ///< LCD refresh Bottom to top
#define MADCTL_RGB 0x00 ///< Red-Green-Blue pixel order
#define MADCTL_BGR 0x08 ///< Blue-Green-Red pixel order
#define MADCTL_MH 0x04  ///< LCD refresh right to left

 static void delay_50ms(void){
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 	for(uint32_t i = 0 ; i<(0xFFFFU * 10U);i++);
 80001f2:	2300      	movs	r3, #0
 80001f4:	607b      	str	r3, [r7, #4]
 80001f6:	e002      	b.n	80001fe <delay_50ms+0x12>
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	3301      	adds	r3, #1
 80001fc:	607b      	str	r3, [r7, #4]
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	4a04      	ldr	r2, [pc, #16]	@ (8000214 <delay_50ms+0x28>)
 8000202:	4293      	cmp	r3, r2
 8000204:	d9f8      	bls.n	80001f8 <delay_50ms+0xc>
 }
 8000206:	bf00      	nop
 8000208:	bf00      	nop
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	bc80      	pop	{r7}
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop
 8000214:	0009fff5 	.word	0x0009fff5

08000218 <BSP_LCD_Init>:

void BSP_LCD_Init(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0

	LCD_Pin_Init();
 800021c:	f000 f80a 	bl	8000234 <LCD_Pin_Init>
	LCD_SPI_Init();
 8000220:	f000 f90e 	bl	8000440 <LCD_SPI_Init>
	LCD_SPI_Enable();
 8000224:	f000 f8fa 	bl	800041c <LCD_SPI_Enable>
	LCD_Reset();
 8000228:	f000 f968 	bl	80004fc <LCD_Reset>
	LCD_Config();
 800022c:	f000 f994 	bl	8000558 <LCD_Config>
}
 8000230:	bf00      	nop
 8000232:	bd80      	pop	{r7, pc}

08000234 <LCD_Pin_Init>:

void LCD_Pin_Init(void)
{
 8000234:	b480      	push	{r7}
 8000236:	b087      	sub	sp, #28
 8000238:	af00      	add	r7, sp, #0
  RCC_TypeDef *pRCC=RCC;
 800023a:	4b73      	ldr	r3, [pc, #460]	@ (8000408 <LCD_Pin_Init+0x1d4>)
 800023c:	617b      	str	r3, [r7, #20]
  GPIO_TypeDef *pGPIOA=GPIOA;
 800023e:	4b73      	ldr	r3, [pc, #460]	@ (800040c <LCD_Pin_Init+0x1d8>)
 8000240:	613b      	str	r3, [r7, #16]
  GPIO_TypeDef *pGPIOC=GPIOC;
 8000242:	4b73      	ldr	r3, [pc, #460]	@ (8000410 <LCD_Pin_Init+0x1dc>)
 8000244:	60fb      	str	r3, [r7, #12]
  GPIO_TypeDef *pGPIOD=GPIOD;
 8000246:	4b73      	ldr	r3, [pc, #460]	@ (8000414 <LCD_Pin_Init+0x1e0>)
 8000248:	60bb      	str	r3, [r7, #8]
  GPIO_TypeDef *pGPIOF=GPIOF;
 800024a:	4b73      	ldr	r3, [pc, #460]	@ (8000418 <LCD_Pin_Init+0x1e4>)
 800024c:	607b      	str	r3, [r7, #4]

  /*Enable the clocks for port peripheral A,C,D
   *
   */
  REG_SET_BIT(pRCC->AHB1ENR,RCC_AHB1ENR_GPIOAEN_Pos);
 800024e:	697b      	ldr	r3, [r7, #20]
 8000250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000252:	f043 0201 	orr.w	r2, r3, #1
 8000256:	697b      	ldr	r3, [r7, #20]
 8000258:	631a      	str	r2, [r3, #48]	@ 0x30
  REG_SET_BIT(pRCC->AHB1ENR,RCC_AHB1ENR_GPIOCEN_Pos);
 800025a:	697b      	ldr	r3, [r7, #20]
 800025c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800025e:	f043 0204 	orr.w	r2, r3, #4
 8000262:	697b      	ldr	r3, [r7, #20]
 8000264:	631a      	str	r2, [r3, #48]	@ 0x30
  REG_SET_BIT(pRCC->AHB1ENR,RCC_AHB1ENR_GPIODEN_Pos);
 8000266:	697b      	ldr	r3, [r7, #20]
 8000268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800026a:	f043 0208 	orr.w	r2, r3, #8
 800026e:	697b      	ldr	r3, [r7, #20]
 8000270:	631a      	str	r2, [r3, #48]	@ 0x30
  REG_SET_BIT(pRCC->AHB1ENR,RCC_AHB1ENR_GPIOFEN_Pos);
 8000272:	697b      	ldr	r3, [r7, #20]
 8000274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000276:	f043 0220 	orr.w	r2, r3, #32
 800027a:	697b      	ldr	r3, [r7, #20]
 800027c:	631a      	str	r2, [r3, #48]	@ 0x30

  //RESX (MODE->OUTPUTTYPE->SPEED)  ("->" means and then)
  REG_SET_VAL(pGPIOA->MODER,0x1U,0x3,(LCD_RESX_PIN * 2U));
 800027e:	693b      	ldr	r3, [r7, #16]
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8000286:	693b      	ldr	r3, [r7, #16]
 8000288:	601a      	str	r2, [r3, #0]
 800028a:	693b      	ldr	r3, [r7, #16]
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8000292:	693b      	ldr	r3, [r7, #16]
 8000294:	601a      	str	r2, [r3, #0]
  REG_CLR_BIT(pGPIOA->OTYPER,LCD_RESX_PIN);
 8000296:	693b      	ldr	r3, [r7, #16]
 8000298:	685b      	ldr	r3, [r3, #4]
 800029a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800029e:	693b      	ldr	r3, [r7, #16]
 80002a0:	605a      	str	r2, [r3, #4]
  REG_SET_VAL(pGPIOA->OSPEEDR,2U,0x3U,(LCD_RESX_PIN * 2U));
 80002a2:	693b      	ldr	r3, [r7, #16]
 80002a4:	689b      	ldr	r3, [r3, #8]
 80002a6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80002aa:	693b      	ldr	r3, [r7, #16]
 80002ac:	609a      	str	r2, [r3, #8]
 80002ae:	693b      	ldr	r3, [r7, #16]
 80002b0:	689b      	ldr	r3, [r3, #8]
 80002b2:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80002b6:	693b      	ldr	r3, [r7, #16]
 80002b8:	609a      	str	r2, [r3, #8]

  //CSX (MODE->OUTPUTTYPE->SPEED)  ("->" means and then)
  REG_SET_VAL(pGPIOC->MODER,0x1U,0x3,(LCD_CSX_PIN * 2U));
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	601a      	str	r2, [r3, #0]
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	f043 0210 	orr.w	r2, r3, #16
 80002ce:	68fb      	ldr	r3, [r7, #12]
 80002d0:	601a      	str	r2, [r3, #0]
   REG_CLR_BIT(pGPIOC->OTYPER,LCD_CSX_PIN);
 80002d2:	68fb      	ldr	r3, [r7, #12]
 80002d4:	685b      	ldr	r3, [r3, #4]
 80002d6:	f023 0204 	bic.w	r2, r3, #4
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	605a      	str	r2, [r3, #4]
   REG_SET_VAL(pGPIOC->OSPEEDR,2U,0x3U,(LCD_CSX_PIN * 2U));
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	689b      	ldr	r3, [r3, #8]
 80002e2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80002e6:	68fb      	ldr	r3, [r7, #12]
 80002e8:	609a      	str	r2, [r3, #8]
 80002ea:	68fb      	ldr	r3, [r7, #12]
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	f043 0220 	orr.w	r2, r3, #32
 80002f2:	68fb      	ldr	r3, [r7, #12]
 80002f4:	609a      	str	r2, [r3, #8]

   //DCX (MODE->OUTPUTTYPE->SPEED)  ("->" means and then)
    REG_SET_VAL(pGPIOD->MODER,0x1U,0x3,(LCD_DCX_PIN * 2U));
 80002f6:	68bb      	ldr	r3, [r7, #8]
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80002fe:	68bb      	ldr	r3, [r7, #8]
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	68bb      	ldr	r3, [r7, #8]
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800030a:	68bb      	ldr	r3, [r7, #8]
 800030c:	601a      	str	r2, [r3, #0]
     REG_CLR_BIT(pGPIOD->OTYPER,LCD_DCX_PIN);
 800030e:	68bb      	ldr	r3, [r7, #8]
 8000310:	685b      	ldr	r3, [r3, #4]
 8000312:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	605a      	str	r2, [r3, #4]
     REG_SET_VAL(pGPIOD->OSPEEDR,2U,0x3U,(LCD_DCX_PIN * 2U));
 800031a:	68bb      	ldr	r3, [r7, #8]
 800031c:	689b      	ldr	r3, [r3, #8]
 800031e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8000322:	68bb      	ldr	r3, [r7, #8]
 8000324:	609a      	str	r2, [r3, #8]
 8000326:	68bb      	ldr	r3, [r7, #8]
 8000328:	689b      	ldr	r3, [r3, #8]
 800032a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800032e:	68bb      	ldr	r3, [r7, #8]
 8000330:	609a      	str	r2, [r3, #8]

     //SPI_CLK(PF7) (MODE->OUTPUTTYPE->SPEED->ALTERNATE FUNCTION MODE)  ("->" means and then)
        REG_SET_VAL(pGPIOF->MODER,0x2U,0x3,(LCD_SCL_PIN * 2U));
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	601a      	str	r2, [r3, #0]
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	601a      	str	r2, [r3, #0]
         REG_CLR_BIT(pGPIOF->OTYPER,LCD_SCL_PIN);
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	685b      	ldr	r3, [r3, #4]
 800034e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	605a      	str	r2, [r3, #4]
         REG_SET_VAL(pGPIOF->OSPEEDR,2U,0x3U,(LCD_SCL_PIN * 2U));
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	689b      	ldr	r3, [r3, #8]
 800035a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	609a      	str	r2, [r3, #8]
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	689b      	ldr	r3, [r3, #8]
 8000366:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	609a      	str	r2, [r3, #8]
         REG_SET_VAL(pGPIOF->AFR[0],0x5U,0xFU,(LCD_SCL_PIN * 4U));
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	6a1b      	ldr	r3, [r3, #32]
 8000372:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	621a      	str	r2, [r3, #32]
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	6a1b      	ldr	r3, [r3, #32]
 800037e:	f043 42a0 	orr.w	r2, r3, #1342177280	@ 0x50000000
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	621a      	str	r2, [r3, #32]

         //SPI_SDA(PF9) (MODE->OUTPUTTYPE->SPEED->ALTERNATE FUNCTION MODE)  ("->" means and then)
                 REG_SET_VAL(pGPIOF->MODER,0x2U,0x3,(LCD_SDA_PIN* 2U));
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	601a      	str	r2, [r3, #0]
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	601a      	str	r2, [r3, #0]
                  REG_CLR_BIT(pGPIOF->OTYPER,LCD_SDA_PIN);
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	685b      	ldr	r3, [r3, #4]
 80003a2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	605a      	str	r2, [r3, #4]
                  REG_SET_VAL(pGPIOF->OSPEEDR,2U,0x3U,(LCD_SDA_PIN * 2U));
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	689b      	ldr	r3, [r3, #8]
 80003ae:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	609a      	str	r2, [r3, #8]
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	689b      	ldr	r3, [r3, #8]
 80003ba:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	609a      	str	r2, [r3, #8]
                  REG_SET_VAL(pGPIOF->AFR[1],0x5U,0xFU,((LCD_SDA_PIN%8)* 4U));
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	625a      	str	r2, [r3, #36]	@ 0x24
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003d2:	f043 0250 	orr.w	r2, r3, #80	@ 0x50
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	625a      	str	r2, [r3, #36]	@ 0x24

                  //CSX PIN INITIALIZED setting it to HIGH
                  REG_SET_BIT(pGPIOC->ODR,LCD_CSX_PIN);
 80003da:	68fb      	ldr	r3, [r7, #12]
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	f043 0204 	orr.w	r2, r3, #4
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	615a      	str	r2, [r3, #20]
                  //REXX PIN INITIALIZED setting it to HIGH
                  REG_SET_BIT(pGPIOA->ODR,LCD_RESX_PIN);
 80003e6:	693b      	ldr	r3, [r7, #16]
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80003ee:	693b      	ldr	r3, [r7, #16]
 80003f0:	615a      	str	r2, [r3, #20]
                  //DCX PIN INITIALIZED setting it to HIGH
                  REG_SET_BIT(pGPIOD->ODR,LCD_DCX_PIN);
 80003f2:	68bb      	ldr	r3, [r7, #8]
 80003f4:	695b      	ldr	r3, [r3, #20]
 80003f6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80003fa:	68bb      	ldr	r3, [r7, #8]
 80003fc:	615a      	str	r2, [r3, #20]

}
 80003fe:	bf00      	nop
 8000400:	371c      	adds	r7, #28
 8000402:	46bd      	mov	sp, r7
 8000404:	bc80      	pop	{r7}
 8000406:	4770      	bx	lr
 8000408:	40023800 	.word	0x40023800
 800040c:	40020000 	.word	0x40020000
 8000410:	40020800 	.word	0x40020800
 8000414:	40020c00 	.word	0x40020c00
 8000418:	40021400 	.word	0x40021400

0800041c <LCD_SPI_Enable>:

void LCD_SPI_Enable(void)
{
 800041c:	b480      	push	{r7}
 800041e:	b083      	sub	sp, #12
 8000420:	af00      	add	r7, sp, #0
	SPI_TypeDef *pSPI=SPI5;
 8000422:	4b06      	ldr	r3, [pc, #24]	@ (800043c <LCD_SPI_Enable+0x20>)
 8000424:	607b      	str	r3, [r7, #4]
	REG_SET_BIT(pSPI->CR1,SPI_CR1_SPE_Pos);
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	601a      	str	r2, [r3, #0]
}
 8000432:	bf00      	nop
 8000434:	370c      	adds	r7, #12
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr
 800043c:	40015000 	.word	0x40015000

08000440 <LCD_SPI_Init>:

void LCD_SPI_Init(void)
{
 8000440:	b480      	push	{r7}
 8000442:	b083      	sub	sp, #12
 8000444:	af00      	add	r7, sp, #0
	SPI_TypeDef *pSPI= SPI5;
 8000446:	4b2b      	ldr	r3, [pc, #172]	@ (80004f4 <LCD_SPI_Init+0xb4>)
 8000448:	607b      	str	r3, [r7, #4]
	RCC_TypeDef *pRCC=RCC;
 800044a:	4b2b      	ldr	r3, [pc, #172]	@ (80004f8 <LCD_SPI_Init+0xb8>)
 800044c:	603b      	str	r3, [r7, #0]

	REG_SET_BIT(pRCC->APB2ENR,RCC_APB2ENR_SPI5EN_Pos); //enabling SPI5 which is on APB2 BUS
 800044e:	683b      	ldr	r3, [r7, #0]
 8000450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000452:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000456:	683b      	ldr	r3, [r7, #0]
 8000458:	645a      	str	r2, [r3, #68]	@ 0x44
	REG_SET_BIT(pSPI->CR1,SPI_CR1_MSTR_Pos);	//"CONTROLLER MODE"
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	f043 0204 	orr.w	r2, r3, #4
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	601a      	str	r2, [r3, #0]
	REG_SET_BIT(pSPI->CR1,SPI_CR1_BIDIMODE_Pos);//"BIDI MODE OR HALF DUPLEX MODE ENABLE"
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	601a      	str	r2, [r3, #0]
	REG_SET_BIT(pSPI->CR1,SPI_CR1_BIDIOE_Pos);//setting the bit BIDIOE to 1 which means transmit only
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	601a      	str	r2, [r3, #0]
	REG_CLR_BIT(pSPI->CR1,SPI_CR1_DFF_Pos);//"DFF= 8 BITS"
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	601a      	str	r2, [r3, #0]
	REG_SET_BIT(pSPI->CR1,SPI_CR1_SSM_Pos);//"SSM ENABLES"
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	601a      	str	r2, [r3, #0]
	REG_SET_BIT(pSPI->CR1,SPI_CR1_SSI_Pos);//"SSI ENABLED"
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	601a      	str	r2, [r3, #0]
	REG_CLR_BIT(pSPI->CR1,SPI_CR1_LSBFIRST_Pos);//"SEND MSB FIRST"
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	601a      	str	r2, [r3, #0]
	REG_SET_VAL(pSPI->CR1,0x3U,0x7U,SPI_CR1_BR_Pos);//"SPI CLOCK =90Mhz/16= 5.25 MHz" SINCE MAX 6 MHz OS ALLOWED
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	601a      	str	r2, [r3, #0]
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	f043 0218 	orr.w	r2, r3, #24
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	601a      	str	r2, [r3, #0]
	REG_CLR_BIT(pSPI->CR1,SPI_CR1_CPOL_Pos); //CPOL=0
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	f023 0202 	bic.w	r2, r3, #2
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	601a      	str	r2, [r3, #0]
	REG_CLR_BIT(pSPI->CR1,SPI_CR1_CPHA_Pos);//CPHA=0
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	f023 0201 	bic.w	r2, r3, #1
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	601a      	str	r2, [r3, #0]
	REG_CLR_BIT(pSPI->CR2,SPI_CR2_FRF_Pos);//"SPI MOTOROLA FRAME FORMAT
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	685b      	ldr	r3, [r3, #4]
 80004e2:	f023 0210 	bic.w	r2, r3, #16
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	605a      	str	r2, [r3, #4]



}
 80004ea:	bf00      	nop
 80004ec:	370c      	adds	r7, #12
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bc80      	pop	{r7}
 80004f2:	4770      	bx	lr
 80004f4:	40015000 	.word	0x40015000
 80004f8:	40023800 	.word	0x40023800

080004fc <LCD_Reset>:

void LCD_Reset(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b083      	sub	sp, #12
 8000500:	af00      	add	r7, sp, #0
	LCD_RESX_LOW();
 8000502:	4b13      	ldr	r3, [pc, #76]	@ (8000550 <LCD_Reset+0x54>)
 8000504:	695b      	ldr	r3, [r3, #20]
 8000506:	4a12      	ldr	r2, [pc, #72]	@ (8000550 <LCD_Reset+0x54>)
 8000508:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800050c:	6153      	str	r3, [r2, #20]
	for(uint32_t i=0;i<(0xFFFFU *20U);i++); //50 ms delay
 800050e:	2300      	movs	r3, #0
 8000510:	607b      	str	r3, [r7, #4]
 8000512:	e002      	b.n	800051a <LCD_Reset+0x1e>
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	3301      	adds	r3, #1
 8000518:	607b      	str	r3, [r7, #4]
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	4a0d      	ldr	r2, [pc, #52]	@ (8000554 <LCD_Reset+0x58>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d9f8      	bls.n	8000514 <LCD_Reset+0x18>
	LCD_RESX_HIGH();
 8000522:	4b0b      	ldr	r3, [pc, #44]	@ (8000550 <LCD_Reset+0x54>)
 8000524:	695b      	ldr	r3, [r3, #20]
 8000526:	4a0a      	ldr	r2, [pc, #40]	@ (8000550 <LCD_Reset+0x54>)
 8000528:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800052c:	6153      	str	r3, [r2, #20]
	for(uint32_t i=0;i<(0xFFFFU *20U);i++);
 800052e:	2300      	movs	r3, #0
 8000530:	603b      	str	r3, [r7, #0]
 8000532:	e002      	b.n	800053a <LCD_Reset+0x3e>
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	3301      	adds	r3, #1
 8000538:	603b      	str	r3, [r7, #0]
 800053a:	683b      	ldr	r3, [r7, #0]
 800053c:	4a05      	ldr	r2, [pc, #20]	@ (8000554 <LCD_Reset+0x58>)
 800053e:	4293      	cmp	r3, r2
 8000540:	d9f8      	bls.n	8000534 <LCD_Reset+0x38>

}
 8000542:	bf00      	nop
 8000544:	bf00      	nop
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	bc80      	pop	{r7}
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	40020000 	.word	0x40020000
 8000554:	0013ffeb 	.word	0x0013ffeb

08000558 <LCD_Config>:

void LCD_Config(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b084      	sub	sp, #16
 800055c:	af00      	add	r7, sp, #0
	uint8_t params[15] = {0};
 800055e:	2300      	movs	r3, #0
 8000560:	603b      	str	r3, [r7, #0]
 8000562:	1d3b      	adds	r3, r7, #4
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	f8c3 2007 	str.w	r2, [r3, #7]

	LCD_Write_Cmd(ILI9341_SWRESET);
 800056e:	2001      	movs	r0, #1
 8000570:	f000 f952 	bl	8000818 <LCD_Write_Cmd>
	LCD_Write_Cmd(ILI9341_POWERB);
 8000574:	20cf      	movs	r0, #207	@ 0xcf
 8000576:	f000 f94f 	bl	8000818 <LCD_Write_Cmd>
	params[0] = 0x00;
 800057a:	2300      	movs	r3, #0
 800057c:	703b      	strb	r3, [r7, #0]
	params[1] = 0xD9;
 800057e:	23d9      	movs	r3, #217	@ 0xd9
 8000580:	707b      	strb	r3, [r7, #1]
	params[2] = 0x30;
 8000582:	2330      	movs	r3, #48	@ 0x30
 8000584:	70bb      	strb	r3, [r7, #2]
	LCD_Write_Data(params, 3);
 8000586:	463b      	mov	r3, r7
 8000588:	2103      	movs	r1, #3
 800058a:	4618      	mov	r0, r3
 800058c:	f000 f986 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_POWER_SEQ);
 8000590:	20ed      	movs	r0, #237	@ 0xed
 8000592:	f000 f941 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x64;
 8000596:	2364      	movs	r3, #100	@ 0x64
 8000598:	703b      	strb	r3, [r7, #0]
	params[1]= 0x03;
 800059a:	2303      	movs	r3, #3
 800059c:	707b      	strb	r3, [r7, #1]
	params[2]= 0X12;
 800059e:	2312      	movs	r3, #18
 80005a0:	70bb      	strb	r3, [r7, #2]
	params[3]= 0X81;
 80005a2:	2381      	movs	r3, #129	@ 0x81
 80005a4:	70fb      	strb	r3, [r7, #3]
	LCD_Write_Data(params, 4);
 80005a6:	463b      	mov	r3, r7
 80005a8:	2104      	movs	r1, #4
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 f976 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_DTCA);
 80005b0:	20e8      	movs	r0, #232	@ 0xe8
 80005b2:	f000 f931 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x85;
 80005b6:	2385      	movs	r3, #133	@ 0x85
 80005b8:	703b      	strb	r3, [r7, #0]
	params[1]= 0x10;
 80005ba:	2310      	movs	r3, #16
 80005bc:	707b      	strb	r3, [r7, #1]
	params[2]= 0x7A;
 80005be:	237a      	movs	r3, #122	@ 0x7a
 80005c0:	70bb      	strb	r3, [r7, #2]
	LCD_Write_Data(params, 3);
 80005c2:	463b      	mov	r3, r7
 80005c4:	2103      	movs	r1, #3
 80005c6:	4618      	mov	r0, r3
 80005c8:	f000 f968 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_POWERA);
 80005cc:	20cb      	movs	r0, #203	@ 0xcb
 80005ce:	f000 f923 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x39;
 80005d2:	2339      	movs	r3, #57	@ 0x39
 80005d4:	703b      	strb	r3, [r7, #0]
	params[1]= 0x2C;
 80005d6:	232c      	movs	r3, #44	@ 0x2c
 80005d8:	707b      	strb	r3, [r7, #1]
	params[2]= 0x00;
 80005da:	2300      	movs	r3, #0
 80005dc:	70bb      	strb	r3, [r7, #2]
	params[3]= 0x34;
 80005de:	2334      	movs	r3, #52	@ 0x34
 80005e0:	70fb      	strb	r3, [r7, #3]
	params[4]= 0x02;
 80005e2:	2302      	movs	r3, #2
 80005e4:	713b      	strb	r3, [r7, #4]
	LCD_Write_Data(params, 5);
 80005e6:	463b      	mov	r3, r7
 80005e8:	2105      	movs	r1, #5
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 f956 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_PRC);
 80005f0:	20f7      	movs	r0, #247	@ 0xf7
 80005f2:	f000 f911 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x20;
 80005f6:	2320      	movs	r3, #32
 80005f8:	703b      	strb	r3, [r7, #0]
	LCD_Write_Data(params, 1);
 80005fa:	463b      	mov	r3, r7
 80005fc:	2101      	movs	r1, #1
 80005fe:	4618      	mov	r0, r3
 8000600:	f000 f94c 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_DTCB);
 8000604:	20ea      	movs	r0, #234	@ 0xea
 8000606:	f000 f907 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x00;
 800060a:	2300      	movs	r3, #0
 800060c:	703b      	strb	r3, [r7, #0]
	params[1]= 0x00;
 800060e:	2300      	movs	r3, #0
 8000610:	707b      	strb	r3, [r7, #1]
	LCD_Write_Data(params, 2);
 8000612:	463b      	mov	r3, r7
 8000614:	2102      	movs	r1, #2
 8000616:	4618      	mov	r0, r3
 8000618:	f000 f940 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_POWER1);
 800061c:	20c0      	movs	r0, #192	@ 0xc0
 800061e:	f000 f8fb 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x1B;
 8000622:	231b      	movs	r3, #27
 8000624:	703b      	strb	r3, [r7, #0]
	LCD_Write_Data(params, 1);
 8000626:	463b      	mov	r3, r7
 8000628:	2101      	movs	r1, #1
 800062a:	4618      	mov	r0, r3
 800062c:	f000 f936 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_POWER2);
 8000630:	20c1      	movs	r0, #193	@ 0xc1
 8000632:	f000 f8f1 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x12;
 8000636:	2312      	movs	r3, #18
 8000638:	703b      	strb	r3, [r7, #0]
	LCD_Write_Data(params, 1);
 800063a:	463b      	mov	r3, r7
 800063c:	2101      	movs	r1, #1
 800063e:	4618      	mov	r0, r3
 8000640:	f000 f92c 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_VCOM1);
 8000644:	20c5      	movs	r0, #197	@ 0xc5
 8000646:	f000 f8e7 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x08;
 800064a:	2308      	movs	r3, #8
 800064c:	703b      	strb	r3, [r7, #0]
	params[1]= 0x26;
 800064e:	2326      	movs	r3, #38	@ 0x26
 8000650:	707b      	strb	r3, [r7, #1]
	LCD_Write_Data(params, 2);
 8000652:	463b      	mov	r3, r7
 8000654:	2102      	movs	r1, #2
 8000656:	4618      	mov	r0, r3
 8000658:	f000 f920 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_VCOM2);
 800065c:	20c7      	movs	r0, #199	@ 0xc7
 800065e:	f000 f8db 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0XB7;
 8000662:	23b7      	movs	r3, #183	@ 0xb7
 8000664:	703b      	strb	r3, [r7, #0]
	LCD_Write_Data(params, 1);
 8000666:	463b      	mov	r3, r7
 8000668:	2101      	movs	r1, #1
 800066a:	4618      	mov	r0, r3
 800066c:	f000 f916 	bl	800089c <LCD_Write_Data>

	uint8_t m;
	m = MADCTL_MV | MADCTL_MY| MADCTL_BGR;
 8000670:	23a8      	movs	r3, #168	@ 0xa8
 8000672:	73fb      	strb	r3, [r7, #15]

	LCD_Write_Cmd(ILI9341_MAC);    // Memory Access Control <Landscape setting>
 8000674:	2036      	movs	r0, #54	@ 0x36
 8000676:	f000 f8cf 	bl	8000818 <LCD_Write_Cmd>
	params[0]= m;
 800067a:	7bfb      	ldrb	r3, [r7, #15]
 800067c:	703b      	strb	r3, [r7, #0]
	LCD_Write_Data(params, 1);
 800067e:	463b      	mov	r3, r7
 8000680:	2101      	movs	r1, #1
 8000682:	4618      	mov	r0, r3
 8000684:	f000 f90a 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_PIXEL_FORMAT);
 8000688:	203a      	movs	r0, #58	@ 0x3a
 800068a:	f000 f8c5 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x55; //select RGB565
 800068e:	2355      	movs	r3, #85	@ 0x55
 8000690:	703b      	strb	r3, [r7, #0]
	LCD_Write_Data(params, 1);
 8000692:	463b      	mov	r3, r7
 8000694:	2101      	movs	r1, #1
 8000696:	4618      	mov	r0, r3
 8000698:	f000 f900 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_FRMCTR1);
 800069c:	20b1      	movs	r0, #177	@ 0xb1
 800069e:	f000 f8bb 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x00;
 80006a2:	2300      	movs	r3, #0
 80006a4:	703b      	strb	r3, [r7, #0]
	params[1]= 0x1B;//frame rate = 70
 80006a6:	231b      	movs	r3, #27
 80006a8:	707b      	strb	r3, [r7, #1]
	LCD_Write_Data(params, 2);
 80006aa:	463b      	mov	r3, r7
 80006ac:	2102      	movs	r1, #2
 80006ae:	4618      	mov	r0, r3
 80006b0:	f000 f8f4 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_DFC);    // Display Function Control
 80006b4:	20b6      	movs	r0, #182	@ 0xb6
 80006b6:	f000 f8af 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x0A;
 80006ba:	230a      	movs	r3, #10
 80006bc:	703b      	strb	r3, [r7, #0]
	params[1]= 0xA2;
 80006be:	23a2      	movs	r3, #162	@ 0xa2
 80006c0:	707b      	strb	r3, [r7, #1]
	LCD_Write_Data(params, 2);
 80006c2:	463b      	mov	r3, r7
 80006c4:	2102      	movs	r1, #2
 80006c6:	4618      	mov	r0, r3
 80006c8:	f000 f8e8 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_3GAMMA_EN);    // 3Gamma Function Disable
 80006cc:	20f2      	movs	r0, #242	@ 0xf2
 80006ce:	f000 f8a3 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x02;
 80006d2:	2302      	movs	r3, #2
 80006d4:	703b      	strb	r3, [r7, #0]
	LCD_Write_Data(params, 1);
 80006d6:	463b      	mov	r3, r7
 80006d8:	2101      	movs	r1, #1
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 f8de 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_GAMMA);
 80006e0:	2026      	movs	r0, #38	@ 0x26
 80006e2:	f000 f899 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x01;
 80006e6:	2301      	movs	r3, #1
 80006e8:	703b      	strb	r3, [r7, #0]
	LCD_Write_Data(params, 1);
 80006ea:	463b      	mov	r3, r7
 80006ec:	2101      	movs	r1, #1
 80006ee:	4618      	mov	r0, r3
 80006f0:	f000 f8d4 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_PGAMMA);    //Set Gamma
 80006f4:	20e0      	movs	r0, #224	@ 0xe0
 80006f6:	f000 f88f 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x0F;
 80006fa:	230f      	movs	r3, #15
 80006fc:	703b      	strb	r3, [r7, #0]
	params[1]= 0x1D;
 80006fe:	231d      	movs	r3, #29
 8000700:	707b      	strb	r3, [r7, #1]
	params[2]= 0x1A;
 8000702:	231a      	movs	r3, #26
 8000704:	70bb      	strb	r3, [r7, #2]
	params[3]= 0x0A;
 8000706:	230a      	movs	r3, #10
 8000708:	70fb      	strb	r3, [r7, #3]
	params[4]= 0x0D;
 800070a:	230d      	movs	r3, #13
 800070c:	713b      	strb	r3, [r7, #4]
	params[5]= 0x07;
 800070e:	2307      	movs	r3, #7
 8000710:	717b      	strb	r3, [r7, #5]
	params[6]= 0x49;
 8000712:	2349      	movs	r3, #73	@ 0x49
 8000714:	71bb      	strb	r3, [r7, #6]
	params[7]= 0X66;
 8000716:	2366      	movs	r3, #102	@ 0x66
 8000718:	71fb      	strb	r3, [r7, #7]
	params[8]= 0x3B;
 800071a:	233b      	movs	r3, #59	@ 0x3b
 800071c:	723b      	strb	r3, [r7, #8]
	params[9]= 0x07;
 800071e:	2307      	movs	r3, #7
 8000720:	727b      	strb	r3, [r7, #9]
	params[10]= 0x11;
 8000722:	2311      	movs	r3, #17
 8000724:	72bb      	strb	r3, [r7, #10]
	params[11]= 0x01;
 8000726:	2301      	movs	r3, #1
 8000728:	72fb      	strb	r3, [r7, #11]
	params[12]= 0x09;
 800072a:	2309      	movs	r3, #9
 800072c:	733b      	strb	r3, [r7, #12]
	params[13]= 0x05;
 800072e:	2305      	movs	r3, #5
 8000730:	737b      	strb	r3, [r7, #13]
	params[14]= 0x04;
 8000732:	2304      	movs	r3, #4
 8000734:	73bb      	strb	r3, [r7, #14]
	LCD_Write_Data(params, 15);
 8000736:	463b      	mov	r3, r7
 8000738:	210f      	movs	r1, #15
 800073a:	4618      	mov	r0, r3
 800073c:	f000 f8ae 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_NGAMMA);
 8000740:	20e1      	movs	r0, #225	@ 0xe1
 8000742:	f000 f869 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x00;
 8000746:	2300      	movs	r3, #0
 8000748:	703b      	strb	r3, [r7, #0]
	params[1]= 0x18;
 800074a:	2318      	movs	r3, #24
 800074c:	707b      	strb	r3, [r7, #1]
	params[2]= 0x1D;
 800074e:	231d      	movs	r3, #29
 8000750:	70bb      	strb	r3, [r7, #2]
	params[3]= 0x02;
 8000752:	2302      	movs	r3, #2
 8000754:	70fb      	strb	r3, [r7, #3]
	params[4]= 0x0F;
 8000756:	230f      	movs	r3, #15
 8000758:	713b      	strb	r3, [r7, #4]
	params[5]= 0x04;
 800075a:	2304      	movs	r3, #4
 800075c:	717b      	strb	r3, [r7, #5]
	params[6]= 0x36;
 800075e:	2336      	movs	r3, #54	@ 0x36
 8000760:	71bb      	strb	r3, [r7, #6]
	params[7]= 0x13;
 8000762:	2313      	movs	r3, #19
 8000764:	71fb      	strb	r3, [r7, #7]
	params[8]= 0x4C;
 8000766:	234c      	movs	r3, #76	@ 0x4c
 8000768:	723b      	strb	r3, [r7, #8]
	params[9]= 0x07;
 800076a:	2307      	movs	r3, #7
 800076c:	727b      	strb	r3, [r7, #9]
	params[10]= 0x13;
 800076e:	2313      	movs	r3, #19
 8000770:	72bb      	strb	r3, [r7, #10]
	params[11]= 0x0F;
 8000772:	230f      	movs	r3, #15
 8000774:	72fb      	strb	r3, [r7, #11]
	params[12]= 0x2E;
 8000776:	232e      	movs	r3, #46	@ 0x2e
 8000778:	733b      	strb	r3, [r7, #12]
	params[13]= 0x2F;
 800077a:	232f      	movs	r3, #47	@ 0x2f
 800077c:	737b      	strb	r3, [r7, #13]
	params[14]= 0x05;
 800077e:	2305      	movs	r3, #5
 8000780:	73bb      	strb	r3, [r7, #14]
	LCD_Write_Data(params, 15);
 8000782:	463b      	mov	r3, r7
 8000784:	210f      	movs	r1, #15
 8000786:	4618      	mov	r0, r3
 8000788:	f000 f888 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_RASET); //page address set
 800078c:	202b      	movs	r0, #43	@ 0x2b
 800078e:	f000 f843 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x00;
 8000792:	2300      	movs	r3, #0
 8000794:	703b      	strb	r3, [r7, #0]
	params[1]= 0x00;
 8000796:	2300      	movs	r3, #0
 8000798:	707b      	strb	r3, [r7, #1]
	params[2]= 0x00;
 800079a:	2300      	movs	r3, #0
 800079c:	70bb      	strb	r3, [r7, #2]
	params[3]= 0xf0; //240 rows = 0xf0
 800079e:	23f0      	movs	r3, #240	@ 0xf0
 80007a0:	70fb      	strb	r3, [r7, #3]
	LCD_Write_Data(params, 4);
 80007a2:	463b      	mov	r3, r7
 80007a4:	2104      	movs	r1, #4
 80007a6:	4618      	mov	r0, r3
 80007a8:	f000 f878 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_CASET);
 80007ac:	202a      	movs	r0, #42	@ 0x2a
 80007ae:	f000 f833 	bl	8000818 <LCD_Write_Cmd>
	params[0]= 0x00;
 80007b2:	2300      	movs	r3, #0
 80007b4:	703b      	strb	r3, [r7, #0]
	params[1]= 0x00;
 80007b6:	2300      	movs	r3, #0
 80007b8:	707b      	strb	r3, [r7, #1]
	params[2]= 0x01;
 80007ba:	2301      	movs	r3, #1
 80007bc:	70bb      	strb	r3, [r7, #2]
	params[3]= 0x40; //320 columns = 0x140
 80007be:	2340      	movs	r3, #64	@ 0x40
 80007c0:	70fb      	strb	r3, [r7, #3]
	LCD_Write_Data(params, 4);
 80007c2:	463b      	mov	r3, r7
 80007c4:	2104      	movs	r1, #4
 80007c6:	4618      	mov	r0, r3
 80007c8:	f000 f868 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_RGB_INTERFACE);
 80007cc:	20b0      	movs	r0, #176	@ 0xb0
 80007ce:	f000 f823 	bl	8000818 <LCD_Write_Cmd>
	params[0] = 0xC2; //Data is fetched during falling edge of DOTCLK
 80007d2:	23c2      	movs	r3, #194	@ 0xc2
 80007d4:	703b      	strb	r3, [r7, #0]
	LCD_Write_Data(params, 1);
 80007d6:	463b      	mov	r3, r7
 80007d8:	2101      	movs	r1, #1
 80007da:	4618      	mov	r0, r3
 80007dc:	f000 f85e 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_INTERFACE);
 80007e0:	20f6      	movs	r0, #246	@ 0xf6
 80007e2:	f000 f819 	bl	8000818 <LCD_Write_Cmd>
	params[0] = 0x00;
 80007e6:	2300      	movs	r3, #0
 80007e8:	703b      	strb	r3, [r7, #0]
	params[1] = 0x00;
 80007ea:	2300      	movs	r3, #0
 80007ec:	707b      	strb	r3, [r7, #1]
	params[2] = 0x06;
 80007ee:	2306      	movs	r3, #6
 80007f0:	70bb      	strb	r3, [r7, #2]
	LCD_Write_Data(params, 3);
 80007f2:	463b      	mov	r3, r7
 80007f4:	2103      	movs	r1, #3
 80007f6:	4618      	mov	r0, r3
 80007f8:	f000 f850 	bl	800089c <LCD_Write_Data>

	LCD_Write_Cmd(ILI9341_SLEEP_OUT); //Exit Sleep
 80007fc:	2011      	movs	r0, #17
 80007fe:	f000 f80b 	bl	8000818 <LCD_Write_Cmd>
	delay_50ms();
 8000802:	f7ff fcf3 	bl	80001ec <delay_50ms>
	delay_50ms();
 8000806:	f7ff fcf1 	bl	80001ec <delay_50ms>
	LCD_Write_Cmd(ILI9341_DISPLAY_ON); //display on
 800080a:	2029      	movs	r0, #41	@ 0x29
 800080c:	f000 f804 	bl	8000818 <LCD_Write_Cmd>
}
 8000810:	bf00      	nop
 8000812:	3710      	adds	r7, #16
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}

08000818 <LCD_Write_Cmd>:

void LCD_Write_Cmd(uint8_t cmd)
{
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	71fb      	strb	r3, [r7, #7]
	SPI_TypeDef *pSPI=SPI5;
 8000822:	4b1b      	ldr	r3, [pc, #108]	@ (8000890 <LCD_Write_Cmd+0x78>)
 8000824:	60fb      	str	r3, [r7, #12]
	LCD_CSX_LOW();
 8000826:	4b1b      	ldr	r3, [pc, #108]	@ (8000894 <LCD_Write_Cmd+0x7c>)
 8000828:	695b      	ldr	r3, [r3, #20]
 800082a:	4a1a      	ldr	r2, [pc, #104]	@ (8000894 <LCD_Write_Cmd+0x7c>)
 800082c:	f023 0304 	bic.w	r3, r3, #4
 8000830:	6153      	str	r3, [r2, #20]
	LCD_DCX_LOW();//dcx=0 for command
 8000832:	4b19      	ldr	r3, [pc, #100]	@ (8000898 <LCD_Write_Cmd+0x80>)
 8000834:	695b      	ldr	r3, [r3, #20]
 8000836:	4a18      	ldr	r2, [pc, #96]	@ (8000898 <LCD_Write_Cmd+0x80>)
 8000838:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800083c:	6153      	str	r3, [r2, #20]


	while(!REG_READ_BIT(pSPI->SR,SPI_SR_TXE_Pos));
 800083e:	bf00      	nop
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	689b      	ldr	r3, [r3, #8]
 8000844:	f003 0302 	and.w	r3, r3, #2
 8000848:	2b00      	cmp	r3, #0
 800084a:	d0f9      	beq.n	8000840 <LCD_Write_Cmd+0x28>
	REG_WRITE(pSPI->DR,cmd);
 800084c:	79fa      	ldrb	r2, [r7, #7]
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	60da      	str	r2, [r3, #12]
	while(!REG_READ_BIT(pSPI->SR,SPI_SR_TXE_Pos));
 8000852:	bf00      	nop
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	689b      	ldr	r3, [r3, #8]
 8000858:	f003 0302 	and.w	r3, r3, #2
 800085c:	2b00      	cmp	r3, #0
 800085e:	d0f9      	beq.n	8000854 <LCD_Write_Cmd+0x3c>
	while(REG_READ_BIT(pSPI->SR,SPI_SR_BSY_Pos));
 8000860:	bf00      	nop
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	689b      	ldr	r3, [r3, #8]
 8000866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800086a:	2b00      	cmp	r3, #0
 800086c:	d1f9      	bne.n	8000862 <LCD_Write_Cmd+0x4a>
	LCD_DCX_HIGH();
 800086e:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <LCD_Write_Cmd+0x80>)
 8000870:	695b      	ldr	r3, [r3, #20]
 8000872:	4a09      	ldr	r2, [pc, #36]	@ (8000898 <LCD_Write_Cmd+0x80>)
 8000874:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000878:	6153      	str	r3, [r2, #20]
	LCD_CSX_HIGH();
 800087a:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <LCD_Write_Cmd+0x7c>)
 800087c:	695b      	ldr	r3, [r3, #20]
 800087e:	4a05      	ldr	r2, [pc, #20]	@ (8000894 <LCD_Write_Cmd+0x7c>)
 8000880:	f043 0304 	orr.w	r3, r3, #4
 8000884:	6153      	str	r3, [r2, #20]
}
 8000886:	bf00      	nop
 8000888:	3714      	adds	r7, #20
 800088a:	46bd      	mov	sp, r7
 800088c:	bc80      	pop	{r7}
 800088e:	4770      	bx	lr
 8000890:	40015000 	.word	0x40015000
 8000894:	40020800 	.word	0x40020800
 8000898:	40020c00 	.word	0x40020c00

0800089c <LCD_Write_Data>:

void LCD_Write_Data(uint8_t *buffer, uint32_t len) {
 800089c:	b480      	push	{r7}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	6039      	str	r1, [r7, #0]
    SPI_TypeDef *pSPI = SPI5;
 80008a6:	4b1d      	ldr	r3, [pc, #116]	@ (800091c <LCD_Write_Data+0x80>)
 80008a8:	60bb      	str	r3, [r7, #8]
    for(uint32_t i = 0; i < len; i++) {
 80008aa:	2300      	movs	r3, #0
 80008ac:	60fb      	str	r3, [r7, #12]
 80008ae:	e02a      	b.n	8000906 <LCD_Write_Data+0x6a>
        LCD_CSX_LOW();
 80008b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000920 <LCD_Write_Data+0x84>)
 80008b2:	695b      	ldr	r3, [r3, #20]
 80008b4:	4a1a      	ldr	r2, [pc, #104]	@ (8000920 <LCD_Write_Data+0x84>)
 80008b6:	f023 0304 	bic.w	r3, r3, #4
 80008ba:	6153      	str	r3, [r2, #20]
        while(!REG_READ_BIT(pSPI->SR, SPI_SR_TXE_Pos));
 80008bc:	bf00      	nop
 80008be:	68bb      	ldr	r3, [r7, #8]
 80008c0:	689b      	ldr	r3, [r3, #8]
 80008c2:	f003 0302 	and.w	r3, r3, #2
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d0f9      	beq.n	80008be <LCD_Write_Data+0x22>
        REG_WRITE(pSPI->DR, buffer[i]);
 80008ca:	687a      	ldr	r2, [r7, #4]
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	4413      	add	r3, r2
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	461a      	mov	r2, r3
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	60da      	str	r2, [r3, #12]
        while(!REG_READ_BIT(pSPI->SR, SPI_SR_TXE_Pos));
 80008d8:	bf00      	nop
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	689b      	ldr	r3, [r3, #8]
 80008de:	f003 0302 	and.w	r3, r3, #2
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d0f9      	beq.n	80008da <LCD_Write_Data+0x3e>
        while(REG_READ_BIT(pSPI->SR, SPI_SR_BSY_Pos)); // fix: wait until BSY is cleared
 80008e6:	bf00      	nop
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d1f9      	bne.n	80008e8 <LCD_Write_Data+0x4c>
        LCD_CSX_HIGH();
 80008f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000920 <LCD_Write_Data+0x84>)
 80008f6:	695b      	ldr	r3, [r3, #20]
 80008f8:	4a09      	ldr	r2, [pc, #36]	@ (8000920 <LCD_Write_Data+0x84>)
 80008fa:	f043 0304 	orr.w	r3, r3, #4
 80008fe:	6153      	str	r3, [r2, #20]
    for(uint32_t i = 0; i < len; i++) {
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	3301      	adds	r3, #1
 8000904:	60fb      	str	r3, [r7, #12]
 8000906:	68fa      	ldr	r2, [r7, #12]
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	429a      	cmp	r2, r3
 800090c:	d3d0      	bcc.n	80008b0 <LCD_Write_Data+0x14>
    }
}
 800090e:	bf00      	nop
 8000910:	bf00      	nop
 8000912:	3714      	adds	r7, #20
 8000914:	46bd      	mov	sp, r7
 8000916:	bc80      	pop	{r7}
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	40015000 	.word	0x40015000
 8000920:	40020800 	.word	0x40020800

08000924 <bsp_lcd_get_fb_address>:

uint8_t bsp_fb[FB_SIZE];


uint32_t bsp_lcd_get_fb_address(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
	return (uint32_t)&bsp_fb[0];
 8000928:	4b02      	ldr	r3, [pc, #8]	@ (8000934 <bsp_lcd_get_fb_address+0x10>)
}
 800092a:	4618      	mov	r0, r3
 800092c:	46bd      	mov	sp, r7
 800092e:	bc80      	pop	{r7}
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	20000074 	.word	0x20000074

08000938 <Convert_RGB888_to_RGB565>:



uint16_t Convert_RGB888_to_RGB565(uint32_t rgb888)
{
 8000938:	b480      	push	{r7}
 800093a:	b085      	sub	sp, #20
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
    uint16_t r,g,b;
	r = (rgb888 >> 19) & 0x1FU;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	0cdb      	lsrs	r3, r3, #19
 8000944:	b29b      	uxth	r3, r3
 8000946:	f003 031f 	and.w	r3, r3, #31
 800094a:	81fb      	strh	r3, [r7, #14]
	g = (rgb888 >> 10) & 0x3FU;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	0a9b      	lsrs	r3, r3, #10
 8000950:	b29b      	uxth	r3, r3
 8000952:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000956:	81bb      	strh	r3, [r7, #12]
	b = (rgb888 >> 3)  & 0x1FU;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	08db      	lsrs	r3, r3, #3
 800095c:	b29b      	uxth	r3, r3
 800095e:	f003 031f 	and.w	r3, r3, #31
 8000962:	817b      	strh	r3, [r7, #10]
	return (uint16_t)((r << 11) | (g << 5) | b);
 8000964:	89fb      	ldrh	r3, [r7, #14]
 8000966:	02db      	lsls	r3, r3, #11
 8000968:	b21a      	sxth	r2, r3
 800096a:	89bb      	ldrh	r3, [r7, #12]
 800096c:	015b      	lsls	r3, r3, #5
 800096e:	b21b      	sxth	r3, r3
 8000970:	4313      	orrs	r3, r2
 8000972:	b21a      	sxth	r2, r3
 8000974:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000978:	4313      	orrs	r3, r2
 800097a:	b21b      	sxth	r3, r3
 800097c:	b29b      	uxth	r3, r3
}
 800097e:	4618      	mov	r0, r3
 8000980:	3714      	adds	r7, #20
 8000982:	46bd      	mov	sp, r7
 8000984:	bc80      	pop	{r7}
 8000986:	4770      	bx	lr

08000988 <write_to_fb_rgb565>:

void write_to_fb_rgb565(uint16_t *fb_ptr,uint32_t n_pixels, uint16_t rgb565)
{
 8000988:	b480      	push	{r7}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	60b9      	str	r1, [r7, #8]
 8000992:	4613      	mov	r3, r2
 8000994:	80fb      	strh	r3, [r7, #6]
	while(n_pixels--){
 8000996:	e005      	b.n	80009a4 <write_to_fb_rgb565+0x1c>
		*fb_ptr = rgb565;
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	88fa      	ldrh	r2, [r7, #6]
 800099c:	801a      	strh	r2, [r3, #0]
		 fb_ptr++;
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	3302      	adds	r3, #2
 80009a2:	60fb      	str	r3, [r7, #12]
	while(n_pixels--){
 80009a4:	68bb      	ldr	r3, [r7, #8]
 80009a6:	1e5a      	subs	r2, r3, #1
 80009a8:	60ba      	str	r2, [r7, #8]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d1f4      	bne.n	8000998 <write_to_fb_rgb565+0x10>
	}
}
 80009ae:	bf00      	nop
 80009b0:	bf00      	nop
 80009b2:	3714      	adds	r7, #20
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bc80      	pop	{r7}
 80009b8:	4770      	bx	lr
	...

080009bc <bsp_lcd_set_fb_background_color>:
{
	//TODO
}

void bsp_lcd_set_fb_background_color(uint32_t rgb888)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
#if(BSP_LCD_PIXEL_FMT == BSP_LCD_PIXEL_FMT_RGB565)
	write_to_fb_rgb565((uint16_t*)bsp_fb,(FB_SIZE/2U),Convert_RGB888_to_RGB565(rgb888));
 80009c4:	6878      	ldr	r0, [r7, #4]
 80009c6:	f7ff ffb7 	bl	8000938 <Convert_RGB888_to_RGB565>
 80009ca:	4603      	mov	r3, r0
 80009cc:	461a      	mov	r2, r3
 80009ce:	f44f 3196 	mov.w	r1, #76800	@ 0x12c00
 80009d2:	4803      	ldr	r0, [pc, #12]	@ (80009e0 <bsp_lcd_set_fb_background_color+0x24>)
 80009d4:	f7ff ffd8 	bl	8000988 <write_to_fb_rgb565>
#elif(BSP_LCD_PIXEL_FMT == BSP_LCD_PIXEL_FMT_RGB888)
	write_to_fb_rgb888(rgb888);
#else
	#error"Select pixel format"
#endif
}
 80009d8:	bf00      	nop
 80009da:	3708      	adds	r7, #8
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20000074 	.word	0x20000074

080009e4 <bsp_lcd_fill_rect>:
}
#endif


void bsp_lcd_fill_rect(uint32_t rgb888, uint32_t x_start, uint32_t x_width,uint32_t y_start,uint32_t y_width)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b088      	sub	sp, #32
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
 80009f0:	603b      	str	r3, [r7, #0]
	void *fb_ptr;

	if((x_start+x_width) > BSP_LCD_ACTIVE_WIDTH) return;
 80009f2:	68ba      	ldr	r2, [r7, #8]
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4413      	add	r3, r2
 80009f8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80009fc:	d82c      	bhi.n	8000a58 <bsp_lcd_fill_rect+0x74>
	if((y_start+y_width) > BSP_LCD_ACTIVE_HEIGHT) return;
 80009fe:	683a      	ldr	r2, [r7, #0]
 8000a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a02:	4413      	add	r3, r2
 8000a04:	2bf0      	cmp	r3, #240	@ 0xf0
 8000a06:	d829      	bhi.n	8000a5c <bsp_lcd_fill_rect+0x78>

	while(y_width--){
 8000a08:	e020      	b.n	8000a4c <bsp_lcd_fill_rect+0x68>
#if(BSP_LCD_PIXEL_FMT == BSP_LCD_PIXEL_FMT_RGB565)
		 uint8_t bytes_per_pixel = 2;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	77fb      	strb	r3, [r7, #31]
		 uint32_t fb_offset = (BSP_LCD_ACTIVE_WIDTH * bytes_per_pixel * y_start) + (x_start * bytes_per_pixel);
 8000a0e:	7ffb      	ldrb	r3, [r7, #31]
 8000a10:	683a      	ldr	r2, [r7, #0]
 8000a12:	fb03 f202 	mul.w	r2, r3, r2
 8000a16:	4613      	mov	r3, r2
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	4413      	add	r3, r2
 8000a1c:	019b      	lsls	r3, r3, #6
 8000a1e:	4619      	mov	r1, r3
 8000a20:	7ffb      	ldrb	r3, [r7, #31]
 8000a22:	68ba      	ldr	r2, [r7, #8]
 8000a24:	fb02 f303 	mul.w	r3, r2, r3
 8000a28:	440b      	add	r3, r1
 8000a2a:	61bb      	str	r3, [r7, #24]
		 fb_ptr = (uint16_t*)&bsp_fb[fb_offset];
 8000a2c:	69bb      	ldr	r3, [r7, #24]
 8000a2e:	4a0d      	ldr	r2, [pc, #52]	@ (8000a64 <bsp_lcd_fill_rect+0x80>)
 8000a30:	4413      	add	r3, r2
 8000a32:	617b      	str	r3, [r7, #20]
		 write_to_fb_rgb565(fb_ptr,x_width,Convert_RGB888_to_RGB565(rgb888));
 8000a34:	68f8      	ldr	r0, [r7, #12]
 8000a36:	f7ff ff7f 	bl	8000938 <Convert_RGB888_to_RGB565>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	6879      	ldr	r1, [r7, #4]
 8000a40:	6978      	ldr	r0, [r7, #20]
 8000a42:	f7ff ffa1 	bl	8000988 <write_to_fb_rgb565>
#endif
		 y_start++;
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	3301      	adds	r3, #1
 8000a4a:	603b      	str	r3, [r7, #0]
	while(y_width--){
 8000a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a4e:	1e5a      	subs	r2, r3, #1
 8000a50:	62ba      	str	r2, [r7, #40]	@ 0x28
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d1d9      	bne.n	8000a0a <bsp_lcd_fill_rect+0x26>
 8000a56:	e002      	b.n	8000a5e <bsp_lcd_fill_rect+0x7a>
	if((x_start+x_width) > BSP_LCD_ACTIVE_WIDTH) return;
 8000a58:	bf00      	nop
 8000a5a:	e000      	b.n	8000a5e <bsp_lcd_fill_rect+0x7a>
	if((y_start+y_width) > BSP_LCD_ACTIVE_HEIGHT) return;
 8000a5c:	bf00      	nop
	}
}
 8000a5e:	3720      	adds	r7, #32
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	20000074 	.word	0x20000074

08000a68 <main>:
void SystemClockSetup(void);
void LTDC_Layer_Init(LTDC_Layer_TypeDef *pLayer);


int main(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af02      	add	r7, sp, #8
	SystemClockSetup();
 8000a6e:	f000 fae1 	bl	8001034 <SystemClockSetup>
	BSP_LCD_Init();
 8000a72:	f7ff fbd1 	bl	8000218 <BSP_LCD_Init>
	LTDC_Pin_Init();
 8000a76:	f000 f8f7 	bl	8000c68 <LTDC_Pin_Init>
	LTDC_Init();
 8000a7a:	f000 f853 	bl	8000b24 <LTDC_Init>
	LTDC_Layer_Init(LTDC_Layer1);
 8000a7e:	4824      	ldr	r0, [pc, #144]	@ (8000b10 <main+0xa8>)
 8000a80:	f000 f9f8 	bl	8000e74 <LTDC_Layer_Init>
	bsp_lcd_set_fb_background_color(BLACK);
 8000a84:	2000      	movs	r0, #0
 8000a86:	f7ff ff99 	bl	80009bc <bsp_lcd_set_fb_background_color>
	bsp_lcd_fill_rect(VIOLET,0,320,34*0,34);
 8000a8a:	2322      	movs	r3, #34	@ 0x22
 8000a8c:	9300      	str	r3, [sp, #0]
 8000a8e:	2300      	movs	r3, #0
 8000a90:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000a94:	2100      	movs	r1, #0
 8000a96:	481f      	ldr	r0, [pc, #124]	@ (8000b14 <main+0xac>)
 8000a98:	f7ff ffa4 	bl	80009e4 <bsp_lcd_fill_rect>
	bsp_lcd_fill_rect(INDIGO,0,320,34*1,34);
 8000a9c:	2322      	movs	r3, #34	@ 0x22
 8000a9e:	9300      	str	r3, [sp, #0]
 8000aa0:	2322      	movs	r3, #34	@ 0x22
 8000aa2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	481b      	ldr	r0, [pc, #108]	@ (8000b18 <main+0xb0>)
 8000aaa:	f7ff ff9b 	bl	80009e4 <bsp_lcd_fill_rect>
	bsp_lcd_fill_rect(BLUE,0,320,34*2,34);
 8000aae:	2322      	movs	r3, #34	@ 0x22
 8000ab0:	9300      	str	r3, [sp, #0]
 8000ab2:	2344      	movs	r3, #68	@ 0x44
 8000ab4:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000ab8:	2100      	movs	r1, #0
 8000aba:	20ff      	movs	r0, #255	@ 0xff
 8000abc:	f7ff ff92 	bl	80009e4 <bsp_lcd_fill_rect>
	bsp_lcd_fill_rect(GREEN,0,320,34*3,34);
 8000ac0:	2322      	movs	r3, #34	@ 0x22
 8000ac2:	9300      	str	r3, [sp, #0]
 8000ac4:	2366      	movs	r3, #102	@ 0x66
 8000ac6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000aca:	2100      	movs	r1, #0
 8000acc:	f44f 407f 	mov.w	r0, #65280	@ 0xff00
 8000ad0:	f7ff ff88 	bl	80009e4 <bsp_lcd_fill_rect>
	bsp_lcd_fill_rect(YELLOW,0,320,34*4,34);
 8000ad4:	2322      	movs	r3, #34	@ 0x22
 8000ad6:	9300      	str	r3, [sp, #0]
 8000ad8:	2388      	movs	r3, #136	@ 0x88
 8000ada:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000ade:	2100      	movs	r1, #0
 8000ae0:	480e      	ldr	r0, [pc, #56]	@ (8000b1c <main+0xb4>)
 8000ae2:	f7ff ff7f 	bl	80009e4 <bsp_lcd_fill_rect>
	bsp_lcd_fill_rect(ORANGE,0,320,34*5,34);
 8000ae6:	2322      	movs	r3, #34	@ 0x22
 8000ae8:	9300      	str	r3, [sp, #0]
 8000aea:	23aa      	movs	r3, #170	@ 0xaa
 8000aec:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000af0:	2100      	movs	r1, #0
 8000af2:	480b      	ldr	r0, [pc, #44]	@ (8000b20 <main+0xb8>)
 8000af4:	f7ff ff76 	bl	80009e4 <bsp_lcd_fill_rect>
	bsp_lcd_fill_rect(RED,0,320,34*6,34);
 8000af8:	2322      	movs	r3, #34	@ 0x22
 8000afa:	9300      	str	r3, [sp, #0]
 8000afc:	23cc      	movs	r3, #204	@ 0xcc
 8000afe:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000b02:	2100      	movs	r1, #0
 8000b04:	f44f 007f 	mov.w	r0, #16711680	@ 0xff0000
 8000b08:	f7ff ff6c 	bl	80009e4 <bsp_lcd_fill_rect>
    /* Loop forever */
	for(;;);
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <main+0xa4>
 8000b10:	40016884 	.word	0x40016884
 8000b14:	009400d3 	.word	0x009400d3
 8000b18:	004b0082 	.word	0x004b0082
 8000b1c:	00ffff00 	.word	0x00ffff00
 8000b20:	00ff7f00 	.word	0x00ff7f00

08000b24 <LTDC_Init>:

}


void LTDC_Init(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b085      	sub	sp, #20
 8000b28:	af00      	add	r7, sp, #0
	LTDC_TypeDef *pLTDC=LTDC;
 8000b2a:	4b4d      	ldr	r3, [pc, #308]	@ (8000c60 <LTDC_Init+0x13c>)
 8000b2c:	60fb      	str	r3, [r7, #12]
	REG_SET_BIT(RCC->APB2ENR,RCC_APB2ENR_LTDCEN_Pos);
 8000b2e:	4b4d      	ldr	r3, [pc, #308]	@ (8000c64 <LTDC_Init+0x140>)
 8000b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b32:	4a4c      	ldr	r2, [pc, #304]	@ (8000c64 <LTDC_Init+0x140>)
 8000b34:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000b38:	6453      	str	r3, [r2, #68]	@ 0x44

	//horizontal synchronization timings
	REG_SET_VAL(pLTDC->SSCR,(BSP_LCD_HSW-1),0xFFFU,LTDC_SSCR_HSW_Pos);
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	689b      	ldr	r3, [r3, #8]
 8000b3e:	f023 637f 	bic.w	r3, r3, #267386880	@ 0xff00000
 8000b42:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	6093      	str	r3, [r2, #8]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	689b      	ldr	r3, [r3, #8]
 8000b4e:	f443 2210 	orr.w	r2, r3, #589824	@ 0x90000
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	609a      	str	r2, [r3, #8]
	REG_SET_VAL(pLTDC->BPCR,(BSP_LCD_HSW+BSP_LCD_HBP-1),0xFFFU,LTDC_BPCR_AHBP_Pos);
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	68db      	ldr	r3, [r3, #12]
 8000b5a:	f023 637f 	bic.w	r3, r3, #267386880	@ 0xff00000
 8000b5e:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000b62:	68fa      	ldr	r2, [r7, #12]
 8000b64:	60d3      	str	r3, [r2, #12]
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	68db      	ldr	r3, [r3, #12]
 8000b6a:	f443 12e8 	orr.w	r2, r3, #1900544	@ 0x1d0000
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	60da      	str	r2, [r3, #12]
	REG_SET_VAL(pLTDC->AWCR,(BSP_LCD_HSW+BSP_LCD_HBP+BSP_LCD_ACTIVE_WIDTH-1),0xFFFU,LTDC_AWCR_AAW_Pos);
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	691b      	ldr	r3, [r3, #16]
 8000b76:	f023 637f 	bic.w	r3, r3, #267386880	@ 0xff00000
 8000b7a:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000b7e:	68fa      	ldr	r2, [r7, #12]
 8000b80:	6113      	str	r3, [r2, #16]
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	691b      	ldr	r3, [r3, #16]
 8000b86:	f043 73ae 	orr.w	r3, r3, #22806528	@ 0x15c0000
 8000b8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b8e:	68fa      	ldr	r2, [r7, #12]
 8000b90:	6113      	str	r3, [r2, #16]
	uint32_t total_width = BSP_LCD_HSW+BSP_LCD_HBP+BSP_LCD_ACTIVE_WIDTH+BSP_LCD_HFP-1;
 8000b92:	f240 1367 	movw	r3, #359	@ 0x167
 8000b96:	60bb      	str	r3, [r7, #8]
	REG_SET_VAL(pLTDC->TWCR,total_width,0xFFFU,LTDC_TWCR_TOTALW_Pos);
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	695b      	ldr	r3, [r3, #20]
 8000b9c:	f023 637f 	bic.w	r3, r3, #267386880	@ 0xff00000
 8000ba0:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000ba4:	68fa      	ldr	r2, [r7, #12]
 8000ba6:	6153      	str	r3, [r2, #20]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	695a      	ldr	r2, [r3, #20]
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	041b      	lsls	r3, r3, #16
 8000bb0:	431a      	orrs	r2, r3
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	615a      	str	r2, [r3, #20]

	// Vertical synchronization timings
	REG_SET_VAL(pLTDC->SSCR,(BSP_LCD_VSW-1),0x7FFU,LTDC_SSCR_VSH_Pos);
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	689b      	ldr	r3, [r3, #8]
 8000bba:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000bbe:	f023 0307 	bic.w	r3, r3, #7
 8000bc2:	68fa      	ldr	r2, [r7, #12]
 8000bc4:	6093      	str	r3, [r2, #8]
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	689b      	ldr	r3, [r3, #8]
 8000bca:	f043 0201 	orr.w	r2, r3, #1
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	609a      	str	r2, [r3, #8]
	REG_SET_VAL(pLTDC->BPCR,(BSP_LCD_VSW+BSP_LCD_VBP-1),0x7FFU,LTDC_BPCR_AVBP_Pos);
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	68db      	ldr	r3, [r3, #12]
 8000bd6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000bda:	f023 0307 	bic.w	r3, r3, #7
 8000bde:	68fa      	ldr	r2, [r7, #12]
 8000be0:	60d3      	str	r3, [r2, #12]
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	68db      	ldr	r3, [r3, #12]
 8000be6:	f043 0203 	orr.w	r2, r3, #3
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	60da      	str	r2, [r3, #12]
	REG_SET_VAL(pLTDC->AWCR,(BSP_LCD_VSW+BSP_LCD_VBP+BSP_LCD_HEIGHT-1),0x7FFU,LTDC_AWCR_AAH_Pos);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	691b      	ldr	r3, [r3, #16]
 8000bf2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000bf6:	f023 0307 	bic.w	r3, r3, #7
 8000bfa:	68fa      	ldr	r2, [r7, #12]
 8000bfc:	6113      	str	r3, [r2, #16]
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	691b      	ldr	r3, [r3, #16]
 8000c02:	f443 73a1 	orr.w	r3, r3, #322	@ 0x142
 8000c06:	f043 0301 	orr.w	r3, r3, #1
 8000c0a:	68fa      	ldr	r2, [r7, #12]
 8000c0c:	6113      	str	r3, [r2, #16]
	uint32_t total_height = BSP_LCD_VSW+BSP_LCD_VBP+BSP_LCD_HEIGHT+BSP_LCD_VFP-1;
 8000c0e:	f240 1347 	movw	r3, #327	@ 0x147
 8000c12:	607b      	str	r3, [r7, #4]
	REG_SET_VAL(pLTDC->TWCR,total_height,0x7FFU,LTDC_TWCR_TOTALH_Pos);
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	695b      	ldr	r3, [r3, #20]
 8000c18:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000c1c:	f023 0307 	bic.w	r3, r3, #7
 8000c20:	68fa      	ldr	r2, [r7, #12]
 8000c22:	6153      	str	r3, [r2, #20]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	695a      	ldr	r2, [r3, #20]
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	431a      	orrs	r2, r3
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	615a      	str	r2, [r3, #20]

		//Configure the background color(RED)
		REG_SET_VAL(LTDC->BCCR, 0x0000FFU, 0xFFFFFFU, LTDC_BCCR_BCBLUE_Pos);
 8000c30:	4b0b      	ldr	r3, [pc, #44]	@ (8000c60 <LTDC_Init+0x13c>)
 8000c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c34:	4a0a      	ldr	r2, [pc, #40]	@ (8000c60 <LTDC_Init+0x13c>)
 8000c36:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8000c3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000c3c:	4b08      	ldr	r3, [pc, #32]	@ (8000c60 <LTDC_Init+0x13c>)
 8000c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c40:	4a07      	ldr	r2, [pc, #28]	@ (8000c60 <LTDC_Init+0x13c>)
 8000c42:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 8000c46:	62d3      	str	r3, [r2, #44]	@ 0x2c

		//default polarity for hsync, vsync, ltdc_clk, DE
		//TODO

		//enable the LTDC peripheral
		REG_SET_BIT(pLTDC->GCR,LTDC_GCR_LTDCEN_Pos);
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	f043 0201 	orr.w	r2, r3, #1
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	619a      	str	r2, [r3, #24]


}
 8000c54:	bf00      	nop
 8000c56:	3714      	adds	r7, #20
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bc80      	pop	{r7}
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	40016800 	.word	0x40016800
 8000c64:	40023800 	.word	0x40023800

08000c68 <LTDC_Pin_Init>:

void LTDC_Pin_Init(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
	//enable the peripheral clock for GPIO ports involved in LTDC interface
	REG_SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GPIOAEN_Pos);
 8000c6e:	4b7c      	ldr	r3, [pc, #496]	@ (8000e60 <LTDC_Pin_Init+0x1f8>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	4a7b      	ldr	r2, [pc, #492]	@ (8000e60 <LTDC_Pin_Init+0x1f8>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6313      	str	r3, [r2, #48]	@ 0x30
	REG_SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GPIOBEN_Pos);
 8000c7a:	4b79      	ldr	r3, [pc, #484]	@ (8000e60 <LTDC_Pin_Init+0x1f8>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	4a78      	ldr	r2, [pc, #480]	@ (8000e60 <LTDC_Pin_Init+0x1f8>)
 8000c80:	f043 0302 	orr.w	r3, r3, #2
 8000c84:	6313      	str	r3, [r2, #48]	@ 0x30
	REG_SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GPIOCEN_Pos);
 8000c86:	4b76      	ldr	r3, [pc, #472]	@ (8000e60 <LTDC_Pin_Init+0x1f8>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8a:	4a75      	ldr	r2, [pc, #468]	@ (8000e60 <LTDC_Pin_Init+0x1f8>)
 8000c8c:	f043 0304 	orr.w	r3, r3, #4
 8000c90:	6313      	str	r3, [r2, #48]	@ 0x30
	REG_SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GPIODEN_Pos);
 8000c92:	4b73      	ldr	r3, [pc, #460]	@ (8000e60 <LTDC_Pin_Init+0x1f8>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c96:	4a72      	ldr	r2, [pc, #456]	@ (8000e60 <LTDC_Pin_Init+0x1f8>)
 8000c98:	f043 0308 	orr.w	r3, r3, #8
 8000c9c:	6313      	str	r3, [r2, #48]	@ 0x30
	REG_SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GPIOGEN_Pos);
 8000c9e:	4b70      	ldr	r3, [pc, #448]	@ (8000e60 <LTDC_Pin_Init+0x1f8>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	4a6f      	ldr	r2, [pc, #444]	@ (8000e60 <LTDC_Pin_Init+0x1f8>)
 8000ca4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ca8:	6313      	str	r3, [r2, #48]	@ 0x30
	REG_SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GPIOFEN_Pos);
 8000caa:	4b6d      	ldr	r3, [pc, #436]	@ (8000e60 <LTDC_Pin_Init+0x1f8>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cae:	4a6c      	ldr	r2, [pc, #432]	@ (8000e60 <LTDC_Pin_Init+0x1f8>)
 8000cb0:	f043 0320 	orr.w	r3, r3, #32
 8000cb4:	6313      	str	r3, [r2, #48]	@ 0x30

	for(int i = 0 ; i < total_ltdc_pins ;i++){
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	607b      	str	r3, [r7, #4]
 8000cba:	e0c4      	b.n	8000e46 <LTDC_Pin_Init+0x1de>
		REG_SET_VAL(ltdc_io_ports[i]->MODER,2U,0x3U,(ltdc_pins[i] * 2U));
 8000cbc:	4a69      	ldr	r2, [pc, #420]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc4:	6819      	ldr	r1, [r3, #0]
 8000cc6:	4a68      	ldr	r2, [pc, #416]	@ (8000e68 <LTDC_Pin_Init+0x200>)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4413      	add	r3, r2
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	2203      	movs	r2, #3
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	43da      	mvns	r2, r3
 8000cd8:	4862      	ldr	r0, [pc, #392]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000ce0:	400a      	ands	r2, r1
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	4a5f      	ldr	r2, [pc, #380]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cec:	6819      	ldr	r1, [r3, #0]
 8000cee:	4a5e      	ldr	r2, [pc, #376]	@ (8000e68 <LTDC_Pin_Init+0x200>)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	2202      	movs	r2, #2
 8000cfa:	409a      	lsls	r2, r3
 8000cfc:	4859      	ldr	r0, [pc, #356]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000d04:	430a      	orrs	r2, r1
 8000d06:	601a      	str	r2, [r3, #0]
		REG_CLR_BIT(ltdc_io_ports[i]->OTYPER,ltdc_pins[i]);
 8000d08:	4a56      	ldr	r2, [pc, #344]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d10:	6859      	ldr	r1, [r3, #4]
 8000d12:	4a55      	ldr	r2, [pc, #340]	@ (8000e68 <LTDC_Pin_Init+0x200>)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	4413      	add	r3, r2
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	4093      	lsls	r3, r2
 8000d20:	43da      	mvns	r2, r3
 8000d22:	4850      	ldr	r0, [pc, #320]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000d2a:	400a      	ands	r2, r1
 8000d2c:	605a      	str	r2, [r3, #4]
		REG_SET_VAL(ltdc_io_ports[i]->OSPEEDR,2U,0x3U,(ltdc_pins[i] * 2U));
 8000d2e:	4a4d      	ldr	r2, [pc, #308]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d36:	6899      	ldr	r1, [r3, #8]
 8000d38:	4a4b      	ldr	r2, [pc, #300]	@ (8000e68 <LTDC_Pin_Init+0x200>)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	005b      	lsls	r3, r3, #1
 8000d42:	2203      	movs	r2, #3
 8000d44:	fa02 f303 	lsl.w	r3, r2, r3
 8000d48:	43da      	mvns	r2, r3
 8000d4a:	4846      	ldr	r0, [pc, #280]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000d52:	400a      	ands	r2, r1
 8000d54:	609a      	str	r2, [r3, #8]
 8000d56:	4a43      	ldr	r2, [pc, #268]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d5e:	6899      	ldr	r1, [r3, #8]
 8000d60:	4a41      	ldr	r2, [pc, #260]	@ (8000e68 <LTDC_Pin_Init+0x200>)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4413      	add	r3, r2
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	2202      	movs	r2, #2
 8000d6c:	409a      	lsls	r2, r3
 8000d6e:	483d      	ldr	r0, [pc, #244]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000d76:	430a      	orrs	r2, r1
 8000d78:	609a      	str	r2, [r3, #8]

		if(ltdc_pins[i] < 8)
 8000d7a:	4a3b      	ldr	r2, [pc, #236]	@ (8000e68 <LTDC_Pin_Init+0x200>)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4413      	add	r3, r2
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	2b07      	cmp	r3, #7
 8000d84:	d82c      	bhi.n	8000de0 <LTDC_Pin_Init+0x178>
			REG_SET_VAL(ltdc_io_ports[i]->AFR[0],ltdc_af_values[i],0xFU,(ltdc_pins[i] * 4U));
 8000d86:	4a37      	ldr	r2, [pc, #220]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d8e:	6a19      	ldr	r1, [r3, #32]
 8000d90:	4a35      	ldr	r2, [pc, #212]	@ (8000e68 <LTDC_Pin_Init+0x200>)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4413      	add	r3, r2
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	220f      	movs	r2, #15
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	43da      	mvns	r2, r3
 8000da2:	4830      	ldr	r0, [pc, #192]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000daa:	400a      	ands	r2, r1
 8000dac:	621a      	str	r2, [r3, #32]
 8000dae:	4a2d      	ldr	r2, [pc, #180]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000db6:	6a1a      	ldr	r2, [r3, #32]
 8000db8:	492c      	ldr	r1, [pc, #176]	@ (8000e6c <LTDC_Pin_Init+0x204>)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	440b      	add	r3, r1
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	4929      	ldr	r1, [pc, #164]	@ (8000e68 <LTDC_Pin_Init+0x200>)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	440b      	add	r3, r1
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	fa00 f303 	lsl.w	r3, r0, r3
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	4924      	ldr	r1, [pc, #144]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000dda:	4302      	orrs	r2, r0
 8000ddc:	621a      	str	r2, [r3, #32]
 8000dde:	e02f      	b.n	8000e40 <LTDC_Pin_Init+0x1d8>
		else
			REG_SET_VAL(ltdc_io_ports[i]->AFR[1],ltdc_af_values[i],0xFU,((ltdc_pins[i] % 8) * 4U));
 8000de0:	4a20      	ldr	r2, [pc, #128]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000de8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000dea:	4a1f      	ldr	r2, [pc, #124]	@ (8000e68 <LTDC_Pin_Init+0x200>)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4413      	add	r3, r2
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	f003 0307 	and.w	r3, r3, #7
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	220f      	movs	r2, #15
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	43da      	mvns	r2, r3
 8000e00:	4818      	ldr	r0, [pc, #96]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000e08:	400a      	ands	r2, r1
 8000e0a:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e0c:	4a15      	ldr	r2, [pc, #84]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e16:	4915      	ldr	r1, [pc, #84]	@ (8000e6c <LTDC_Pin_Init+0x204>)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	440b      	add	r3, r1
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	4618      	mov	r0, r3
 8000e20:	4911      	ldr	r1, [pc, #68]	@ (8000e68 <LTDC_Pin_Init+0x200>)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	440b      	add	r3, r1
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	f003 0307 	and.w	r3, r3, #7
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	fa00 f303 	lsl.w	r3, r0, r3
 8000e32:	4618      	mov	r0, r3
 8000e34:	490b      	ldr	r1, [pc, #44]	@ (8000e64 <LTDC_Pin_Init+0x1fc>)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e3c:	4302      	orrs	r2, r0
 8000e3e:	625a      	str	r2, [r3, #36]	@ 0x24
	for(int i = 0 ; i < total_ltdc_pins ;i++){
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3301      	adds	r3, #1
 8000e44:	607b      	str	r3, [r7, #4]
 8000e46:	4b0a      	ldr	r3, [pc, #40]	@ (8000e70 <LTDC_Pin_Init+0x208>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	f6ff af34 	blt.w	8000cbc <LTDC_Pin_Init+0x54>
	}
}
 8000e54:	bf00      	nop
 8000e56:	bf00      	nop
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bc80      	pop	{r7}
 8000e5e:	4770      	bx	lr
 8000e60:	40023800 	.word	0x40023800
 8000e64:	20000000 	.word	0x20000000
 8000e68:	080012c0 	.word	0x080012c0
 8000e6c:	080012d8 	.word	0x080012d8
 8000e70:	080012ee 	.word	0x080012ee

08000e74 <LTDC_Layer_Init>:

void LTDC_Layer_Init(LTDC_Layer_TypeDef *pLayer)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b08e      	sub	sp, #56	@ 0x38
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
	LTDC_TypeDef *pLTDC = LTDC;
 8000e7c:	4b6b      	ldr	r3, [pc, #428]	@ (800102c <LTDC_Layer_Init+0x1b8>)
 8000e7e:	637b      	str	r3, [r7, #52]	@ 0x34
		uint32_t tmp = 0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	633b      	str	r3, [r7, #48]	@ 0x30


	//1. pixel format of the layer frame buffer
		REG_SET_VAL(pLayer->PFCR,0x2U,0x7U,LTDC_LxPFCR_PF_Pos);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	691b      	ldr	r3, [r3, #16]
 8000e88:	f023 0207 	bic.w	r2, r3, #7
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	611a      	str	r2, [r3, #16]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	691b      	ldr	r3, [r3, #16]
 8000e94:	f043 0202 	orr.w	r2, r3, #2
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	611a      	str	r2, [r3, #16]
	//2. constant alpha and the blending factor
		REG_SET_VAL(pLayer->CACR,255U,0xFFU,LTDC_LxCACR_CONSTA_Pos);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	695b      	ldr	r3, [r3, #20]
 8000ea0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	615a      	str	r2, [r3, #20]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	695b      	ldr	r3, [r3, #20]
 8000eac:	f043 02ff 	orr.w	r2, r3, #255	@ 0xff
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	615a      	str	r2, [r3, #20]
			tmp = 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	633b      	str	r3, [r7, #48]	@ 0x30
			REG_SET_VAL(tmp,0x4U,0x7U,LTDC_LxBFCR_BF1_Pos);
 8000eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000eba:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000ebe:	633b      	str	r3, [r7, #48]	@ 0x30
 8000ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ec2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ec6:	633b      	str	r3, [r7, #48]	@ 0x30
			REG_SET_VAL(tmp,0x5U,0x7U,LTDC_LxBFCR_BF2_Pos);
 8000ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000eca:	f023 0307 	bic.w	r3, r3, #7
 8000ece:	633b      	str	r3, [r7, #48]	@ 0x30
 8000ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ed2:	f043 0305 	orr.w	r3, r3, #5
 8000ed6:	633b      	str	r3, [r7, #48]	@ 0x30
			REG_WRITE(pLayer->BFCR,tmp);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000edc:	61da      	str	r2, [r3, #28]

	//3. configure layer position or also called windowing
			uint32_t AHBP =  REG_READ_VAL(pLTDC->BPCR,0xFFFU,LTDC_BPCR_AHBP_Pos);
 8000ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	0c1b      	lsrs	r3, r3, #16
 8000ee4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
				uint32_t WHSTART = AHBP+BSP_LTDC_LAYER_H_START+1;
 8000eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eec:	3301      	adds	r3, #1
 8000eee:	62bb      	str	r3, [r7, #40]	@ 0x28
				REG_SET_VAL(tmp,WHSTART,0xFFFU,LTDC_LxWHPCR_WHSTPOS_Pos);
 8000ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ef2:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8000ef6:	f023 030f 	bic.w	r3, r3, #15
 8000efa:	633b      	str	r3, [r7, #48]	@ 0x30
 8000efc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f00:	4313      	orrs	r3, r2
 8000f02:	633b      	str	r3, [r7, #48]	@ 0x30

				uint32_t WHSTOP = AHBP+BSP_LTDC_LAYER_H_START+BSP_LTDC_LAYER_WIDTH+1;
 8000f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f06:	f203 1341 	addw	r3, r3, #321	@ 0x141
 8000f0a:	627b      	str	r3, [r7, #36]	@ 0x24
				uint32_t AAW =   REG_READ_VAL(pLTDC->AWCR,0xFFFU,LTDC_AWCR_AAW_Pos);
 8000f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f0e:	691b      	ldr	r3, [r3, #16]
 8000f10:	0c1b      	lsrs	r3, r3, #16
 8000f12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f16:	623b      	str	r3, [r7, #32]
				WHSTOP = (WHSTOP > AAW)?AAW:WHSTOP;
 8000f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f1a:	6a3b      	ldr	r3, [r7, #32]
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	bf28      	it	cs
 8000f20:	4613      	movcs	r3, r2
 8000f22:	627b      	str	r3, [r7, #36]	@ 0x24
				REG_SET_VAL(tmp,WHSTOP,0xFFFU,LTDC_LxWHPCR_WHSPPOS_Pos);
 8000f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f26:	f023 637f 	bic.w	r3, r3, #267386880	@ 0xff00000
 8000f2a:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000f2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f32:	041b      	lsls	r3, r3, #16
 8000f34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f36:	4313      	orrs	r3, r2
 8000f38:	633b      	str	r3, [r7, #48]	@ 0x30

				REG_WRITE(pLayer->WHPCR,tmp);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f3e:	605a      	str	r2, [r3, #4]

				tmp = 0;
 8000f40:	2300      	movs	r3, #0
 8000f42:	633b      	str	r3, [r7, #48]	@ 0x30
					uint32_t AVBP = REG_READ_VAL(pLTDC->BPCR,0x7FFU,LTDC_BPCR_AVBP_Pos);
 8000f44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f4c:	61fb      	str	r3, [r7, #28]
					uint32_t WVSTART = AVBP+BSP_LTDC_LAYER_V_START+1;
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	3301      	adds	r3, #1
 8000f52:	61bb      	str	r3, [r7, #24]
					REG_SET_VAL(tmp,WVSTART,0x7FFU,LTDC_LxWVPCR_WVSTPOS_Pos);
 8000f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f56:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000f5a:	f023 0307 	bic.w	r3, r3, #7
 8000f5e:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f62:	69bb      	ldr	r3, [r7, #24]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	633b      	str	r3, [r7, #48]	@ 0x30

					uint32_t AAH = REG_READ_VAL(pLTDC->AWCR,0x7FFU,LTDC_AWCR_AAH_Pos);
 8000f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f6a:	691b      	ldr	r3, [r3, #16]
 8000f6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f70:	617b      	str	r3, [r7, #20]
					uint32_t WVSTOP = AVBP+BSP_LTDC_LAYER_V_START+BSP_LTDC_LAYER_HEIGHT+1;
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	33f1      	adds	r3, #241	@ 0xf1
 8000f76:	613b      	str	r3, [r7, #16]
					WVSTOP = (WVSTOP > AAH)?AAH:WVSTOP;
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	bf28      	it	cs
 8000f80:	4613      	movcs	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]
					REG_SET_VAL(tmp,WVSTOP,0x7FFU,LTDC_LxWVPCR_WVSPPOS_Pos);
 8000f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f86:	f023 63ff 	bic.w	r3, r3, #133693440	@ 0x7f80000
 8000f8a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8000f8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	041b      	lsls	r3, r3, #16
 8000f94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f96:	4313      	orrs	r3, r2
 8000f98:	633b      	str	r3, [r7, #48]	@ 0x30

					REG_WRITE(pLayer->WVPCR,tmp);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f9e:	609a      	str	r2, [r3, #8]

	//4. configure frame buffer address
					REG_WRITE(pLayer->CFBAR,bsp_lcd_get_fb_address());
 8000fa0:	f7ff fcc0 	bl	8000924 <bsp_lcd_get_fb_address>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	629a      	str	r2, [r3, #40]	@ 0x28
	//configure the default color of the layer (optional)
					REG_WRITE(pLayer->DCCR,ORANGE);
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a20      	ldr	r2, [pc, #128]	@ (8001030 <LTDC_Layer_Init+0x1bc>)
 8000fae:	619a      	str	r2, [r3, #24]
	//6. configure pitch,line length and line number
					tmp = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	633b      	str	r3, [r7, #48]	@ 0x30
						uint32_t pitch =  BSP_LTDC_LAYER_WIDTH * 2;
 8000fb4:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000fb8:	60fb      	str	r3, [r7, #12]
						uint32_t line_len = pitch + 3;
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	3303      	adds	r3, #3
 8000fbe:	60bb      	str	r3, [r7, #8]
						REG_SET_VAL(tmp,pitch,0x1FFFU,LTDC_LxCFBLR_CFBP_Pos);
 8000fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fc2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8000fc6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8000fca:	633b      	str	r3, [r7, #48]	@ 0x30
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	041b      	lsls	r3, r3, #16
 8000fd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	633b      	str	r3, [r7, #48]	@ 0x30
						REG_SET_VAL(tmp,line_len,0x1FFFU,LTDC_LxCFBLR_CFBLL_Pos);
 8000fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fd8:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8000fdc:	f023 031f 	bic.w	r3, r3, #31
 8000fe0:	633b      	str	r3, [r7, #48]	@ 0x30
 8000fe2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	633b      	str	r3, [r7, #48]	@ 0x30
						REG_WRITE(pLayer->CFBLR,tmp);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000fee:	62da      	str	r2, [r3, #44]	@ 0x2c

						REG_SET_VAL(pLayer->CFBLNR,BSP_LTDC_LAYER_HEIGHT,0x7FFU,LTDC_LxCFBLNR_CFBLNBR_Pos);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000ff8:	f023 0307 	bic.w	r3, r3, #7
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001004:	f043 02f0 	orr.w	r2, r3, #240	@ 0xf0
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	631a      	str	r2, [r3, #48]	@ 0x30
	//7. activate the immediate reload
						REG_SET_BIT(pLTDC->SRCR,LTDC_SRCR_IMR);
 800100c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800100e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001010:	f043 0202 	orr.w	r2, r3, #2
 8001014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001016:	625a      	str	r2, [r3, #36]	@ 0x24
	//8. enable the layer
						REG_SET_BIT(pLayer->CR,LTDC_LxCR_LEN_Pos);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f043 0201 	orr.w	r2, r3, #1
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	601a      	str	r2, [r3, #0]
}
 8001024:	bf00      	nop
 8001026:	3738      	adds	r7, #56	@ 0x38
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40016800 	.word	0x40016800
 8001030:	00ff7f00 	.word	0x00ff7f00

08001034 <SystemClockSetup>:

void SystemClockSetup(void)
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
	RCC_TypeDef *pRCC=RCC;
 800103a:	4b71      	ldr	r3, [pc, #452]	@ (8001200 <SystemClockSetup+0x1cc>)
 800103c:	60fb      	str	r3, [r7, #12]
	FLASH_TypeDef *pFlash=FLASH;
 800103e:	4b71      	ldr	r3, [pc, #452]	@ (8001204 <SystemClockSetup+0x1d0>)
 8001040:	60bb      	str	r3, [r7, #8]
	PWR_TypeDef *pPWR=PWR;
 8001042:	4b71      	ldr	r3, [pc, #452]	@ (8001208 <SystemClockSetup+0x1d4>)
 8001044:	607b      	str	r3, [r7, #4]

	//1.prohram flash wait states
	REG_SET_VAL(pFlash->ACR,0x5U,0xFU,FLASH_ACR_LATENCY_Pos);
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f023 020f 	bic.w	r2, r3, #15
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f043 0205 	orr.w	r2, r3, #5
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	601a      	str	r2, [r3, #0]

	//2. overdrive modes
	REG_SET_BIT(pRCC->APB1ENR,RCC_APB1ENR_PWREN_Pos);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001062:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	641a      	str	r2, [r3, #64]	@ 0x40
	REG_SET_VAL(pPWR->CR,0x3,0x3,PWR_CR_VOS_Pos);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f443 4240 	orr.w	r2, r3, #49152	@ 0xc000
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	601a      	str	r2, [r3, #0]
	REG_SET_BIT(pPWR->CR,PWR_CR_ODEN_Pos);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	601a      	str	r2, [r3, #0]
	while(!REG_READ_BIT(pPWR->CSR,PWR_CSR_ODRDY_Pos));
 800108e:	bf00      	nop
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001098:	2b00      	cmp	r3, #0
 800109a:	d0f9      	beq.n	8001090 <SystemClockSetup+0x5c>
	REG_SET_BIT(pPWR->CR,PWR_CR_ODSWEN_Pos);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	601a      	str	r2, [r3, #0]
	//REG_SET_BIT(pRCC->CR, RCC_CR_HSEON_Pos);           /* Turn on HSE (8MHz crystal) */
	 //   while (!REG_READ_BIT(pRCC->CR, RCC_CR_HSERDY_Pos));

	//1. set the mainPLL
	//3. setting up the main PLL
	REG_SET_VAL(pRCC->PLLCFGR,0x8U,0x3FU,RCC_PLLCFGR_PLLM_Pos);//PLL_M
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	605a      	str	r2, [r3, #4]
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f043 0208 	orr.w	r2, r3, #8
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	605a      	str	r2, [r3, #4]
	REG_SET_VAL(pRCC->PLLCFGR,180U,0x1FFU,RCC_PLLCFGR_PLLN_Pos);//PLL_N
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80010c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80010cc:	68fa      	ldr	r2, [r7, #12]
 80010ce:	6053      	str	r3, [r2, #4]
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f443 5234 	orr.w	r2, r3, #11520	@ 0x2d00
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	605a      	str	r2, [r3, #4]
	REG_SET_VAL(pRCC->PLLCFGR,0x00U,0x3U,RCC_PLLCFGR_PLLP_Pos);//PLL_P
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	685a      	ldr	r2, [r3, #4]
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	605a      	str	r2, [r3, #4]

	//4. setting up the LC_CLK using PLLSAI block
	REG_SET_VAL(pRCC->PLLSAICFGR,50U,0x1FFU,RCC_PLLSAICFGR_PLLSAIN_Pos);
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010f6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80010fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800110a:	f443 6248 	orr.w	r2, r3, #3200	@ 0xc80
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	REG_SET_VAL(pRCC->PLLSAICFGR,0x02U,0x7U,RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800111a:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800112a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

//LCD_CLK= 6.25MHZ
	REG_SET_VAL(pRCC->DCKCFGR,0x02U,0x3U,RCC_DCKCFGR_PLLSAIDIVR_Pos);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800113a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800114a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	REG_SET_BIT(pRCC->CR,RCC_CR_PLLSAION_Pos);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	601a      	str	r2, [r3, #0]
		while(!REG_READ_BIT(pRCC->CR,RCC_CR_PLLSAIRDY_Pos));
 8001160:	bf00      	nop
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d0f9      	beq.n	8001162 <SystemClockSetup+0x12e>

	//5. setting up the AHB and APBX clocks
	REG_SET_VAL(pRCC->CFGR,0U,0xFU,RCC_CFGR_HPRE_Pos);//AHB prescalar
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	609a      	str	r2, [r3, #8]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	689a      	ldr	r2, [r3, #8]
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	609a      	str	r2, [r3, #8]
	REG_SET_VAL(pRCC->CFGR,0x5U,0x7U,RCC_CFGR_PPRE1_Pos);//APB1 prescalar
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	f443 52a0 	orr.w	r2, r3, #5120	@ 0x1400
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	609a      	str	r2, [r3, #8]
	REG_SET_VAL(pRCC->CFGR,0x4U,0x7U,RCC_CFGR_PPRE2_Pos);//APB2 prescalar
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	609a      	str	r2, [r3, #8]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	609a      	str	r2, [r3, #8]

	//6. TURN on PLL and wait for PLLClk ready
	REG_SET_BIT(pRCC->CR,RCC_CR_PLLON_Pos);
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	601a      	str	r2, [r3, #0]
	while(!REG_READ_BIT(pRCC->CR,RCC_CR_PLLRDY_Pos));
 80011be:	bf00      	nop
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d0f9      	beq.n	80011c0 <SystemClockSetup+0x18c>
	//7. Switch PLLCLK as SYSCLK
	REG_SET_VAL(pRCC->CFGR,0x2U,0x3U,RCC_CFGR_SW_Pos);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	f023 0203 	bic.w	r2, r3, #3
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	f043 0202 	orr.w	r2, r3, #2
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	609a      	str	r2, [r3, #8]
		while(!(REG_READ_VAL(pRCC->CFGR,0x3u,RCC_CFGR_SWS_Pos)== 0x2U));
 80011e4:	bf00      	nop
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	089b      	lsrs	r3, r3, #2
 80011ec:	f003 0303 	and.w	r3, r3, #3
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d1f8      	bne.n	80011e6 <SystemClockSetup+0x1b2>
}
 80011f4:	bf00      	nop
 80011f6:	bf00      	nop
 80011f8:	3714      	adds	r7, #20
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr
 8001200:	40023800 	.word	0x40023800
 8001204:	40023c00 	.word	0x40023c00
 8001208:	40007000 	.word	0x40007000

0800120c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800120c:	480d      	ldr	r0, [pc, #52]	@ (8001244 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800120e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001210:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001214:	480c      	ldr	r0, [pc, #48]	@ (8001248 <LoopForever+0x6>)
  ldr r1, =_edata
 8001216:	490d      	ldr	r1, [pc, #52]	@ (800124c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001218:	4a0d      	ldr	r2, [pc, #52]	@ (8001250 <LoopForever+0xe>)
  movs r3, #0
 800121a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800121c:	e002      	b.n	8001224 <LoopCopyDataInit>

0800121e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800121e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001220:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001222:	3304      	adds	r3, #4

08001224 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001224:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001226:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001228:	d3f9      	bcc.n	800121e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800122a:	4a0a      	ldr	r2, [pc, #40]	@ (8001254 <LoopForever+0x12>)
  ldr r4, =_ebss
 800122c:	4c0a      	ldr	r4, [pc, #40]	@ (8001258 <LoopForever+0x16>)
  movs r3, #0
 800122e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001230:	e001      	b.n	8001236 <LoopFillZerobss>

08001232 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001232:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001234:	3204      	adds	r2, #4

08001236 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001236:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001238:	d3fb      	bcc.n	8001232 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800123a:	f000 f811 	bl	8001260 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800123e:	f7ff fc13 	bl	8000a68 <main>

08001242 <LoopForever>:

LoopForever:
  b LoopForever
 8001242:	e7fe      	b.n	8001242 <LoopForever>
  ldr   r0, =_estack
 8001244:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001248:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800124c:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8001250:	080012f8 	.word	0x080012f8
  ldr r2, =_sbss
 8001254:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8001258:	20025874 	.word	0x20025874

0800125c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800125c:	e7fe      	b.n	800125c <ADC_IRQHandler>
	...

08001260 <__libc_init_array>:
 8001260:	b570      	push	{r4, r5, r6, lr}
 8001262:	4d0d      	ldr	r5, [pc, #52]	@ (8001298 <__libc_init_array+0x38>)
 8001264:	4c0d      	ldr	r4, [pc, #52]	@ (800129c <__libc_init_array+0x3c>)
 8001266:	1b64      	subs	r4, r4, r5
 8001268:	10a4      	asrs	r4, r4, #2
 800126a:	2600      	movs	r6, #0
 800126c:	42a6      	cmp	r6, r4
 800126e:	d109      	bne.n	8001284 <__libc_init_array+0x24>
 8001270:	4d0b      	ldr	r5, [pc, #44]	@ (80012a0 <__libc_init_array+0x40>)
 8001272:	4c0c      	ldr	r4, [pc, #48]	@ (80012a4 <__libc_init_array+0x44>)
 8001274:	f000 f818 	bl	80012a8 <_init>
 8001278:	1b64      	subs	r4, r4, r5
 800127a:	10a4      	asrs	r4, r4, #2
 800127c:	2600      	movs	r6, #0
 800127e:	42a6      	cmp	r6, r4
 8001280:	d105      	bne.n	800128e <__libc_init_array+0x2e>
 8001282:	bd70      	pop	{r4, r5, r6, pc}
 8001284:	f855 3b04 	ldr.w	r3, [r5], #4
 8001288:	4798      	blx	r3
 800128a:	3601      	adds	r6, #1
 800128c:	e7ee      	b.n	800126c <__libc_init_array+0xc>
 800128e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001292:	4798      	blx	r3
 8001294:	3601      	adds	r6, #1
 8001296:	e7f2      	b.n	800127e <__libc_init_array+0x1e>
 8001298:	080012f0 	.word	0x080012f0
 800129c:	080012f0 	.word	0x080012f0
 80012a0:	080012f0 	.word	0x080012f0
 80012a4:	080012f4 	.word	0x080012f4

080012a8 <_init>:
 80012a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012aa:	bf00      	nop
 80012ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012ae:	bc08      	pop	{r3}
 80012b0:	469e      	mov	lr, r3
 80012b2:	4770      	bx	lr

080012b4 <_fini>:
 80012b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012b6:	bf00      	nop
 80012b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012ba:	bc08      	pop	{r3}
 80012bc:	469e      	mov	lr, r3
 80012be:	4770      	bx	lr
