// Seed: 369470313
module module_0 (
    input tri0 id_0,
    input wire void id_1,
    input supply0 id_2
);
  assign id_4 = -1;
  module_2 modCall_1 ();
  assign id_5 = (1);
endmodule
module module_1 (
    input uwire   id_0,
    input supply1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  wire id_2;
  wire id_3, id_4;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    .id_24(id_4),
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always id_16 <= id_22;
  assign id_11 = -1;
  module_2 modCall_1 ();
  wire id_25, id_26;
endmodule
