// Seed: 3876952187
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  initial begin
    $display;
    deassign id_4;
    id_6 <= id_4;
  end
endmodule
module module_1 (
    input  logic   id_0,
    output supply1 id_1
);
  reg id_3;
  integer id_4;
  always @(posedge 1 or posedge id_0) id_3 = #1 id_0;
  module_0(
      id_4, id_4, id_4, id_3, id_4, id_3
  );
endmodule
