
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v' to AST representation.
Generating RTLIL representation for module `\mesi_isc_broad'.
Generating RTLIL representation for module `\mesi_isc_broad_cntl'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: mesi_isc_broad_cntl 
root of   1 design levels: mesi_isc_broad      
Automatically selected mesi_isc_broad as design top module.

2.2. Analyzing design hierarchy..
Top module:  \mesi_isc_broad
Used module:     \mesi_isc_broad_cntl
Parameter 1 (\CBUS_CMD_WIDTH) = 3
Parameter 2 (\BROAD_TYPE_WIDTH) = 2
Parameter 3 (\BROAD_ID_WIDTH) = 5

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mesi_isc_broad_cntl'.
Parameter 1 (\CBUS_CMD_WIDTH) = 3
Parameter 2 (\BROAD_TYPE_WIDTH) = 2
Parameter 3 (\BROAD_ID_WIDTH) = 5
Generating RTLIL representation for module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.

2.4. Analyzing design hierarchy..
Top module:  \mesi_isc_broad
Used module:     $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl

2.5. Analyzing design hierarchy..
Top module:  \mesi_isc_broad
Used module:     $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl
Removing unused module `\mesi_isc_broad_cntl'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$101 in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$101 in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Removed a total of 1 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$101'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$101'.
     1/4: $0\broad_fifo_rd_o[0:0]
     2/4: $0\cbus_active_en_access_array[3:0]
     3/4: $0\cbus_active_broad_array[3:0]
     4/4: $0\broadcast_in_progress[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.\broad_fifo_rd_o' using process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$101'.
  created $adff cell `$procdff$170' with positive edge clock and positive level reset.
Creating register for signal `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.\broadcast_in_progress' using process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$101'.
  created $adff cell `$procdff$171' with positive edge clock and positive level reset.
Creating register for signal `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.\cbus_active_broad_array' using process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$101'.
  created $adff cell `$procdff$172' with positive edge clock and positive level reset.
Creating register for signal `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.\cbus_active_en_access_array' using process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$101'.
  created $adff cell `$procdff$173' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$101'.
Removing empty process `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:324$101'.
Cleaned up 5 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
<suppressed ~5 debug messages>
Optimizing module mesi_isc_broad.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Optimizing module mesi_isc_broad.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
<suppressed ~69 debug messages>
Finding identical cells in module `\mesi_isc_broad'.
Removed a total of 23 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mesi_isc_broad..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
  Optimizing cells in module \mesi_isc_broad.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
<suppressed ~18 debug messages>
Finding identical cells in module `\mesi_isc_broad'.
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$173 ($adff) from module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl (D = $procmux$139_Y, Q = \cbus_active_en_access_array).
Adding EN signal on $procdff$171 ($adff) from module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl (D = $procmux$168_Y, Q = \broadcast_in_progress).
Adding EN signal on $procdff$172 ($adff) from module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl (D = $procmux$156_Y, Q = \cbus_active_broad_array).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
Finding unused cells or wires in module \mesi_isc_broad..
Removed 1 unused cells and 54 unused wires.
<suppressed ~2 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
<suppressed ~3 debug messages>
Optimizing module mesi_isc_broad.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mesi_isc_broad..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
  Optimizing cells in module \mesi_isc_broad.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
<suppressed ~9 debug messages>
Finding identical cells in module `\mesi_isc_broad'.
Removed a total of 3 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
Finding unused cells or wires in module \mesi_isc_broad..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Optimizing module mesi_isc_broad.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mesi_isc_broad..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
  Optimizing cells in module \mesi_isc_broad.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl'.
Finding identical cells in module `\mesi_isc_broad'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl..
Finding unused cells or wires in module \mesi_isc_broad..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl.
Optimizing module mesi_isc_broad.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl ===

   Number of wires:                 65
   Number of wire bits:            147
   Number of public wires:          18
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $adff                           1
     $adffe                          3
     $and                           11
     $eq                             4
     $logic_not                      3
     $mux                           24
     $ne                             1
     $not                            3
     $pmux                           2
     $reduce_and                     1
     $reduce_bool                    1
     $reduce_or                      2

=== mesi_isc_broad ===

   Number of wires:                 18
   Number of wire bits:            137
   Number of public wires:          18
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl      1
     mesi_isc_basic_fifo             1

=== design hierarchy ===

   mesi_isc_broad                    1
     $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl      1

   Number of wires:                 83
   Number of wire bits:            284
   Number of public wires:          36
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $adff                           1
     $adffe                          3
     $and                           11
     $eq                             4
     $logic_not                      3
     $mux                           24
     $ne                             1
     $not                            3
     $pmux                           2
     $reduce_and                     1
     $reduce_bool                    1
     $reduce_or                      2
     mesi_isc_basic_fifo             1

End of script. Logfile hash: c8f7076088, CPU: user 0.05s system 0.00s, MEM: 11.77 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 21% 4x opt_merge (0 sec), 21% 3x opt_clean (0 sec), ...
