Qflow synthesis logfile created on dom jan 7 12:17:34 -02 2018
Running yosys for verilog parsing and synthesis
yosys  -s NRISC_ULA.ys

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `NRISC_ULA.ys' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v' to AST representation.
Generating RTLIL representation for module `\NRISC_ULA'.
Warning: Identifier `\Outsum' is implicitly declared at /home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:67.
Generating RTLIL representation for module `\somaUla'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Used module:     \somaUla

3.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\somaUla'.
Parameter \TAM = 16
Generating RTLIL representation for module `$paramod\somaUla\TAM=16'.

3.1.3. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Used module:     $paramod\somaUla\TAM=16

3.1.4. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Used module:     $paramod\somaUla\TAM=16
Removing unused module `\somaUla'.
Removed 1 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$101 in module NRISC_ULA.
Removed a total of 1 dead cases.

3.2.3. Executing PROC_INIT pass (extract init attributes).

3.2.4. Executing PROC_ARST pass (detect async resets in processes).

3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$101'.
     1/2: $1$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:97$5_DATA[15:0]$103
     2/2: $0$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:97$5_DATA[15:0]$102
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$89'.
     1/7: $0\OUT[7][15:0]
     2/7: $0\OUT[6][15:0]
     3/7: $0\OUT[5][15:0]
     4/7: $0\OUT[4][15:0]
     5/7: $0\OUT[3][15:0]
     6/7: $0\OUT[2][15:0]
     7/7: $0\OUT[1][15:0]
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$87'.
     1/1: $0$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$4[15:0]$88
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$85'.
     1/1: $0$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$3[15:0]$86
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$83'.
     1/1: $0$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$2[15:0]$84
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$81'.
     1/1: $0$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$1[15:0]$82

3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\NRISC_ULA.$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:97$5_DATA' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$101'.
No latch inferred for signal `\NRISC_ULA.\OUT[1]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$89'.
No latch inferred for signal `\NRISC_ULA.\OUT[2]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$89'.
No latch inferred for signal `\NRISC_ULA.\OUT[3]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$89'.
No latch inferred for signal `\NRISC_ULA.\OUT[4]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$89'.
No latch inferred for signal `\NRISC_ULA.\OUT[5]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$89'.
No latch inferred for signal `\NRISC_ULA.\OUT[6]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$89'.
No latch inferred for signal `\NRISC_ULA.\OUT[7]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$89'.
No latch inferred for signal `\NRISC_ULA.$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$4' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$87'.
No latch inferred for signal `\NRISC_ULA.$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$3' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$85'.
No latch inferred for signal `\NRISC_ULA.$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$2' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$83'.
No latch inferred for signal `\NRISC_ULA.$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$1' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$81'.

3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$101'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$101'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:20$89'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$87'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$85'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$83'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$81'.
Cleaned up 1 empty switch.

3.3. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$43' in module `NRISC_ULA' with $logic_not.
Replacing $eq cell `$procmux$274_CMP0' in module `NRISC_ULA' with $logic_not.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
  removing unused `$and' cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$261'.
  removing unused `$and' cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$263'.
  removing unused `$or' cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$265'.
Finding unused cells or wires in module \NRISC_ULA..

3.5. Executing CHECK pass (checking for obvious problems).
checking module $paramod\somaUla\TAM=16..
checking module NRISC_ULA..
Warning: Wire NRISC_ULA.\A [14] is used but has no driver.
Warning: Wire NRISC_ULA.\A [13] is used but has no driver.
Warning: Wire NRISC_ULA.\A [12] is used but has no driver.
Warning: Wire NRISC_ULA.\A [11] is used but has no driver.
Warning: Wire NRISC_ULA.\A [10] is used but has no driver.
Warning: Wire NRISC_ULA.\A [9] is used but has no driver.
Warning: Wire NRISC_ULA.\A [8] is used but has no driver.
Warning: Wire NRISC_ULA.\A [7] is used but has no driver.
Warning: Wire NRISC_ULA.\A [6] is used but has no driver.
Warning: Wire NRISC_ULA.\A [5] is used but has no driver.
Warning: Wire NRISC_ULA.\A [4] is used but has no driver.
Warning: Wire NRISC_ULA.\A [3] is used but has no driver.
Warning: Wire NRISC_ULA.\A [2] is used but has no driver.
Warning: Wire NRISC_ULA.\A [1] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [14] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [13] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [12] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [11] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [10] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [9] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [8] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [7] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [6] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [5] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [4] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [3] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [2] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [1] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [0] is used but has no driver.
Warning: Wire NRISC_ULA.\cmd is used but has no driver.
Warning: Wire NRISC_ULA.\B [14] is used but has no driver.
Warning: Wire NRISC_ULA.\B [13] is used but has no driver.
Warning: Wire NRISC_ULA.\B [12] is used but has no driver.
Warning: Wire NRISC_ULA.\B [11] is used but has no driver.
Warning: Wire NRISC_ULA.\B [10] is used but has no driver.
Warning: Wire NRISC_ULA.\B [9] is used but has no driver.
Warning: Wire NRISC_ULA.\B [8] is used but has no driver.
Warning: Wire NRISC_ULA.\B [7] is used but has no driver.
Warning: Wire NRISC_ULA.\B [6] is used but has no driver.
Warning: Wire NRISC_ULA.\B [5] is used but has no driver.
Warning: Wire NRISC_ULA.\B [4] is used but has no driver.
Warning: Wire NRISC_ULA.\B [3] is used but has no driver.
Warning: Wire NRISC_ULA.\B [2] is used but has no driver.
Warning: Wire NRISC_ULA.\B [1] is used but has no driver.
Warning: Wire NRISC_ULA.\B [0] is used but has no driver.
Warning: Wire NRISC_ULA.\B [15] is used but has no driver.
Warning: Wire NRISC_ULA.\OUT[0] [15] is used but has no driver.
Warning: Wire NRISC_ULA.\ctrla [0] is used but has no driver.
Warning: Wire NRISC_ULA.\A [0] is used but has no driver.
Warning: Wire NRISC_ULA.\ctrla [1] is used but has no driver.
Warning: Wire NRISC_ULA.\ctrla [2] is used but has no driver.
Warning: Wire NRISC_ULA.\A [15] is used but has no driver.
found and reported 52 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
  Cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$60' is identical to cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$50'.
    Redirecting output \Y: $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$60_Y = $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$50_Y
    Removing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$60' from module `\NRISC_ULA'.
  Cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:70$92' is identical to cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:70$90'.
    Redirecting output \Y: $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:70$92_Y = $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:70$90_Y
    Removing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:70$92' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$37' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$31'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$37_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$31_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$37' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$48' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$40'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$48_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$40_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$48' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$54' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$46'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$54_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$46_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$54' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$56' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$40'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$56_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$40_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$56' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$58' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$35'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$58_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$35_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$58' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$65' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$46'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$65_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$46_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$65' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$67' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$40'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$67_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$40_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$67' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$70' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$46'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$70_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$46_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$70' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$72' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$40'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$72_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$40_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$72' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$11' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$7'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$11_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$7_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$11' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$12' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$8'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$12_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$8_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$12' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$16' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$10'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$16_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$10_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$16' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$17' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$7'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$17_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$7_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$17' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$19' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$8'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$19_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$8_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$19' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$23' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$15'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$23_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$15_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$23' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$24' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$10'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$24_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$10_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$24' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$26' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$7'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$26_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$7_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$26' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$28' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$8'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$28_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$8_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$28' from module `\NRISC_ULA'.
  Cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$62' is identical to cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$51'.
    Redirecting output \Y: $or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$62_Y = $or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$51_Y
    Removing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$62' from module `\NRISC_ULA'.
Removed a total of 21 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$266 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$44 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$79 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:66$6 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$96 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=16.
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.6.8. Executing OPT_EXPR pass (perform const folding).

3.6.9. Finished OPT passes. (There is nothing left to do.)

3.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 16) from wire $paramod\somaUla\TAM=16.coutinternal.
Removed top 7 bits (of 16) from wire $paramod\somaUla\TAM=16.w.
Removed top 1 bits (of 16) from wire $paramod\somaUla\TAM=16.x.
Removed top 1 bits (of 16) from wire $paramod\somaUla\TAM=16.y.
Removed top 2 bits (of 3) from port B of cell NRISC_ULA.$procmux$273_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell NRISC_ULA.$procmux$272_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell NRISC_ULA.$procmux$271_CMP0 ($eq).

3.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\somaUla\TAM=16:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module NRISC_ULA:
  created 0 $alu and 0 $macc cells.

3.9. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module NRISC_ULA that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$269_CMP.
    No candidates found.
  Analyzing resource sharing options for $shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97 ($shr):
    Found 2 activation_patterns using ctrl signal { $procmux$267_CMP $procmux$270_CMP }.
    No candidates found.
  Analyzing resource sharing options for $shl$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:83$99 ($shl):
    Found 2 activation_patterns using ctrl signal { $procmux$267_CMP $procmux$268_CMP }.
    No candidates found.

3.10. Executing OPT pass (performing simple optimizations).

3.10.1. Executing OPT_EXPR pass (perform const folding).

3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$266 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$44 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$79 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:66$6 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$96 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=16.
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.10.8. Executing OPT_EXPR pass (perform const folding).

3.10.9. Finished OPT passes. (There is nothing left to do.)

3.11. Executing FSM pass (extract and optimize FSM).

3.11.1. Executing FSM_DETECT pass (finding FSMs in design).

3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.12.5. Finished fast OPT passes.

3.13. Executing MEMORY pass.

3.13.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.13.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.13.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.13.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Setting undriven signal in NRISC_ULA to undef: \B [8:6]
Setting undriven signal in NRISC_ULA to undef: \B [12:10]
Setting undriven signal in NRISC_ULA to undef: \B [15:14]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [4:1]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [8:6]
Setting undriven signal in NRISC_ULA to undef: \ctrla [0]
Setting undriven signal in NRISC_ULA to undef: \B [9]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [0]
Setting undriven signal in NRISC_ULA to undef: \B [13]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [5]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [12]
Setting undriven signal in NRISC_ULA to undef: \ctrla [2]
Setting undriven signal in NRISC_ULA to undef: \cmd
Setting undriven signal in NRISC_ULA to undef: \ctrla [1]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [13]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [10:9]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [14]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [11]
Setting undriven signal in NRISC_ULA to undef: \OUT[0] [15]
Setting undriven signal in NRISC_ULA to undef: \A
Setting undriven signal in NRISC_ULA to undef: \B [5:0]
Replacing $mux cell `$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:66$6' (mux_bool) in module `\NRISC_ULA' with constant driver `\cin = \ULA_ctrl [0]'.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$31' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$31_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$32' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$32_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$33' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$33_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$34' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$34_Y = 1'x'.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$35' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$35_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:100$36' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `\carryl = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$38' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$38_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$39' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$39_Y = 1'x'.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$40' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$40_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$41' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$41_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:101$42' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `\carryr = 1'x'.
Replacing port A of $logic_not cell `$eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$43' in module `\NRISC_ULA' with constant driver: 16'xxxxxxxxxxxxxxxx -> 1'x
Replacing $logic_not cell `$eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$43' (1'x) in module `\NRISC_ULA' with constant driver `$eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$43_Y = 1'x'.
Replacing $mux cell `$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$44' (mux_bool) in module `\NRISC_ULA' with constant driver `$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$44_Y = $eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$43_Y'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$45' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$45_Y = 1'x'.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$46' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$46_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$47' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$47_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:102$49' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `\carrymin0 = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$50' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$50_Y = 1'x'.
Replacing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$51' in module `\NRISC_ULA' with identity for port A.
Replacing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$53' in module `\NRISC_ULA' with identity for port B.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$61' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$61_Y = 1'x'.
Replacing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$64' in module `\NRISC_ULA' with identity for port B.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$74' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$74_Y = 1'x'.
Replacing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$76' in module `\NRISC_ULA' with identity for port A.
Replacing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$77' in module `\NRISC_ULA' with identity for port A.
Optimized away 1 select inputs of $pmux cell `$procmux$266' in module `NRISC_ULA'.
Replacing $mux cell `$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$79' in module `NRISC_ULA' with inverter.
Replacing $pos cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$51' (1'x) in module `\NRISC_ULA' with constant driver `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$51_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$52' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$52_Y = 1'x'.
Replacing $pos cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$53' (1'x) in module `\NRISC_ULA' with constant driver `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$53_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$55' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$55_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$57' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$57_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:104$59' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `\minsom = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$63' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$63_Y = 1'x'.
Replacing $pos cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$64' (1'x) in module `\NRISC_ULA' with constant driver `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$64_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$66' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$66_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$68' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$68_Y = 1'x'.
Replacing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:105$69' (1'x, 1'x) in module `\NRISC_ULA' with constant driver `\minsub = 1'x'.
Replacing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:108$80' in module `\NRISC_ULA' with identity for port A.
Replacing $pos cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:108$80' (1'x) in module `\NRISC_ULA' with constant driver `\minus = 1'x'.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..
  removing buffer cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$76': $or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$76_Y = $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$75_Y
  removing buffer cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$77': \carry = $or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$76_Y
  removing unused `$logic_not' cell `$procmux$274_CMP0'.
  removing unused non-port wire \A.
  removing unused non-port wire \B.
  removing unused non-port wire \OUT[0].
  removing unused non-port wire \carryl.
  removing unused non-port wire \carrymin0.
  removing unused non-port wire \carryr.
  removing unused non-port wire \cmd.
  removing unused non-port wire \ctrla.
  removing unused non-port wire \minsom.
  removing unused non-port wire \minsub.
  removing unused non-port wire \minus.
  removed 11 unused temporary wires.

3.15.5. Finished fast OPT passes.

3.16. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimized away 1 select inputs of $pmux cell `$procmux$266' in module `NRISC_ULA'.

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$266 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$96 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=16.
  Optimizing cells in module \NRISC_ULA.
    Consolidated identical input bits for $mux cell $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$96:
      Old ports: A=\ULA_B [4:0], B={ \aux_rotate [4:1] \ULA_B [0] }, Y=$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$96_Y
      New ports: A=\ULA_B [4:1], B=\aux_rotate [4:1], Y=$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$96_Y [4:1]
      New connections: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$96_Y [0] = \ULA_B [0]
  Optimizing cells in module \NRISC_ULA.
Performed a total of 1 changes.

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.17.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..
  removing unused `$eq' cell `$procmux$273_CMP0'.

3.17.8. Executing OPT_EXPR pass (perform const folding).

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$266 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$96 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=16.
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.17.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.17.15. Executing OPT_EXPR pass (perform const folding).

3.17.16. Finished OPT passes. (There is nothing left to do.)

3.18. Executing TECHMAP pass (map to technology primitives).

3.18.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$7 ($not) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$8 ($not) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:89$9 ($xor) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$10 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$13 ($and) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:90$14 ($xor) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$15 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$18 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$20 ($and) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:91$21 ($xor) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$22 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$25 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$27 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$29 ($and) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:92$30 ($xor) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$71 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$73 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$75 ($and) with simplemap.
Mapping NRISC_ULA.$reduce_bool$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$78 ($reduce_bool) with simplemap.
Mapping NRISC_ULA.$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:107$79 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:70$90 ($and) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:70$91 ($not) with simplemap.
Mapping NRISC_ULA.$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:70$93 ($mux) with simplemap.
Mapping NRISC_ULA.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:73$94 ($or) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:74$95 ($xor) with simplemap.
Mapping NRISC_ULA.$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$96 ($mux) with simplemap.

3.18.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 16
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 16
Parameter \_TECHMAP_CELLTYPE_ = 611543154
Generating RTLIL representation for module `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.3. Executing PROC pass (convert processes to netlists).

3.18.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 10 empty switches in `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$450'.
Cleaned up 10 empty switches.

3.18.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.18.3.3. Executing PROC_INIT pass (extract init attributes).

3.18.3.4. Executing PROC_ARST pass (detect async resets in processes).

3.18.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$450'.
     1/17: $15\buffer[15:0]
     2/17: $14\buffer[15:0]
     3/17: $13\buffer[15:0]
     4/17: $12\buffer[15:0]
     5/17: $11\buffer[15:0]
     6/17: $10\buffer[15:0]
     7/17: $9\buffer[15:0]
     8/17: $8\buffer[15:0]
     9/17: $7\buffer[15:0]
    10/17: $6\buffer[15:0]
    11/17: $5\buffer[15:0]
    12/17: $4\buffer[15:0]
    13/17: $3\buffer[15:0]
    14/17: $2\buffer[15:0]
    15/17: $1\buffer[15:0]
    16/17: $0\buffer[15:0]
    17/17: $0\overflow[0:0]

3.18.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.\buffer' from process `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$450'.
No latch inferred for signal `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.\overflow' from process `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$450'.

3.18.3.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.18.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$450'.
Removing empty process `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$450'.
Cleaned up 5 empty switches.
Removed 0 unused cells and 35 unused wires.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$471 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$468 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$465 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$462 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$459 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$456 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$453 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$ternary$<techmap.v>:104$451 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$495 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$492 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$489 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$486 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$483 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$480 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$477 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$474 ($mux) with simplemap.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.4. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.18.5. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$612' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [3] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$553' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$624' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [15] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$672' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$656' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$720' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$704' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$512' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$752' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$552' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [7] = $7\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$623' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [14] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$671' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$655' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$719' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$703' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$511' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$751' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$551' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [6] = $7\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$622' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [13] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$670' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$654' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$718' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [13] = $1\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$702' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [13] = $1\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$510' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$750' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$550' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [5] = $7\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$621' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [12] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$669' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$653' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$717' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [12] = $1\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$701' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [12] = $1\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$509' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$749' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$549' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [4] = $7\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$620' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [11] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$668' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$652' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$716' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [11] = $1\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$700' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [11] = $1\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$508' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [11] = $4\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$748' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [11] = $4\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$548' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [3] = $7\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$619' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [10] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$667' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$651' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$715' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [10] = $1\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$699' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [10] = $1\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$507' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [10] = $4\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$747' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [10] = $4\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$547' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [2] = $7\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$618' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [9] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$666' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$650' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$714' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [9] = $1\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$698' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [9] = $1\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$506' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [9] = $4\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$746' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [9] = $4\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$546' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [1] = $7\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$617' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [8] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$665' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$649' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$713' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [8] = $1\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$697' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [8] = $1\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$505' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [8] = $4\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$745' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [8] = $4\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$545' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [0] = $7\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$560' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$544' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$559' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$543' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$558' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$542' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$557' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$541' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$556' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$540' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$555' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$539' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$554' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$538' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$537' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$536' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [7] = $7\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$535' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [6] = $7\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$534' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [5] = $7\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$533' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [4] = $7\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$532' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [3] = $7\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$531' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [2] = $7\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$530' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [1] = $7\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$529' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [0] = $7\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$613' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [4] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$614' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [5] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$661' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$645' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$615' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [6] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$616' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [7] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$663' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$647' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$709' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [4] = $1\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$693' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [4] = $1\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$497' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [0] = $4\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$611' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [2] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$610' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [1] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$658' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$642' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$660' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$644' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$706' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [1] = $1\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$690' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [1] = $1\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$662' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$646' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$664' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$648' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$710' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [5] = $1\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$694' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [5] = $1\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$498' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [1] = $4\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$738' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [1] = $4\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$609' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$451_Y [0] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$657' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$641' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$659' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$643' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$705' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [0] = $1\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$689' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [0] = $1\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$737' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [0] = $4\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$608' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$607' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$708' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [3] = $1\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$692' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [3] = $1\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$712' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [7] = $1\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$696' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [7] = $1\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$500' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [3] = $4\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$740' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [3] = $4\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$606' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$707' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [2] = $1\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$691' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [2] = $1\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$711' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [6] = $1\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$695' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [6] = $1\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$499' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [2] = $4\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$739' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [2] = $4\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$605' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$604' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$502' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [5] = $4\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$742' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [5] = $4\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$603' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$501' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [4] = $4\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$741' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [4] = $4\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$602' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$601' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$504' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [7] = $4\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$744' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [7] = $4\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$600' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$503' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [6] = $4\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$743' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [6] = $4\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$599' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$598' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$597' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$596' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$595' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$594' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$593' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$592' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$591' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$590' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$589' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$588' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$587' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$586' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$585' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$584' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$583' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$582' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$581' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$580' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$579' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$578' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$577' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [0] = 1'0'.
Removed 0 unused cells and 13 unused wires.

3.18.6. Continuing TECHMAP pass.
Mapping NRISC_ULA.$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97 using $paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.

3.18.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 16
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 16
Parameter \_TECHMAP_CELLTYPE_ = 40'0010010001110011011100110110100001110010
Generating RTLIL representation for module `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.8. Executing PROC pass (convert processes to netlists).

3.18.8.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 10 empty switches in `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$760'.
Cleaned up 10 empty switches.

3.18.8.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.18.8.3. Executing PROC_INIT pass (extract init attributes).

3.18.8.4. Executing PROC_ARST pass (detect async resets in processes).

3.18.8.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$760'.
     1/17: $15\buffer[15:0]
     2/17: $14\buffer[15:0]
     3/17: $13\buffer[15:0]
     4/17: $12\buffer[15:0]
     5/17: $11\buffer[15:0]
     6/17: $10\buffer[15:0]
     7/17: $9\buffer[15:0]
     8/17: $8\buffer[15:0]
     9/17: $7\buffer[15:0]
    10/17: $6\buffer[15:0]
    11/17: $5\buffer[15:0]
    12/17: $4\buffer[15:0]
    13/17: $3\buffer[15:0]
    14/17: $2\buffer[15:0]
    15/17: $1\buffer[15:0]
    16/17: $0\buffer[15:0]
    17/17: $0\overflow[0:0]

3.18.8.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.\buffer' from process `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$760'.
No latch inferred for signal `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.\overflow' from process `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$760'.

3.18.8.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.18.8.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$760'.
Removing empty process `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$760'.
Cleaned up 5 empty switches.
Removed 0 unused cells and 35 unused wires.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$ternary$<techmap.v>:104$761 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$763 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$766 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$769 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$772 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$775 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$778 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$781 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$784 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$787 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$790 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$793 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$796 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$799 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$802 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$805 ($mux) with simplemap.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.18.10. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$808' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [1] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$824' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$840' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$823' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$839' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$836' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$838' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$837' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$834' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$835' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$832' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$833' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$830' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$831' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$828' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$829' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$826' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$827' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$825' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$822' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [15] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$820' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [13] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$821' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [14] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$818' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [11] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$819' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [12] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$816' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [9] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$817' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [10] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$814' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [7] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$815' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [8] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$812' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [5] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$813' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [6] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$810' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [3] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$811' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [4] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$807' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [0] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$809' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$761_Y [2] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$841' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$842' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$843' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$844' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$845' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$846' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$847' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$848' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$849' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$850' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$851' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$852' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$853' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$854' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1029' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1045' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$979' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [12] = $1\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$995' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [12] = $1\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1027' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1043' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$927' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [8] = $4\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$943' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [8] = $4\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1025' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1041' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$975' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [8] = $1\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$991' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [8] = $1\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1023' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1039' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$871' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [0] = $7\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$887' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [0] = $7\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1021' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1037' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$971' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [4] = $1\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$987' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [4] = $1\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1019' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1035' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$919' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [0] = $4\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$935' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [0] = $4\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1017' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1033' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$967' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [0] = $1\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$983' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [0] = $1\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1015' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1031' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1030' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1046' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$980' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [13] = $1\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$996' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [13] = $1\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1028' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1044' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$928' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [9] = $4\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$944' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [9] = $4\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1026' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1042' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$976' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [9] = $1\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$992' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [9] = $1\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1024' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1040' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$872' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [1] = $7\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$888' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [1] = $7\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1022' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1038' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$972' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [5] = $1\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$988' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [5] = $1\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1020' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1036' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$920' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [1] = $4\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$936' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [1] = $4\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1018' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1034' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$968' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [1] = $1\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$984' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [1] = $1\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1016' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1032' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$981' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$997' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$929' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [10] = $4\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$945' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [10] = $4\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$977' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [10] = $1\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$993' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [10] = $1\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$873' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [2] = $7\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$889' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [2] = $7\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$973' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [6] = $1\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$989' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [6] = $1\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$921' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [2] = $4\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$937' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [2] = $4\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$969' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [2] = $1\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$985' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [2] = $1\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$982' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$998' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$930' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [11] = $4\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$946' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [11] = $4\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$978' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [11] = $1\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$994' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [11] = $1\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$874' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [3] = $7\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$890' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [3] = $7\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$974' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [7] = $1\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$990' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [7] = $1\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$922' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [3] = $4\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$938' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [3] = $4\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$970' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [3] = $1\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$986' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [3] = $1\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$931' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$947' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$875' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [4] = $7\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$891' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [4] = $7\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$923' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [4] = $4\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$939' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [4] = $4\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$932' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$948' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$876' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [5] = $7\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$892' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [5] = $7\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$924' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [5] = $4\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$940' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [5] = $4\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$933' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$949' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$877' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [6] = $7\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$893' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [6] = $7\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$925' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [6] = $4\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$941' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [6] = $4\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$934' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$950' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$878' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [7] = $7\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$894' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [7] = $7\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$926' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [7] = $4\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$942' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [7] = $4\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$879' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$895' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$880' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$896' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$881' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$897' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$882' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$898' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$883' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$899' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$884' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$900' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$885' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$901' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$886' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$902' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [15] = 1'0'.
Removed 0 unused cells and 13 unused wires.

3.18.11. Continuing TECHMAP pass.
Mapping NRISC_ULA.$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98 using $paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.

3.18.12. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 16
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 16
Parameter \_TECHMAP_CELLTYPE_ = 611543148
Generating RTLIL representation for module `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.13. Executing PROC pass (convert processes to netlists).

3.18.13.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1070'.
Cleaned up 5 empty switches.

3.18.13.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.18.13.3. Executing PROC_INIT pass (extract init attributes).

3.18.13.4. Executing PROC_ARST pass (detect async resets in processes).

3.18.13.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1070'.
     1/12: $10\buffer[15:0]
     2/12: $9\buffer[15:0]
     3/12: $8\buffer[15:0]
     4/12: $7\buffer[15:0]
     5/12: $6\buffer[15:0]
     6/12: $5\buffer[15:0]
     7/12: $4\buffer[15:0]
     8/12: $3\buffer[15:0]
     9/12: $2\buffer[15:0]
    10/12: $1\buffer[15:0]
    11/12: $0\buffer[15:0]
    12/12: $0\overflow[0:0]

3.18.13.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.\buffer' from process `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1070'.
No latch inferred for signal `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.\overflow' from process `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1070'.

3.18.13.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.18.13.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1070'.
Removing empty process `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1070'.
Cleaned up 5 empty switches.
Removed 0 unused cells and 25 unused wires.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$ternary$<techmap.v>:104$1071 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1073 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1076 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1079 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1082 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1085 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1088 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1091 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1094 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1097 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1100 ($mux) with simplemap.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.14. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.18.15. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1103' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [1] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1124' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1123' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1121' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1122' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1119' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1120' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1117' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [15] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1118' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1115' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [13] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1116' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [14] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1113' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [11] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1114' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [12] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1111' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [9] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1112' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [10] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1109' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [7] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1110' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [8] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1107' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [5] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1108' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [6] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1105' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [3] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1106' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [4] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1102' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [0] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1104' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1071_Y [2] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1125' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1126' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1127' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1128' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1129' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1130' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1131' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1132' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1133' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1150' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1182' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1214' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1246' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1151' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1183' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1215' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1247' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [1] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1152' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1184' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1216' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [2] = $1\buffer[15:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1248' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [2] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1153' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1185' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1217' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [3] = $1\buffer[15:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1249' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [3] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1154' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1186' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [4] = $3\buffer[15:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1218' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [4] = $1\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1250' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [4] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1155' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1187' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [5] = $3\buffer[15:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1219' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [5] = $1\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1251' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [5] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1156' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1188' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [6] = $3\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1220' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [6] = $1\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1252' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [6] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1157' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1189' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [7] = $3\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1221' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [7] = $1\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1253' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [7] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1158' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [8] = $5\buffer[15:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1190' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [8] = $3\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1222' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [8] = $1\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1254' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [8] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1159' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [9] = $5\buffer[15:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1191' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [9] = $3\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1223' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [9] = $1\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1255' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [9] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1160' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [10] = $5\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1192' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [10] = $3\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1224' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [10] = $1\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1256' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [10] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1161' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [11] = $5\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1193' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [11] = $3\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1225' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [11] = $1\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1257' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [11] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1162' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [12] = $5\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1194' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [12] = $3\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1226' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [12] = $1\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1258' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [12] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1163' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [13] = $5\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1195' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [13] = $3\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1227' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [13] = $1\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1259' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [13] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1164' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [14] = $5\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1196' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [14] = $3\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1228' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [14] = $1\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1260' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [14] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1165' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [15] = $5\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1197' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [15] = $3\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1229' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [15] = $1\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1261' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [15] = \A [14]'.
Removed 0 unused cells and 9 unused wires.

3.18.16. Continuing TECHMAP pass.
Mapping NRISC_ULA.$shl$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:83$99 using $paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.
Mapping NRISC_ULA.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:94$100 ($or) with simplemap.
Mapping NRISC_ULA.$procmux$272_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$271_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$270_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$269_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$268_CMP0 ($eq) with simplemap.

3.18.17. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 16
Parameter \S_WIDTH = 6
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=16\S_WIDTH=6'.

3.18.18. Continuing TECHMAP pass.
Mapping NRISC_ULA.$procmux$266 using $paramod\_90_pmux\WIDTH=16\S_WIDTH=6.
Mapping NRISC_ULA.$procmux$267_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1384 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1383 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1382 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1381 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1380 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1379 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1378 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1377 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1376 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1375 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1374 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1373 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1372 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1371 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1370 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1369 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1368 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1367 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1366 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1365 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1364 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1363 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$ternary$<techmap.v>:445$1362 ($mux) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:445$1361 ($reduce_or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:143$185 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:146$186 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:147$187 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:148$188 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:149$189 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:150$190 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$191 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$192 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$193 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$194 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$195 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$196 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$197 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$198 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$199 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$200 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$201 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$202 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$203 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$204 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$205 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$206 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$207 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$208 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$209 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$210 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$211 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$212 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$213 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$214 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$215 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$216 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$217 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$218 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$219 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$220 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$221 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$222 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$223 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$224 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$225 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$226 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$227 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$228 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$229 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$230 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$231 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$232 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$233 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$234 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$235 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$236 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$237 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$238 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$239 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$240 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$241 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$242 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$243 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$244 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$245 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$246 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$247 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$248 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$249 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$250 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$251 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$252 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$253 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$254 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$255 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:157$256 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$257 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:159$258 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$259 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:161$260 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:158$262 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:160$264 ($xor) with simplemap.
No more expansions possible.

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1300' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1296 [2] = \ULA_ctrl [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1298' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1296 [0] = \ULA_ctrl [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1313' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1309 [2] = \ULA_ctrl [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1350' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1348 [0] = \ULA_ctrl [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1324' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1322 [0] = \ULA_ctrl [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1325' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1322 [1] = \ULA_ctrl [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1338' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1335 [1] = \ULA_ctrl [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$338' (?x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$71_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$339' (const_and) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:106$73_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$340' (const_and) in module `\NRISC_ULA' with constant driver `\carry = 1'0'.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1351' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1388'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1348 [1] = $auto$simplemap.cc:250:simplemap_eqne$1385 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1351' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1352' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1389'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1348 [2] = $auto$simplemap.cc:250:simplemap_eqne$1385 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1352' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1337' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1387'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1335 [0] = $auto$simplemap.cc:250:simplemap_eqne$1385 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1337' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1339' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1389'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1335 [2] = $auto$simplemap.cc:250:simplemap_eqne$1385 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1339' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1326' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1389'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1322 [2] = $auto$simplemap.cc:250:simplemap_eqne$1385 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1326' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1312' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1388'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1309 [1] = $auto$simplemap.cc:250:simplemap_eqne$1385 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1312' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1311' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1387'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1309 [0] = $auto$simplemap.cc:250:simplemap_eqne$1385 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1311' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1299' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1388'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1296 [1] = $auto$simplemap.cc:250:simplemap_eqne$1385 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1299' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$640' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1062'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [15] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [15]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$640' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$639' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1061'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [14] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [14]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$639' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$638' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1060'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [13] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [13]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$638' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$637' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1059'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [12] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [12]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$637' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$636' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1058'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [11] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [11]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$636' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$635' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1057'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [10] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [10]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$635' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$634' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1056'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [9] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [9]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$634' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$633' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1055'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [8] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [8]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$633' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$632' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1054'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [7] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [7]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$632' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$631' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1053'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [6] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [6]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$631' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$630' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1052'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [5] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [5]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$630' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$629' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1051'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [4] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [4]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$629' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$628' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1050'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [3] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [3]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$628' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$627' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1049'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [2] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [2]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$627' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$626' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1048'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [1] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [1]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$626' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$625' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$auto$simplemap.cc:277:simplemap_mux$1047'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$1\buffer[15:0] [0] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:80$98.$1\buffer[15:0] [0]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.v:77$97.$auto$simplemap.cc:277:simplemap_mux$625' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1317' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1393'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1316 = $auto$simplemap.cc:127:simplemap_reduce$1392
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1317' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1304' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1356'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1303 = $auto$simplemap.cc:127:simplemap_reduce$1355
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1304' from module `\NRISC_ULA'.
Removed a total of 26 cells.

3.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..
  removing unused `$paramod\somaUla\TAM=16' cell `\sumsub'.
  removing unused non-port wire \Outsum.
  removing unused non-port wire \carry.
  removing unused non-port wire \carrysom.
  removed 3 unused temporary wires.

3.19.5. Finished fast OPT passes.

3.20. Executing ABC pass (technology mapping using ABC).

3.20.1. Extracting gate netlist of module `$paramod\somaUla\TAM=16' to `<abc-temp-dir>/input.blif'..
Extracted 93 gates and 126 wires to a netlist network with 33 inputs and 17 outputs.

3.20.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

3.20.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:              AOI3 cells:        7
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               NOT cells:       25
ABC RESULTS:              OAI3 cells:        7
ABC RESULTS:                OR cells:        4
ABC RESULTS:              XNOR cells:       16
ABC RESULTS:               XOR cells:       32
ABC RESULTS:        internal signals:       76
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       17
Removing temp directory.

3.20.2. Extracting gate netlist of module `\NRISC_ULA' to `<abc-temp-dir>/input.blif'..
Extracted 571 gates and 609 wires to a netlist network with 36 inputs and 17 outputs.

3.20.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

3.20.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      113
ABC RESULTS:              AOI3 cells:       33
ABC RESULTS:              AOI4 cells:        1
ABC RESULTS:               MUX cells:      151
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               NOR cells:       20
ABC RESULTS:               NOT cells:       58
ABC RESULTS:              OAI3 cells:       29
ABC RESULTS:              OAI4 cells:       15
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:       16
ABC RESULTS:               XOR cells:       20
ABC RESULTS:        internal signals:      556
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       17
Removing temp directory.

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1910' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1894' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1870' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1880' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1970' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1923' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1897' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1922' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1924' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1887' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1883' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1920' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1874' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1919' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1921' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1925' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2034' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2036' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2001' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2003' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1969' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1971' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2063' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1946' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2032' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1944' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1941' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2030' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2033' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2038' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1999' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1998' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2000' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2005' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1967' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1966' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1968' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$1973' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2110' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2113' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2085' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2088' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2135' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1844$auto$blifparse.cc:286:parse_blif$2138' in module `NRISC_ULA'.

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
  removing unused non-port wire \Baux.
  removing unused non-port wire \w.
  removing unused non-port wire \x.
  removing unused non-port wire \y.
  removed 4 unused temporary wires.
Finding unused cells or wires in module \NRISC_ULA..
  removing unused non-port wire \OUT[1].
  removing unused non-port wire \OUT[2].
  removing unused non-port wire \OUT[3].
  removing unused non-port wire \OUT[4].
  removing unused non-port wire \OUT[5].
  removing unused non-port wire \OUT[6].
  removing unused non-port wire \OUT[7].
  removed 7 unused temporary wires.

3.21.5. Finished fast OPT passes.

3.22. Executing HIERARCHY pass (managing design hierarchy).

3.22.1. Analyzing design hierarchy..
Top module:  \NRISC_ULA

3.22.2. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Removing unused module `$paramod\somaUla\TAM=16'.
Removed 1 unused modules.

3.23. Printing statistics.

=== NRISC_ULA ===

   Number of wires:                463
   Number of wire bits:            517
   Number of public wires:           8
   Number of public wire bits:      62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                472
     $_AND_                        113
     $_AOI3_                        33
     $_AOI4_                         1
     $_MUX_                        151
     $_NAND_                        15
     $_NOR_                         20
     $_NOT_                         58
     $_OAI3_                        29
     $_OAI4_                        15
     $_OR_                           1
     $_XNOR_                        16
     $_XOR_                         20

3.24. Executing CHECK pass (checking for obvious problems).
checking module NRISC_ULA..
found and reported 0 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=176.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\NRISC_ULA':

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NRISC_ULA..

5.8. Executing OPT_EXPR pass (perform const folding).

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\NRISC_ULA' to `<abc-temp-dir>/input.blif'..
Extracted 472 gates and 508 wires to a netlist network with 36 inputs and 17 outputs.

6.1.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/usr/local/share/qflow/tech/osu018/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       28
ABC RESULTS:           AOI21X1 cells:       35
ABC RESULTS:           AOI22X1 cells:       13
ABC RESULTS:             INVX1 cells:       46
ABC RESULTS:            MUX2X1 cells:       50
ABC RESULTS:           NAND2X1 cells:       65
ABC RESULTS:           NAND3X1 cells:       57
ABC RESULTS:            NOR2X1 cells:       46
ABC RESULTS:            NOR3X1 cells:       10
ABC RESULTS:           OAI21X1 cells:      102
ABC RESULTS:           OAI22X1 cells:        5
ABC RESULTS:             OR2X2 cells:        5
ABC RESULTS:           XNOR2X1 cells:       12
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:      455
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       17
Removing temp directory.

7. Executing FLATTEN pass (flatten design).
No more expansions possible.
Removed 0 unused cells and 510 unused wires.

8. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port NRISC_ULA.ULA_A: Missing option -inpad.
Don't map input port NRISC_ULA.ULA_B: Missing option -inpad.
Mapping port NRISC_ULA.ULA_OUT using BUFX2.
Don't map input port NRISC_ULA.ULA_ctrl: Missing option -inpad.
Mapping port NRISC_ULA.ULA_flags using BUFX2.

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

9.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NRISC_ULA..

9.8. Executing OPT_EXPR pass (perform const folding).

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing BLIF backend.

11. Printing statistics.

=== NRISC_ULA ===

   Number of wires:                465
   Number of wire bits:            530
   Number of public wires:         465
   Number of public wire bits:     530
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                494
     AND2X2                         28
     AOI21X1                        35
     AOI22X1                        13
     BUFX2                          19
     INVX1                          46
     MUX2X1                         50
     NAND2X1                        65
     NAND3X1                        57
     NOR2X1                         46
     NOR3X1                         10
     OAI21X1                       102
     OAI22X1                         5
     OR2X2                           5
     XNOR2X1                        12
     XOR2X1                          1

End of script. Logfile hash: 64e8c88b77
CPU: user 0.87s system 0.03s, MEM: 40.86 MB total, 13.72 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 17% 19x opt_expr (0 sec), 12% 15x opt_merge (0 sec), ...
Cleaning up output syntax
ypostproc.tcl NRISC_ULA_mapped.blif NRISC_ULA /usr/local/share/qflow/tech/osu018/osu018.sh
Cleaning up blif file syntax
Running blifFanout (iterative)
Each iteration calls:
blifFanout -l 100 -c 20 -I NRISC_ULA_nofanout -p /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib  -b BUFX2 -i A -o Y tmp.blif NRISC_ULA.blif

Parsing library "osu018_stdcells"
End of library at line 6141
Lib Read:  Processed 6142 lines.
Top internal fanout is 26 (load 495.64) from node _24_,
driven by INVX1 with strength 58.615 (fF driven at latency 100)
Top fanout load-to-strength ratio is 8.45586 (latency = 845.586 ps)
Top input node fanout is 41 (load 753.228) from node ULA_B<0>.
Warning 1: load of 99.709 is 1.7305 times greater than strongest gate NAND3X1
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 4: load of 254.213 is 4.412 times greater than strongest gate NAND3X1
Warning 5: load of 324.734 is 5.63592 times greater than strongest gate NAND3X1
Warning 14: load of 332.564 is 5.70251 times greater than strongest gate OAI21X1
112 gates exceed specified minimum load.
44 buffers were added.
14 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 442    	Out: 428    	-14
	"2" gates	In: 52    	Out: 60    	+8

Number of gates changed: 58
gates resized: 58
Parsing library "osu018_stdcells"
End of library at line 6141
Lib Read:  Processed 6142 lines.
Top internal fanout is 16 (load 310.61) from node _440_,
driven by XNOR2X1 with strength 59.0872 (fF driven at latency 100)
Top fanout load-to-strength ratio is 5.25681 (latency = 525.681 ps)
Top input node fanout is 13 (load 290.595) from node ULA_B<2>.
Warning 1: load of 229.984 is 1.0222 times greater than strongest gate BUFX4
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 3: load of 251.445 is 1.11759 times greater than strongest gate BUFX4
Warning 4: load of 99.709 is 1.7305 times greater than strongest gate NAND3X1
Warning 9: load of 270.839 is 4.70055 times greater than strongest gate NAND3X1
Warning 15: load of 320.61 is 5.42605 times greater than strongest gate XNOR2X1
114 gates exceed specified minimum load.
0 buffers were added.
45 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 428    	Out: 428    	+0
	"2" gates	In: 104    	Out: 60    	-44
	"4" gates	In: 3    	Out: 46    	+43
	"8" gates	In: 3    	Out: 4    	+1

Number of gates changed: 45
gates resized: 45
Parsing library "osu018_stdcells"
End of library at line 6141
Lib Read:  Processed 6142 lines.
Top internal fanout is 16 (load 353.259) from node _440_,
driven by XNOR2X1 with strength 59.0872 (fF driven at latency 100)
Top fanout load-to-strength ratio is 5.25681 (latency = 525.681 ps)
Top input node fanout is 13 (load 290.595) from node ULA_B<2>.
Warning 1: load of 279.032 is 1.24021 times greater than strongest gate BUFX4
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 5: load of 315.929 is 1.4042 times greater than strongest gate BUFX4
Warning 9: load of 343.065 is 1.52481 times greater than strongest gate BUFX4
Warning 41: load of 363.259 is 1.61457 times greater than strongest gate BUFX4
Warning 45: load of 99.709 is 1.7305 times greater than strongest gate NAND3X1
Warning 50: load of 270.839 is 4.70055 times greater than strongest gate NAND3X1
Warning 56: load of 320.61 is 5.42605 times greater than strongest gate XNOR2X1
155 gates exceed specified minimum load.
0 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 428    	Out: 428    	+0
	"2" gates	In: 60    	Out: 60    	+0
	"4" gates	In: 46    	Out: 46    	+0
	"8" gates	In: 4    	Out: 4    	+0

Number of gates changed: 0
gates resized: 0

Generating RTL verilog and SPICE netlist file in directory
	 /home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula
Files:
   Verilog: /home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.rtl.v
   Verilog: /home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.rtlnopwr.v
   Spice:   /home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Testes_ula/NRISC_ULA.spc

Running blif2Verilog.
Running blif2BSpice.
Running spi2xspice.py
Synthesis script ended on dom jan 7 12:17:35 -02 2018
