{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15084, "design__instance__area": 146802, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 198, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 6, "power__internal__total": 0.014399792067706585, "power__switching__total": 0.005667353514581919, "power__leakage__total": 1.523510491097113e-07, "power__total": 0.020067298784852028, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.219483, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.219483, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.319148, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.406905, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.319148, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.219342, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 173, "design__max_fanout_violation__count": 198, "design__max_cap_violation__count": 17, "clock__skew__worst_hold": 0.408632, "clock__skew__worst_setup": 0.142516, "timing__hold__ws": -0.319091, "timing__setup__ws": -2.717217, "timing__hold__tns": -2.068105, "timing__setup__tns": -67.98481, "timing__hold__wns": -0.319091, "timing__setup__wns": -2.717217, "timing__hold_vio__count": 21, "timing__hold_r2r__ws": 0.110857, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 153, "timing__setup_r2r__ws": 2.615832, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 431.115 441.835", "design__core__bbox": "5.52 10.88 425.5 429.76", "design__io": 78, "design__die__area": 190482, "design__core__area": 175921, "design__instance__count__stdcell": 15084, "design__instance__area__stdcell": 146802, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.834476, "design__instance__utilization__stdcell": 0.834476, "floorplan__design__io": 76, "design__io__hpwl": 11512526, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 326033, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2314, "antenna__violating__nets": 8, "antenna__violating__pins": 10, "route__antenna_violation__count": 8, "route__net": 12628, "route__net__special": 2, "route__drc_errors__iter:1": 10898, "route__wirelength__iter:1": 400275, "route__drc_errors__iter:2": 4157, "route__wirelength__iter:2": 395716, "route__drc_errors__iter:3": 3906, "route__wirelength__iter:3": 394690, "route__drc_errors__iter:4": 346, "route__wirelength__iter:4": 393854, "route__drc_errors__iter:5": 29, "route__wirelength__iter:5": 393829, "route__drc_errors__iter:6": 26, "route__wirelength__iter:6": 393837, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 393829, "route__drc_errors": 0, "route__wirelength": 393829, "route__vias": 85600, "route__vias__singlecut": 85600, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1158.2, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 152, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 198, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 6, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.396455, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.396455, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.267485, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.347298, "timing__hold__tns__corner:nom_ss_100C_1v60": -1.713118, "timing__setup__tns__corner:nom_ss_100C_1v60": -55.747147, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.267485, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.347298, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 7, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.900489, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 51, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.79541, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 198, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 8, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.145402, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.145402, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.113251, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.320664, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113251, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.577648, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 198, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.213753, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.213753, "timing__hold__ws__corner:min_tt_025C_1v80": 0.316134, "timing__setup__ws__corner:min_tt_025C_1v80": 2.651987, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.316134, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.326953, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 120, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 198, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.385708, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.385708, "timing__hold__ws__corner:min_ss_100C_1v60": -0.197133, "timing__setup__ws__corner:min_ss_100C_1v60": -1.885716, "timing__hold__tns__corner:min_ss_100C_1v60": -1.239965, "timing__setup__tns__corner:min_ss_100C_1v60": -43.159004, "timing__hold__wns__corner:min_ss_100C_1v60": -0.197133, "timing__setup__wns__corner:min_ss_100C_1v60": -1.885716, "timing__hold_vio__count__corner:min_ss_100C_1v60": 7, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.894091, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 51, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.987653, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 198, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.142516, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.142516, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.110857, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.489216, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.110857, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.648209, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 2, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 198, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 17, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.226993, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.226993, "timing__hold__ws__corner:max_tt_025C_1v80": 0.322363, "timing__setup__ws__corner:max_tt_025C_1v80": 2.197577, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.322363, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.116115, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 173, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 198, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 17, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.408632, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.408632, "timing__hold__ws__corner:max_ss_100C_1v60": -0.319091, "timing__setup__ws__corner:max_ss_100C_1v60": -2.717217, "timing__hold__tns__corner:max_ss_100C_1v60": -2.068105, "timing__setup__tns__corner:max_ss_100C_1v60": -67.98481, "timing__hold__wns__corner:max_ss_100C_1v60": -0.319091, "timing__setup__wns__corner:max_ss_100C_1v60": -2.717217, "timing__hold_vio__count__corner:max_ss_100C_1v60": 7, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.908601, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 51, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.615832, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 198, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 17, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.149459, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.149459, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.115687, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.148741, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.115687, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.505485, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 12, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79831, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000361626, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00169199, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00183644, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000351867, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00183644, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000362, "ir__drop__worst": 0.00169, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}