{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666616755424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666616755425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 15:05:53 2022 " "Processing started: Mon Oct 24 15:05:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666616755425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666616755425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP_Montre -c TP_Montre " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP_Montre -c TP_Montre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666616755425 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666616756696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TP22-sys " "Found design unit 1: TP22-sys" {  } { { "TP_Montre/synthesis/tp22.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp22.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757150 ""} { "Info" "ISGN_ENTITY_NAME" "1 TP22 " "Found entity 1: TP22" {  } { { "TP_Montre/synthesis/tp22.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp22.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TP_Montre-rtl " "Found design unit 1: TP_Montre-rtl" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757166 ""} { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre " "Found entity 1: TP_Montre" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757169 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757184 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757192 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757196 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757199 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent" {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_width_adapter-rtl " "Found design unit 1: tp_montre_width_adapter-rtl" {  } { { "TP_Montre/synthesis/tp_montre_width_adapter.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757202 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_width_adapter " "Found entity 1: tp_montre_width_adapter" {  } { { "TP_Montre/synthesis/tp_montre_width_adapter.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_width_adapter_001-rtl " "Found design unit 1: tp_montre_width_adapter_001-rtl" {  } { { "TP_Montre/synthesis/tp_montre_width_adapter_001.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757205 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_width_adapter_001 " "Found entity 1: tp_montre_width_adapter_001" {  } { { "TP_Montre/synthesis/tp_montre_width_adapter_001.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_cpu_instruction_master_translator-rtl " "Found design unit 1: tp_montre_cpu_instruction_master_translator-rtl" {  } { { "TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757208 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_cpu_instruction_master_translator " "Found entity 1: tp_montre_cpu_instruction_master_translator" {  } { { "TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_cpu_data_master_translator-rtl " "Found design unit 1: tp_montre_cpu_data_master_translator-rtl" {  } { { "TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757211 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_cpu_data_master_translator " "Found entity 1: tp_montre_cpu_data_master_translator" {  } { { "TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: tp_montre_cpu_jtag_debug_module_translator-rtl" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757213 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_cpu_jtag_debug_module_translator " "Found entity 1: tp_montre_cpu_jtag_debug_module_translator" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_sdram_controller_s1_translator-rtl " "Found design unit 1: tp_montre_sdram_controller_s1_translator-rtl" {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757217 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_sdram_controller_s1_translator " "Found entity 1: tp_montre_sdram_controller_s1_translator" {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_ledr_avalon_parallel_port_slave_translator-rtl " "Found design unit 1: tp_montre_ledr_avalon_parallel_port_slave_translator-rtl" {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757220 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_ledr_avalon_parallel_port_slave_translator " "Found entity 1: tp_montre_ledr_avalon_parallel_port_slave_translator" {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_timer_s1_translator-rtl " "Found design unit 1: tp_montre_timer_s1_translator-rtl" {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757224 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_timer_s1_translator " "Found entity 1: tp_montre_timer_s1_translator" {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_sys_id_control_slave_translator-rtl " "Found design unit 1: tp_montre_sys_id_control_slave_translator-rtl" {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757227 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_sys_id_control_slave_translator " "Found entity 1: tp_montre_sys_id_control_slave_translator" {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_montre_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: tp_montre_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757230 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_montre_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: tp_montre_jtag_uart_avalon_jtag_slave_translator" {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_irq_mapper " "Found entity 1: TP_Montre_irq_mapper" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_irq_mapper.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tp_montre/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757504 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_rsp_xbar_mux_001 " "Found entity 1: TP_Montre_rsp_xbar_mux_001" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_rsp_xbar_mux_001.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_rsp_xbar_mux " "Found entity 1: TP_Montre_rsp_xbar_mux" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_rsp_xbar_mux.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_rsp_xbar_demux_002 " "Found entity 1: TP_Montre_rsp_xbar_demux_002" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_rsp_xbar_demux_002.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_cmd_xbar_mux " "Found entity 1: TP_Montre_cmd_xbar_mux" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_cmd_xbar_mux.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_cmd_xbar_demux_001 " "Found entity 1: TP_Montre_cmd_xbar_demux_001" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_cmd_xbar_demux_001.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_cmd_xbar_demux " "Found entity 1: TP_Montre_cmd_xbar_demux" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_cmd_xbar_demux.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "TP_Montre/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "TP_Montre/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file tp_montre/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757638 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757638 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757638 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757638 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757638 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757638 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TP_Montre_id_router_002.sv(48) " "Verilog HDL Declaration information at TP_Montre_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router_002.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666616757651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TP_Montre_id_router_002.sv(49) " "Verilog HDL Declaration information at TP_Montre_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router_002.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666616757651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tp_montre/synthesis/submodules/tp_montre_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_id_router_002_default_decode " "Found entity 1: TP_Montre_id_router_002_default_decode" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router_002.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757651 ""} { "Info" "ISGN_ENTITY_NAME" "2 TP_Montre_id_router_002 " "Found entity 2: TP_Montre_id_router_002" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router_002.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TP_Montre_id_router_001.sv(48) " "Verilog HDL Declaration information at TP_Montre_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router_001.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666616757666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TP_Montre_id_router_001.sv(49) " "Verilog HDL Declaration information at TP_Montre_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router_001.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666616757666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tp_montre/synthesis/submodules/tp_montre_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_id_router_001_default_decode " "Found entity 1: TP_Montre_id_router_001_default_decode" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router_001.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757667 ""} { "Info" "ISGN_ENTITY_NAME" "2 TP_Montre_id_router_001 " "Found entity 2: TP_Montre_id_router_001" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router_001.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TP_Montre_id_router.sv(48) " "Verilog HDL Declaration information at TP_Montre_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666616757675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TP_Montre_id_router.sv(49) " "Verilog HDL Declaration information at TP_Montre_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666616757675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tp_montre/synthesis/submodules/tp_montre_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_id_router_default_decode " "Found entity 1: TP_Montre_id_router_default_decode" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757676 ""} { "Info" "ISGN_ENTITY_NAME" "2 TP_Montre_id_router " "Found entity 2: TP_Montre_id_router" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TP_Montre_addr_router_001.sv(48) " "Verilog HDL Declaration information at TP_Montre_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_addr_router_001.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666616757695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TP_Montre_addr_router_001.sv(49) " "Verilog HDL Declaration information at TP_Montre_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_addr_router_001.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666616757695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tp_montre/synthesis/submodules/tp_montre_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_addr_router_001_default_decode " "Found entity 1: TP_Montre_addr_router_001_default_decode" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_addr_router_001.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757696 ""} { "Info" "ISGN_ENTITY_NAME" "2 TP_Montre_addr_router_001 " "Found entity 2: TP_Montre_addr_router_001" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_addr_router_001.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TP_Montre_addr_router.sv(48) " "Verilog HDL Declaration information at TP_Montre_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_addr_router.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666616757713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TP_Montre_addr_router.sv(49) " "Verilog HDL Declaration information at TP_Montre_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_addr_router.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666616757714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tp_montre/synthesis/submodules/tp_montre_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_addr_router_default_decode " "Found entity 1: TP_Montre_addr_router_default_decode" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_addr_router.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757714 ""} { "Info" "ISGN_ENTITY_NAME" "2 TP_Montre_addr_router " "Found entity 2: TP_Montre_addr_router" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_addr_router.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "TP_Montre/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_LEDR " "Found entity 1: TP_Montre_LEDR" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_LEDR.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_LEDR.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_LEDG " "Found entity 1: TP_Montre_LEDG" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_LEDG.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_LEDG.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_HEX " "Found entity 1: TP_Montre_HEX" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_HEX.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_HEX.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_SW " "Found entity 1: TP_Montre_SW" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_SW.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SW.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_key.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_KEY " "Found entity 1: TP_Montre_KEY" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_KEY.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_KEY.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_Timer " "Found entity 1: TP_Montre_Timer" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_Timer.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_SYS_Id " "Found entity 1: TP_Montre_SYS_Id" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_SYS_Id.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SYS_Id.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file tp_montre/synthesis/submodules/tp_montre_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_JTAG_UART_sim_scfifo_w " "Found entity 1: TP_Montre_JTAG_UART_sim_scfifo_w" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757813 ""} { "Info" "ISGN_ENTITY_NAME" "2 TP_Montre_JTAG_UART_scfifo_w " "Found entity 2: TP_Montre_JTAG_UART_scfifo_w" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757813 ""} { "Info" "ISGN_ENTITY_NAME" "3 TP_Montre_JTAG_UART_sim_scfifo_r " "Found entity 3: TP_Montre_JTAG_UART_sim_scfifo_r" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757813 ""} { "Info" "ISGN_ENTITY_NAME" "4 TP_Montre_JTAG_UART_scfifo_r " "Found entity 4: TP_Montre_JTAG_UART_scfifo_r" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757813 ""} { "Info" "ISGN_ENTITY_NAME" "5 TP_Montre_JTAG_UART " "Found entity 5: TP_Montre_JTAG_UART" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file tp_montre/synthesis/submodules/tp_montre_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_SDRAM_controller_input_efifo_module " "Found entity 1: TP_Montre_SDRAM_controller_input_efifo_module" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757817 ""} { "Info" "ISGN_ENTITY_NAME" "2 TP_Montre_SDRAM_controller " "Found entity 2: TP_Montre_SDRAM_controller" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file tp_montre/synthesis/submodules/tp_montre_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_CPU_register_bank_a_module " "Found entity 1: TP_Montre_CPU_register_bank_a_module" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "2 TP_Montre_CPU_register_bank_b_module " "Found entity 2: TP_Montre_CPU_register_bank_b_module" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "3 TP_Montre_CPU_nios2_oci_debug " "Found entity 3: TP_Montre_CPU_nios2_oci_debug" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "4 TP_Montre_CPU_ociram_sp_ram_module " "Found entity 4: TP_Montre_CPU_ociram_sp_ram_module" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "5 TP_Montre_CPU_nios2_ocimem " "Found entity 5: TP_Montre_CPU_nios2_ocimem" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "6 TP_Montre_CPU_nios2_avalon_reg " "Found entity 6: TP_Montre_CPU_nios2_avalon_reg" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "7 TP_Montre_CPU_nios2_oci_break " "Found entity 7: TP_Montre_CPU_nios2_oci_break" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "8 TP_Montre_CPU_nios2_oci_xbrk " "Found entity 8: TP_Montre_CPU_nios2_oci_xbrk" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "9 TP_Montre_CPU_nios2_oci_dbrk " "Found entity 9: TP_Montre_CPU_nios2_oci_dbrk" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "10 TP_Montre_CPU_nios2_oci_itrace " "Found entity 10: TP_Montre_CPU_nios2_oci_itrace" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "11 TP_Montre_CPU_nios2_oci_td_mode " "Found entity 11: TP_Montre_CPU_nios2_oci_td_mode" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "12 TP_Montre_CPU_nios2_oci_dtrace " "Found entity 12: TP_Montre_CPU_nios2_oci_dtrace" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "13 TP_Montre_CPU_nios2_oci_compute_tm_count " "Found entity 13: TP_Montre_CPU_nios2_oci_compute_tm_count" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "14 TP_Montre_CPU_nios2_oci_fifowp_inc " "Found entity 14: TP_Montre_CPU_nios2_oci_fifowp_inc" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "15 TP_Montre_CPU_nios2_oci_fifocount_inc " "Found entity 15: TP_Montre_CPU_nios2_oci_fifocount_inc" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "16 TP_Montre_CPU_nios2_oci_fifo " "Found entity 16: TP_Montre_CPU_nios2_oci_fifo" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "17 TP_Montre_CPU_nios2_oci_pib " "Found entity 17: TP_Montre_CPU_nios2_oci_pib" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "18 TP_Montre_CPU_nios2_oci_im " "Found entity 18: TP_Montre_CPU_nios2_oci_im" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "19 TP_Montre_CPU_nios2_performance_monitors " "Found entity 19: TP_Montre_CPU_nios2_performance_monitors" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "20 TP_Montre_CPU_nios2_oci " "Found entity 20: TP_Montre_CPU_nios2_oci" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""} { "Info" "ISGN_ENTITY_NAME" "21 TP_Montre_CPU " "Found entity 21: TP_Montre_CPU" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_CPU_jtag_debug_module_sysclk " "Found entity 1: TP_Montre_CPU_jtag_debug_module_sysclk" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_CPU_jtag_debug_module_tck " "Found entity 1: TP_Montre_CPU_jtag_debug_module_tck" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_tck.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_CPU_jtag_debug_module_wrapper " "Found entity 1: TP_Montre_CPU_jtag_debug_module_wrapper" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_CPU_oci_test_bench " "Found entity 1: TP_Montre_CPU_oci_test_bench" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU_oci_test_bench.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_CPU_test_bench " "Found entity 1: TP_Montre_CPU_test_bench" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU_test_bench.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_montre/synthesis/submodules/tp_montre_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tp_montre/synthesis/submodules/tp_montre_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_Montre_PLL " "Found entity 1: TP_Montre_PLL" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_PLL.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_PLL.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616757876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616757876 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TP_Montre_SDRAM_controller.v(316) " "Verilog HDL or VHDL warning at TP_Montre_SDRAM_controller.v(316): conditional expression evaluates to a constant" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1666616757909 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TP_Montre_SDRAM_controller.v(326) " "Verilog HDL or VHDL warning at TP_Montre_SDRAM_controller.v(326): conditional expression evaluates to a constant" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1666616757909 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TP_Montre_SDRAM_controller.v(336) " "Verilog HDL or VHDL warning at TP_Montre_SDRAM_controller.v(336): conditional expression evaluates to a constant" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1666616757909 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TP_Montre_SDRAM_controller.v(680) " "Verilog HDL or VHDL warning at TP_Montre_SDRAM_controller.v(680): conditional expression evaluates to a constant" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1666616757910 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TP_Montre_CPU.v(1567) " "Verilog HDL or VHDL warning at TP_Montre_CPU.v(1567): conditional expression evaluates to a constant" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1666616757913 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TP_Montre_CPU.v(1569) " "Verilog HDL or VHDL warning at TP_Montre_CPU.v(1569): conditional expression evaluates to a constant" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1666616757914 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TP_Montre_CPU.v(1725) " "Verilog HDL or VHDL warning at TP_Montre_CPU.v(1725): conditional expression evaluates to a constant" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1666616757914 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "TP_Montre_CPU.v(2553) " "Verilog HDL or VHDL warning at TP_Montre_CPU.v(2553): conditional expression evaluates to a constant" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1666616757917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP_Montre " "Elaborating entity \"TP_Montre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666616758223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_PLL TP_Montre_PLL:pll " "Elaborating entity \"TP_Montre_PLL\" for hierarchy \"TP_Montre_PLL:pll\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "pll" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK TP_Montre_PLL.v(97) " "Verilog HDL or VHDL warning at TP_Montre_PLL.v(97): object \"VGA_CLK\" assigned a value but never read" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_PLL.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_PLL.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666616758275 "|tp22|TP_Montre:u0|TP_Montre_PLL:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll TP_Montre_PLL:pll\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"TP_Montre_PLL:pll\|altpll:DE_Clock_Generator_System\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_PLL.v" "DE_Clock_Generator_System" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_PLL.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TP_Montre_PLL:pll\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"TP_Montre_PLL:pll\|altpll:DE_Clock_Generator_System\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_PLL.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_PLL.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666616758348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TP_Montre_PLL:pll\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"TP_Montre_PLL:pll\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758349 ""}  } { { "TP_Montre/synthesis/submodules/TP_Montre_PLL.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_PLL.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666616758349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU TP_Montre_CPU:cpu " "Elaborating entity \"TP_Montre_CPU\" for hierarchy \"TP_Montre_CPU:cpu\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "cpu" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_test_bench TP_Montre_CPU:cpu\|TP_Montre_CPU_test_bench:the_TP_Montre_CPU_test_bench " "Elaborating entity \"TP_Montre_CPU_test_bench\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_test_bench:the_TP_Montre_CPU_test_bench\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_test_bench" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_register_bank_a_module TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_a_module:TP_Montre_CPU_register_bank_a " "Elaborating entity \"TP_Montre_CPU_register_bank_a_module\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_a_module:TP_Montre_CPU_register_bank_a\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "TP_Montre_CPU_register_bank_a" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_a_module:TP_Montre_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_a_module:TP_Montre_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_altsyncram" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_a_module:TP_Montre_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_a_module:TP_Montre_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_a_module:TP_Montre_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_a_module:TP_Montre_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TP_Montre_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"TP_Montre_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758445 ""}  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666616758445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_78g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_78g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_78g1 " "Found entity 1: altsyncram_78g1" {  } { { "db/altsyncram_78g1.tdf" "" { Text "C:/SoC_Project/db/altsyncram_78g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616758516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616758516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_78g1 TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_a_module:TP_Montre_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_78g1:auto_generated " "Elaborating entity \"altsyncram_78g1\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_a_module:TP_Montre_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_78g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_register_bank_b_module TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_b_module:TP_Montre_CPU_register_bank_b " "Elaborating entity \"TP_Montre_CPU_register_bank_b_module\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_b_module:TP_Montre_CPU_register_bank_b\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "TP_Montre_CPU_register_bank_b" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_b_module:TP_Montre_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_b_module:TP_Montre_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_altsyncram" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_b_module:TP_Montre_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_b_module:TP_Montre_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666616758634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_b_module:TP_Montre_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_b_module:TP_Montre_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TP_Montre_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"TP_Montre_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758635 ""}  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666616758635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88g1 " "Found entity 1: altsyncram_88g1" {  } { { "db/altsyncram_88g1.tdf" "" { Text "C:/SoC_Project/db/altsyncram_88g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616758711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616758711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_88g1 TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_b_module:TP_Montre_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_88g1:auto_generated " "Elaborating entity \"altsyncram_88g1\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_register_bank_b_module:TP_Montre_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_88g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci " "Elaborating entity \"TP_Montre_CPU_nios2_oci\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_nios2_oci" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_debug TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_debug:the_TP_Montre_CPU_nios2_oci_debug " "Elaborating entity \"TP_Montre_CPU_nios2_oci_debug\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_debug:the_TP_Montre_CPU_nios2_oci_debug\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_nios2_oci_debug" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_debug:the_TP_Montre_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_debug:the_TP_Montre_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_altera_std_synchronizer" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_debug:the_TP_Montre_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_debug:the_TP_Montre_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666616758850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_debug:the_TP_Montre_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_debug:the_TP_Montre_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758850 ""}  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666616758850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_ocimem TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_ocimem:the_TP_Montre_CPU_nios2_ocimem " "Elaborating entity \"TP_Montre_CPU_nios2_ocimem\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_ocimem:the_TP_Montre_CPU_nios2_ocimem\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_nios2_ocimem" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_ociram_sp_ram_module TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_ocimem:the_TP_Montre_CPU_nios2_ocimem\|TP_Montre_CPU_ociram_sp_ram_module:TP_Montre_CPU_ociram_sp_ram " "Elaborating entity \"TP_Montre_CPU_ociram_sp_ram_module\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_ocimem:the_TP_Montre_CPU_nios2_ocimem\|TP_Montre_CPU_ociram_sp_ram_module:TP_Montre_CPU_ociram_sp_ram\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "TP_Montre_CPU_ociram_sp_ram" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_ocimem:the_TP_Montre_CPU_nios2_ocimem\|TP_Montre_CPU_ociram_sp_ram_module:TP_Montre_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_ocimem:the_TP_Montre_CPU_nios2_ocimem\|TP_Montre_CPU_ociram_sp_ram_module:TP_Montre_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_altsyncram" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_ocimem:the_TP_Montre_CPU_nios2_ocimem\|TP_Montre_CPU_ociram_sp_ram_module:TP_Montre_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_ocimem:the_TP_Montre_CPU_nios2_ocimem\|TP_Montre_CPU_ociram_sp_ram_module:TP_Montre_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666616758918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_ocimem:the_TP_Montre_CPU_nios2_ocimem\|TP_Montre_CPU_ociram_sp_ram_module:TP_Montre_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_ocimem:the_TP_Montre_CPU_nios2_ocimem\|TP_Montre_CPU_ociram_sp_ram_module:TP_Montre_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TP_Montre_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"TP_Montre_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758918 ""}  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666616758918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bl71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bl71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bl71 " "Found entity 1: altsyncram_bl71" {  } { { "db/altsyncram_bl71.tdf" "" { Text "C:/SoC_Project/db/altsyncram_bl71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616758978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616758978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bl71 TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_ocimem:the_TP_Montre_CPU_nios2_ocimem\|TP_Montre_CPU_ociram_sp_ram_module:TP_Montre_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bl71:auto_generated " "Elaborating entity \"altsyncram_bl71\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_ocimem:the_TP_Montre_CPU_nios2_ocimem\|TP_Montre_CPU_ociram_sp_ram_module:TP_Montre_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bl71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616758980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_avalon_reg TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_avalon_reg:the_TP_Montre_CPU_nios2_avalon_reg " "Elaborating entity \"TP_Montre_CPU_nios2_avalon_reg\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_avalon_reg:the_TP_Montre_CPU_nios2_avalon_reg\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_nios2_avalon_reg" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_break TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_break:the_TP_Montre_CPU_nios2_oci_break " "Elaborating entity \"TP_Montre_CPU_nios2_oci_break\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_break:the_TP_Montre_CPU_nios2_oci_break\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_nios2_oci_break" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_xbrk TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_xbrk:the_TP_Montre_CPU_nios2_oci_xbrk " "Elaborating entity \"TP_Montre_CPU_nios2_oci_xbrk\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_xbrk:the_TP_Montre_CPU_nios2_oci_xbrk\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_nios2_oci_xbrk" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_dbrk TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_dbrk:the_TP_Montre_CPU_nios2_oci_dbrk " "Elaborating entity \"TP_Montre_CPU_nios2_oci_dbrk\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_dbrk:the_TP_Montre_CPU_nios2_oci_dbrk\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_nios2_oci_dbrk" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_itrace TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_itrace:the_TP_Montre_CPU_nios2_oci_itrace " "Elaborating entity \"TP_Montre_CPU_nios2_oci_itrace\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_itrace:the_TP_Montre_CPU_nios2_oci_itrace\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_nios2_oci_itrace" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_dtrace TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_dtrace:the_TP_Montre_CPU_nios2_oci_dtrace " "Elaborating entity \"TP_Montre_CPU_nios2_oci_dtrace\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_dtrace:the_TP_Montre_CPU_nios2_oci_dtrace\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_nios2_oci_dtrace" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_td_mode TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_dtrace:the_TP_Montre_CPU_nios2_oci_dtrace\|TP_Montre_CPU_nios2_oci_td_mode:TP_Montre_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"TP_Montre_CPU_nios2_oci_td_mode\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_dtrace:the_TP_Montre_CPU_nios2_oci_dtrace\|TP_Montre_CPU_nios2_oci_td_mode:TP_Montre_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "TP_Montre_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_fifo TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_fifo:the_TP_Montre_CPU_nios2_oci_fifo " "Elaborating entity \"TP_Montre_CPU_nios2_oci_fifo\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_fifo:the_TP_Montre_CPU_nios2_oci_fifo\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_nios2_oci_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_compute_tm_count TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_fifo:the_TP_Montre_CPU_nios2_oci_fifo\|TP_Montre_CPU_nios2_oci_compute_tm_count:TP_Montre_CPU_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"TP_Montre_CPU_nios2_oci_compute_tm_count\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_fifo:the_TP_Montre_CPU_nios2_oci_fifo\|TP_Montre_CPU_nios2_oci_compute_tm_count:TP_Montre_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "TP_Montre_CPU_nios2_oci_compute_tm_count_tm_count" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_fifowp_inc TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_fifo:the_TP_Montre_CPU_nios2_oci_fifo\|TP_Montre_CPU_nios2_oci_fifowp_inc:TP_Montre_CPU_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"TP_Montre_CPU_nios2_oci_fifowp_inc\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_fifo:the_TP_Montre_CPU_nios2_oci_fifo\|TP_Montre_CPU_nios2_oci_fifowp_inc:TP_Montre_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "TP_Montre_CPU_nios2_oci_fifowp_inc_fifowp" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_fifocount_inc TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_fifo:the_TP_Montre_CPU_nios2_oci_fifo\|TP_Montre_CPU_nios2_oci_fifocount_inc:TP_Montre_CPU_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"TP_Montre_CPU_nios2_oci_fifocount_inc\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_fifo:the_TP_Montre_CPU_nios2_oci_fifo\|TP_Montre_CPU_nios2_oci_fifocount_inc:TP_Montre_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "TP_Montre_CPU_nios2_oci_fifocount_inc_fifocount" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_oci_test_bench TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_fifo:the_TP_Montre_CPU_nios2_oci_fifo\|TP_Montre_CPU_oci_test_bench:the_TP_Montre_CPU_oci_test_bench " "Elaborating entity \"TP_Montre_CPU_oci_test_bench\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_fifo:the_TP_Montre_CPU_nios2_oci_fifo\|TP_Montre_CPU_oci_test_bench:the_TP_Montre_CPU_oci_test_bench\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_oci_test_bench" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_pib TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_pib:the_TP_Montre_CPU_nios2_oci_pib " "Elaborating entity \"TP_Montre_CPU_nios2_oci_pib\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_pib:the_TP_Montre_CPU_nios2_oci_pib\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_nios2_oci_pib" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_nios2_oci_im TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_im:the_TP_Montre_CPU_nios2_oci_im " "Elaborating entity \"TP_Montre_CPU_nios2_oci_im\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_nios2_oci_im:the_TP_Montre_CPU_nios2_oci_im\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_nios2_oci_im" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_jtag_debug_module_wrapper TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper " "Elaborating entity \"TP_Montre_CPU_jtag_debug_module_wrapper\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "the_TP_Montre_CPU_jtag_debug_module_wrapper" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_jtag_debug_module_tck TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|TP_Montre_CPU_jtag_debug_module_tck:the_TP_Montre_CPU_jtag_debug_module_tck " "Elaborating entity \"TP_Montre_CPU_jtag_debug_module_tck\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|TP_Montre_CPU_jtag_debug_module_tck:the_TP_Montre_CPU_jtag_debug_module_tck\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" "the_TP_Montre_CPU_jtag_debug_module_tck" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_CPU_jtag_debug_module_sysclk TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|TP_Montre_CPU_jtag_debug_module_sysclk:the_TP_Montre_CPU_jtag_debug_module_sysclk " "Elaborating entity \"TP_Montre_CPU_jtag_debug_module_sysclk\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|TP_Montre_CPU_jtag_debug_module_sysclk:the_TP_Montre_CPU_jtag_debug_module_sysclk\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" "the_TP_Montre_CPU_jtag_debug_module_sysclk" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:TP_Montre_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:TP_Montre_CPU_jtag_debug_module_phy\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" "TP_Montre_CPU_jtag_debug_module_phy" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:TP_Montre_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:TP_Montre_CPU_jtag_debug_module_phy\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666616759321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:TP_Montre_CPU_jtag_debug_module_phy " "Instantiated megafunction \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:TP_Montre_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759321 ""}  } { { "TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666616759321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:TP_Montre_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:TP_Montre_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759329 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:TP_Montre_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:TP_Montre_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:TP_Montre_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"TP_Montre_CPU:cpu\|TP_Montre_CPU_nios2_oci:the_TP_Montre_CPU_nios2_oci\|TP_Montre_CPU_jtag_debug_module_wrapper:the_TP_Montre_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:TP_Montre_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_SDRAM_controller TP_Montre_SDRAM_controller:sdram_controller " "Elaborating entity \"TP_Montre_SDRAM_controller\" for hierarchy \"TP_Montre_SDRAM_controller:sdram_controller\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "sdram_controller" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_SDRAM_controller_input_efifo_module TP_Montre_SDRAM_controller:sdram_controller\|TP_Montre_SDRAM_controller_input_efifo_module:the_TP_Montre_SDRAM_controller_input_efifo_module " "Elaborating entity \"TP_Montre_SDRAM_controller_input_efifo_module\" for hierarchy \"TP_Montre_SDRAM_controller:sdram_controller\|TP_Montre_SDRAM_controller_input_efifo_module:the_TP_Montre_SDRAM_controller_input_efifo_module\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" "the_TP_Montre_SDRAM_controller_input_efifo_module" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_JTAG_UART TP_Montre_JTAG_UART:jtag_uart " "Elaborating entity \"TP_Montre_JTAG_UART\" for hierarchy \"TP_Montre_JTAG_UART:jtag_uart\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "jtag_uart" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_JTAG_UART_scfifo_w TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w " "Elaborating entity \"TP_Montre_JTAG_UART_scfifo_w\" for hierarchy \"TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "the_TP_Montre_JTAG_UART_scfifo_w" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "wfifo" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666616759455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759456 ""}  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666616759456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/SoC_Project/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616759526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616759526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/SoC_Project/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616759580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616759580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/SoC_Project/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/SoC_Project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616759637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616759637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/SoC_Project/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/SoC_Project/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616759726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616759726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/SoC_Project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/SoC_Project/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616759875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616759875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/SoC_Project/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/SoC_Project/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616759962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616759962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/SoC_Project/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616759965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/SoC_Project/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666616760056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666616760056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_w:the_TP_Montre_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/SoC_Project/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_JTAG_UART_scfifo_r TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_r:the_TP_Montre_JTAG_UART_scfifo_r " "Elaborating entity \"TP_Montre_JTAG_UART_scfifo_r\" for hierarchy \"TP_Montre_JTAG_UART:jtag_uart\|TP_Montre_JTAG_UART_scfifo_r:the_TP_Montre_JTAG_UART_scfifo_r\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "the_TP_Montre_JTAG_UART_scfifo_r" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic TP_Montre_JTAG_UART:jtag_uart\|alt_jtag_atlantic:TP_Montre_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"TP_Montre_JTAG_UART:jtag_uart\|alt_jtag_atlantic:TP_Montre_JTAG_UART_alt_jtag_atlantic\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "TP_Montre_JTAG_UART_alt_jtag_atlantic" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TP_Montre_JTAG_UART:jtag_uart\|alt_jtag_atlantic:TP_Montre_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"TP_Montre_JTAG_UART:jtag_uart\|alt_jtag_atlantic:TP_Montre_JTAG_UART_alt_jtag_atlantic\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666616760343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TP_Montre_JTAG_UART:jtag_uart\|alt_jtag_atlantic:TP_Montre_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"TP_Montre_JTAG_UART:jtag_uart\|alt_jtag_atlantic:TP_Montre_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760343 ""}  } { { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666616760343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_SYS_Id TP_Montre_SYS_Id:sys_id " "Elaborating entity \"TP_Montre_SYS_Id\" for hierarchy \"TP_Montre_SYS_Id:sys_id\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "sys_id" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_Timer TP_Montre_Timer:timer " "Elaborating entity \"TP_Montre_Timer\" for hierarchy \"TP_Montre_Timer:timer\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "timer" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_KEY TP_Montre_KEY:key " "Elaborating entity \"TP_Montre_KEY\" for hierarchy \"TP_Montre_KEY:key\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "key" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760365 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data TP_Montre_KEY.v(113) " "Verilog HDL or VHDL warning at TP_Montre_KEY.v(113): object \"data\" assigned a value but never read" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_KEY.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_KEY.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666616760371 "|tp22|TP_Montre:u0|TP_Montre_KEY:key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_SW TP_Montre_SW:sw " "Elaborating entity \"TP_Montre_SW\" for hierarchy \"TP_Montre_SW:sw\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "sw" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760374 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data TP_Montre_SW.v(113) " "Verilog HDL or VHDL warning at TP_Montre_SW.v(113): object \"data\" assigned a value but never read" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_SW.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SW.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666616760384 "|tp22|TP_Montre:u0|TP_Montre_SW:sw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_HEX TP_Montre_HEX:hex " "Elaborating entity \"TP_Montre_HEX\" for hierarchy \"TP_Montre_HEX:hex\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "hex" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_LEDG TP_Montre_LEDG:ledg " "Elaborating entity \"TP_Montre_LEDG\" for hierarchy \"TP_Montre_LEDG:ledg\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledg" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_LEDR TP_Montre_LEDR:ledr " "Elaborating entity \"TP_Montre_LEDR\" for hierarchy \"TP_Montre_LEDR:ledr\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledr" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_cpu_instruction_master_translator tp_montre_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"tp_montre_cpu_instruction_master_translator\" for hierarchy \"tp_montre_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "cpu_instruction_master_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760424 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid tp_montre_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at tp_montre_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760435 "|TP_Montre|tp_montre_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response tp_montre_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at tp_montre_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760436 "|TP_Montre|tp_montre_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid tp_montre_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at tp_montre_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760436 "|TP_Montre|tp_montre_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken tp_montre_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at tp_montre_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760436 "|TP_Montre|tp_montre_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest tp_montre_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at tp_montre_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760436 "|TP_Montre|tp_montre_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator tp_montre_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"tp_montre_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_cpu_data_master_translator tp_montre_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"tp_montre_cpu_data_master_translator\" for hierarchy \"tp_montre_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "cpu_data_master_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760461 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid tp_montre_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at tp_montre_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760468 "|TP_Montre|tp_montre_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response tp_montre_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at tp_montre_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760468 "|TP_Montre|tp_montre_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid tp_montre_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at tp_montre_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760468 "|TP_Montre|tp_montre_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken tp_montre_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at tp_montre_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760468 "|TP_Montre|tp_montre_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest tp_montre_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at tp_montre_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760468 "|TP_Montre|tp_montre_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator tp_montre_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"tp_montre_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_cpu_jtag_debug_module_translator tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"tp_montre_cpu_jtag_debug_module_translator\" for hierarchy \"tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "cpu_jtag_debug_module_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760488 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer tp_montre_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760496 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer tp_montre_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760497 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount tp_montre_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760497 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect tp_montre_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760497 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken tp_montre_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760497 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock tp_montre_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760497 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable tp_montre_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760497 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable tp_montre_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760497 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest tp_montre_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760497 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response tp_montre_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760497 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid tp_montre_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760497 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tp_montre_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_sdram_controller_s1_translator tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator " "Elaborating entity \"tp_montre_sdram_controller_s1_translator\" for hierarchy \"tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "sdram_controller_s1_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760517 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer tp_montre_sdram_controller_s1_translator.vhd(60) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760528 "|TP_Montre|tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer tp_montre_sdram_controller_s1_translator.vhd(61) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760528 "|TP_Montre|tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount tp_montre_sdram_controller_s1_translator.vhd(62) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760528 "|TP_Montre|tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken tp_montre_sdram_controller_s1_translator.vhd(63) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760528 "|TP_Montre|tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess tp_montre_sdram_controller_s1_translator.vhd(64) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760528 "|TP_Montre|tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock tp_montre_sdram_controller_s1_translator.vhd(65) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760528 "|TP_Montre|tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable tp_montre_sdram_controller_s1_translator.vhd(66) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760530 "|TP_Montre|tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable tp_montre_sdram_controller_s1_translator.vhd(68) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760530 "|TP_Montre|tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest tp_montre_sdram_controller_s1_translator.vhd(69) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760530 "|TP_Montre|tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response tp_montre_sdram_controller_s1_translator.vhd(72) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760530 "|TP_Montre|tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid tp_montre_sdram_controller_s1_translator.vhd(74) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760530 "|TP_Montre|tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tp_montre_sdram_controller_s1_translator:sdram_controller_s1_translator\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" "sdram_controller_s1_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_ledr_avalon_parallel_port_slave_translator tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator " "Elaborating entity \"tp_montre_ledr_avalon_parallel_port_slave_translator\" for hierarchy \"tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledr_avalon_parallel_port_slave_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760553 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(58) " "VHDL Signal Declaration warning at tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760562 "|TP_Montre|tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(59) " "VHDL Signal Declaration warning at tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760562 "|TP_Montre|tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(60) " "VHDL Signal Declaration warning at tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760562 "|TP_Montre|tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(61) " "VHDL Signal Declaration warning at tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760562 "|TP_Montre|tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(62) " "VHDL Signal Declaration warning at tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760562 "|TP_Montre|tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(63) " "VHDL Signal Declaration warning at tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760562 "|TP_Montre|tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(64) " "VHDL Signal Declaration warning at tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760562 "|TP_Montre|tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(68) " "VHDL Signal Declaration warning at tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760562 "|TP_Montre|tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(69) " "VHDL Signal Declaration warning at tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760562 "|TP_Montre|tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(72) " "VHDL Signal Declaration warning at tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760562 "|TP_Montre|tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(74) " "VHDL Signal Declaration warning at tp_montre_ledr_avalon_parallel_port_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760562 "|TP_Montre|tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator\|altera_merlin_slave_translator:ledr_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tp_montre_ledr_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator\|altera_merlin_slave_translator:ledr_avalon_parallel_port_slave_translator\"" {  } { { "TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" "ledr_avalon_parallel_port_slave_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_ledr_avalon_parallel_port_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_timer_s1_translator tp_montre_timer_s1_translator:timer_s1_translator " "Elaborating entity \"tp_montre_timer_s1_translator\" for hierarchy \"tp_montre_timer_s1_translator:timer_s1_translator\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "timer_s1_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760596 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer tp_montre_timer_s1_translator.vhd(56) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760618 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer tp_montre_timer_s1_translator.vhd(57) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760618 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount tp_montre_timer_s1_translator.vhd(58) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760618 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable tp_montre_timer_s1_translator.vhd(59) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760618 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken tp_montre_timer_s1_translator.vhd(60) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760618 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess tp_montre_timer_s1_translator.vhd(61) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760619 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock tp_montre_timer_s1_translator.vhd(62) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760619 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable tp_montre_timer_s1_translator.vhd(63) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760619 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read tp_montre_timer_s1_translator.vhd(64) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760619 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable tp_montre_timer_s1_translator.vhd(68) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760619 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest tp_montre_timer_s1_translator.vhd(69) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760619 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response tp_montre_timer_s1_translator.vhd(72) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760619 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid tp_montre_timer_s1_translator.vhd(74) " "VHDL Signal Declaration warning at tp_montre_timer_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760619 "|TP_Montre|tp_montre_timer_s1_translator:timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tp_montre_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tp_montre_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" "timer_s1_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_timer_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_sys_id_control_slave_translator tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"tp_montre_sys_id_control_slave_translator\" for hierarchy \"tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "sys_id_control_slave_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760637 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer tp_montre_sys_id_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760647 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer tp_montre_sys_id_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760647 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount tp_montre_sys_id_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable tp_montre_sys_id_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect tp_montre_sys_id_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken tp_montre_sys_id_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess tp_montre_sys_id_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock tp_montre_sys_id_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable tp_montre_sys_id_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read tp_montre_sys_id_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write tp_montre_sys_id_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable tp_montre_sys_id_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata tp_montre_sys_id_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest tp_montre_sys_id_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response tp_montre_sys_id_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760648 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid tp_montre_sys_id_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at tp_montre_sys_id_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760649 "|TP_Montre|tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tp_montre_sys_id_control_slave_translator:sys_id_control_slave_translator\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" "sys_id_control_slave_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sys_id_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_jtag_uart_avalon_jtag_slave_translator tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"tp_montre_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 3280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760667 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760679 "|TP_Montre|tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760679 "|TP_Montre|tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760679 "|TP_Montre|tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760680 "|TP_Montre|tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760680 "|TP_Montre|tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760680 "|TP_Montre|tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760680 "|TP_Montre|tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760680 "|TP_Montre|tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760680 "|TP_Montre|tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760680 "|TP_Montre|tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760680 "|TP_Montre|tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760680 "|TP_Montre|tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"tp_montre_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 3348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 3430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 3512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760739 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760741 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 3595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760765 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760776 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760776 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760776 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760777 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760777 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760777 "|TP_Montre|tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760787 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760789 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 3721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760809 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760818 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760818 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760818 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760818 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760818 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760819 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 3764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760829 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760836 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760836 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760836 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760836 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760836 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760836 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760837 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1666616760837 "|TP_Montre|tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_addr_router TP_Montre_addr_router:addr_router " "Elaborating entity \"TP_Montre_addr_router\" for hierarchy \"TP_Montre_addr_router:addr_router\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "addr_router" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 4815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_addr_router_default_decode TP_Montre_addr_router:addr_router\|TP_Montre_addr_router_default_decode:the_default_decode " "Elaborating entity \"TP_Montre_addr_router_default_decode\" for hierarchy \"TP_Montre_addr_router:addr_router\|TP_Montre_addr_router_default_decode:the_default_decode\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_addr_router.sv" "the_default_decode" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616760999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_addr_router_001 TP_Montre_addr_router_001:addr_router_001 " "Elaborating entity \"TP_Montre_addr_router_001\" for hierarchy \"TP_Montre_addr_router_001:addr_router_001\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "addr_router_001" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 4832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_addr_router_001_default_decode TP_Montre_addr_router_001:addr_router_001\|TP_Montre_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"TP_Montre_addr_router_001_default_decode\" for hierarchy \"TP_Montre_addr_router_001:addr_router_001\|TP_Montre_addr_router_001_default_decode:the_default_decode\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_addr_router_001.sv" "the_default_decode" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_addr_router_001.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_id_router TP_Montre_id_router:id_router " "Elaborating entity \"TP_Montre_id_router\" for hierarchy \"TP_Montre_id_router:id_router\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "id_router" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 4849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_id_router_default_decode TP_Montre_id_router:id_router\|TP_Montre_id_router_default_decode:the_default_decode " "Elaborating entity \"TP_Montre_id_router_default_decode\" for hierarchy \"TP_Montre_id_router:id_router\|TP_Montre_id_router_default_decode:the_default_decode\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router.sv" "the_default_decode" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_id_router_001 TP_Montre_id_router_001:id_router_001 " "Elaborating entity \"TP_Montre_id_router_001\" for hierarchy \"TP_Montre_id_router_001:id_router_001\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "id_router_001" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 4866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_id_router_001_default_decode TP_Montre_id_router_001:id_router_001\|TP_Montre_id_router_001_default_decode:the_default_decode " "Elaborating entity \"TP_Montre_id_router_001_default_decode\" for hierarchy \"TP_Montre_id_router_001:id_router_001\|TP_Montre_id_router_001_default_decode:the_default_decode\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router_001.sv" "the_default_decode" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_id_router_002 TP_Montre_id_router_002:id_router_002 " "Elaborating entity \"TP_Montre_id_router_002\" for hierarchy \"TP_Montre_id_router_002:id_router_002\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "id_router_002" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 4883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_id_router_002_default_decode TP_Montre_id_router_002:id_router_002\|TP_Montre_id_router_002_default_decode:the_default_decode " "Elaborating entity \"TP_Montre_id_router_002_default_decode\" for hierarchy \"TP_Montre_id_router_002:id_router_002\|TP_Montre_id_router_002_default_decode:the_default_decode\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_id_router_002.sv" "the_default_decode" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "burst_adapter" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 5019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "rst_controller" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 5069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "TP_Montre/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_cmd_xbar_demux TP_Montre_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"TP_Montre_cmd_xbar_demux\" for hierarchy \"TP_Montre_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "cmd_xbar_demux" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 5098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_cmd_xbar_demux_001 TP_Montre_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"TP_Montre_cmd_xbar_demux_001\" for hierarchy \"TP_Montre_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "cmd_xbar_demux_001" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 5122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_cmd_xbar_mux TP_Montre_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"TP_Montre_cmd_xbar_mux\" for hierarchy \"TP_Montre_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "cmd_xbar_mux" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 5194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TP_Montre_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TP_Montre_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_cmd_xbar_mux.sv" "arb" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TP_Montre_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TP_Montre_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_rsp_xbar_demux_002 TP_Montre_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"TP_Montre_rsp_xbar_demux_002\" for hierarchy \"TP_Montre_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "rsp_xbar_demux_002" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 5290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_rsp_xbar_mux TP_Montre_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"TP_Montre_rsp_xbar_mux\" for hierarchy \"TP_Montre_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "rsp_xbar_mux" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 5434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TP_Montre_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TP_Montre_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_rsp_xbar_mux.sv" "arb" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_rsp_xbar_mux_001 TP_Montre_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"TP_Montre_rsp_xbar_mux_001\" for hierarchy \"TP_Montre_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "rsp_xbar_mux_001" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 5458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TP_Montre_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TP_Montre_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_rsp_xbar_mux_001.sv" "arb" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_rsp_xbar_mux_001.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TP_Montre_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TP_Montre_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_width_adapter tp_montre_width_adapter:width_adapter " "Elaborating entity \"tp_montre_width_adapter\" for hierarchy \"tp_montre_width_adapter:width_adapter\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "width_adapter" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 5530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter tp_montre_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"tp_montre_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "TP_Montre/synthesis/tp_montre_width_adapter.vhd" "width_adapter" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tp_montre_width_adapter_001 tp_montre_width_adapter_001:width_adapter_001 " "Elaborating entity \"tp_montre_width_adapter_001\" for hierarchy \"tp_montre_width_adapter_001:width_adapter_001\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "width_adapter_001" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 5590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter tp_montre_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"tp_montre_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "TP_Montre/synthesis/tp_montre_width_adapter_001.vhd" "width_adapter_001" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761482 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1666616761485 "|tp22|TP_Montre:u0|tp_montre_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666616761485 "|tp22|TP_Montre:u0|tp_montre_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666616761485 "|tp22|TP_Montre:u0|tp_montre_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "TP_Montre/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1666616761485 "|tp22|TP_Montre:u0|tp_montre_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP_Montre_irq_mapper TP_Montre_irq_mapper:irq_mapper " "Elaborating entity \"TP_Montre_irq_mapper\" for hierarchy \"TP_Montre_irq_mapper:irq_mapper\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "irq_mapper" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 5650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666616761489 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762383 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762383 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762383 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762383 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762383 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762384 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762395 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762395 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762395 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762395 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762395 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762395 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762406 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762406 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762406 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762406 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762407 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762407 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762416 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762416 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762416 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762417 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762417 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762417 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762427 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762427 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762427 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762427 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762427 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762427 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762438 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762438 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762438 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762438 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762439 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762439 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762449 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762450 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762450 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762450 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762450 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762450 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762460 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762460 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762461 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762461 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762461 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/SoC_Project/TP_Montre/synthesis/tp_montre_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1666616762461 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "TP_Montre/synthesis/submodules/TP_Montre_PLL.v" "DE_Clock_Generator_System" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_PLL.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1666616762565 "|TP_Montre|TP_Montre_PLL:pll|altpll:DE_Clock_Generator_System"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"tp_montre_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "TP_Montre/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1666616764393 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1666616764393 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledg 0 " "Ignored assignment(s) for \"ledg\[0\]\" because \"ledg\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledg" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2512 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766240 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledg 1 " "Ignored assignment(s) for \"ledg\[1\]\" because \"ledg\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledg" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2512 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766240 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledg 2 " "Ignored assignment(s) for \"ledg\[2\]\" because \"ledg\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledg" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2512 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766240 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledg 3 " "Ignored assignment(s) for \"ledg\[3\]\" because \"ledg\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledg" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2512 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766240 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledg 4 " "Ignored assignment(s) for \"ledg\[4\]\" because \"ledg\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledg" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2512 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766240 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledg 5 " "Ignored assignment(s) for \"ledg\[5\]\" because \"ledg\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledg" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2512 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledg 6 " "Ignored assignment(s) for \"ledg\[6\]\" because \"ledg\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledg" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2512 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledg 7 " "Ignored assignment(s) for \"ledg\[7\]\" because \"ledg\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledg" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2512 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledr 0 " "Ignored assignment(s) for \"ledr\[0\]\" because \"ledr\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledr" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2526 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledr 1 " "Ignored assignment(s) for \"ledr\[1\]\" because \"ledr\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledr" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2526 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledr 2 " "Ignored assignment(s) for \"ledr\[2\]\" because \"ledr\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledr" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2526 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledr 3 " "Ignored assignment(s) for \"ledr\[3\]\" because \"ledr\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledr" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2526 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledr 4 " "Ignored assignment(s) for \"ledr\[4\]\" because \"ledr\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledr" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2526 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledr 5 " "Ignored assignment(s) for \"ledr\[5\]\" because \"ledr\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledr" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2526 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledr 6 " "Ignored assignment(s) for \"ledr\[6\]\" because \"ledr\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledr" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2526 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledr 7 " "Ignored assignment(s) for \"ledr\[7\]\" because \"ledr\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledr" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2526 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledr 8 " "Ignored assignment(s) for \"ledr\[8\]\" because \"ledr\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledr" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2526 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "ledr 9 " "Ignored assignment(s) for \"ledr\[9\]\" because \"ledr\" is not a bus or array" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "ledr" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 2526 0 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1666616766241 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1666616766467 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" 440 -1 0 } } { "TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" 354 -1 0 } } { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 3167 -1 0 } } { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 4133 -1 0 } } { "TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_SDRAM_controller.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "TP_Montre/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 348 -1 0 } } { "TP_Montre/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 3740 -1 0 } } { "TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_JTAG_UART.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "TP_Montre/synthesis/submodules/TP_Montre_CPU.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_CPU.v" 599 -1 0 } } { "TP_Montre/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "TP_Montre/synthesis/submodules/TP_Montre_Timer.v" "" { Text "C:/SoC_Project/TP_Montre/synthesis/submodules/TP_Montre_Timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1666616766648 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1666616766648 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_controller_wire_cke VCC " "Pin \"sdram_controller_wire_cke\" is stuck at VCC" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666616769570 "|TP_Montre|sdram_controller_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666616769570 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "322 " "322 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1666616770771 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SoC_Project/output_files/TP_Montre.map.smsg " "Generated suppressed messages file C:/SoC_Project/output_files/TP_Montre.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666616771267 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666616771981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666616771981 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_reset_n " "No output dependent on input pin \"reset_reset_n\"" {  } { { "TP_Montre/synthesis/TP_Montre.vhd" "" { Text "C:/SoC_Project/TP_Montre/synthesis/TP_Montre.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666616772330 "|TP_Montre|reset_reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1666616772330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3445 " "Implemented 3445 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666616772331 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666616772331 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1666616772331 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3227 " "Implemented 3227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666616772331 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1666616772331 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1666616772331 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666616772331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 194 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 194 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666616772562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 15:06:12 2022 " "Processing ended: Mon Oct 24 15:06:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666616772562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666616772562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666616772562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666616772562 ""}
