
I2C.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  0000044e  000004e2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000044e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  00800124  00800124  00000506  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000506  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000538  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c0  00000000  00000000  00000578  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000e5e  00000000  00000000  00000638  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000091a  00000000  00000000  00001496  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000006a7  00000000  00000000  00001db0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001e4  00000000  00000000  00002458  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000533  00000000  00000000  0000263c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000581  00000000  00000000  00002b6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  000030f0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 6c 00 	jmp	0xd8	; 0xd8 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 5b 01 	jmp	0x2b6	; 0x2b6 <__vector_18>
  4c:	0c 94 89 01 	jmp	0x312	; 0x312 <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee e4       	ldi	r30, 0x4E	; 78
  7c:	f4 e0       	ldi	r31, 0x04	; 4
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a4 32       	cpi	r26, 0x24	; 36
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a4 e2       	ldi	r26, 0x24	; 36
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a9 36       	cpi	r26, 0x69	; 105
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
  9e:	0c 94 25 02 	jmp	0x44a	; 0x44a <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:
 * Returns:  none
 **********************************************************************/
int main(void)
{
    // Initialize I2C (TWI)
    twi_init();
  a6:	0e 94 09 01 	call	0x212	; 0x212 <twi_init>

    // Initialize UART to asynchronous, 8N1, 9600
    uart_init(UART_BAUD_SELECT(9600, F_CPU));
  aa:	87 e6       	ldi	r24, 0x67	; 103
  ac:	90 e0       	ldi	r25, 0x00	; 0
  ae:	0e 94 b3 01 	call	0x366	; 0x366 <uart_init>

    // Configure 16-bit Timer/Counter1 to update FSM
    // Set prescaler to 33 ms and enable interrupt
    TIM1_overflow_1s();
  b2:	e1 e8       	ldi	r30, 0x81	; 129
  b4:	f0 e0       	ldi	r31, 0x00	; 0
  b6:	80 81       	ld	r24, Z
  b8:	8c 7f       	andi	r24, 0xFC	; 252
  ba:	80 83       	st	Z, r24
  bc:	80 81       	ld	r24, Z
  be:	84 60       	ori	r24, 0x04	; 4
  c0:	80 83       	st	Z, r24
    TIM1_overflow_interrupt_enable();
  c2:	ef e6       	ldi	r30, 0x6F	; 111
  c4:	f0 e0       	ldi	r31, 0x00	; 0
  c6:	80 81       	ld	r24, Z
  c8:	81 60       	ori	r24, 0x01	; 1
  ca:	80 83       	st	Z, r24

    // Enables interrupts by setting the global interrupt mask
    sei();
  cc:	78 94       	sei

    // Put strings to ringbuffer for transmitting via UART
    uart_puts("\r\nScan I2C-bus for devices:\r\n");
  ce:	82 e0       	ldi	r24, 0x02	; 2
  d0:	91 e0       	ldi	r25, 0x01	; 1
  d2:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <uart_puts>
  d6:	ff cf       	rjmp	.-2      	; 0xd6 <main+0x30>

000000d8 <__vector_13>:
 * Function: Timer/Counter1 overflow interrupt
 * Purpose:  Update Finite State Machine and test I2C slave addresses 
 *           between 8 and 119.
 **********************************************************************/
ISR(TIMER1_OVF_vect)
{
  d8:	1f 92       	push	r1
  da:	0f 92       	push	r0
  dc:	0f b6       	in	r0, 0x3f	; 63
  de:	0f 92       	push	r0
  e0:	11 24       	eor	r1, r1
  e2:	1f 93       	push	r17
  e4:	2f 93       	push	r18
  e6:	3f 93       	push	r19
  e8:	4f 93       	push	r20
  ea:	5f 93       	push	r21
  ec:	6f 93       	push	r22
  ee:	7f 93       	push	r23
  f0:	8f 93       	push	r24
  f2:	9f 93       	push	r25
  f4:	af 93       	push	r26
  f6:	bf 93       	push	r27
  f8:	ef 93       	push	r30
  fa:	ff 93       	push	r31
  fc:	cf 93       	push	r28
  fe:	df 93       	push	r29
 100:	00 d0       	rcall	.+0      	; 0x102 <__vector_13+0x2a>
 102:	cd b7       	in	r28, 0x3d	; 61
 104:	de b7       	in	r29, 0x3e	; 62
    static state_t state = STATE_IDLE;  // Current state of the FSM
    static uint8_t addr = 0x5c;            // I2C slave address
    uint8_t result = 1;                 // ACK result from the bus
    char uart_string[2] = "00"; // String for converting numbers by itoa()
 106:	80 e3       	ldi	r24, 0x30	; 48
 108:	90 e3       	ldi	r25, 0x30	; 48
 10a:	9a 83       	std	Y+2, r25	; 0x02
 10c:	89 83       	std	Y+1, r24	; 0x01

    // FSM
    switch (state)
 10e:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <state.1964>
 112:	82 30       	cpi	r24, 0x02	; 2
 114:	b9 f0       	breq	.+46     	; 0x144 <__vector_13+0x6c>
 116:	83 30       	cpi	r24, 0x03	; 3
 118:	09 f4       	brne	.+2      	; 0x11c <__vector_13+0x44>
 11a:	4d c0       	rjmp	.+154    	; 0x1b6 <__vector_13+0xde>
 11c:	81 30       	cpi	r24, 0x01	; 1
 11e:	09 f0       	breq	.+2      	; 0x122 <__vector_13+0x4a>
 120:	5f c0       	rjmp	.+190    	; 0x1e0 <__vector_13+0x108>
    {
    // Increment I2C slave address
    case STATE_IDLE:
        addr++;
 122:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 126:	91 e0       	ldi	r25, 0x01	; 1
 128:	98 0f       	add	r25, r24
 12a:	90 93 00 01 	sts	0x0100, r25	; 0x800100 <__data_start>
        // If slave address is between 8 and 119 then move to SEND state
		if((addr>7) && (addr<120))
 12e:	87 50       	subi	r24, 0x07	; 7
 130:	80 37       	cpi	r24, 0x70	; 112
 132:	20 f4       	brcc	.+8      	; 0x13c <__vector_13+0x64>
			state=STATE_SEND;
 134:	82 e0       	ldi	r24, 0x02	; 2
 136:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 13a:	55 c0       	rjmp	.+170    	; 0x1e6 <__vector_13+0x10e>
		else
			state=STATE_IDLE;
 13c:	81 e0       	ldi	r24, 0x01	; 1
 13e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 142:	51 c0       	rjmp	.+162    	; 0x1e6 <__vector_13+0x10e>
        // |      from Master       | from Slave |
        // +------------------------+------------+
        // | 7  6  5  4  3  2  1  0 |     ACK    |
        // |a6 a5 a4 a3 a2 a1 a0 R/W|   result   |
        // +------------------------+------------+
        result = twi_start((addr<<1) + TWI_WRITE);
 144:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 148:	88 0f       	add	r24, r24
 14a:	0e 94 18 01 	call	0x230	; 0x230 <twi_start>

// TEMP+HUMID=======================================
		twi_write(0x02);
 14e:	82 e0       	ldi	r24, 0x02	; 2
 150:	0e 94 36 01 	call	0x26c	; 0x26c <twi_write>
		twi_stop();
 154:	0e 94 57 01 	call	0x2ae	; 0x2ae <twi_stop>
		 result = twi_start((addr<<1) + TWI_WRITE);
 158:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 15c:	88 0f       	add	r24, r24
 15e:	0e 94 18 01 	call	0x230	; 0x230 <twi_start>
		//TEMPERATURE INTERGER PART
		result= twi_read_ack();
 162:	0e 94 41 01 	call	0x282	; 0x282 <twi_read_ack>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 166:	4a e0       	ldi	r20, 0x0A	; 10
 168:	be 01       	movw	r22, r28
 16a:	6f 5f       	subi	r22, 0xFF	; 255
 16c:	7f 4f       	sbci	r23, 0xFF	; 255
 16e:	90 e0       	ldi	r25, 0x00	; 0
 170:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <__itoa_ncheck>
		itoa(result,uart_string,10);
		uart_puts(uart_string);
 174:	ce 01       	movw	r24, r28
 176:	01 96       	adiw	r24, 0x01	; 1
 178:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <uart_puts>
		//TEMPERATURE FRACTIONAL PART
		result= twi_read_nack();
 17c:	0e 94 4c 01 	call	0x298	; 0x298 <twi_read_nack>
 180:	18 2f       	mov	r17, r24
		twi_stop();
 182:	0e 94 57 01 	call	0x2ae	; 0x2ae <twi_stop>
 186:	4a e0       	ldi	r20, 0x0A	; 10
 188:	be 01       	movw	r22, r28
 18a:	6f 5f       	subi	r22, 0xFF	; 255
 18c:	7f 4f       	sbci	r23, 0xFF	; 255
 18e:	81 2f       	mov	r24, r17
 190:	90 e0       	ldi	r25, 0x00	; 0
 192:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <__itoa_ncheck>
		itoa(result,uart_string,10);
		uart_puts(" . ");
 196:	80 e2       	ldi	r24, 0x20	; 32
 198:	91 e0       	ldi	r25, 0x01	; 1
 19a:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <uart_puts>
		uart_puts(uart_string);
 19e:	ce 01       	movw	r24, r28
 1a0:	01 96       	adiw	r24, 0x01	; 1
 1a2:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <uart_puts>
		uart_puts(" ");
 1a6:	82 e2       	ldi	r24, 0x22	; 34
 1a8:	91 e0       	ldi	r25, 0x01	; 1
 1aa:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <uart_puts>
        /* Test result from I2C bus. If it is 0 then move to ACK state, 
         * otherwise move to IDLE */
/*		if(result==0)
			state=STATE_ACK;
		else
*/			state=STATE_IDLE;  
 1ae:	81 e0       	ldi	r24, 0x01	; 1
 1b0:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
        break;
 1b4:	18 c0       	rjmp	.+48     	; 0x1e6 <__vector_13+0x10e>
 1b6:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 1ba:	40 e1       	ldi	r20, 0x10	; 16
 1bc:	be 01       	movw	r22, r28
 1be:	6f 5f       	subi	r22, 0xFF	; 255
 1c0:	7f 4f       	sbci	r23, 0xFF	; 255
 1c2:	90 e0       	ldi	r25, 0x00	; 0
 1c4:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <__itoa_ncheck>

    // A module connected to the bus was found
    case STATE_ACK:
        // Send info about active I2C slave to UART and move to IDLE
		itoa(addr,uart_string,16);
		uart_puts(uart_string);
 1c8:	ce 01       	movw	r24, r28
 1ca:	01 96       	adiw	r24, 0x01	; 1
 1cc:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <uart_puts>
		uart_puts(" ");
 1d0:	82 e2       	ldi	r24, 0x22	; 34
 1d2:	91 e0       	ldi	r25, 0x01	; 1
 1d4:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <uart_puts>

		state=STATE_IDLE;
 1d8:	81 e0       	ldi	r24, 0x01	; 1
 1da:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
        break;
 1de:	03 c0       	rjmp	.+6      	; 0x1e6 <__vector_13+0x10e>

    // If something unexpected happens then move to IDLE
    default:
        state = STATE_IDLE;
 1e0:	81 e0       	ldi	r24, 0x01	; 1
 1e2:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
        break;
    }
 1e6:	0f 90       	pop	r0
 1e8:	0f 90       	pop	r0
 1ea:	df 91       	pop	r29
 1ec:	cf 91       	pop	r28
 1ee:	ff 91       	pop	r31
 1f0:	ef 91       	pop	r30
 1f2:	bf 91       	pop	r27
 1f4:	af 91       	pop	r26
 1f6:	9f 91       	pop	r25
 1f8:	8f 91       	pop	r24
 1fa:	7f 91       	pop	r23
 1fc:	6f 91       	pop	r22
 1fe:	5f 91       	pop	r21
 200:	4f 91       	pop	r20
 202:	3f 91       	pop	r19
 204:	2f 91       	pop	r18
 206:	1f 91       	pop	r17
 208:	0f 90       	pop	r0
 20a:	0f be       	out	0x3f, r0	; 63
 20c:	0f 90       	pop	r0
 20e:	1f 90       	pop	r1
 210:	18 95       	reti

00000212 <twi_init>:
 * Returns:  none
 **********************************************************************/
void twi_init(void)
{
    /* Enable internal pull-up resistors */
    DDR(TWI_PORT) &= ~(_BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN));
 212:	87 b1       	in	r24, 0x07	; 7
 214:	8f 7c       	andi	r24, 0xCF	; 207
 216:	87 b9       	out	0x07, r24	; 7
    TWI_PORT |= _BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN);
 218:	88 b1       	in	r24, 0x08	; 8
 21a:	80 63       	ori	r24, 0x30	; 48
 21c:	88 b9       	out	0x08, r24	; 8

    /* Set SCL frequency */
    TWSR &= ~(_BV(TWPS1) | _BV(TWPS0));
 21e:	e9 eb       	ldi	r30, 0xB9	; 185
 220:	f0 e0       	ldi	r31, 0x00	; 0
 222:	80 81       	ld	r24, Z
 224:	8c 7f       	andi	r24, 0xFC	; 252
 226:	80 83       	st	Z, r24
    TWBR = TWI_BIT_RATE_REG;
 228:	88 e9       	ldi	r24, 0x98	; 152
 22a:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
 22e:	08 95       	ret

00000230 <twi_start>:
uint8_t twi_start(uint8_t slave_address)
{
    uint8_t twi_response;

    /* Generate start condition on TWI bus */
    TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN);
 230:	94 ea       	ldi	r25, 0xA4	; 164
 232:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    while ((TWCR & _BV(TWINT)) == 0);
 236:	ec eb       	ldi	r30, 0xBC	; 188
 238:	f0 e0       	ldi	r31, 0x00	; 0
 23a:	90 81       	ld	r25, Z
 23c:	99 23       	and	r25, r25
 23e:	ec f7       	brge	.-6      	; 0x23a <twi_start+0xa>

    /* Send SLA+R or SLA+W frame on TWI bus */
    TWDR = slave_address;
 240:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
    TWCR = _BV(TWINT) | _BV(TWEN);
 244:	84 e8       	ldi	r24, 0x84	; 132
 246:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    while ((TWCR & _BV(TWINT)) == 0);
 24a:	ec eb       	ldi	r30, 0xBC	; 188
 24c:	f0 e0       	ldi	r31, 0x00	; 0
 24e:	80 81       	ld	r24, Z
 250:	88 23       	and	r24, r24
 252:	ec f7       	brge	.-6      	; 0x24e <twi_start+0x1e>

    /* Check TWI Status Register and mask TWI prescaler bits */
    twi_response = TWSR & 0xf8;
 254:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 258:	98 7f       	andi	r25, 0xF8	; 248

    /* Status Code 0x18: SLA+W has been transmitted and ACK received
                   0x40: SLA+R has been transmitted and ACK received */
    if (twi_response == 0x18 || twi_response == 0x40)
 25a:	98 31       	cpi	r25, 0x18	; 24
 25c:	29 f0       	breq	.+10     	; 0x268 <twi_start+0x38>
    {
        return 0;   /* Slave device accessible */
 25e:	81 e0       	ldi	r24, 0x01	; 1
 260:	90 34       	cpi	r25, 0x40	; 64
 262:	19 f4       	brne	.+6      	; 0x26a <twi_start+0x3a>
 264:	80 e0       	ldi	r24, 0x00	; 0
 266:	08 95       	ret
 268:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 1;   /* Failed to access slave device */
    }
}
 26a:	08 95       	ret

0000026c <twi_write>:
 * Input:    data Byte to be transmitted
 * Returns:  none
 **********************************************************************/
void twi_write(uint8_t data)
{
    TWDR = data;
 26c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
    TWCR = _BV(TWINT) | _BV(TWEN);
 270:	84 e8       	ldi	r24, 0x84	; 132
 272:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

    while ((TWCR & _BV(TWINT)) == 0);
 276:	ec eb       	ldi	r30, 0xBC	; 188
 278:	f0 e0       	ldi	r31, 0x00	; 0
 27a:	80 81       	ld	r24, Z
 27c:	88 23       	and	r24, r24
 27e:	ec f7       	brge	.-6      	; 0x27a <twi_write+0xe>
}
 280:	08 95       	ret

00000282 <twi_read_ack>:
 * Purpose:  Read one byte from TWI slave device and acknowledge it by ACK.
 * Returns:  Received data byte
 **********************************************************************/
uint8_t twi_read_ack(void)
{
    TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWEA);
 282:	84 ec       	ldi	r24, 0xC4	; 196
 284:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

    while ((TWCR & _BV(TWINT)) == 0);
 288:	ec eb       	ldi	r30, 0xBC	; 188
 28a:	f0 e0       	ldi	r31, 0x00	; 0
 28c:	80 81       	ld	r24, Z
 28e:	88 23       	and	r24, r24
 290:	ec f7       	brge	.-6      	; 0x28c <twi_read_ack+0xa>
    return (TWDR);
 292:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
}
 296:	08 95       	ret

00000298 <twi_read_nack>:
 * Purpose:  Read one byte from TWI slave device and acknowledge it by NACK.
 * Returns:  Received data byte
 **********************************************************************/
uint8_t twi_read_nack(void)
{
    TWCR = _BV(TWINT) | _BV(TWEN);
 298:	84 e8       	ldi	r24, 0x84	; 132
 29a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

    while ((TWCR & _BV(TWINT)) == 0);
 29e:	ec eb       	ldi	r30, 0xBC	; 188
 2a0:	f0 e0       	ldi	r31, 0x00	; 0
 2a2:	80 81       	ld	r24, Z
 2a4:	88 23       	and	r24, r24
 2a6:	ec f7       	brge	.-6      	; 0x2a2 <twi_read_nack+0xa>
    return (TWDR);
 2a8:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
}
 2ac:	08 95       	ret

000002ae <twi_stop>:
 * Purpose:  Generates stop condition on TWI bus.
 * Returns:  none
 **********************************************************************/
void twi_stop(void)
{
    TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN);
 2ae:	84 e9       	ldi	r24, 0x94	; 148
 2b0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 2b4:	08 95       	ret

000002b6 <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
 2b6:	1f 92       	push	r1
 2b8:	0f 92       	push	r0
 2ba:	0f b6       	in	r0, 0x3f	; 63
 2bc:	0f 92       	push	r0
 2be:	11 24       	eor	r1, r1
 2c0:	2f 93       	push	r18
 2c2:	8f 93       	push	r24
 2c4:	9f 93       	push	r25
 2c6:	ef 93       	push	r30
 2c8:	ff 93       	push	r31
 2ca:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 2ce:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 2d2:	8c 71       	andi	r24, 0x1C	; 28
 2d4:	e0 91 26 01 	lds	r30, 0x0126	; 0x800126 <UART_RxHead>
 2d8:	ef 5f       	subi	r30, 0xFF	; 255
 2da:	ef 71       	andi	r30, 0x1F	; 31
 2dc:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <UART_RxTail>
 2e0:	e9 17       	cp	r30, r25
 2e2:	39 f0       	breq	.+14     	; 0x2f2 <__vector_18+0x3c>
 2e4:	e0 93 26 01 	sts	0x0126, r30	; 0x800126 <UART_RxHead>
 2e8:	f0 e0       	ldi	r31, 0x00	; 0
 2ea:	e7 5d       	subi	r30, 0xD7	; 215
 2ec:	fe 4f       	sbci	r31, 0xFE	; 254
 2ee:	20 83       	st	Z, r18
 2f0:	01 c0       	rjmp	.+2      	; 0x2f4 <__vector_18+0x3e>
 2f2:	82 e0       	ldi	r24, 0x02	; 2
 2f4:	90 91 24 01 	lds	r25, 0x0124	; 0x800124 <__data_end>
 2f8:	89 2b       	or	r24, r25
 2fa:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <__data_end>
 2fe:	ff 91       	pop	r31
 300:	ef 91       	pop	r30
 302:	9f 91       	pop	r25
 304:	8f 91       	pop	r24
 306:	2f 91       	pop	r18
 308:	0f 90       	pop	r0
 30a:	0f be       	out	0x3f, r0	; 63
 30c:	0f 90       	pop	r0
 30e:	1f 90       	pop	r1
 310:	18 95       	reti

00000312 <__vector_19>:
 312:	1f 92       	push	r1
 314:	0f 92       	push	r0
 316:	0f b6       	in	r0, 0x3f	; 63
 318:	0f 92       	push	r0
 31a:	11 24       	eor	r1, r1
 31c:	8f 93       	push	r24
 31e:	9f 93       	push	r25
 320:	ef 93       	push	r30
 322:	ff 93       	push	r31
 324:	90 91 28 01 	lds	r25, 0x0128	; 0x800128 <UART_TxHead>
 328:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <UART_TxTail>
 32c:	98 17       	cp	r25, r24
 32e:	69 f0       	breq	.+26     	; 0x34a <__vector_19+0x38>
 330:	e0 91 27 01 	lds	r30, 0x0127	; 0x800127 <UART_TxTail>
 334:	ef 5f       	subi	r30, 0xFF	; 255
 336:	ef 71       	andi	r30, 0x1F	; 31
 338:	e0 93 27 01 	sts	0x0127, r30	; 0x800127 <UART_TxTail>
 33c:	f0 e0       	ldi	r31, 0x00	; 0
 33e:	e7 5b       	subi	r30, 0xB7	; 183
 340:	fe 4f       	sbci	r31, 0xFE	; 254
 342:	80 81       	ld	r24, Z
 344:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 348:	05 c0       	rjmp	.+10     	; 0x354 <__vector_19+0x42>
 34a:	e1 ec       	ldi	r30, 0xC1	; 193
 34c:	f0 e0       	ldi	r31, 0x00	; 0
 34e:	80 81       	ld	r24, Z
 350:	8f 7d       	andi	r24, 0xDF	; 223
 352:	80 83       	st	Z, r24
 354:	ff 91       	pop	r31
 356:	ef 91       	pop	r30
 358:	9f 91       	pop	r25
 35a:	8f 91       	pop	r24
 35c:	0f 90       	pop	r0
 35e:	0f be       	out	0x3f, r0	; 63
 360:	0f 90       	pop	r0
 362:	1f 90       	pop	r1
 364:	18 95       	reti

00000366 <uart_init>:
 366:	10 92 28 01 	sts	0x0128, r1	; 0x800128 <UART_TxHead>
 36a:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <UART_TxTail>
 36e:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <UART_RxHead>
 372:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <UART_RxTail>
 376:	99 23       	and	r25, r25
 378:	1c f4       	brge	.+6      	; 0x380 <uart_init+0x1a>
 37a:	22 e0       	ldi	r18, 0x02	; 2
 37c:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 380:	90 78       	andi	r25, 0x80	; 128
 382:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 386:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 38a:	88 e9       	ldi	r24, 0x98	; 152
 38c:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 390:	86 e0       	ldi	r24, 0x06	; 6
 392:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 396:	08 95       	ret

00000398 <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 398:	20 91 28 01 	lds	r18, 0x0128	; 0x800128 <UART_TxHead>
 39c:	2f 5f       	subi	r18, 0xFF	; 255
 39e:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
 3a0:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <UART_TxTail>
 3a4:	29 17       	cp	r18, r25
 3a6:	e1 f3       	breq	.-8      	; 0x3a0 <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
 3a8:	e2 2f       	mov	r30, r18
 3aa:	f0 e0       	ldi	r31, 0x00	; 0
 3ac:	e7 5b       	subi	r30, 0xB7	; 183
 3ae:	fe 4f       	sbci	r31, 0xFE	; 254
 3b0:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
 3b2:	20 93 28 01 	sts	0x0128, r18	; 0x800128 <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
 3b6:	e1 ec       	ldi	r30, 0xC1	; 193
 3b8:	f0 e0       	ldi	r31, 0x00	; 0
 3ba:	80 81       	ld	r24, Z
 3bc:	80 62       	ori	r24, 0x20	; 32
 3be:	80 83       	st	Z, r24
 3c0:	08 95       	ret

000003c2 <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
 3c2:	cf 93       	push	r28
 3c4:	df 93       	push	r29
 3c6:	ec 01       	movw	r28, r24
    while (*s)
 3c8:	88 81       	ld	r24, Y
 3ca:	88 23       	and	r24, r24
 3cc:	31 f0       	breq	.+12     	; 0x3da <uart_puts+0x18>
 3ce:	21 96       	adiw	r28, 0x01	; 1
        uart_putc(*s++);
 3d0:	0e 94 cc 01 	call	0x398	; 0x398 <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
 3d4:	89 91       	ld	r24, Y+
 3d6:	81 11       	cpse	r24, r1
 3d8:	fb cf       	rjmp	.-10     	; 0x3d0 <uart_puts+0xe>
        uart_putc(*s++);
}/* uart_puts */
 3da:	df 91       	pop	r29
 3dc:	cf 91       	pop	r28
 3de:	08 95       	ret

000003e0 <__itoa_ncheck>:
 3e0:	bb 27       	eor	r27, r27
 3e2:	4a 30       	cpi	r20, 0x0A	; 10
 3e4:	31 f4       	brne	.+12     	; 0x3f2 <__itoa_ncheck+0x12>
 3e6:	99 23       	and	r25, r25
 3e8:	22 f4       	brpl	.+8      	; 0x3f2 <__itoa_ncheck+0x12>
 3ea:	bd e2       	ldi	r27, 0x2D	; 45
 3ec:	90 95       	com	r25
 3ee:	81 95       	neg	r24
 3f0:	9f 4f       	sbci	r25, 0xFF	; 255
 3f2:	0c 94 fc 01 	jmp	0x3f8	; 0x3f8 <__utoa_common>

000003f6 <__utoa_ncheck>:
 3f6:	bb 27       	eor	r27, r27

000003f8 <__utoa_common>:
 3f8:	fb 01       	movw	r30, r22
 3fa:	55 27       	eor	r21, r21
 3fc:	aa 27       	eor	r26, r26
 3fe:	88 0f       	add	r24, r24
 400:	99 1f       	adc	r25, r25
 402:	aa 1f       	adc	r26, r26
 404:	a4 17       	cp	r26, r20
 406:	10 f0       	brcs	.+4      	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
 408:	a4 1b       	sub	r26, r20
 40a:	83 95       	inc	r24
 40c:	50 51       	subi	r21, 0x10	; 16
 40e:	b9 f7       	brne	.-18     	; 0x3fe <__utoa_common+0x6>
 410:	a0 5d       	subi	r26, 0xD0	; 208
 412:	aa 33       	cpi	r26, 0x3A	; 58
 414:	08 f0       	brcs	.+2      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
 416:	a9 5d       	subi	r26, 0xD9	; 217
 418:	a1 93       	st	Z+, r26
 41a:	00 97       	sbiw	r24, 0x00	; 0
 41c:	79 f7       	brne	.-34     	; 0x3fc <__utoa_common+0x4>
 41e:	b1 11       	cpse	r27, r1
 420:	b1 93       	st	Z+, r27
 422:	11 92       	st	Z+, r1
 424:	cb 01       	movw	r24, r22
 426:	0c 94 15 02 	jmp	0x42a	; 0x42a <strrev>

0000042a <strrev>:
 42a:	dc 01       	movw	r26, r24
 42c:	fc 01       	movw	r30, r24
 42e:	67 2f       	mov	r22, r23
 430:	71 91       	ld	r23, Z+
 432:	77 23       	and	r23, r23
 434:	e1 f7       	brne	.-8      	; 0x42e <strrev+0x4>
 436:	32 97       	sbiw	r30, 0x02	; 2
 438:	04 c0       	rjmp	.+8      	; 0x442 <strrev+0x18>
 43a:	7c 91       	ld	r23, X
 43c:	6d 93       	st	X+, r22
 43e:	70 83       	st	Z, r23
 440:	62 91       	ld	r22, -Z
 442:	ae 17       	cp	r26, r30
 444:	bf 07       	cpc	r27, r31
 446:	c8 f3       	brcs	.-14     	; 0x43a <strrev+0x10>
 448:	08 95       	ret

0000044a <_exit>:
 44a:	f8 94       	cli

0000044c <__stop_program>:
 44c:	ff cf       	rjmp	.-2      	; 0x44c <__stop_program>
