<dec f='llvm/llvm/lib/Target/AVR/AVRISelLowering.h' l='100' type='bool llvm::AVRTargetLowering::getPreIndexedAddressParts(llvm::SDNode * N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, ISD::MemIndexedMode &amp; AM, llvm::SelectionDAG &amp; DAG) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3157' c='_ZNK4llvm14TargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='831' ll='882' type='bool llvm::AVRTargetLowering::getPreIndexedAddressParts(llvm::SDNode * N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, ISD::MemIndexedMode &amp; AM, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='828'>/// Returns true by value, base pointer and
/// offset pointer and addressing mode by reference if the node&apos;s address
/// can be legally represented as pre-indexed load / store address.</doc>
