

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Tue Jun  5 11:28:58 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18704|  26273|  18704|  26273|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1               |    200|    200|         2|          -|          -|   100|    no    |
        |- Loop 2               |  18502|  26071|  22 ~ 31 |          -|          -|   841|    no    |
        | + conv_layer1_label2  |     18|     18|        12|          1|          1|     8|    yes   |
        | + conv_layer1_label0  |      8|      8|         2|          2|          1|     4|    yes   |
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 2
  Pipeline-0 : II = 1, D = 12, States = { 5 6 7 8 9 10 11 12 13 14 15 16 }
  Pipeline-1 : II = 2, D = 2, States = { 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond6)
	4  / (exitcond6)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond_flatten)
5 --> 
	17  / (exitcond9)
	6  / (!exitcond9)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	5  / true
17 --> 
	20  / (!tmp_2 & !tmp_mid2)
	18  / (!tmp_2 & tmp_mid2)
	21  / (tmp_2)
18 --> 
	20  / (exitcond)
	19  / (!exitcond)
19 --> 
	18  / true
20 --> 
	4  / true
21 --> 
	20  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str225, [1 x i8]* @p_str226)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecInterface(i24* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str179, i32 0, i32 0, [1 x i8]* @p_str180, [1 x i8]* @p_str181, [1 x i8]* @p_str182, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str183, [1 x i8]* @p_str184)"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_buff_val_0_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_buff_val_1_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv_buff_val_2_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv_buff_val_3_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv_buff_val_4_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv_buff_val_5_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_buff_val_6_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_buff_val_7_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_buff_val_8_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_buff_val_9_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_buff_val_10_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_buff_val_11_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_buff_val_12_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_buff_val_13_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_buff_val_14_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_buff_val_15_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_buff_val_16_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_buff_val_17_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_buff_val_18_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv_buff_val_19_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_buff_val_20_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv_buff_val_21_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv_buff_val_22_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv_buff_val_23_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv_buff_val_24_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_buff_val_25_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_buff_val_26_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_buff_val_27_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_buff_val_28_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv_buff_val_29_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv_buff_val_30_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_buff_val_31_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv_buff_val_32_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv_buff_val_33_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv_buff_val_34_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv_buff_val_35_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_buff_val_36_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_buff_val_37_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv_buff_val_38_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv_buff_val_39_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv_buff_val_40_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_buff_val_41_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv_buff_val_42_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_buff_val_43_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv_buff_val_44_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv_buff_val_45_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_buff_val_46_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_buff_val_47_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv_buff_val_48_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_buff_val_49_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv_buff_val_50_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv_buff_val_51_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv_buff_val_52_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv_buff_val_53_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv_buff_val_54_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv_buff_val_55_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv_buff_val_56_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv_buff_val_57_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv_buff_val_58_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv_buff_val_59_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv_buff_val_60_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv_buff_val_61_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%conv_buff_val_62_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv_buff_val_63_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv_buff_val_64_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv_buff_val_65_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv_buff_val_66_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv_buff_val_67_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv_buff_val_68_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv_buff_val_69_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv_buff_val_70_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv_buff_val_71_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv_buff_val_72_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv_buff_val_73_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv_buff_val_74_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv_buff_val_75_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv_buff_val_76_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv_buff_val_77_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv_buff_val_78_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv_buff_val_79_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv_buff_val_80_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv_buff_val_81_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv_buff_val_82_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv_buff_val_83_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv_buff_val_84_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv_buff_val_85_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv_buff_val_86_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv_buff_val_87_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv_buff_val_88_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv_buff_val_89_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv_buff_val_90_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv_buff_val_91_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%conv_buff_val_92_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%conv_buff_val_93_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%conv_buff_val_94_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv_buff_val_95_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%conv_buff_val_96_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%conv_buff_val_97_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv_buff_val_98_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%conv_buff_val_99_V = alloca [1 x i24], align 4" [nnet_stream/solution1/nnet.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([96 x i8]* @hls_KD_KD_LineBuffe_3) nounwind"
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([96 x i8]* @hls_KD_KD_LineBuffe_3, i32 %rbegin_i) nounwind"
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%conv_buff_val_1_V_a = getelementptr [1 x i24]* %conv_buff_val_1_V, i64 0, i64 0"
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv_buff_val_0_V_a = getelementptr [1 x i24]* %conv_buff_val_0_V, i64 0, i64 0"
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%conv_buff_val_2_V_a = getelementptr [1 x i24]* %conv_buff_val_2_V, i64 0, i64 0"
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv_buff_val_3_V_a = getelementptr [1 x i24]* %conv_buff_val_3_V, i64 0, i64 0"
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv_buff_val_4_V_a = getelementptr [1 x i24]* %conv_buff_val_4_V, i64 0, i64 0"
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv_buff_val_5_V_a = getelementptr [1 x i24]* %conv_buff_val_5_V, i64 0, i64 0"
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv_buff_val_6_V_a = getelementptr [1 x i24]* %conv_buff_val_6_V, i64 0, i64 0"
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv_buff_val_7_V_a = getelementptr [1 x i24]* %conv_buff_val_7_V, i64 0, i64 0"
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv_buff_val_8_V_a = getelementptr [1 x i24]* %conv_buff_val_8_V, i64 0, i64 0"
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv_buff_val_9_V_a = getelementptr [1 x i24]* %conv_buff_val_9_V, i64 0, i64 0"
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%conv_buff_val_10_V_s = getelementptr [1 x i24]* %conv_buff_val_10_V, i64 0, i64 0"
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv_buff_val_11_V_s = getelementptr [1 x i24]* %conv_buff_val_11_V, i64 0, i64 0"
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv_buff_val_12_V_s = getelementptr [1 x i24]* %conv_buff_val_12_V, i64 0, i64 0"
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv_buff_val_13_V_s = getelementptr [1 x i24]* %conv_buff_val_13_V, i64 0, i64 0"
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%conv_buff_val_14_V_s = getelementptr [1 x i24]* %conv_buff_val_14_V, i64 0, i64 0"
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv_buff_val_15_V_s = getelementptr [1 x i24]* %conv_buff_val_15_V, i64 0, i64 0"
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%conv_buff_val_16_V_s = getelementptr [1 x i24]* %conv_buff_val_16_V, i64 0, i64 0"
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv_buff_val_17_V_s = getelementptr [1 x i24]* %conv_buff_val_17_V, i64 0, i64 0"
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv_buff_val_18_V_s = getelementptr [1 x i24]* %conv_buff_val_18_V, i64 0, i64 0"
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv_buff_val_19_V_s = getelementptr [1 x i24]* %conv_buff_val_19_V, i64 0, i64 0"
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%conv_buff_val_20_V_s = getelementptr [1 x i24]* %conv_buff_val_20_V, i64 0, i64 0"
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv_buff_val_21_V_s = getelementptr [1 x i24]* %conv_buff_val_21_V, i64 0, i64 0"
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%conv_buff_val_22_V_s = getelementptr [1 x i24]* %conv_buff_val_22_V, i64 0, i64 0"
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv_buff_val_23_V_s = getelementptr [1 x i24]* %conv_buff_val_23_V, i64 0, i64 0"
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%conv_buff_val_24_V_s = getelementptr [1 x i24]* %conv_buff_val_24_V, i64 0, i64 0"
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv_buff_val_25_V_s = getelementptr [1 x i24]* %conv_buff_val_25_V, i64 0, i64 0"
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%conv_buff_val_26_V_s = getelementptr [1 x i24]* %conv_buff_val_26_V, i64 0, i64 0"
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%conv_buff_val_27_V_s = getelementptr [1 x i24]* %conv_buff_val_27_V, i64 0, i64 0"
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%conv_buff_val_28_V_s = getelementptr [1 x i24]* %conv_buff_val_28_V, i64 0, i64 0"
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv_buff_val_29_V_s = getelementptr [1 x i24]* %conv_buff_val_29_V, i64 0, i64 0"
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv_buff_val_30_V_s = getelementptr [1 x i24]* %conv_buff_val_30_V, i64 0, i64 0"
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv_buff_val_31_V_s = getelementptr [1 x i24]* %conv_buff_val_31_V, i64 0, i64 0"
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv_buff_val_32_V_s = getelementptr [1 x i24]* %conv_buff_val_32_V, i64 0, i64 0"
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv_buff_val_33_V_s = getelementptr [1 x i24]* %conv_buff_val_33_V, i64 0, i64 0"
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv_buff_val_34_V_s = getelementptr [1 x i24]* %conv_buff_val_34_V, i64 0, i64 0"
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv_buff_val_35_V_s = getelementptr [1 x i24]* %conv_buff_val_35_V, i64 0, i64 0"
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%conv_buff_val_36_V_s = getelementptr [1 x i24]* %conv_buff_val_36_V, i64 0, i64 0"
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv_buff_val_37_V_s = getelementptr [1 x i24]* %conv_buff_val_37_V, i64 0, i64 0"
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%conv_buff_val_38_V_s = getelementptr [1 x i24]* %conv_buff_val_38_V, i64 0, i64 0"
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%conv_buff_val_39_V_s = getelementptr [1 x i24]* %conv_buff_val_39_V, i64 0, i64 0"
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv_buff_val_40_V_s = getelementptr [1 x i24]* %conv_buff_val_40_V, i64 0, i64 0"
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%conv_buff_val_41_V_s = getelementptr [1 x i24]* %conv_buff_val_41_V, i64 0, i64 0"
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%conv_buff_val_42_V_s = getelementptr [1 x i24]* %conv_buff_val_42_V, i64 0, i64 0"
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%conv_buff_val_43_V_s = getelementptr [1 x i24]* %conv_buff_val_43_V, i64 0, i64 0"
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%conv_buff_val_44_V_s = getelementptr [1 x i24]* %conv_buff_val_44_V, i64 0, i64 0"
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%conv_buff_val_45_V_s = getelementptr [1 x i24]* %conv_buff_val_45_V, i64 0, i64 0"
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%conv_buff_val_46_V_s = getelementptr [1 x i24]* %conv_buff_val_46_V, i64 0, i64 0"
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%conv_buff_val_47_V_s = getelementptr [1 x i24]* %conv_buff_val_47_V, i64 0, i64 0"
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%conv_buff_val_48_V_s = getelementptr [1 x i24]* %conv_buff_val_48_V, i64 0, i64 0"
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%conv_buff_val_49_V_s = getelementptr [1 x i24]* %conv_buff_val_49_V, i64 0, i64 0"
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%conv_buff_val_50_V_s = getelementptr [1 x i24]* %conv_buff_val_50_V, i64 0, i64 0"
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%conv_buff_val_51_V_s = getelementptr [1 x i24]* %conv_buff_val_51_V, i64 0, i64 0"
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%conv_buff_val_52_V_s = getelementptr [1 x i24]* %conv_buff_val_52_V, i64 0, i64 0"
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%conv_buff_val_53_V_s = getelementptr [1 x i24]* %conv_buff_val_53_V, i64 0, i64 0"
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%conv_buff_val_54_V_s = getelementptr [1 x i24]* %conv_buff_val_54_V, i64 0, i64 0"
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%conv_buff_val_55_V_s = getelementptr [1 x i24]* %conv_buff_val_55_V, i64 0, i64 0"
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%conv_buff_val_56_V_s = getelementptr [1 x i24]* %conv_buff_val_56_V, i64 0, i64 0"
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%conv_buff_val_57_V_s = getelementptr [1 x i24]* %conv_buff_val_57_V, i64 0, i64 0"
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%conv_buff_val_58_V_s = getelementptr [1 x i24]* %conv_buff_val_58_V, i64 0, i64 0"
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%conv_buff_val_59_V_s = getelementptr [1 x i24]* %conv_buff_val_59_V, i64 0, i64 0"
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%conv_buff_val_60_V_s = getelementptr [1 x i24]* %conv_buff_val_60_V, i64 0, i64 0"
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%conv_buff_val_61_V_s = getelementptr [1 x i24]* %conv_buff_val_61_V, i64 0, i64 0"
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%conv_buff_val_62_V_s = getelementptr [1 x i24]* %conv_buff_val_62_V, i64 0, i64 0"
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%conv_buff_val_63_V_s = getelementptr [1 x i24]* %conv_buff_val_63_V, i64 0, i64 0"
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%conv_buff_val_64_V_s = getelementptr [1 x i24]* %conv_buff_val_64_V, i64 0, i64 0"
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%conv_buff_val_65_V_s = getelementptr [1 x i24]* %conv_buff_val_65_V, i64 0, i64 0"
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%conv_buff_val_66_V_s = getelementptr [1 x i24]* %conv_buff_val_66_V, i64 0, i64 0"
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%conv_buff_val_67_V_s = getelementptr [1 x i24]* %conv_buff_val_67_V, i64 0, i64 0"
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%conv_buff_val_68_V_s = getelementptr [1 x i24]* %conv_buff_val_68_V, i64 0, i64 0"
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%conv_buff_val_69_V_s = getelementptr [1 x i24]* %conv_buff_val_69_V, i64 0, i64 0"
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%conv_buff_val_70_V_s = getelementptr [1 x i24]* %conv_buff_val_70_V, i64 0, i64 0"
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%conv_buff_val_71_V_s = getelementptr [1 x i24]* %conv_buff_val_71_V, i64 0, i64 0"
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%conv_buff_val_72_V_s = getelementptr [1 x i24]* %conv_buff_val_72_V, i64 0, i64 0"
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%conv_buff_val_73_V_s = getelementptr [1 x i24]* %conv_buff_val_73_V, i64 0, i64 0"
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%conv_buff_val_74_V_s = getelementptr [1 x i24]* %conv_buff_val_74_V, i64 0, i64 0"
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%conv_buff_val_75_V_s = getelementptr [1 x i24]* %conv_buff_val_75_V, i64 0, i64 0"
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%conv_buff_val_76_V_s = getelementptr [1 x i24]* %conv_buff_val_76_V, i64 0, i64 0"
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%conv_buff_val_77_V_s = getelementptr [1 x i24]* %conv_buff_val_77_V, i64 0, i64 0"
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%conv_buff_val_78_V_s = getelementptr [1 x i24]* %conv_buff_val_78_V, i64 0, i64 0"
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%conv_buff_val_79_V_s = getelementptr [1 x i24]* %conv_buff_val_79_V, i64 0, i64 0"
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%conv_buff_val_80_V_s = getelementptr [1 x i24]* %conv_buff_val_80_V, i64 0, i64 0"
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%conv_buff_val_81_V_s = getelementptr [1 x i24]* %conv_buff_val_81_V, i64 0, i64 0"
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%conv_buff_val_82_V_s = getelementptr [1 x i24]* %conv_buff_val_82_V, i64 0, i64 0"
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%conv_buff_val_83_V_s = getelementptr [1 x i24]* %conv_buff_val_83_V, i64 0, i64 0"
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%conv_buff_val_84_V_s = getelementptr [1 x i24]* %conv_buff_val_84_V, i64 0, i64 0"
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%conv_buff_val_85_V_s = getelementptr [1 x i24]* %conv_buff_val_85_V, i64 0, i64 0"
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%conv_buff_val_86_V_s = getelementptr [1 x i24]* %conv_buff_val_86_V, i64 0, i64 0"
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%conv_buff_val_87_V_s = getelementptr [1 x i24]* %conv_buff_val_87_V, i64 0, i64 0"
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%conv_buff_val_88_V_s = getelementptr [1 x i24]* %conv_buff_val_88_V, i64 0, i64 0"
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%conv_buff_val_89_V_s = getelementptr [1 x i24]* %conv_buff_val_89_V, i64 0, i64 0"
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%conv_buff_val_90_V_s = getelementptr [1 x i24]* %conv_buff_val_90_V, i64 0, i64 0"
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%conv_buff_val_91_V_s = getelementptr [1 x i24]* %conv_buff_val_91_V, i64 0, i64 0"
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%conv_buff_val_92_V_s = getelementptr [1 x i24]* %conv_buff_val_92_V, i64 0, i64 0"
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%conv_buff_val_93_V_s = getelementptr [1 x i24]* %conv_buff_val_93_V, i64 0, i64 0"
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%conv_buff_val_94_V_s = getelementptr [1 x i24]* %conv_buff_val_94_V, i64 0, i64 0"
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%conv_buff_val_95_V_s = getelementptr [1 x i24]* %conv_buff_val_95_V, i64 0, i64 0"
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%conv_buff_val_96_V_s = getelementptr [1 x i24]* %conv_buff_val_96_V, i64 0, i64 0"
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%conv_buff_val_97_V_s = getelementptr [1 x i24]* %conv_buff_val_97_V, i64 0, i64 0"
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%conv_buff_val_98_V_s = getelementptr [1 x i24]* %conv_buff_val_98_V, i64 0, i64 0"
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%conv_buff_val_99_V_s = getelementptr [1 x i24]* %conv_buff_val_99_V, i64 0, i64 0"
ST_1 : Operation 226 [1/1] (1.76ns)   --->   "br label %1" [nnet_stream/solution1/nnet.cpp:27]

 <State 2> : 2.42ns
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_5, %._crit_edge ]"
ST_2 : Operation 228 [1/1] (1.48ns)   --->   "%exitcond6 = icmp eq i7 %i, -28" [nnet_stream/solution1/nnet.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"
ST_2 : Operation 230 [1/1] (1.87ns)   --->   "%i_5 = add i7 %i, 1" [nnet_stream/solution1/nnet.cpp:27]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader104.preheader, label %2" [nnet_stream/solution1/nnet.cpp:27]
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i24P(i24* %in_V_V, i32 1)" [nnet_stream/solution1/nnet.cpp:29]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.i.i.0, label %._crit_edge" [nnet_stream/solution1/nnet.cpp:29]
ST_2 : Operation 234 [2/2] (2.32ns)   --->   "%conv_buff_val_1_V_l = load i24* %conv_buff_val_1_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 235 [2/2] (2.32ns)   --->   "%conv_buff_val_2_V_l = load i24* %conv_buff_val_2_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 236 [2/2] (2.32ns)   --->   "%conv_buff_val_3_V_l = load i24* %conv_buff_val_3_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 237 [2/2] (2.32ns)   --->   "%conv_buff_val_4_V_l = load i24* %conv_buff_val_4_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 238 [2/2] (2.32ns)   --->   "%conv_buff_val_5_V_l = load i24* %conv_buff_val_5_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 239 [2/2] (2.32ns)   --->   "%conv_buff_val_6_V_l = load i24* %conv_buff_val_6_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 240 [2/2] (2.32ns)   --->   "%conv_buff_val_7_V_l = load i24* %conv_buff_val_7_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 241 [2/2] (2.32ns)   --->   "%conv_buff_val_8_V_l = load i24* %conv_buff_val_8_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 242 [2/2] (2.32ns)   --->   "%conv_buff_val_9_V_l = load i24* %conv_buff_val_9_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 243 [2/2] (2.32ns)   --->   "%conv_buff_val_10_V_28 = load i24* %conv_buff_val_10_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 244 [2/2] (2.32ns)   --->   "%conv_buff_val_11_V_28 = load i24* %conv_buff_val_11_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 245 [2/2] (2.32ns)   --->   "%conv_buff_val_12_V_28 = load i24* %conv_buff_val_12_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 246 [2/2] (2.32ns)   --->   "%conv_buff_val_13_V_28 = load i24* %conv_buff_val_13_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 247 [2/2] (2.32ns)   --->   "%conv_buff_val_14_V_28 = load i24* %conv_buff_val_14_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 248 [2/2] (2.32ns)   --->   "%conv_buff_val_15_V_28 = load i24* %conv_buff_val_15_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 249 [2/2] (2.32ns)   --->   "%conv_buff_val_16_V_26 = load i24* %conv_buff_val_16_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 250 [2/2] (2.32ns)   --->   "%conv_buff_val_17_V_26 = load i24* %conv_buff_val_17_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 251 [2/2] (2.32ns)   --->   "%conv_buff_val_18_V_26 = load i24* %conv_buff_val_18_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 252 [2/2] (2.32ns)   --->   "%conv_buff_val_19_V_26 = load i24* %conv_buff_val_19_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 253 [2/2] (2.32ns)   --->   "%conv_buff_val_20_V_26 = load i24* %conv_buff_val_20_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 254 [2/2] (2.32ns)   --->   "%conv_buff_val_21_V_26 = load i24* %conv_buff_val_21_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 255 [2/2] (2.32ns)   --->   "%conv_buff_val_22_V_26 = load i24* %conv_buff_val_22_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 256 [2/2] (2.32ns)   --->   "%conv_buff_val_23_V_26 = load i24* %conv_buff_val_23_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 257 [2/2] (2.32ns)   --->   "%conv_buff_val_24_V_26 = load i24* %conv_buff_val_24_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 258 [2/2] (2.32ns)   --->   "%conv_buff_val_25_V_26 = load i24* %conv_buff_val_25_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 259 [2/2] (2.32ns)   --->   "%conv_buff_val_26_V_26 = load i24* %conv_buff_val_26_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 260 [2/2] (2.32ns)   --->   "%conv_buff_val_27_V_26 = load i24* %conv_buff_val_27_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 261 [2/2] (2.32ns)   --->   "%conv_buff_val_28_V_26 = load i24* %conv_buff_val_28_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 262 [2/2] (2.32ns)   --->   "%conv_buff_val_29_V_26 = load i24* %conv_buff_val_29_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 263 [2/2] (2.32ns)   --->   "%conv_buff_val_30_V_26 = load i24* %conv_buff_val_30_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 264 [2/2] (2.32ns)   --->   "%conv_buff_val_31_V_26 = load i24* %conv_buff_val_31_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 265 [2/2] (2.32ns)   --->   "%conv_buff_val_32_V_26 = load i24* %conv_buff_val_32_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 266 [2/2] (2.32ns)   --->   "%conv_buff_val_33_V_26 = load i24* %conv_buff_val_33_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 267 [2/2] (2.32ns)   --->   "%conv_buff_val_34_V_26 = load i24* %conv_buff_val_34_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 268 [2/2] (2.32ns)   --->   "%conv_buff_val_35_V_26 = load i24* %conv_buff_val_35_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 269 [2/2] (2.32ns)   --->   "%conv_buff_val_36_V_26 = load i24* %conv_buff_val_36_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 270 [2/2] (2.32ns)   --->   "%conv_buff_val_37_V_26 = load i24* %conv_buff_val_37_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 271 [2/2] (2.32ns)   --->   "%conv_buff_val_38_V_26 = load i24* %conv_buff_val_38_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 272 [2/2] (2.32ns)   --->   "%conv_buff_val_39_V_26 = load i24* %conv_buff_val_39_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 273 [2/2] (2.32ns)   --->   "%conv_buff_val_40_V_26 = load i24* %conv_buff_val_40_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 274 [2/2] (2.32ns)   --->   "%conv_buff_val_41_V_26 = load i24* %conv_buff_val_41_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 275 [2/2] (2.32ns)   --->   "%conv_buff_val_42_V_26 = load i24* %conv_buff_val_42_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 276 [2/2] (2.32ns)   --->   "%conv_buff_val_43_V_26 = load i24* %conv_buff_val_43_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 277 [2/2] (2.32ns)   --->   "%conv_buff_val_44_V_26 = load i24* %conv_buff_val_44_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 278 [2/2] (2.32ns)   --->   "%conv_buff_val_45_V_26 = load i24* %conv_buff_val_45_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 279 [2/2] (2.32ns)   --->   "%conv_buff_val_46_V_26 = load i24* %conv_buff_val_46_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 280 [2/2] (2.32ns)   --->   "%conv_buff_val_47_V_26 = load i24* %conv_buff_val_47_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 281 [2/2] (2.32ns)   --->   "%conv_buff_val_48_V_26 = load i24* %conv_buff_val_48_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 282 [2/2] (2.32ns)   --->   "%conv_buff_val_49_V_26 = load i24* %conv_buff_val_49_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 283 [2/2] (2.32ns)   --->   "%conv_buff_val_50_V_26 = load i24* %conv_buff_val_50_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 284 [2/2] (2.32ns)   --->   "%conv_buff_val_51_V_26 = load i24* %conv_buff_val_51_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 285 [2/2] (2.32ns)   --->   "%conv_buff_val_52_V_26 = load i24* %conv_buff_val_52_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 286 [2/2] (2.32ns)   --->   "%conv_buff_val_53_V_26 = load i24* %conv_buff_val_53_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 287 [2/2] (2.32ns)   --->   "%conv_buff_val_54_V_26 = load i24* %conv_buff_val_54_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 288 [2/2] (2.32ns)   --->   "%conv_buff_val_55_V_26 = load i24* %conv_buff_val_55_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 289 [2/2] (2.32ns)   --->   "%conv_buff_val_56_V_26 = load i24* %conv_buff_val_56_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 290 [2/2] (2.32ns)   --->   "%conv_buff_val_57_V_26 = load i24* %conv_buff_val_57_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 291 [2/2] (2.32ns)   --->   "%conv_buff_val_58_V_26 = load i24* %conv_buff_val_58_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 292 [2/2] (2.32ns)   --->   "%conv_buff_val_59_V_26 = load i24* %conv_buff_val_59_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 293 [2/2] (2.32ns)   --->   "%conv_buff_val_60_V_26 = load i24* %conv_buff_val_60_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 294 [2/2] (2.32ns)   --->   "%conv_buff_val_61_V_26 = load i24* %conv_buff_val_61_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 295 [2/2] (2.32ns)   --->   "%conv_buff_val_62_V_26 = load i24* %conv_buff_val_62_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 296 [2/2] (2.32ns)   --->   "%conv_buff_val_63_V_26 = load i24* %conv_buff_val_63_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 297 [2/2] (2.32ns)   --->   "%conv_buff_val_64_V_26 = load i24* %conv_buff_val_64_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 298 [2/2] (2.32ns)   --->   "%conv_buff_val_65_V_26 = load i24* %conv_buff_val_65_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 299 [2/2] (2.32ns)   --->   "%conv_buff_val_66_V_26 = load i24* %conv_buff_val_66_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 300 [2/2] (2.32ns)   --->   "%conv_buff_val_67_V_26 = load i24* %conv_buff_val_67_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 301 [2/2] (2.32ns)   --->   "%conv_buff_val_68_V_26 = load i24* %conv_buff_val_68_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 302 [2/2] (2.32ns)   --->   "%conv_buff_val_69_V_26 = load i24* %conv_buff_val_69_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 303 [2/2] (2.32ns)   --->   "%conv_buff_val_70_V_26 = load i24* %conv_buff_val_70_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 304 [2/2] (2.32ns)   --->   "%conv_buff_val_71_V_26 = load i24* %conv_buff_val_71_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 305 [2/2] (2.32ns)   --->   "%conv_buff_val_72_V_26 = load i24* %conv_buff_val_72_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 306 [2/2] (2.32ns)   --->   "%conv_buff_val_73_V_26 = load i24* %conv_buff_val_73_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 307 [2/2] (2.32ns)   --->   "%conv_buff_val_74_V_26 = load i24* %conv_buff_val_74_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 308 [2/2] (2.32ns)   --->   "%conv_buff_val_75_V_26 = load i24* %conv_buff_val_75_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 309 [2/2] (2.32ns)   --->   "%conv_buff_val_76_V_26 = load i24* %conv_buff_val_76_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 310 [2/2] (2.32ns)   --->   "%conv_buff_val_77_V_26 = load i24* %conv_buff_val_77_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 311 [2/2] (2.32ns)   --->   "%conv_buff_val_78_V_26 = load i24* %conv_buff_val_78_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 312 [2/2] (2.32ns)   --->   "%conv_buff_val_79_V_26 = load i24* %conv_buff_val_79_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 313 [2/2] (2.32ns)   --->   "%conv_buff_val_80_V_26 = load i24* %conv_buff_val_80_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 314 [2/2] (2.32ns)   --->   "%conv_buff_val_81_V_26 = load i24* %conv_buff_val_81_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 315 [2/2] (2.32ns)   --->   "%conv_buff_val_82_V_26 = load i24* %conv_buff_val_82_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 316 [2/2] (2.32ns)   --->   "%conv_buff_val_83_V_26 = load i24* %conv_buff_val_83_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 317 [2/2] (2.32ns)   --->   "%conv_buff_val_84_V_26 = load i24* %conv_buff_val_84_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 318 [2/2] (2.32ns)   --->   "%conv_buff_val_85_V_26 = load i24* %conv_buff_val_85_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 319 [2/2] (2.32ns)   --->   "%conv_buff_val_86_V_26 = load i24* %conv_buff_val_86_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 320 [2/2] (2.32ns)   --->   "%conv_buff_val_87_V_26 = load i24* %conv_buff_val_87_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 321 [2/2] (2.32ns)   --->   "%conv_buff_val_88_V_26 = load i24* %conv_buff_val_88_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 322 [2/2] (2.32ns)   --->   "%conv_buff_val_89_V_26 = load i24* %conv_buff_val_89_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 323 [2/2] (2.32ns)   --->   "%conv_buff_val_90_V_26 = load i24* %conv_buff_val_90_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 324 [2/2] (2.32ns)   --->   "%conv_buff_val_91_V_26 = load i24* %conv_buff_val_91_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 325 [2/2] (2.32ns)   --->   "%conv_buff_val_92_V_26 = load i24* %conv_buff_val_92_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 326 [2/2] (2.32ns)   --->   "%conv_buff_val_93_V_26 = load i24* %conv_buff_val_93_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 327 [2/2] (2.32ns)   --->   "%conv_buff_val_94_V_26 = load i24* %conv_buff_val_94_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 328 [2/2] (2.32ns)   --->   "%conv_buff_val_95_V_26 = load i24* %conv_buff_val_95_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 329 [2/2] (2.32ns)   --->   "%conv_buff_val_96_V_26 = load i24* %conv_buff_val_96_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 330 [2/2] (2.32ns)   --->   "%conv_buff_val_97_V_26 = load i24* %conv_buff_val_97_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 331 [2/2] (2.32ns)   --->   "%conv_buff_val_98_V_26 = load i24* %conv_buff_val_98_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 332 [2/2] (2.32ns)   --->   "%conv_buff_val_99_V_26 = load i24* %conv_buff_val_99_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_2 : Operation 333 [1/1] (1.76ns)   --->   "br label %.preheader104" [nnet_stream/solution1/nnet.cpp:64]

 <State 3> : 5.96ns
ST_3 : Operation 334 [1/1] (3.63ns)   --->   "%tmp_V_861 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:31]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_3 : Operation 335 [1/2] (2.32ns)   --->   "%conv_buff_val_1_V_l = load i24* %conv_buff_val_1_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 336 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_1_V_l, i24* %conv_buff_val_0_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 337 [1/2] (2.32ns)   --->   "%conv_buff_val_2_V_l = load i24* %conv_buff_val_2_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 338 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_2_V_l, i24* %conv_buff_val_1_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 339 [1/2] (2.32ns)   --->   "%conv_buff_val_3_V_l = load i24* %conv_buff_val_3_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 340 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_3_V_l, i24* %conv_buff_val_2_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 341 [1/2] (2.32ns)   --->   "%conv_buff_val_4_V_l = load i24* %conv_buff_val_4_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 342 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_4_V_l, i24* %conv_buff_val_3_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 343 [1/2] (2.32ns)   --->   "%conv_buff_val_5_V_l = load i24* %conv_buff_val_5_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 344 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_5_V_l, i24* %conv_buff_val_4_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 345 [1/2] (2.32ns)   --->   "%conv_buff_val_6_V_l = load i24* %conv_buff_val_6_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 346 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_6_V_l, i24* %conv_buff_val_5_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 347 [1/2] (2.32ns)   --->   "%conv_buff_val_7_V_l = load i24* %conv_buff_val_7_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 348 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_7_V_l, i24* %conv_buff_val_6_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 349 [1/2] (2.32ns)   --->   "%conv_buff_val_8_V_l = load i24* %conv_buff_val_8_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 350 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_8_V_l, i24* %conv_buff_val_7_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 351 [1/2] (2.32ns)   --->   "%conv_buff_val_9_V_l = load i24* %conv_buff_val_9_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 352 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_9_V_l, i24* %conv_buff_val_8_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 353 [1/2] (2.32ns)   --->   "%conv_buff_val_10_V_28 = load i24* %conv_buff_val_10_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 354 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_10_V_28, i24* %conv_buff_val_9_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 355 [1/2] (2.32ns)   --->   "%conv_buff_val_11_V_28 = load i24* %conv_buff_val_11_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 356 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_11_V_28, i24* %conv_buff_val_10_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 357 [1/2] (2.32ns)   --->   "%conv_buff_val_12_V_28 = load i24* %conv_buff_val_12_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 358 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_12_V_28, i24* %conv_buff_val_11_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 359 [1/2] (2.32ns)   --->   "%conv_buff_val_13_V_28 = load i24* %conv_buff_val_13_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 360 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_13_V_28, i24* %conv_buff_val_12_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 361 [1/2] (2.32ns)   --->   "%conv_buff_val_14_V_28 = load i24* %conv_buff_val_14_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 362 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_14_V_28, i24* %conv_buff_val_13_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 363 [1/2] (2.32ns)   --->   "%conv_buff_val_15_V_28 = load i24* %conv_buff_val_15_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 364 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_15_V_28, i24* %conv_buff_val_14_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 365 [1/2] (2.32ns)   --->   "%conv_buff_val_16_V_26 = load i24* %conv_buff_val_16_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 366 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_16_V_26, i24* %conv_buff_val_15_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 367 [1/2] (2.32ns)   --->   "%conv_buff_val_17_V_26 = load i24* %conv_buff_val_17_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 368 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_17_V_26, i24* %conv_buff_val_16_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 369 [1/2] (2.32ns)   --->   "%conv_buff_val_18_V_26 = load i24* %conv_buff_val_18_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 370 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_18_V_26, i24* %conv_buff_val_17_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 371 [1/2] (2.32ns)   --->   "%conv_buff_val_19_V_26 = load i24* %conv_buff_val_19_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 372 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_19_V_26, i24* %conv_buff_val_18_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 373 [1/2] (2.32ns)   --->   "%conv_buff_val_20_V_26 = load i24* %conv_buff_val_20_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 374 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_20_V_26, i24* %conv_buff_val_19_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 375 [1/2] (2.32ns)   --->   "%conv_buff_val_21_V_26 = load i24* %conv_buff_val_21_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 376 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_21_V_26, i24* %conv_buff_val_20_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 377 [1/2] (2.32ns)   --->   "%conv_buff_val_22_V_26 = load i24* %conv_buff_val_22_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 378 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_22_V_26, i24* %conv_buff_val_21_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 379 [1/2] (2.32ns)   --->   "%conv_buff_val_23_V_26 = load i24* %conv_buff_val_23_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 380 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_23_V_26, i24* %conv_buff_val_22_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 381 [1/2] (2.32ns)   --->   "%conv_buff_val_24_V_26 = load i24* %conv_buff_val_24_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 382 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_24_V_26, i24* %conv_buff_val_23_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 383 [1/2] (2.32ns)   --->   "%conv_buff_val_25_V_26 = load i24* %conv_buff_val_25_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 384 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_25_V_26, i24* %conv_buff_val_24_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 385 [1/2] (2.32ns)   --->   "%conv_buff_val_26_V_26 = load i24* %conv_buff_val_26_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 386 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_26_V_26, i24* %conv_buff_val_25_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 387 [1/2] (2.32ns)   --->   "%conv_buff_val_27_V_26 = load i24* %conv_buff_val_27_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 388 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_27_V_26, i24* %conv_buff_val_26_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 389 [1/2] (2.32ns)   --->   "%conv_buff_val_28_V_26 = load i24* %conv_buff_val_28_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 390 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_28_V_26, i24* %conv_buff_val_27_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 391 [1/2] (2.32ns)   --->   "%conv_buff_val_29_V_26 = load i24* %conv_buff_val_29_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 392 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_29_V_26, i24* %conv_buff_val_28_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 393 [1/2] (2.32ns)   --->   "%conv_buff_val_30_V_26 = load i24* %conv_buff_val_30_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 394 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_30_V_26, i24* %conv_buff_val_29_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 395 [1/2] (2.32ns)   --->   "%conv_buff_val_31_V_26 = load i24* %conv_buff_val_31_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 396 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_31_V_26, i24* %conv_buff_val_30_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 397 [1/2] (2.32ns)   --->   "%conv_buff_val_32_V_26 = load i24* %conv_buff_val_32_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 398 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_32_V_26, i24* %conv_buff_val_31_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 399 [1/2] (2.32ns)   --->   "%conv_buff_val_33_V_26 = load i24* %conv_buff_val_33_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 400 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_33_V_26, i24* %conv_buff_val_32_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 401 [1/2] (2.32ns)   --->   "%conv_buff_val_34_V_26 = load i24* %conv_buff_val_34_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 402 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_34_V_26, i24* %conv_buff_val_33_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 403 [1/2] (2.32ns)   --->   "%conv_buff_val_35_V_26 = load i24* %conv_buff_val_35_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 404 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_35_V_26, i24* %conv_buff_val_34_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 405 [1/2] (2.32ns)   --->   "%conv_buff_val_36_V_26 = load i24* %conv_buff_val_36_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 406 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_36_V_26, i24* %conv_buff_val_35_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 407 [1/2] (2.32ns)   --->   "%conv_buff_val_37_V_26 = load i24* %conv_buff_val_37_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 408 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_37_V_26, i24* %conv_buff_val_36_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 409 [1/2] (2.32ns)   --->   "%conv_buff_val_38_V_26 = load i24* %conv_buff_val_38_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 410 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_38_V_26, i24* %conv_buff_val_37_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 411 [1/2] (2.32ns)   --->   "%conv_buff_val_39_V_26 = load i24* %conv_buff_val_39_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 412 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_39_V_26, i24* %conv_buff_val_38_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 413 [1/2] (2.32ns)   --->   "%conv_buff_val_40_V_26 = load i24* %conv_buff_val_40_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 414 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_40_V_26, i24* %conv_buff_val_39_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 415 [1/2] (2.32ns)   --->   "%conv_buff_val_41_V_26 = load i24* %conv_buff_val_41_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 416 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_41_V_26, i24* %conv_buff_val_40_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 417 [1/2] (2.32ns)   --->   "%conv_buff_val_42_V_26 = load i24* %conv_buff_val_42_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 418 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_42_V_26, i24* %conv_buff_val_41_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 419 [1/2] (2.32ns)   --->   "%conv_buff_val_43_V_26 = load i24* %conv_buff_val_43_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 420 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_43_V_26, i24* %conv_buff_val_42_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 421 [1/2] (2.32ns)   --->   "%conv_buff_val_44_V_26 = load i24* %conv_buff_val_44_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 422 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_44_V_26, i24* %conv_buff_val_43_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 423 [1/2] (2.32ns)   --->   "%conv_buff_val_45_V_26 = load i24* %conv_buff_val_45_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 424 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_45_V_26, i24* %conv_buff_val_44_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 425 [1/2] (2.32ns)   --->   "%conv_buff_val_46_V_26 = load i24* %conv_buff_val_46_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 426 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_46_V_26, i24* %conv_buff_val_45_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 427 [1/2] (2.32ns)   --->   "%conv_buff_val_47_V_26 = load i24* %conv_buff_val_47_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 428 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_47_V_26, i24* %conv_buff_val_46_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 429 [1/2] (2.32ns)   --->   "%conv_buff_val_48_V_26 = load i24* %conv_buff_val_48_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 430 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_48_V_26, i24* %conv_buff_val_47_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 431 [1/2] (2.32ns)   --->   "%conv_buff_val_49_V_26 = load i24* %conv_buff_val_49_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 432 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_49_V_26, i24* %conv_buff_val_48_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 433 [1/2] (2.32ns)   --->   "%conv_buff_val_50_V_26 = load i24* %conv_buff_val_50_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 434 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_50_V_26, i24* %conv_buff_val_49_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 435 [1/2] (2.32ns)   --->   "%conv_buff_val_51_V_26 = load i24* %conv_buff_val_51_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 436 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_51_V_26, i24* %conv_buff_val_50_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 437 [1/2] (2.32ns)   --->   "%conv_buff_val_52_V_26 = load i24* %conv_buff_val_52_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 438 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_52_V_26, i24* %conv_buff_val_51_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 439 [1/2] (2.32ns)   --->   "%conv_buff_val_53_V_26 = load i24* %conv_buff_val_53_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 440 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_53_V_26, i24* %conv_buff_val_52_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 441 [1/2] (2.32ns)   --->   "%conv_buff_val_54_V_26 = load i24* %conv_buff_val_54_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 442 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_54_V_26, i24* %conv_buff_val_53_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 443 [1/2] (2.32ns)   --->   "%conv_buff_val_55_V_26 = load i24* %conv_buff_val_55_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 444 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_55_V_26, i24* %conv_buff_val_54_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 445 [1/2] (2.32ns)   --->   "%conv_buff_val_56_V_26 = load i24* %conv_buff_val_56_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 446 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_56_V_26, i24* %conv_buff_val_55_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 447 [1/2] (2.32ns)   --->   "%conv_buff_val_57_V_26 = load i24* %conv_buff_val_57_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 448 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_57_V_26, i24* %conv_buff_val_56_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 449 [1/2] (2.32ns)   --->   "%conv_buff_val_58_V_26 = load i24* %conv_buff_val_58_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 450 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_58_V_26, i24* %conv_buff_val_57_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 451 [1/2] (2.32ns)   --->   "%conv_buff_val_59_V_26 = load i24* %conv_buff_val_59_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 452 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_59_V_26, i24* %conv_buff_val_58_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 453 [1/2] (2.32ns)   --->   "%conv_buff_val_60_V_26 = load i24* %conv_buff_val_60_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 454 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_60_V_26, i24* %conv_buff_val_59_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 455 [1/2] (2.32ns)   --->   "%conv_buff_val_61_V_26 = load i24* %conv_buff_val_61_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 456 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_61_V_26, i24* %conv_buff_val_60_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 457 [1/2] (2.32ns)   --->   "%conv_buff_val_62_V_26 = load i24* %conv_buff_val_62_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 458 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_62_V_26, i24* %conv_buff_val_61_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 459 [1/2] (2.32ns)   --->   "%conv_buff_val_63_V_26 = load i24* %conv_buff_val_63_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 460 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_63_V_26, i24* %conv_buff_val_62_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 461 [1/2] (2.32ns)   --->   "%conv_buff_val_64_V_26 = load i24* %conv_buff_val_64_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 462 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_64_V_26, i24* %conv_buff_val_63_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 463 [1/2] (2.32ns)   --->   "%conv_buff_val_65_V_26 = load i24* %conv_buff_val_65_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 464 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_65_V_26, i24* %conv_buff_val_64_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 465 [1/2] (2.32ns)   --->   "%conv_buff_val_66_V_26 = load i24* %conv_buff_val_66_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 466 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_66_V_26, i24* %conv_buff_val_65_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 467 [1/2] (2.32ns)   --->   "%conv_buff_val_67_V_26 = load i24* %conv_buff_val_67_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 468 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_67_V_26, i24* %conv_buff_val_66_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 469 [1/2] (2.32ns)   --->   "%conv_buff_val_68_V_26 = load i24* %conv_buff_val_68_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 470 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_68_V_26, i24* %conv_buff_val_67_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 471 [1/2] (2.32ns)   --->   "%conv_buff_val_69_V_26 = load i24* %conv_buff_val_69_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 472 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_69_V_26, i24* %conv_buff_val_68_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 473 [1/2] (2.32ns)   --->   "%conv_buff_val_70_V_26 = load i24* %conv_buff_val_70_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 474 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_70_V_26, i24* %conv_buff_val_69_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 475 [1/2] (2.32ns)   --->   "%conv_buff_val_71_V_26 = load i24* %conv_buff_val_71_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 476 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_71_V_26, i24* %conv_buff_val_70_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 477 [1/2] (2.32ns)   --->   "%conv_buff_val_72_V_26 = load i24* %conv_buff_val_72_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 478 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_72_V_26, i24* %conv_buff_val_71_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 479 [1/2] (2.32ns)   --->   "%conv_buff_val_73_V_26 = load i24* %conv_buff_val_73_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 480 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_73_V_26, i24* %conv_buff_val_72_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 481 [1/2] (2.32ns)   --->   "%conv_buff_val_74_V_26 = load i24* %conv_buff_val_74_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 482 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_74_V_26, i24* %conv_buff_val_73_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 483 [1/2] (2.32ns)   --->   "%conv_buff_val_75_V_26 = load i24* %conv_buff_val_75_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 484 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_75_V_26, i24* %conv_buff_val_74_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 485 [1/2] (2.32ns)   --->   "%conv_buff_val_76_V_26 = load i24* %conv_buff_val_76_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 486 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_76_V_26, i24* %conv_buff_val_75_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 487 [1/2] (2.32ns)   --->   "%conv_buff_val_77_V_26 = load i24* %conv_buff_val_77_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 488 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_77_V_26, i24* %conv_buff_val_76_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 489 [1/2] (2.32ns)   --->   "%conv_buff_val_78_V_26 = load i24* %conv_buff_val_78_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 490 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_78_V_26, i24* %conv_buff_val_77_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 491 [1/2] (2.32ns)   --->   "%conv_buff_val_79_V_26 = load i24* %conv_buff_val_79_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 492 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_79_V_26, i24* %conv_buff_val_78_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 493 [1/2] (2.32ns)   --->   "%conv_buff_val_80_V_26 = load i24* %conv_buff_val_80_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 494 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_80_V_26, i24* %conv_buff_val_79_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 495 [1/2] (2.32ns)   --->   "%conv_buff_val_81_V_26 = load i24* %conv_buff_val_81_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 496 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_81_V_26, i24* %conv_buff_val_80_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 497 [1/2] (2.32ns)   --->   "%conv_buff_val_82_V_26 = load i24* %conv_buff_val_82_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 498 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_82_V_26, i24* %conv_buff_val_81_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 499 [1/2] (2.32ns)   --->   "%conv_buff_val_83_V_26 = load i24* %conv_buff_val_83_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 500 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_83_V_26, i24* %conv_buff_val_82_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 501 [1/2] (2.32ns)   --->   "%conv_buff_val_84_V_26 = load i24* %conv_buff_val_84_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 502 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_84_V_26, i24* %conv_buff_val_83_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 503 [1/2] (2.32ns)   --->   "%conv_buff_val_85_V_26 = load i24* %conv_buff_val_85_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 504 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_85_V_26, i24* %conv_buff_val_84_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 505 [1/2] (2.32ns)   --->   "%conv_buff_val_86_V_26 = load i24* %conv_buff_val_86_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 506 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_86_V_26, i24* %conv_buff_val_85_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 507 [1/2] (2.32ns)   --->   "%conv_buff_val_87_V_26 = load i24* %conv_buff_val_87_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 508 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_87_V_26, i24* %conv_buff_val_86_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 509 [1/2] (2.32ns)   --->   "%conv_buff_val_88_V_26 = load i24* %conv_buff_val_88_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 510 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_88_V_26, i24* %conv_buff_val_87_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 511 [1/2] (2.32ns)   --->   "%conv_buff_val_89_V_26 = load i24* %conv_buff_val_89_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 512 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_89_V_26, i24* %conv_buff_val_88_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 513 [1/2] (2.32ns)   --->   "%conv_buff_val_90_V_26 = load i24* %conv_buff_val_90_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 514 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_90_V_26, i24* %conv_buff_val_89_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 515 [1/2] (2.32ns)   --->   "%conv_buff_val_91_V_26 = load i24* %conv_buff_val_91_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 516 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_91_V_26, i24* %conv_buff_val_90_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 517 [1/2] (2.32ns)   --->   "%conv_buff_val_92_V_26 = load i24* %conv_buff_val_92_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 518 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_92_V_26, i24* %conv_buff_val_91_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 519 [1/2] (2.32ns)   --->   "%conv_buff_val_93_V_26 = load i24* %conv_buff_val_93_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 520 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_93_V_26, i24* %conv_buff_val_92_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 521 [1/2] (2.32ns)   --->   "%conv_buff_val_94_V_26 = load i24* %conv_buff_val_94_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 522 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_94_V_26, i24* %conv_buff_val_93_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 523 [1/2] (2.32ns)   --->   "%conv_buff_val_95_V_26 = load i24* %conv_buff_val_95_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 524 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_95_V_26, i24* %conv_buff_val_94_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 525 [1/2] (2.32ns)   --->   "%conv_buff_val_96_V_26 = load i24* %conv_buff_val_96_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 526 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_96_V_26, i24* %conv_buff_val_95_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 527 [1/2] (2.32ns)   --->   "%conv_buff_val_97_V_26 = load i24* %conv_buff_val_97_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 528 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_97_V_26, i24* %conv_buff_val_96_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 529 [1/2] (2.32ns)   --->   "%conv_buff_val_98_V_26 = load i24* %conv_buff_val_98_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 530 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_98_V_26, i24* %conv_buff_val_97_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 531 [1/2] (2.32ns)   --->   "%conv_buff_val_99_V_26 = load i24* %conv_buff_val_99_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 532 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_99_V_26, i24* %conv_buff_val_98_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 533 [1/1] (2.32ns)   --->   "store i24 %tmp_V_861, i24* %conv_buff_val_99_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "br label %._crit_edge" [nnet_stream/solution1/nnet.cpp:34]
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "br label %1" [nnet_stream/solution1/nnet.cpp:27]

 <State 4> : 4.51ns
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ %indvar_flatten_next, %.loopexit100 ], [ 0, %.preheader104.preheader ]"
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ %i_1_mid2, %.loopexit100 ], [ 0, %.preheader104.preheader ]" [nnet_stream/solution1/nnet.cpp:39]
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_5, %.loopexit100 ], [ 0, %.preheader104.preheader ]"
ST_4 : Operation 539 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i_1, 1" [nnet_stream/solution1/nnet.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/1] (1.36ns)   --->   "%tmp_s = icmp ult i5 %i_4, -3" [nnet_stream/solution1/nnet.cpp:64]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 541 [1/1] (1.77ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -183"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 542 [1/1] (1.95ns)   --->   "%indvar_flatten_next = add i10 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %6, label %.preheader105.loopexit"
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 841, i64 841, i64 841)"
ST_4 : Operation 545 [1/1] (1.78ns)   --->   "%i_5_mid1 = add i5 %i_1, 2" [nnet_stream/solution1/nnet.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 546 [1/1] (1.36ns)   --->   "%tmp_mid1 = icmp ult i5 %i_5_mid1, -3" [nnet_stream/solution1/nnet.cpp:64]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %j, -3" [nnet_stream/solution1/nnet.cpp:39]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/1] (1.37ns)   --->   "%tmp_mid2 = select i1 %exitcond3, i1 %tmp_mid1, i1 %tmp_s" [nnet_stream/solution1/nnet.cpp:64]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 549 [1/1] (1.37ns)   --->   "%i_1_mid2 = select i1 %exitcond3, i5 %i_4, i5 %i_1" [nnet_stream/solution1/nnet.cpp:39]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 550 [1/1] (1.76ns)   --->   "br label %.preheader103" [nnet_stream/solution1/nnet.cpp:41]
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "ret void" [nnet_stream/solution1/nnet.cpp:73]

 <State 5> : 3.25ns
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%filter = phi i4 [ %filter_1, %.preheader102.preheader.0 ], [ 0, %.preheader105.loopexit ]"
ST_5 : Operation 553 [1/1] (1.30ns)   --->   "%exitcond9 = icmp eq i4 %filter, -8" [nnet_stream/solution1/nnet.cpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (1.73ns)   --->   "%filter_1 = add i4 %filter, 1" [nnet_stream/solution1/nnet.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %3, label %.preheader102.preheader.0" [nnet_stream/solution1/nnet.cpp:41]
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %filter to i64" [nnet_stream/solution1/nnet.cpp:48]
ST_5 : Operation 557 [1/1] (0.00ns)   --->   "%conv_layer1_weights_s = getelementptr [8 x i19]* @conv_layer1_weights_31, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_5 : Operation 558 [2/2] (3.25ns)   --->   "%conv_layer1_weights_1 = load i19* %conv_layer1_weights_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%conv_layer1_weights_2 = getelementptr [8 x i19]* @conv_layer1_weights_29, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_5 : Operation 560 [2/2] (3.25ns)   --->   "%conv_layer1_weights_3 = load i19* %conv_layer1_weights_2, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_5 : Operation 561 [1/1] (0.00ns)   --->   "%conv_layer1_weights_4 = getelementptr [8 x i19]* @conv_layer1_weights_27, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_5 : Operation 562 [2/2] (3.25ns)   --->   "%conv_layer1_weights_5 = load i19* %conv_layer1_weights_4, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>

 <State 6> : 3.25ns
ST_6 : Operation 563 [2/2] (2.32ns)   --->   "%conv_buff_val_0_V_l = load i24* %conv_buff_val_0_V_a, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_6 : Operation 564 [1/2] (3.25ns)   --->   "%conv_layer1_weights_1 = load i19* %conv_layer1_weights_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_6 : Operation 565 [2/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_27 = load i24* %conv_buff_val_1_V_a, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_6 : Operation 566 [1/2] (3.25ns)   --->   "%conv_layer1_weights_3 = load i19* %conv_layer1_weights_2, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_6 : Operation 567 [2/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_27 = load i24* %conv_buff_val_2_V_a, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_6 : Operation 568 [1/2] (3.25ns)   --->   "%conv_layer1_weights_5 = load i19* %conv_layer1_weights_4, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_6 : Operation 569 [1/1] (0.00ns)   --->   "%conv_layer1_weights_6 = getelementptr [8 x i19]* @conv_layer1_weights_25, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_6 : Operation 570 [2/2] (3.25ns)   --->   "%conv_layer1_weights_7 = load i19* %conv_layer1_weights_6, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_6 : Operation 571 [1/1] (0.00ns)   --->   "%conv_layer1_weights_8 = getelementptr [8 x i19]* @conv_layer1_weights_23, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_6 : Operation 572 [2/2] (3.25ns)   --->   "%conv_layer1_weights_9 = load i19* %conv_layer1_weights_8, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>

 <State 7> : 8.70ns
ST_7 : Operation 573 [1/2] (2.32ns)   --->   "%conv_buff_val_0_V_l = load i24* %conv_buff_val_0_V_a, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%OP1_V_0_0_cast_cast = sext i24 %conv_buff_val_0_V_l to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_7 : Operation 575 [1/1] (0.00ns)   --->   "%OP2_V_0_0_cast_cast = sext i19 %conv_layer1_weights_1 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_7 : Operation 576 [1/1] (6.38ns)   --->   "%p_Val2_1 = mul i43 %OP1_V_0_0_cast_cast, %OP2_V_0_0_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_37 = call i23 @_ssdm_op_PartSelect.i23.i43.i32.i32(i43 %p_Val2_1, i32 20, i32 42)" [nnet_stream/solution1/nnet.cpp:48]
ST_7 : Operation 578 [1/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_27 = load i24* %conv_buff_val_1_V_a, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_7 : Operation 579 [1/1] (0.00ns)   --->   "%OP1_V_0_1_cast_cast = sext i24 %conv_buff_val_1_V_l_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_7 : Operation 580 [1/1] (0.00ns)   --->   "%OP2_V_0_1_cast_cast = sext i19 %conv_layer1_weights_3 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_7 : Operation 581 [1/1] (6.38ns)   --->   "%p_Val2_24_0_1 = mul i43 %OP1_V_0_1_cast_cast, %OP2_V_0_1_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 582 [1/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_27 = load i24* %conv_buff_val_2_V_a, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_7 : Operation 583 [1/1] (0.00ns)   --->   "%OP1_V_0_2_cast_cast = sext i24 %conv_buff_val_2_V_l_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_7 : Operation 584 [1/1] (0.00ns)   --->   "%OP2_V_0_2_cast_cast = sext i19 %conv_layer1_weights_5 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_7 : Operation 585 [1/1] (6.38ns)   --->   "%p_Val2_24_0_2 = mul i43 %OP1_V_0_2_cast_cast, %OP2_V_0_2_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 586 [2/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_27 = load i24* %conv_buff_val_3_V_a, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_7 : Operation 587 [1/2] (3.25ns)   --->   "%conv_layer1_weights_7 = load i19* %conv_layer1_weights_6, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_7 : Operation 588 [2/2] (2.32ns)   --->   "%conv_buff_val_32_V_27 = load i24* %conv_buff_val_32_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_7 : Operation 589 [1/2] (3.25ns)   --->   "%conv_layer1_weights_9 = load i19* %conv_layer1_weights_8, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_7 : Operation 590 [1/1] (0.00ns)   --->   "%conv_layer1_weights_10 = getelementptr [8 x i19]* @conv_layer1_weights_21, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_7 : Operation 591 [2/2] (3.25ns)   --->   "%conv_layer1_weights_11 = load i19* %conv_layer1_weights_10, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_7 : Operation 592 [1/1] (0.00ns)   --->   "%conv_layer1_weights_12 = getelementptr [8 x i19]* @conv_layer1_weights_19, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_7 : Operation 593 [2/2] (3.25ns)   --->   "%conv_layer1_weights_13 = load i19* %conv_layer1_weights_12, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>

 <State 8> : 8.70ns
ST_8 : Operation 594 [1/1] (0.00ns)   --->   "%p_Val2_24_0_1_cast = sext i43 %p_Val2_24_0_1 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_699 = call i43 @_ssdm_op_BitConcatenate.i43.i23.i20(i23 %tmp_37, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_107_0_1 = sext i43 %tmp_699 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 597 [1/1] (2.96ns)   --->   "%p_Val2_25_0_1 = add i44 %p_Val2_24_0_1_cast, %tmp_107_0_1" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 598 [1/1] (0.00ns)   --->   "%p_Val2_24_0_2_cast = sext i43 %p_Val2_24_0_2 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_700 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_0_1, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_107_0_2 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_700, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 601 [1/1] (2.98ns)   --->   "%p_Val2_25_0_2 = add i44 %p_Val2_24_0_2_cast, %tmp_107_0_2" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 602 [1/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_27 = load i24* %conv_buff_val_3_V_a, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_8 : Operation 603 [1/1] (0.00ns)   --->   "%OP1_V_0_3_cast_cast = sext i24 %conv_buff_val_3_V_l_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 604 [1/1] (0.00ns)   --->   "%OP2_V_0_3_cast_cast = sext i19 %conv_layer1_weights_7 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 605 [1/1] (6.38ns)   --->   "%p_Val2_24_0_3 = mul i43 %OP1_V_0_3_cast_cast, %OP2_V_0_3_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_701 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_0_2, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 607 [1/2] (2.32ns)   --->   "%conv_buff_val_32_V_27 = load i24* %conv_buff_val_32_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_8 : Operation 608 [1/1] (0.00ns)   --->   "%OP1_V_1_0_cast_cast = sext i24 %conv_buff_val_32_V_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 609 [1/1] (0.00ns)   --->   "%OP2_V_1_0_cast_cast = sext i19 %conv_layer1_weights_9 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 610 [1/1] (6.38ns)   --->   "%p_Val2_24_1 = mul i43 %OP1_V_1_0_cast_cast, %OP2_V_1_0_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 611 [2/2] (2.32ns)   --->   "%conv_buff_val_33_V_27 = load i24* %conv_buff_val_33_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_8 : Operation 612 [1/2] (3.25ns)   --->   "%conv_layer1_weights_11 = load i19* %conv_layer1_weights_10, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_8 : Operation 613 [2/2] (2.32ns)   --->   "%conv_buff_val_34_V_27 = load i24* %conv_buff_val_34_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_8 : Operation 614 [1/2] (3.25ns)   --->   "%conv_layer1_weights_13 = load i19* %conv_layer1_weights_12, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_8 : Operation 615 [1/1] (0.00ns)   --->   "%conv_layer1_weights_14 = getelementptr [8 x i19]* @conv_layer1_weights_17, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 616 [2/2] (3.25ns)   --->   "%conv_layer1_weights_15 = load i19* %conv_layer1_weights_14, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_8 : Operation 617 [1/1] (0.00ns)   --->   "%conv_layer1_weights_16 = getelementptr [8 x i19]* @conv_layer1_weights_15, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_8 : Operation 618 [2/2] (3.25ns)   --->   "%conv_layer1_weights_17 = load i19* %conv_layer1_weights_16, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>

 <State 9> : 8.70ns
ST_9 : Operation 619 [1/1] (0.00ns)   --->   "%p_Val2_24_0_3_cast = sext i43 %p_Val2_24_0_3 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_9 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_107_0_3 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_701, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_9 : Operation 621 [1/1] (2.98ns)   --->   "%p_Val2_25_0_3 = add i44 %p_Val2_24_0_3_cast, %tmp_107_0_3" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 622 [1/1] (0.00ns)   --->   "%p_Val2_24_1_cast = sext i43 %p_Val2_24_1 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_9 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_702 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_0_3, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_9 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_107_1 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_702, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_9 : Operation 625 [1/1] (2.98ns)   --->   "%p_Val2_25_1 = add i44 %p_Val2_24_1_cast, %tmp_107_1" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 626 [1/2] (2.32ns)   --->   "%conv_buff_val_33_V_27 = load i24* %conv_buff_val_33_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_9 : Operation 627 [1/1] (0.00ns)   --->   "%OP1_V_1_1_cast_cast = sext i24 %conv_buff_val_33_V_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_9 : Operation 628 [1/1] (0.00ns)   --->   "%OP2_V_1_1_cast_cast = sext i19 %conv_layer1_weights_11 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_9 : Operation 629 [1/1] (6.38ns)   --->   "%p_Val2_24_1_1 = mul i43 %OP1_V_1_1_cast_cast, %OP2_V_1_1_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_703 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_1, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_9 : Operation 631 [1/2] (2.32ns)   --->   "%conv_buff_val_34_V_27 = load i24* %conv_buff_val_34_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_9 : Operation 632 [1/1] (0.00ns)   --->   "%OP1_V_1_2_cast_cast = sext i24 %conv_buff_val_34_V_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_9 : Operation 633 [1/1] (0.00ns)   --->   "%OP2_V_1_2_cast_cast = sext i19 %conv_layer1_weights_13 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_9 : Operation 634 [1/1] (6.38ns)   --->   "%p_Val2_24_1_2 = mul i43 %OP1_V_1_2_cast_cast, %OP2_V_1_2_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 635 [2/2] (2.32ns)   --->   "%conv_buff_val_35_V_27 = load i24* %conv_buff_val_35_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_9 : Operation 636 [1/2] (3.25ns)   --->   "%conv_layer1_weights_15 = load i19* %conv_layer1_weights_14, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_9 : Operation 637 [2/2] (2.32ns)   --->   "%conv_buff_val_64_V_27 = load i24* %conv_buff_val_64_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_9 : Operation 638 [1/2] (3.25ns)   --->   "%conv_layer1_weights_17 = load i19* %conv_layer1_weights_16, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_9 : Operation 639 [1/1] (0.00ns)   --->   "%conv_layer1_weights_18 = getelementptr [8 x i19]* @conv_layer1_weights_13, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_9 : Operation 640 [2/2] (3.25ns)   --->   "%conv_layer1_weights_19 = load i19* %conv_layer1_weights_18, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_9 : Operation 641 [1/1] (0.00ns)   --->   "%conv_layer1_weights_20 = getelementptr [8 x i19]* @conv_layer1_weights_11, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_9 : Operation 642 [2/2] (3.25ns)   --->   "%conv_layer1_weights_21 = load i19* %conv_layer1_weights_20, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>

 <State 10> : 8.70ns
ST_10 : Operation 643 [1/1] (0.00ns)   --->   "%p_Val2_24_1_1_cast = sext i43 %p_Val2_24_1_1 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_10 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_107_1_1 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_703, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_10 : Operation 645 [1/1] (2.98ns)   --->   "%p_Val2_25_1_1 = add i44 %p_Val2_24_1_1_cast, %tmp_107_1_1" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 646 [1/1] (0.00ns)   --->   "%p_Val2_24_1_2_cast = sext i43 %p_Val2_24_1_2 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_10 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_704 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_1_1, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_10 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_107_1_2 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_704, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_10 : Operation 649 [1/1] (2.98ns)   --->   "%p_Val2_25_1_2 = add i44 %p_Val2_24_1_2_cast, %tmp_107_1_2" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 650 [1/2] (2.32ns)   --->   "%conv_buff_val_35_V_27 = load i24* %conv_buff_val_35_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_10 : Operation 651 [1/1] (0.00ns)   --->   "%OP1_V_1_3_cast_cast = sext i24 %conv_buff_val_35_V_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_10 : Operation 652 [1/1] (0.00ns)   --->   "%OP2_V_1_3_cast_cast = sext i19 %conv_layer1_weights_15 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_10 : Operation 653 [1/1] (6.38ns)   --->   "%p_Val2_24_1_3 = mul i43 %OP1_V_1_3_cast_cast, %OP2_V_1_3_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_705 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_1_2, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_10 : Operation 655 [1/2] (2.32ns)   --->   "%conv_buff_val_64_V_27 = load i24* %conv_buff_val_64_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_10 : Operation 656 [1/1] (0.00ns)   --->   "%OP1_V_2_0_cast_cast = sext i24 %conv_buff_val_64_V_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_10 : Operation 657 [1/1] (0.00ns)   --->   "%OP2_V_2_0_cast_cast = sext i19 %conv_layer1_weights_17 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_10 : Operation 658 [1/1] (6.38ns)   --->   "%p_Val2_24_2 = mul i43 %OP1_V_2_0_cast_cast, %OP2_V_2_0_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 659 [2/2] (2.32ns)   --->   "%conv_buff_val_65_V_27 = load i24* %conv_buff_val_65_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_10 : Operation 660 [1/2] (3.25ns)   --->   "%conv_layer1_weights_19 = load i19* %conv_layer1_weights_18, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_10 : Operation 661 [2/2] (2.32ns)   --->   "%conv_buff_val_66_V_27 = load i24* %conv_buff_val_66_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_10 : Operation 662 [1/2] (3.25ns)   --->   "%conv_layer1_weights_21 = load i19* %conv_layer1_weights_20, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_10 : Operation 663 [1/1] (0.00ns)   --->   "%conv_layer1_weights_22 = getelementptr [8 x i19]* @conv_layer1_weights_9, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_10 : Operation 664 [2/2] (3.25ns)   --->   "%conv_layer1_weights_23 = load i19* %conv_layer1_weights_22, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_10 : Operation 665 [1/1] (0.00ns)   --->   "%conv_layer1_weights_24 = getelementptr [8 x i19]* @conv_layer1_weights_7, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_10 : Operation 666 [2/2] (3.25ns)   --->   "%conv_layer1_weights_25 = load i19* %conv_layer1_weights_24, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>

 <State 11> : 8.70ns
ST_11 : Operation 667 [1/1] (0.00ns)   --->   "%p_Val2_24_1_3_cast = sext i43 %p_Val2_24_1_3 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_107_1_3 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_705, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 669 [1/1] (2.98ns)   --->   "%p_Val2_25_1_3 = add i44 %p_Val2_24_1_3_cast, %tmp_107_1_3" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 670 [1/1] (0.00ns)   --->   "%p_Val2_24_2_cast = sext i43 %p_Val2_24_2 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_706 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_1_3, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_107_2 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_706, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 673 [1/1] (2.98ns)   --->   "%p_Val2_25_2 = add i44 %p_Val2_24_2_cast, %tmp_107_2" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 674 [1/2] (2.32ns)   --->   "%conv_buff_val_65_V_27 = load i24* %conv_buff_val_65_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_11 : Operation 675 [1/1] (0.00ns)   --->   "%OP1_V_2_1_cast_cast = sext i24 %conv_buff_val_65_V_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 676 [1/1] (0.00ns)   --->   "%OP2_V_2_1_cast_cast = sext i19 %conv_layer1_weights_19 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 677 [1/1] (6.38ns)   --->   "%p_Val2_24_2_1 = mul i43 %OP1_V_2_1_cast_cast, %OP2_V_2_1_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_707 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_2, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 679 [1/2] (2.32ns)   --->   "%conv_buff_val_66_V_27 = load i24* %conv_buff_val_66_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_11 : Operation 680 [1/1] (0.00ns)   --->   "%OP1_V_2_2_cast_cast = sext i24 %conv_buff_val_66_V_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 681 [1/1] (0.00ns)   --->   "%OP2_V_2_2_cast_cast = sext i19 %conv_layer1_weights_21 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 682 [1/1] (6.38ns)   --->   "%p_Val2_24_2_2 = mul i43 %OP1_V_2_2_cast_cast, %OP2_V_2_2_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 683 [2/2] (2.32ns)   --->   "%conv_buff_val_67_V_27 = load i24* %conv_buff_val_67_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_11 : Operation 684 [1/2] (3.25ns)   --->   "%conv_layer1_weights_23 = load i19* %conv_layer1_weights_22, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_11 : Operation 685 [2/2] (2.32ns)   --->   "%conv_buff_val_96_V_27 = load i24* %conv_buff_val_96_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_11 : Operation 686 [1/2] (3.25ns)   --->   "%conv_layer1_weights_25 = load i19* %conv_layer1_weights_24, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_11 : Operation 687 [1/1] (0.00ns)   --->   "%conv_layer1_weights_26 = getelementptr [8 x i19]* @conv_layer1_weights_5, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 688 [2/2] (3.25ns)   --->   "%conv_layer1_weights_27 = load i19* %conv_layer1_weights_26, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_11 : Operation 689 [1/1] (0.00ns)   --->   "%conv_layer1_weights_28 = getelementptr [8 x i19]* @conv_layer1_weights_3, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 690 [2/2] (3.25ns)   --->   "%conv_layer1_weights_29 = load i19* %conv_layer1_weights_28, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_11 : Operation 691 [1/1] (0.00ns)   --->   "%conv_layer1_weights_30 = getelementptr [8 x i19]* @conv_layer1_weights_1, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:48]
ST_11 : Operation 692 [2/2] (3.25ns)   --->   "%conv_layer1_weights_31 = load i19* %conv_layer1_weights_30, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_11 : Operation 693 [1/1] (0.00ns)   --->   "%conv_layer1_bias_V_a = getelementptr [8 x i21]* @conv_layer1_bias_V, i64 0, i64 %tmp_3" [nnet_stream/solution1/nnet.cpp:49]
ST_11 : Operation 694 [2/2] (3.25ns)   --->   "%p_Val2_s = load i21* %conv_layer1_bias_V_a, align 4" [nnet_stream/solution1/nnet.cpp:49]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>

 <State 12> : 8.70ns
ST_12 : Operation 695 [1/1] (0.00ns)   --->   "%p_Val2_24_2_1_cast = sext i43 %p_Val2_24_2_1 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_12 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_107_2_1 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_707, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_12 : Operation 697 [1/1] (2.98ns)   --->   "%p_Val2_25_2_1 = add i44 %p_Val2_24_2_1_cast, %tmp_107_2_1" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 698 [1/1] (0.00ns)   --->   "%p_Val2_24_2_2_cast = sext i43 %p_Val2_24_2_2 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_12 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_708 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_2_1, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_12 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_107_2_2 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_708, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_12 : Operation 701 [1/1] (2.98ns)   --->   "%p_Val2_25_2_2 = add i44 %p_Val2_24_2_2_cast, %tmp_107_2_2" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 702 [1/2] (2.32ns)   --->   "%conv_buff_val_67_V_27 = load i24* %conv_buff_val_67_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_12 : Operation 703 [1/1] (0.00ns)   --->   "%OP1_V_2_3_cast_cast = sext i24 %conv_buff_val_67_V_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_12 : Operation 704 [1/1] (0.00ns)   --->   "%OP2_V_2_3_cast_cast = sext i19 %conv_layer1_weights_23 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_12 : Operation 705 [1/1] (6.38ns)   --->   "%p_Val2_24_2_3 = mul i43 %OP1_V_2_3_cast_cast, %OP2_V_2_3_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_709 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_2_2, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_12 : Operation 707 [1/2] (2.32ns)   --->   "%conv_buff_val_96_V_27 = load i24* %conv_buff_val_96_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_12 : Operation 708 [1/1] (0.00ns)   --->   "%OP1_V_3_0_cast_cast = sext i24 %conv_buff_val_96_V_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_12 : Operation 709 [1/1] (0.00ns)   --->   "%OP2_V_3_0_cast_cast = sext i19 %conv_layer1_weights_25 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_12 : Operation 710 [1/1] (6.38ns)   --->   "%p_Val2_24_3 = mul i43 %OP1_V_3_0_cast_cast, %OP2_V_3_0_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 711 [2/2] (2.32ns)   --->   "%conv_buff_val_97_V_27 = load i24* %conv_buff_val_97_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_12 : Operation 712 [1/2] (3.25ns)   --->   "%conv_layer1_weights_27 = load i19* %conv_layer1_weights_26, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_12 : Operation 713 [2/2] (2.32ns)   --->   "%conv_buff_val_98_V_27 = load i24* %conv_buff_val_98_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_12 : Operation 714 [1/2] (3.25ns)   --->   "%conv_layer1_weights_29 = load i19* %conv_layer1_weights_28, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_12 : Operation 715 [1/2] (3.25ns)   --->   "%conv_layer1_weights_31 = load i19* %conv_layer1_weights_30, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>
ST_12 : Operation 716 [1/2] (3.25ns)   --->   "%p_Val2_s = load i21* %conv_layer1_bias_V_a, align 4" [nnet_stream/solution1/nnet.cpp:49]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 8> <ROM>

 <State 13> : 8.70ns
ST_13 : Operation 717 [1/1] (0.00ns)   --->   "%p_Val2_24_2_3_cast = sext i43 %p_Val2_24_2_3 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_13 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_107_2_3 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_709, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_13 : Operation 719 [1/1] (2.98ns)   --->   "%p_Val2_25_2_3 = add i44 %p_Val2_24_2_3_cast, %tmp_107_2_3" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 720 [1/1] (0.00ns)   --->   "%p_Val2_24_3_cast = sext i43 %p_Val2_24_3 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_13 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_710 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_2_3, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_13 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_107_3 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_710, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_13 : Operation 723 [1/1] (2.98ns)   --->   "%p_Val2_25_3 = add i44 %p_Val2_24_3_cast, %tmp_107_3" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 724 [1/2] (2.32ns)   --->   "%conv_buff_val_97_V_27 = load i24* %conv_buff_val_97_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_13 : Operation 725 [1/1] (0.00ns)   --->   "%OP1_V_3_1_cast_cast = sext i24 %conv_buff_val_97_V_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_13 : Operation 726 [1/1] (0.00ns)   --->   "%OP2_V_3_1_cast_cast = sext i19 %conv_layer1_weights_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_13 : Operation 727 [1/1] (6.38ns)   --->   "%p_Val2_24_3_1 = mul i43 %OP1_V_3_1_cast_cast, %OP2_V_3_1_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_711 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_3, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_13 : Operation 729 [1/2] (2.32ns)   --->   "%conv_buff_val_98_V_27 = load i24* %conv_buff_val_98_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_13 : Operation 730 [1/1] (0.00ns)   --->   "%OP1_V_3_2_cast_cast = sext i24 %conv_buff_val_98_V_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_13 : Operation 731 [1/1] (0.00ns)   --->   "%OP2_V_3_2_cast_cast = sext i19 %conv_layer1_weights_29 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_13 : Operation 732 [1/1] (6.38ns)   --->   "%p_Val2_24_3_2 = mul i43 %OP1_V_3_2_cast_cast, %OP2_V_3_2_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 733 [2/2] (2.32ns)   --->   "%conv_buff_val_99_V_27 = load i24* %conv_buff_val_99_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>

 <State 14> : 8.70ns
ST_14 : Operation 734 [1/1] (0.00ns)   --->   "%p_Val2_24_3_1_cast = sext i43 %p_Val2_24_3_1 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_14 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_107_3_1 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_711, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_14 : Operation 736 [1/1] (2.98ns)   --->   "%p_Val2_25_3_1 = add i44 %p_Val2_24_3_1_cast, %tmp_107_3_1" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 737 [1/1] (0.00ns)   --->   "%p_Val2_24_3_2_cast = sext i43 %p_Val2_24_3_2 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_14 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_712 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_3_1, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_14 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_107_3_2 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_712, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_14 : Operation 740 [1/1] (2.98ns)   --->   "%p_Val2_25_3_2 = add i44 %p_Val2_24_3_2_cast, %tmp_107_3_2" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 741 [1/2] (2.32ns)   --->   "%conv_buff_val_99_V_27 = load i24* %conv_buff_val_99_V_s, align 4" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_14 : Operation 742 [1/1] (0.00ns)   --->   "%OP1_V_3_3_cast_cast = sext i24 %conv_buff_val_99_V_27 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_14 : Operation 743 [1/1] (0.00ns)   --->   "%OP2_V_3_3_cast_cast = sext i19 %conv_layer1_weights_31 to i43" [nnet_stream/solution1/nnet.cpp:48]
ST_14 : Operation 744 [1/1] (6.38ns)   --->   "%p_Val2_24_3_3 = mul i43 %OP1_V_3_3_cast_cast, %OP2_V_3_3_cast_cast" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_713 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_3_2, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]

 <State 15> : 7.76ns
ST_15 : Operation 746 [1/1] (0.00ns)   --->   "%p_Val2_24_3_3_cast = sext i43 %p_Val2_24_3_3 to i44" [nnet_stream/solution1/nnet.cpp:48]
ST_15 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_107_3_3 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_713, i20 0)" [nnet_stream/solution1/nnet.cpp:48]
ST_15 : Operation 748 [1/1] (2.98ns)   --->   "%p_Val2_25_3_3 = add i44 %p_Val2_24_3_3_cast, %tmp_107_3_3" [nnet_stream/solution1/nnet.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 749 [1/1] (0.00ns)   --->   "%sum_V_3_3 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_25_3_3, i32 20, i32 43)" [nnet_stream/solution1/nnet.cpp:48]
ST_15 : Operation 750 [1/1] (0.00ns)   --->   "%p_Val2_cast = sext i21 %p_Val2_s to i24" [nnet_stream/solution1/nnet.cpp:49]
ST_15 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_38 = sext i21 %p_Val2_s to i23" [nnet_stream/solution1/nnet.cpp:49]
ST_15 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_39 = call i23 @_ssdm_op_PartSelect.i23.i44.i32.i32(i44 %p_Val2_25_3_3, i32 20, i32 42)" [nnet_stream/solution1/nnet.cpp:48]
ST_15 : Operation 753 [1/1] (2.31ns)   --->   "%p_Val2_s_104 = add i24 %sum_V_3_3, %p_Val2_cast" [nnet_stream/solution1/nnet.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 754 [1/1] (2.28ns)   --->   "%p_Val2_cast_105 = add i23 %tmp_39, %tmp_38" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 755 [1/1] (2.45ns)   --->   "%tmp_i = icmp sgt i24 %p_Val2_s_104, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:49]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 5.00ns
ST_16 : Operation 756 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"
ST_16 : Operation 757 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str) nounwind" [nnet_stream/solution1/nnet.cpp:42]
ST_16 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str)" [nnet_stream/solution1/nnet.cpp:42]
ST_16 : Operation 759 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [nnet_stream/solution1/nnet.cpp:43]
ST_16 : Operation 760 [1/1] (1.37ns)   --->   "%tmp_V = select i1 %tmp_i, i23 %p_Val2_cast_105, i23 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:49]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_V_17 = zext i23 %tmp_V to i24" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:49]
ST_16 : Operation 762 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_17)" [nnet_stream/solution1/nnet.cpp:49]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_16 : Operation 763 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str, i32 %tmp_12)" [nnet_stream/solution1/nnet.cpp:50]
ST_16 : Operation 764 [1/1] (0.00ns)   --->   "br label %.preheader103" [nnet_stream/solution1/nnet.cpp:41]

 <State 17> : 5.45ns
ST_17 : Operation 765 [1/1] (1.78ns)   --->   "%j_op = add i5 %j, 1" [nnet_stream/solution1/nnet.cpp:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 766 [1/1] (1.37ns)   --->   "%j_5 = select i1 %exitcond3, i5 1, i5 %j_op" [nnet_stream/solution1/nnet.cpp:53]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 767 [1/1] (1.36ns)   --->   "%tmp_2 = icmp ult i5 %j_5, -3" [nnet_stream/solution1/nnet.cpp:53]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 768 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader99.0, label %4" [nnet_stream/solution1/nnet.cpp:53]
ST_17 : Operation 769 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2, label %.preheader.preheader, label %.loopexit" [nnet_stream/solution1/nnet.cpp:64]
ST_17 : Operation 770 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet_stream/solution1/nnet.cpp:65]
ST_17 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i24P(i24* %in_V_V, i32 1)" [nnet_stream/solution1/nnet.cpp:56]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_17 : Operation 772 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %.preheader.i.i114.0.0, label %._crit_edge106.0" [nnet_stream/solution1/nnet.cpp:56]
ST_17 : Operation 773 [2/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_29 = load i24* %conv_buff_val_1_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 774 [2/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_29 = load i24* %conv_buff_val_2_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 775 [2/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_29 = load i24* %conv_buff_val_3_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 776 [2/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_28 = load i24* %conv_buff_val_4_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 777 [2/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_28 = load i24* %conv_buff_val_5_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 778 [2/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_28 = load i24* %conv_buff_val_6_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 779 [2/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_28 = load i24* %conv_buff_val_7_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 780 [2/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_28 = load i24* %conv_buff_val_8_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 781 [2/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_28 = load i24* %conv_buff_val_9_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 782 [2/2] (2.32ns)   --->   "%conv_buff_val_10_V_30 = load i24* %conv_buff_val_10_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 783 [2/2] (2.32ns)   --->   "%conv_buff_val_11_V_30 = load i24* %conv_buff_val_11_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 784 [2/2] (2.32ns)   --->   "%conv_buff_val_12_V_30 = load i24* %conv_buff_val_12_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 785 [2/2] (2.32ns)   --->   "%conv_buff_val_13_V_30 = load i24* %conv_buff_val_13_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 786 [2/2] (2.32ns)   --->   "%conv_buff_val_14_V_30 = load i24* %conv_buff_val_14_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 787 [2/2] (2.32ns)   --->   "%conv_buff_val_15_V_30 = load i24* %conv_buff_val_15_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 788 [2/2] (2.32ns)   --->   "%conv_buff_val_16_V_28 = load i24* %conv_buff_val_16_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 789 [2/2] (2.32ns)   --->   "%conv_buff_val_17_V_28 = load i24* %conv_buff_val_17_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 790 [2/2] (2.32ns)   --->   "%conv_buff_val_18_V_28 = load i24* %conv_buff_val_18_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 791 [2/2] (2.32ns)   --->   "%conv_buff_val_19_V_28 = load i24* %conv_buff_val_19_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 792 [2/2] (2.32ns)   --->   "%conv_buff_val_20_V_28 = load i24* %conv_buff_val_20_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 793 [2/2] (2.32ns)   --->   "%conv_buff_val_21_V_28 = load i24* %conv_buff_val_21_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 794 [2/2] (2.32ns)   --->   "%conv_buff_val_22_V_28 = load i24* %conv_buff_val_22_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 795 [2/2] (2.32ns)   --->   "%conv_buff_val_23_V_28 = load i24* %conv_buff_val_23_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 796 [2/2] (2.32ns)   --->   "%conv_buff_val_24_V_28 = load i24* %conv_buff_val_24_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 797 [2/2] (2.32ns)   --->   "%conv_buff_val_25_V_28 = load i24* %conv_buff_val_25_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 798 [2/2] (2.32ns)   --->   "%conv_buff_val_26_V_28 = load i24* %conv_buff_val_26_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 799 [2/2] (2.32ns)   --->   "%conv_buff_val_27_V_28 = load i24* %conv_buff_val_27_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 800 [2/2] (2.32ns)   --->   "%conv_buff_val_28_V_28 = load i24* %conv_buff_val_28_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 801 [2/2] (2.32ns)   --->   "%conv_buff_val_29_V_28 = load i24* %conv_buff_val_29_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 802 [2/2] (2.32ns)   --->   "%conv_buff_val_30_V_28 = load i24* %conv_buff_val_30_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 803 [2/2] (2.32ns)   --->   "%conv_buff_val_31_V_28 = load i24* %conv_buff_val_31_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 804 [2/2] (2.32ns)   --->   "%conv_buff_val_32_V_29 = load i24* %conv_buff_val_32_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 805 [2/2] (2.32ns)   --->   "%conv_buff_val_33_V_29 = load i24* %conv_buff_val_33_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 806 [2/2] (2.32ns)   --->   "%conv_buff_val_34_V_29 = load i24* %conv_buff_val_34_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 807 [2/2] (2.32ns)   --->   "%conv_buff_val_35_V_29 = load i24* %conv_buff_val_35_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 808 [2/2] (2.32ns)   --->   "%conv_buff_val_36_V_28 = load i24* %conv_buff_val_36_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 809 [2/2] (2.32ns)   --->   "%conv_buff_val_37_V_28 = load i24* %conv_buff_val_37_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 810 [2/2] (2.32ns)   --->   "%conv_buff_val_38_V_28 = load i24* %conv_buff_val_38_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 811 [2/2] (2.32ns)   --->   "%conv_buff_val_39_V_28 = load i24* %conv_buff_val_39_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 812 [2/2] (2.32ns)   --->   "%conv_buff_val_40_V_28 = load i24* %conv_buff_val_40_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 813 [2/2] (2.32ns)   --->   "%conv_buff_val_41_V_28 = load i24* %conv_buff_val_41_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 814 [2/2] (2.32ns)   --->   "%conv_buff_val_42_V_28 = load i24* %conv_buff_val_42_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 815 [2/2] (2.32ns)   --->   "%conv_buff_val_43_V_28 = load i24* %conv_buff_val_43_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 816 [2/2] (2.32ns)   --->   "%conv_buff_val_44_V_28 = load i24* %conv_buff_val_44_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 817 [2/2] (2.32ns)   --->   "%conv_buff_val_45_V_28 = load i24* %conv_buff_val_45_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 818 [2/2] (2.32ns)   --->   "%conv_buff_val_46_V_28 = load i24* %conv_buff_val_46_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 819 [2/2] (2.32ns)   --->   "%conv_buff_val_47_V_28 = load i24* %conv_buff_val_47_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 820 [2/2] (2.32ns)   --->   "%conv_buff_val_48_V_28 = load i24* %conv_buff_val_48_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 821 [2/2] (2.32ns)   --->   "%conv_buff_val_49_V_28 = load i24* %conv_buff_val_49_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 822 [2/2] (2.32ns)   --->   "%conv_buff_val_50_V_28 = load i24* %conv_buff_val_50_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 823 [2/2] (2.32ns)   --->   "%conv_buff_val_51_V_28 = load i24* %conv_buff_val_51_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 824 [2/2] (2.32ns)   --->   "%conv_buff_val_52_V_28 = load i24* %conv_buff_val_52_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 825 [2/2] (2.32ns)   --->   "%conv_buff_val_53_V_28 = load i24* %conv_buff_val_53_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 826 [2/2] (2.32ns)   --->   "%conv_buff_val_54_V_28 = load i24* %conv_buff_val_54_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 827 [2/2] (2.32ns)   --->   "%conv_buff_val_55_V_28 = load i24* %conv_buff_val_55_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 828 [2/2] (2.32ns)   --->   "%conv_buff_val_56_V_28 = load i24* %conv_buff_val_56_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 829 [2/2] (2.32ns)   --->   "%conv_buff_val_57_V_28 = load i24* %conv_buff_val_57_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 830 [2/2] (2.32ns)   --->   "%conv_buff_val_58_V_28 = load i24* %conv_buff_val_58_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 831 [2/2] (2.32ns)   --->   "%conv_buff_val_59_V_28 = load i24* %conv_buff_val_59_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 832 [2/2] (2.32ns)   --->   "%conv_buff_val_60_V_28 = load i24* %conv_buff_val_60_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 833 [2/2] (2.32ns)   --->   "%conv_buff_val_61_V_28 = load i24* %conv_buff_val_61_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 834 [2/2] (2.32ns)   --->   "%conv_buff_val_62_V_28 = load i24* %conv_buff_val_62_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 835 [2/2] (2.32ns)   --->   "%conv_buff_val_63_V_28 = load i24* %conv_buff_val_63_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 836 [2/2] (2.32ns)   --->   "%conv_buff_val_64_V_29 = load i24* %conv_buff_val_64_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 837 [2/2] (2.32ns)   --->   "%conv_buff_val_65_V_29 = load i24* %conv_buff_val_65_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 838 [2/2] (2.32ns)   --->   "%conv_buff_val_66_V_29 = load i24* %conv_buff_val_66_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 839 [2/2] (2.32ns)   --->   "%conv_buff_val_67_V_29 = load i24* %conv_buff_val_67_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 840 [2/2] (2.32ns)   --->   "%conv_buff_val_68_V_28 = load i24* %conv_buff_val_68_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 841 [2/2] (2.32ns)   --->   "%conv_buff_val_69_V_28 = load i24* %conv_buff_val_69_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 842 [2/2] (2.32ns)   --->   "%conv_buff_val_70_V_28 = load i24* %conv_buff_val_70_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 843 [2/2] (2.32ns)   --->   "%conv_buff_val_71_V_28 = load i24* %conv_buff_val_71_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 844 [2/2] (2.32ns)   --->   "%conv_buff_val_72_V_28 = load i24* %conv_buff_val_72_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 845 [2/2] (2.32ns)   --->   "%conv_buff_val_73_V_28 = load i24* %conv_buff_val_73_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 846 [2/2] (2.32ns)   --->   "%conv_buff_val_74_V_28 = load i24* %conv_buff_val_74_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 847 [2/2] (2.32ns)   --->   "%conv_buff_val_75_V_28 = load i24* %conv_buff_val_75_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 848 [2/2] (2.32ns)   --->   "%conv_buff_val_76_V_28 = load i24* %conv_buff_val_76_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 849 [2/2] (2.32ns)   --->   "%conv_buff_val_77_V_28 = load i24* %conv_buff_val_77_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 850 [2/2] (2.32ns)   --->   "%conv_buff_val_78_V_28 = load i24* %conv_buff_val_78_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 851 [2/2] (2.32ns)   --->   "%conv_buff_val_79_V_28 = load i24* %conv_buff_val_79_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 852 [2/2] (2.32ns)   --->   "%conv_buff_val_80_V_28 = load i24* %conv_buff_val_80_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 853 [2/2] (2.32ns)   --->   "%conv_buff_val_81_V_28 = load i24* %conv_buff_val_81_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 854 [2/2] (2.32ns)   --->   "%conv_buff_val_82_V_28 = load i24* %conv_buff_val_82_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 855 [2/2] (2.32ns)   --->   "%conv_buff_val_83_V_28 = load i24* %conv_buff_val_83_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 856 [2/2] (2.32ns)   --->   "%conv_buff_val_84_V_28 = load i24* %conv_buff_val_84_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 857 [2/2] (2.32ns)   --->   "%conv_buff_val_85_V_28 = load i24* %conv_buff_val_85_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 858 [2/2] (2.32ns)   --->   "%conv_buff_val_86_V_28 = load i24* %conv_buff_val_86_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 859 [2/2] (2.32ns)   --->   "%conv_buff_val_87_V_28 = load i24* %conv_buff_val_87_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 860 [2/2] (2.32ns)   --->   "%conv_buff_val_88_V_28 = load i24* %conv_buff_val_88_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 861 [2/2] (2.32ns)   --->   "%conv_buff_val_89_V_28 = load i24* %conv_buff_val_89_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 862 [2/2] (2.32ns)   --->   "%conv_buff_val_90_V_28 = load i24* %conv_buff_val_90_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 863 [2/2] (2.32ns)   --->   "%conv_buff_val_91_V_28 = load i24* %conv_buff_val_91_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 864 [2/2] (2.32ns)   --->   "%conv_buff_val_92_V_28 = load i24* %conv_buff_val_92_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 865 [2/2] (2.32ns)   --->   "%conv_buff_val_93_V_28 = load i24* %conv_buff_val_93_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 866 [2/2] (2.32ns)   --->   "%conv_buff_val_94_V_28 = load i24* %conv_buff_val_94_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 867 [2/2] (2.32ns)   --->   "%conv_buff_val_95_V_28 = load i24* %conv_buff_val_95_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 868 [2/2] (2.32ns)   --->   "%conv_buff_val_96_V_29 = load i24* %conv_buff_val_96_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 869 [2/2] (2.32ns)   --->   "%conv_buff_val_97_V_29 = load i24* %conv_buff_val_97_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 870 [2/2] (2.32ns)   --->   "%conv_buff_val_98_V_29 = load i24* %conv_buff_val_98_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_17 : Operation 871 [2/2] (2.32ns)   --->   "%conv_buff_val_99_V_29 = load i24* %conv_buff_val_99_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>

 <State 18> : 2.32ns
ST_18 : Operation 872 [1/1] (0.00ns)   --->   "%p1 = phi i3 [ %p, %._crit_edge108 ], [ 0, %.preheader.preheader ]"
ST_18 : Operation 873 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %p1, -4" [nnet_stream/solution1/nnet.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 874 [1/1] (1.65ns)   --->   "%p = add i3 %p1, 1" [nnet_stream/solution1/nnet.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 875 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %5" [nnet_stream/solution1/nnet.cpp:65]
ST_18 : Operation 876 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_18 : Operation 877 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str15) nounwind" [nnet_stream/solution1/nnet.cpp:66]
ST_18 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str15)" [nnet_stream/solution1/nnet.cpp:66]
ST_18 : Operation 879 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [nnet_stream/solution1/nnet.cpp:67]
ST_18 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i24P(i24* %in_V_V, i32 1)" [nnet_stream/solution1/nnet.cpp:66]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_18 : Operation 881 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader.i.i119.0, label %._crit_edge108" [nnet_stream/solution1/nnet.cpp:66]
ST_18 : Operation 882 [2/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_28 = load i24* %conv_buff_val_1_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 883 [2/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_28 = load i24* %conv_buff_val_2_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 884 [2/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_28 = load i24* %conv_buff_val_3_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 885 [2/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_27 = load i24* %conv_buff_val_4_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 886 [2/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_27 = load i24* %conv_buff_val_5_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 887 [2/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_27 = load i24* %conv_buff_val_6_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 888 [2/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_27 = load i24* %conv_buff_val_7_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 889 [2/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_27 = load i24* %conv_buff_val_8_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 890 [2/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_27 = load i24* %conv_buff_val_9_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 891 [2/2] (2.32ns)   --->   "%conv_buff_val_10_V_29 = load i24* %conv_buff_val_10_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 892 [2/2] (2.32ns)   --->   "%conv_buff_val_11_V_29 = load i24* %conv_buff_val_11_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 893 [2/2] (2.32ns)   --->   "%conv_buff_val_12_V_29 = load i24* %conv_buff_val_12_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 894 [2/2] (2.32ns)   --->   "%conv_buff_val_13_V_29 = load i24* %conv_buff_val_13_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 895 [2/2] (2.32ns)   --->   "%conv_buff_val_14_V_29 = load i24* %conv_buff_val_14_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 896 [2/2] (2.32ns)   --->   "%conv_buff_val_15_V_29 = load i24* %conv_buff_val_15_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 897 [2/2] (2.32ns)   --->   "%conv_buff_val_16_V_27 = load i24* %conv_buff_val_16_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 898 [2/2] (2.32ns)   --->   "%conv_buff_val_17_V_27 = load i24* %conv_buff_val_17_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 899 [2/2] (2.32ns)   --->   "%conv_buff_val_18_V_27 = load i24* %conv_buff_val_18_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 900 [2/2] (2.32ns)   --->   "%conv_buff_val_19_V_27 = load i24* %conv_buff_val_19_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 901 [2/2] (2.32ns)   --->   "%conv_buff_val_20_V_27 = load i24* %conv_buff_val_20_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 902 [2/2] (2.32ns)   --->   "%conv_buff_val_21_V_27 = load i24* %conv_buff_val_21_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 903 [2/2] (2.32ns)   --->   "%conv_buff_val_22_V_27 = load i24* %conv_buff_val_22_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 904 [2/2] (2.32ns)   --->   "%conv_buff_val_23_V_27 = load i24* %conv_buff_val_23_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 905 [2/2] (2.32ns)   --->   "%conv_buff_val_24_V_27 = load i24* %conv_buff_val_24_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 906 [2/2] (2.32ns)   --->   "%conv_buff_val_25_V_27 = load i24* %conv_buff_val_25_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 907 [2/2] (2.32ns)   --->   "%conv_buff_val_26_V_27 = load i24* %conv_buff_val_26_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 908 [2/2] (2.32ns)   --->   "%conv_buff_val_27_V_27 = load i24* %conv_buff_val_27_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 909 [2/2] (2.32ns)   --->   "%conv_buff_val_28_V_27 = load i24* %conv_buff_val_28_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 910 [2/2] (2.32ns)   --->   "%conv_buff_val_29_V_27 = load i24* %conv_buff_val_29_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 911 [2/2] (2.32ns)   --->   "%conv_buff_val_30_V_27 = load i24* %conv_buff_val_30_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 912 [2/2] (2.32ns)   --->   "%conv_buff_val_31_V_27 = load i24* %conv_buff_val_31_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 913 [2/2] (2.32ns)   --->   "%conv_buff_val_32_V_28 = load i24* %conv_buff_val_32_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 914 [2/2] (2.32ns)   --->   "%conv_buff_val_33_V_28 = load i24* %conv_buff_val_33_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 915 [2/2] (2.32ns)   --->   "%conv_buff_val_34_V_28 = load i24* %conv_buff_val_34_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 916 [2/2] (2.32ns)   --->   "%conv_buff_val_35_V_28 = load i24* %conv_buff_val_35_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 917 [2/2] (2.32ns)   --->   "%conv_buff_val_36_V_27 = load i24* %conv_buff_val_36_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 918 [2/2] (2.32ns)   --->   "%conv_buff_val_37_V_27 = load i24* %conv_buff_val_37_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 919 [2/2] (2.32ns)   --->   "%conv_buff_val_38_V_27 = load i24* %conv_buff_val_38_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 920 [2/2] (2.32ns)   --->   "%conv_buff_val_39_V_27 = load i24* %conv_buff_val_39_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 921 [2/2] (2.32ns)   --->   "%conv_buff_val_40_V_27 = load i24* %conv_buff_val_40_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 922 [2/2] (2.32ns)   --->   "%conv_buff_val_41_V_27 = load i24* %conv_buff_val_41_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 923 [2/2] (2.32ns)   --->   "%conv_buff_val_42_V_27 = load i24* %conv_buff_val_42_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 924 [2/2] (2.32ns)   --->   "%conv_buff_val_43_V_27 = load i24* %conv_buff_val_43_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 925 [2/2] (2.32ns)   --->   "%conv_buff_val_44_V_27 = load i24* %conv_buff_val_44_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 926 [2/2] (2.32ns)   --->   "%conv_buff_val_45_V_27 = load i24* %conv_buff_val_45_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 927 [2/2] (2.32ns)   --->   "%conv_buff_val_46_V_27 = load i24* %conv_buff_val_46_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 928 [2/2] (2.32ns)   --->   "%conv_buff_val_47_V_27 = load i24* %conv_buff_val_47_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 929 [2/2] (2.32ns)   --->   "%conv_buff_val_48_V_27 = load i24* %conv_buff_val_48_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 930 [2/2] (2.32ns)   --->   "%conv_buff_val_49_V_27 = load i24* %conv_buff_val_49_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 931 [2/2] (2.32ns)   --->   "%conv_buff_val_50_V_27 = load i24* %conv_buff_val_50_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 932 [2/2] (2.32ns)   --->   "%conv_buff_val_51_V_27 = load i24* %conv_buff_val_51_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 933 [2/2] (2.32ns)   --->   "%conv_buff_val_52_V_27 = load i24* %conv_buff_val_52_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 934 [2/2] (2.32ns)   --->   "%conv_buff_val_53_V_27 = load i24* %conv_buff_val_53_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 935 [2/2] (2.32ns)   --->   "%conv_buff_val_54_V_27 = load i24* %conv_buff_val_54_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 936 [2/2] (2.32ns)   --->   "%conv_buff_val_55_V_27 = load i24* %conv_buff_val_55_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 937 [2/2] (2.32ns)   --->   "%conv_buff_val_56_V_27 = load i24* %conv_buff_val_56_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 938 [2/2] (2.32ns)   --->   "%conv_buff_val_57_V_27 = load i24* %conv_buff_val_57_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 939 [2/2] (2.32ns)   --->   "%conv_buff_val_58_V_27 = load i24* %conv_buff_val_58_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 940 [2/2] (2.32ns)   --->   "%conv_buff_val_59_V_27 = load i24* %conv_buff_val_59_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 941 [2/2] (2.32ns)   --->   "%conv_buff_val_60_V_27 = load i24* %conv_buff_val_60_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 942 [2/2] (2.32ns)   --->   "%conv_buff_val_61_V_27 = load i24* %conv_buff_val_61_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 943 [2/2] (2.32ns)   --->   "%conv_buff_val_62_V_27 = load i24* %conv_buff_val_62_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 944 [2/2] (2.32ns)   --->   "%conv_buff_val_63_V_27 = load i24* %conv_buff_val_63_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 945 [2/2] (2.32ns)   --->   "%conv_buff_val_64_V_28 = load i24* %conv_buff_val_64_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 946 [2/2] (2.32ns)   --->   "%conv_buff_val_65_V_28 = load i24* %conv_buff_val_65_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 947 [2/2] (2.32ns)   --->   "%conv_buff_val_66_V_28 = load i24* %conv_buff_val_66_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 948 [2/2] (2.32ns)   --->   "%conv_buff_val_67_V_28 = load i24* %conv_buff_val_67_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 949 [2/2] (2.32ns)   --->   "%conv_buff_val_68_V_27 = load i24* %conv_buff_val_68_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 950 [2/2] (2.32ns)   --->   "%conv_buff_val_69_V_27 = load i24* %conv_buff_val_69_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 951 [2/2] (2.32ns)   --->   "%conv_buff_val_70_V_27 = load i24* %conv_buff_val_70_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 952 [2/2] (2.32ns)   --->   "%conv_buff_val_71_V_27 = load i24* %conv_buff_val_71_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 953 [2/2] (2.32ns)   --->   "%conv_buff_val_72_V_27 = load i24* %conv_buff_val_72_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 954 [2/2] (2.32ns)   --->   "%conv_buff_val_73_V_27 = load i24* %conv_buff_val_73_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 955 [2/2] (2.32ns)   --->   "%conv_buff_val_74_V_27 = load i24* %conv_buff_val_74_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 956 [2/2] (2.32ns)   --->   "%conv_buff_val_75_V_27 = load i24* %conv_buff_val_75_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 957 [2/2] (2.32ns)   --->   "%conv_buff_val_76_V_27 = load i24* %conv_buff_val_76_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 958 [2/2] (2.32ns)   --->   "%conv_buff_val_77_V_27 = load i24* %conv_buff_val_77_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 959 [2/2] (2.32ns)   --->   "%conv_buff_val_78_V_27 = load i24* %conv_buff_val_78_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 960 [2/2] (2.32ns)   --->   "%conv_buff_val_79_V_27 = load i24* %conv_buff_val_79_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 961 [2/2] (2.32ns)   --->   "%conv_buff_val_80_V_27 = load i24* %conv_buff_val_80_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 962 [2/2] (2.32ns)   --->   "%conv_buff_val_81_V_27 = load i24* %conv_buff_val_81_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 963 [2/2] (2.32ns)   --->   "%conv_buff_val_82_V_27 = load i24* %conv_buff_val_82_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 964 [2/2] (2.32ns)   --->   "%conv_buff_val_83_V_27 = load i24* %conv_buff_val_83_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 965 [2/2] (2.32ns)   --->   "%conv_buff_val_84_V_27 = load i24* %conv_buff_val_84_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 966 [2/2] (2.32ns)   --->   "%conv_buff_val_85_V_27 = load i24* %conv_buff_val_85_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 967 [2/2] (2.32ns)   --->   "%conv_buff_val_86_V_27 = load i24* %conv_buff_val_86_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 968 [2/2] (2.32ns)   --->   "%conv_buff_val_87_V_27 = load i24* %conv_buff_val_87_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 969 [2/2] (2.32ns)   --->   "%conv_buff_val_88_V_27 = load i24* %conv_buff_val_88_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 970 [2/2] (2.32ns)   --->   "%conv_buff_val_89_V_27 = load i24* %conv_buff_val_89_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 971 [2/2] (2.32ns)   --->   "%conv_buff_val_90_V_27 = load i24* %conv_buff_val_90_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 972 [2/2] (2.32ns)   --->   "%conv_buff_val_91_V_27 = load i24* %conv_buff_val_91_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 973 [2/2] (2.32ns)   --->   "%conv_buff_val_92_V_27 = load i24* %conv_buff_val_92_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 974 [2/2] (2.32ns)   --->   "%conv_buff_val_93_V_27 = load i24* %conv_buff_val_93_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 975 [2/2] (2.32ns)   --->   "%conv_buff_val_94_V_27 = load i24* %conv_buff_val_94_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 976 [2/2] (2.32ns)   --->   "%conv_buff_val_95_V_27 = load i24* %conv_buff_val_95_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 977 [2/2] (2.32ns)   --->   "%conv_buff_val_96_V_28 = load i24* %conv_buff_val_96_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 978 [2/2] (2.32ns)   --->   "%conv_buff_val_97_V_28 = load i24* %conv_buff_val_97_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 979 [2/2] (2.32ns)   --->   "%conv_buff_val_98_V_28 = load i24* %conv_buff_val_98_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_18 : Operation 980 [2/2] (2.32ns)   --->   "%conv_buff_val_99_V_28 = load i24* %conv_buff_val_99_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>

 <State 19> : 5.96ns
ST_19 : Operation 981 [1/1] (3.63ns)   --->   "%tmp_V_862 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:68]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_19 : Operation 982 [1/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_28 = load i24* %conv_buff_val_1_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 983 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_1_V_l_28, i24* %conv_buff_val_0_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 984 [1/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_28 = load i24* %conv_buff_val_2_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 985 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_2_V_l_28, i24* %conv_buff_val_1_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 986 [1/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_28 = load i24* %conv_buff_val_3_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 987 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_3_V_l_28, i24* %conv_buff_val_2_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 988 [1/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_27 = load i24* %conv_buff_val_4_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 989 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_4_V_l_27, i24* %conv_buff_val_3_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 990 [1/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_27 = load i24* %conv_buff_val_5_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 991 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_5_V_l_27, i24* %conv_buff_val_4_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 992 [1/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_27 = load i24* %conv_buff_val_6_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 993 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_6_V_l_27, i24* %conv_buff_val_5_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 994 [1/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_27 = load i24* %conv_buff_val_7_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 995 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_7_V_l_27, i24* %conv_buff_val_6_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 996 [1/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_27 = load i24* %conv_buff_val_8_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 997 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_8_V_l_27, i24* %conv_buff_val_7_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 998 [1/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_27 = load i24* %conv_buff_val_9_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 999 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_9_V_l_27, i24* %conv_buff_val_8_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1000 [1/2] (2.32ns)   --->   "%conv_buff_val_10_V_29 = load i24* %conv_buff_val_10_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1001 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_10_V_29, i24* %conv_buff_val_9_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1002 [1/2] (2.32ns)   --->   "%conv_buff_val_11_V_29 = load i24* %conv_buff_val_11_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1003 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_11_V_29, i24* %conv_buff_val_10_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1004 [1/2] (2.32ns)   --->   "%conv_buff_val_12_V_29 = load i24* %conv_buff_val_12_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1005 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_12_V_29, i24* %conv_buff_val_11_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1006 [1/2] (2.32ns)   --->   "%conv_buff_val_13_V_29 = load i24* %conv_buff_val_13_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1007 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_13_V_29, i24* %conv_buff_val_12_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1008 [1/2] (2.32ns)   --->   "%conv_buff_val_14_V_29 = load i24* %conv_buff_val_14_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1009 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_14_V_29, i24* %conv_buff_val_13_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1010 [1/2] (2.32ns)   --->   "%conv_buff_val_15_V_29 = load i24* %conv_buff_val_15_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1011 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_15_V_29, i24* %conv_buff_val_14_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1012 [1/2] (2.32ns)   --->   "%conv_buff_val_16_V_27 = load i24* %conv_buff_val_16_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1013 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_16_V_27, i24* %conv_buff_val_15_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1014 [1/2] (2.32ns)   --->   "%conv_buff_val_17_V_27 = load i24* %conv_buff_val_17_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1015 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_17_V_27, i24* %conv_buff_val_16_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1016 [1/2] (2.32ns)   --->   "%conv_buff_val_18_V_27 = load i24* %conv_buff_val_18_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1017 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_18_V_27, i24* %conv_buff_val_17_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1018 [1/2] (2.32ns)   --->   "%conv_buff_val_19_V_27 = load i24* %conv_buff_val_19_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1019 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_19_V_27, i24* %conv_buff_val_18_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1020 [1/2] (2.32ns)   --->   "%conv_buff_val_20_V_27 = load i24* %conv_buff_val_20_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1021 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_20_V_27, i24* %conv_buff_val_19_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1022 [1/2] (2.32ns)   --->   "%conv_buff_val_21_V_27 = load i24* %conv_buff_val_21_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1023 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_21_V_27, i24* %conv_buff_val_20_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1024 [1/2] (2.32ns)   --->   "%conv_buff_val_22_V_27 = load i24* %conv_buff_val_22_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1025 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_22_V_27, i24* %conv_buff_val_21_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1026 [1/2] (2.32ns)   --->   "%conv_buff_val_23_V_27 = load i24* %conv_buff_val_23_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1027 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_23_V_27, i24* %conv_buff_val_22_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1028 [1/2] (2.32ns)   --->   "%conv_buff_val_24_V_27 = load i24* %conv_buff_val_24_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1029 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_24_V_27, i24* %conv_buff_val_23_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1030 [1/2] (2.32ns)   --->   "%conv_buff_val_25_V_27 = load i24* %conv_buff_val_25_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1031 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_25_V_27, i24* %conv_buff_val_24_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1032 [1/2] (2.32ns)   --->   "%conv_buff_val_26_V_27 = load i24* %conv_buff_val_26_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1033 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_26_V_27, i24* %conv_buff_val_25_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1034 [1/2] (2.32ns)   --->   "%conv_buff_val_27_V_27 = load i24* %conv_buff_val_27_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1035 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_27_V_27, i24* %conv_buff_val_26_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1036 [1/2] (2.32ns)   --->   "%conv_buff_val_28_V_27 = load i24* %conv_buff_val_28_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1037 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_28_V_27, i24* %conv_buff_val_27_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1038 [1/2] (2.32ns)   --->   "%conv_buff_val_29_V_27 = load i24* %conv_buff_val_29_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1039 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_29_V_27, i24* %conv_buff_val_28_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1040 [1/2] (2.32ns)   --->   "%conv_buff_val_30_V_27 = load i24* %conv_buff_val_30_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1041 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_30_V_27, i24* %conv_buff_val_29_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1042 [1/2] (2.32ns)   --->   "%conv_buff_val_31_V_27 = load i24* %conv_buff_val_31_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1043 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_31_V_27, i24* %conv_buff_val_30_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1044 [1/2] (2.32ns)   --->   "%conv_buff_val_32_V_28 = load i24* %conv_buff_val_32_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1045 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_32_V_28, i24* %conv_buff_val_31_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1046 [1/2] (2.32ns)   --->   "%conv_buff_val_33_V_28 = load i24* %conv_buff_val_33_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1047 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_33_V_28, i24* %conv_buff_val_32_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1048 [1/2] (2.32ns)   --->   "%conv_buff_val_34_V_28 = load i24* %conv_buff_val_34_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1049 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_34_V_28, i24* %conv_buff_val_33_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1050 [1/2] (2.32ns)   --->   "%conv_buff_val_35_V_28 = load i24* %conv_buff_val_35_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1051 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_35_V_28, i24* %conv_buff_val_34_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1052 [1/2] (2.32ns)   --->   "%conv_buff_val_36_V_27 = load i24* %conv_buff_val_36_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1053 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_36_V_27, i24* %conv_buff_val_35_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1054 [1/2] (2.32ns)   --->   "%conv_buff_val_37_V_27 = load i24* %conv_buff_val_37_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1055 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_37_V_27, i24* %conv_buff_val_36_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1056 [1/2] (2.32ns)   --->   "%conv_buff_val_38_V_27 = load i24* %conv_buff_val_38_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1057 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_38_V_27, i24* %conv_buff_val_37_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1058 [1/2] (2.32ns)   --->   "%conv_buff_val_39_V_27 = load i24* %conv_buff_val_39_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1059 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_39_V_27, i24* %conv_buff_val_38_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1060 [1/2] (2.32ns)   --->   "%conv_buff_val_40_V_27 = load i24* %conv_buff_val_40_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1061 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_40_V_27, i24* %conv_buff_val_39_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1062 [1/2] (2.32ns)   --->   "%conv_buff_val_41_V_27 = load i24* %conv_buff_val_41_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1063 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_41_V_27, i24* %conv_buff_val_40_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1064 [1/2] (2.32ns)   --->   "%conv_buff_val_42_V_27 = load i24* %conv_buff_val_42_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1065 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_42_V_27, i24* %conv_buff_val_41_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1066 [1/2] (2.32ns)   --->   "%conv_buff_val_43_V_27 = load i24* %conv_buff_val_43_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1067 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_43_V_27, i24* %conv_buff_val_42_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1068 [1/2] (2.32ns)   --->   "%conv_buff_val_44_V_27 = load i24* %conv_buff_val_44_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1069 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_44_V_27, i24* %conv_buff_val_43_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1070 [1/2] (2.32ns)   --->   "%conv_buff_val_45_V_27 = load i24* %conv_buff_val_45_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1071 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_45_V_27, i24* %conv_buff_val_44_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1072 [1/2] (2.32ns)   --->   "%conv_buff_val_46_V_27 = load i24* %conv_buff_val_46_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1073 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_46_V_27, i24* %conv_buff_val_45_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1074 [1/2] (2.32ns)   --->   "%conv_buff_val_47_V_27 = load i24* %conv_buff_val_47_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1075 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_47_V_27, i24* %conv_buff_val_46_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1076 [1/2] (2.32ns)   --->   "%conv_buff_val_48_V_27 = load i24* %conv_buff_val_48_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1077 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_48_V_27, i24* %conv_buff_val_47_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1078 [1/2] (2.32ns)   --->   "%conv_buff_val_49_V_27 = load i24* %conv_buff_val_49_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1079 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_49_V_27, i24* %conv_buff_val_48_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1080 [1/2] (2.32ns)   --->   "%conv_buff_val_50_V_27 = load i24* %conv_buff_val_50_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1081 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_50_V_27, i24* %conv_buff_val_49_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1082 [1/2] (2.32ns)   --->   "%conv_buff_val_51_V_27 = load i24* %conv_buff_val_51_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1083 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_51_V_27, i24* %conv_buff_val_50_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1084 [1/2] (2.32ns)   --->   "%conv_buff_val_52_V_27 = load i24* %conv_buff_val_52_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1085 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_52_V_27, i24* %conv_buff_val_51_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1086 [1/2] (2.32ns)   --->   "%conv_buff_val_53_V_27 = load i24* %conv_buff_val_53_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1087 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_53_V_27, i24* %conv_buff_val_52_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1088 [1/2] (2.32ns)   --->   "%conv_buff_val_54_V_27 = load i24* %conv_buff_val_54_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1089 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_54_V_27, i24* %conv_buff_val_53_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1090 [1/2] (2.32ns)   --->   "%conv_buff_val_55_V_27 = load i24* %conv_buff_val_55_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1091 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_55_V_27, i24* %conv_buff_val_54_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1092 [1/2] (2.32ns)   --->   "%conv_buff_val_56_V_27 = load i24* %conv_buff_val_56_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1093 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_56_V_27, i24* %conv_buff_val_55_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1094 [1/2] (2.32ns)   --->   "%conv_buff_val_57_V_27 = load i24* %conv_buff_val_57_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1095 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_57_V_27, i24* %conv_buff_val_56_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1096 [1/2] (2.32ns)   --->   "%conv_buff_val_58_V_27 = load i24* %conv_buff_val_58_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1097 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_58_V_27, i24* %conv_buff_val_57_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1098 [1/2] (2.32ns)   --->   "%conv_buff_val_59_V_27 = load i24* %conv_buff_val_59_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1099 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_59_V_27, i24* %conv_buff_val_58_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1100 [1/2] (2.32ns)   --->   "%conv_buff_val_60_V_27 = load i24* %conv_buff_val_60_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1101 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_60_V_27, i24* %conv_buff_val_59_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1102 [1/2] (2.32ns)   --->   "%conv_buff_val_61_V_27 = load i24* %conv_buff_val_61_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1103 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_61_V_27, i24* %conv_buff_val_60_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1104 [1/2] (2.32ns)   --->   "%conv_buff_val_62_V_27 = load i24* %conv_buff_val_62_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1105 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_62_V_27, i24* %conv_buff_val_61_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1106 [1/2] (2.32ns)   --->   "%conv_buff_val_63_V_27 = load i24* %conv_buff_val_63_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1107 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_63_V_27, i24* %conv_buff_val_62_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1108 [1/2] (2.32ns)   --->   "%conv_buff_val_64_V_28 = load i24* %conv_buff_val_64_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1109 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_64_V_28, i24* %conv_buff_val_63_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1110 [1/2] (2.32ns)   --->   "%conv_buff_val_65_V_28 = load i24* %conv_buff_val_65_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1111 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_65_V_28, i24* %conv_buff_val_64_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1112 [1/2] (2.32ns)   --->   "%conv_buff_val_66_V_28 = load i24* %conv_buff_val_66_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1113 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_66_V_28, i24* %conv_buff_val_65_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1114 [1/2] (2.32ns)   --->   "%conv_buff_val_67_V_28 = load i24* %conv_buff_val_67_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1115 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_67_V_28, i24* %conv_buff_val_66_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1116 [1/2] (2.32ns)   --->   "%conv_buff_val_68_V_27 = load i24* %conv_buff_val_68_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1117 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_68_V_27, i24* %conv_buff_val_67_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1118 [1/2] (2.32ns)   --->   "%conv_buff_val_69_V_27 = load i24* %conv_buff_val_69_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1119 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_69_V_27, i24* %conv_buff_val_68_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1120 [1/2] (2.32ns)   --->   "%conv_buff_val_70_V_27 = load i24* %conv_buff_val_70_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1121 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_70_V_27, i24* %conv_buff_val_69_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1122 [1/2] (2.32ns)   --->   "%conv_buff_val_71_V_27 = load i24* %conv_buff_val_71_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1123 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_71_V_27, i24* %conv_buff_val_70_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1124 [1/2] (2.32ns)   --->   "%conv_buff_val_72_V_27 = load i24* %conv_buff_val_72_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1125 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_72_V_27, i24* %conv_buff_val_71_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1126 [1/2] (2.32ns)   --->   "%conv_buff_val_73_V_27 = load i24* %conv_buff_val_73_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1127 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_73_V_27, i24* %conv_buff_val_72_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1128 [1/2] (2.32ns)   --->   "%conv_buff_val_74_V_27 = load i24* %conv_buff_val_74_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1129 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_74_V_27, i24* %conv_buff_val_73_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1130 [1/2] (2.32ns)   --->   "%conv_buff_val_75_V_27 = load i24* %conv_buff_val_75_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1131 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_75_V_27, i24* %conv_buff_val_74_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1132 [1/2] (2.32ns)   --->   "%conv_buff_val_76_V_27 = load i24* %conv_buff_val_76_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1133 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_76_V_27, i24* %conv_buff_val_75_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1134 [1/2] (2.32ns)   --->   "%conv_buff_val_77_V_27 = load i24* %conv_buff_val_77_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1135 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_77_V_27, i24* %conv_buff_val_76_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1136 [1/2] (2.32ns)   --->   "%conv_buff_val_78_V_27 = load i24* %conv_buff_val_78_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1137 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_78_V_27, i24* %conv_buff_val_77_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1138 [1/2] (2.32ns)   --->   "%conv_buff_val_79_V_27 = load i24* %conv_buff_val_79_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1139 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_79_V_27, i24* %conv_buff_val_78_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1140 [1/2] (2.32ns)   --->   "%conv_buff_val_80_V_27 = load i24* %conv_buff_val_80_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1141 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_80_V_27, i24* %conv_buff_val_79_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1142 [1/2] (2.32ns)   --->   "%conv_buff_val_81_V_27 = load i24* %conv_buff_val_81_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1143 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_81_V_27, i24* %conv_buff_val_80_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1144 [1/2] (2.32ns)   --->   "%conv_buff_val_82_V_27 = load i24* %conv_buff_val_82_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1145 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_82_V_27, i24* %conv_buff_val_81_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1146 [1/2] (2.32ns)   --->   "%conv_buff_val_83_V_27 = load i24* %conv_buff_val_83_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1147 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_83_V_27, i24* %conv_buff_val_82_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1148 [1/2] (2.32ns)   --->   "%conv_buff_val_84_V_27 = load i24* %conv_buff_val_84_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1149 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_84_V_27, i24* %conv_buff_val_83_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1150 [1/2] (2.32ns)   --->   "%conv_buff_val_85_V_27 = load i24* %conv_buff_val_85_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1151 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_85_V_27, i24* %conv_buff_val_84_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1152 [1/2] (2.32ns)   --->   "%conv_buff_val_86_V_27 = load i24* %conv_buff_val_86_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1153 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_86_V_27, i24* %conv_buff_val_85_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1154 [1/2] (2.32ns)   --->   "%conv_buff_val_87_V_27 = load i24* %conv_buff_val_87_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1155 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_87_V_27, i24* %conv_buff_val_86_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1156 [1/2] (2.32ns)   --->   "%conv_buff_val_88_V_27 = load i24* %conv_buff_val_88_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1157 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_88_V_27, i24* %conv_buff_val_87_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1158 [1/2] (2.32ns)   --->   "%conv_buff_val_89_V_27 = load i24* %conv_buff_val_89_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1159 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_89_V_27, i24* %conv_buff_val_88_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1160 [1/2] (2.32ns)   --->   "%conv_buff_val_90_V_27 = load i24* %conv_buff_val_90_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1161 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_90_V_27, i24* %conv_buff_val_89_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1162 [1/2] (2.32ns)   --->   "%conv_buff_val_91_V_27 = load i24* %conv_buff_val_91_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1163 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_91_V_27, i24* %conv_buff_val_90_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1164 [1/2] (2.32ns)   --->   "%conv_buff_val_92_V_27 = load i24* %conv_buff_val_92_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1165 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_92_V_27, i24* %conv_buff_val_91_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1166 [1/2] (2.32ns)   --->   "%conv_buff_val_93_V_27 = load i24* %conv_buff_val_93_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1167 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_93_V_27, i24* %conv_buff_val_92_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1168 [1/2] (2.32ns)   --->   "%conv_buff_val_94_V_27 = load i24* %conv_buff_val_94_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1169 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_94_V_27, i24* %conv_buff_val_93_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1170 [1/2] (2.32ns)   --->   "%conv_buff_val_95_V_27 = load i24* %conv_buff_val_95_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1171 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_95_V_27, i24* %conv_buff_val_94_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1172 [1/2] (2.32ns)   --->   "%conv_buff_val_96_V_28 = load i24* %conv_buff_val_96_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1173 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_96_V_28, i24* %conv_buff_val_95_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1174 [1/2] (2.32ns)   --->   "%conv_buff_val_97_V_28 = load i24* %conv_buff_val_97_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1175 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_97_V_28, i24* %conv_buff_val_96_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1176 [1/2] (2.32ns)   --->   "%conv_buff_val_98_V_28 = load i24* %conv_buff_val_98_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1177 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_98_V_28, i24* %conv_buff_val_97_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1178 [1/2] (2.32ns)   --->   "%conv_buff_val_99_V_28 = load i24* %conv_buff_val_99_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1179 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_99_V_28, i24* %conv_buff_val_98_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1180 [1/1] (2.32ns)   --->   "store i24 %tmp_V_862, i24* %conv_buff_val_99_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:70]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_19 : Operation 1181 [1/1] (0.00ns)   --->   "br label %._crit_edge108" [nnet_stream/solution1/nnet.cpp:71]
ST_19 : Operation 1182 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str15, i32 %tmp_13)" [nnet_stream/solution1/nnet.cpp:71]
ST_19 : Operation 1183 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet_stream/solution1/nnet.cpp:65]

 <State 20> : 0.00ns
ST_20 : Operation 1184 [1/1] (0.00ns)   --->   "br label %.loopexit"
ST_20 : Operation 1185 [1/1] (0.00ns)   --->   "br label %.loopexit100"
ST_20 : Operation 1186 [1/1] (0.00ns)   --->   "br label %.preheader104" [nnet_stream/solution1/nnet.cpp:39]

 <State 21> : 5.96ns
ST_21 : Operation 1187 [1/1] (3.63ns)   --->   "%tmp_V_859 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [nnet_stream/solution1/nnet.cpp:58]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_21 : Operation 1188 [1/2] (2.32ns)   --->   "%conv_buff_val_1_V_l_29 = load i24* %conv_buff_val_1_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1189 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_1_V_l_29, i24* %conv_buff_val_0_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1190 [1/2] (2.32ns)   --->   "%conv_buff_val_2_V_l_29 = load i24* %conv_buff_val_2_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1191 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_2_V_l_29, i24* %conv_buff_val_1_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1192 [1/2] (2.32ns)   --->   "%conv_buff_val_3_V_l_29 = load i24* %conv_buff_val_3_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1193 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_3_V_l_29, i24* %conv_buff_val_2_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1194 [1/2] (2.32ns)   --->   "%conv_buff_val_4_V_l_28 = load i24* %conv_buff_val_4_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1195 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_4_V_l_28, i24* %conv_buff_val_3_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1196 [1/2] (2.32ns)   --->   "%conv_buff_val_5_V_l_28 = load i24* %conv_buff_val_5_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1197 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_5_V_l_28, i24* %conv_buff_val_4_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1198 [1/2] (2.32ns)   --->   "%conv_buff_val_6_V_l_28 = load i24* %conv_buff_val_6_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1199 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_6_V_l_28, i24* %conv_buff_val_5_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1200 [1/2] (2.32ns)   --->   "%conv_buff_val_7_V_l_28 = load i24* %conv_buff_val_7_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1201 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_7_V_l_28, i24* %conv_buff_val_6_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1202 [1/2] (2.32ns)   --->   "%conv_buff_val_8_V_l_28 = load i24* %conv_buff_val_8_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1203 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_8_V_l_28, i24* %conv_buff_val_7_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1204 [1/2] (2.32ns)   --->   "%conv_buff_val_9_V_l_28 = load i24* %conv_buff_val_9_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1205 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_9_V_l_28, i24* %conv_buff_val_8_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1206 [1/2] (2.32ns)   --->   "%conv_buff_val_10_V_30 = load i24* %conv_buff_val_10_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1207 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_10_V_30, i24* %conv_buff_val_9_V_a, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1208 [1/2] (2.32ns)   --->   "%conv_buff_val_11_V_30 = load i24* %conv_buff_val_11_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1209 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_11_V_30, i24* %conv_buff_val_10_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1210 [1/2] (2.32ns)   --->   "%conv_buff_val_12_V_30 = load i24* %conv_buff_val_12_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1211 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_12_V_30, i24* %conv_buff_val_11_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1212 [1/2] (2.32ns)   --->   "%conv_buff_val_13_V_30 = load i24* %conv_buff_val_13_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1213 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_13_V_30, i24* %conv_buff_val_12_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1214 [1/2] (2.32ns)   --->   "%conv_buff_val_14_V_30 = load i24* %conv_buff_val_14_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1215 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_14_V_30, i24* %conv_buff_val_13_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1216 [1/2] (2.32ns)   --->   "%conv_buff_val_15_V_30 = load i24* %conv_buff_val_15_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1217 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_15_V_30, i24* %conv_buff_val_14_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1218 [1/2] (2.32ns)   --->   "%conv_buff_val_16_V_28 = load i24* %conv_buff_val_16_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1219 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_16_V_28, i24* %conv_buff_val_15_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1220 [1/2] (2.32ns)   --->   "%conv_buff_val_17_V_28 = load i24* %conv_buff_val_17_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1221 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_17_V_28, i24* %conv_buff_val_16_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1222 [1/2] (2.32ns)   --->   "%conv_buff_val_18_V_28 = load i24* %conv_buff_val_18_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1223 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_18_V_28, i24* %conv_buff_val_17_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1224 [1/2] (2.32ns)   --->   "%conv_buff_val_19_V_28 = load i24* %conv_buff_val_19_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1225 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_19_V_28, i24* %conv_buff_val_18_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1226 [1/2] (2.32ns)   --->   "%conv_buff_val_20_V_28 = load i24* %conv_buff_val_20_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1227 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_20_V_28, i24* %conv_buff_val_19_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1228 [1/2] (2.32ns)   --->   "%conv_buff_val_21_V_28 = load i24* %conv_buff_val_21_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1229 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_21_V_28, i24* %conv_buff_val_20_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1230 [1/2] (2.32ns)   --->   "%conv_buff_val_22_V_28 = load i24* %conv_buff_val_22_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1231 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_22_V_28, i24* %conv_buff_val_21_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1232 [1/2] (2.32ns)   --->   "%conv_buff_val_23_V_28 = load i24* %conv_buff_val_23_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1233 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_23_V_28, i24* %conv_buff_val_22_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1234 [1/2] (2.32ns)   --->   "%conv_buff_val_24_V_28 = load i24* %conv_buff_val_24_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1235 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_24_V_28, i24* %conv_buff_val_23_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1236 [1/2] (2.32ns)   --->   "%conv_buff_val_25_V_28 = load i24* %conv_buff_val_25_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1237 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_25_V_28, i24* %conv_buff_val_24_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1238 [1/2] (2.32ns)   --->   "%conv_buff_val_26_V_28 = load i24* %conv_buff_val_26_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1239 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_26_V_28, i24* %conv_buff_val_25_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1240 [1/2] (2.32ns)   --->   "%conv_buff_val_27_V_28 = load i24* %conv_buff_val_27_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1241 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_27_V_28, i24* %conv_buff_val_26_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1242 [1/2] (2.32ns)   --->   "%conv_buff_val_28_V_28 = load i24* %conv_buff_val_28_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1243 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_28_V_28, i24* %conv_buff_val_27_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1244 [1/2] (2.32ns)   --->   "%conv_buff_val_29_V_28 = load i24* %conv_buff_val_29_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1245 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_29_V_28, i24* %conv_buff_val_28_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1246 [1/2] (2.32ns)   --->   "%conv_buff_val_30_V_28 = load i24* %conv_buff_val_30_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1247 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_30_V_28, i24* %conv_buff_val_29_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1248 [1/2] (2.32ns)   --->   "%conv_buff_val_31_V_28 = load i24* %conv_buff_val_31_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1249 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_31_V_28, i24* %conv_buff_val_30_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1250 [1/2] (2.32ns)   --->   "%conv_buff_val_32_V_29 = load i24* %conv_buff_val_32_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1251 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_32_V_29, i24* %conv_buff_val_31_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1252 [1/2] (2.32ns)   --->   "%conv_buff_val_33_V_29 = load i24* %conv_buff_val_33_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1253 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_33_V_29, i24* %conv_buff_val_32_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1254 [1/2] (2.32ns)   --->   "%conv_buff_val_34_V_29 = load i24* %conv_buff_val_34_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1255 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_34_V_29, i24* %conv_buff_val_33_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1256 [1/2] (2.32ns)   --->   "%conv_buff_val_35_V_29 = load i24* %conv_buff_val_35_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1257 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_35_V_29, i24* %conv_buff_val_34_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1258 [1/2] (2.32ns)   --->   "%conv_buff_val_36_V_28 = load i24* %conv_buff_val_36_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1259 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_36_V_28, i24* %conv_buff_val_35_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1260 [1/2] (2.32ns)   --->   "%conv_buff_val_37_V_28 = load i24* %conv_buff_val_37_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1261 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_37_V_28, i24* %conv_buff_val_36_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1262 [1/2] (2.32ns)   --->   "%conv_buff_val_38_V_28 = load i24* %conv_buff_val_38_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1263 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_38_V_28, i24* %conv_buff_val_37_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1264 [1/2] (2.32ns)   --->   "%conv_buff_val_39_V_28 = load i24* %conv_buff_val_39_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1265 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_39_V_28, i24* %conv_buff_val_38_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1266 [1/2] (2.32ns)   --->   "%conv_buff_val_40_V_28 = load i24* %conv_buff_val_40_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1267 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_40_V_28, i24* %conv_buff_val_39_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1268 [1/2] (2.32ns)   --->   "%conv_buff_val_41_V_28 = load i24* %conv_buff_val_41_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1269 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_41_V_28, i24* %conv_buff_val_40_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1270 [1/2] (2.32ns)   --->   "%conv_buff_val_42_V_28 = load i24* %conv_buff_val_42_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1271 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_42_V_28, i24* %conv_buff_val_41_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1272 [1/2] (2.32ns)   --->   "%conv_buff_val_43_V_28 = load i24* %conv_buff_val_43_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1273 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_43_V_28, i24* %conv_buff_val_42_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1274 [1/2] (2.32ns)   --->   "%conv_buff_val_44_V_28 = load i24* %conv_buff_val_44_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1275 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_44_V_28, i24* %conv_buff_val_43_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1276 [1/2] (2.32ns)   --->   "%conv_buff_val_45_V_28 = load i24* %conv_buff_val_45_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1277 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_45_V_28, i24* %conv_buff_val_44_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1278 [1/2] (2.32ns)   --->   "%conv_buff_val_46_V_28 = load i24* %conv_buff_val_46_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1279 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_46_V_28, i24* %conv_buff_val_45_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1280 [1/2] (2.32ns)   --->   "%conv_buff_val_47_V_28 = load i24* %conv_buff_val_47_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1281 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_47_V_28, i24* %conv_buff_val_46_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1282 [1/2] (2.32ns)   --->   "%conv_buff_val_48_V_28 = load i24* %conv_buff_val_48_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1283 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_48_V_28, i24* %conv_buff_val_47_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1284 [1/2] (2.32ns)   --->   "%conv_buff_val_49_V_28 = load i24* %conv_buff_val_49_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1285 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_49_V_28, i24* %conv_buff_val_48_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1286 [1/2] (2.32ns)   --->   "%conv_buff_val_50_V_28 = load i24* %conv_buff_val_50_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1287 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_50_V_28, i24* %conv_buff_val_49_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1288 [1/2] (2.32ns)   --->   "%conv_buff_val_51_V_28 = load i24* %conv_buff_val_51_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1289 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_51_V_28, i24* %conv_buff_val_50_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1290 [1/2] (2.32ns)   --->   "%conv_buff_val_52_V_28 = load i24* %conv_buff_val_52_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1291 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_52_V_28, i24* %conv_buff_val_51_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1292 [1/2] (2.32ns)   --->   "%conv_buff_val_53_V_28 = load i24* %conv_buff_val_53_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1293 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_53_V_28, i24* %conv_buff_val_52_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1294 [1/2] (2.32ns)   --->   "%conv_buff_val_54_V_28 = load i24* %conv_buff_val_54_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1295 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_54_V_28, i24* %conv_buff_val_53_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1296 [1/2] (2.32ns)   --->   "%conv_buff_val_55_V_28 = load i24* %conv_buff_val_55_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1297 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_55_V_28, i24* %conv_buff_val_54_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1298 [1/2] (2.32ns)   --->   "%conv_buff_val_56_V_28 = load i24* %conv_buff_val_56_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1299 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_56_V_28, i24* %conv_buff_val_55_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1300 [1/2] (2.32ns)   --->   "%conv_buff_val_57_V_28 = load i24* %conv_buff_val_57_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1301 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_57_V_28, i24* %conv_buff_val_56_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1302 [1/2] (2.32ns)   --->   "%conv_buff_val_58_V_28 = load i24* %conv_buff_val_58_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1303 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_58_V_28, i24* %conv_buff_val_57_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1304 [1/2] (2.32ns)   --->   "%conv_buff_val_59_V_28 = load i24* %conv_buff_val_59_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1305 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_59_V_28, i24* %conv_buff_val_58_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1306 [1/2] (2.32ns)   --->   "%conv_buff_val_60_V_28 = load i24* %conv_buff_val_60_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1307 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_60_V_28, i24* %conv_buff_val_59_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1308 [1/2] (2.32ns)   --->   "%conv_buff_val_61_V_28 = load i24* %conv_buff_val_61_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1309 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_61_V_28, i24* %conv_buff_val_60_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1310 [1/2] (2.32ns)   --->   "%conv_buff_val_62_V_28 = load i24* %conv_buff_val_62_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1311 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_62_V_28, i24* %conv_buff_val_61_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1312 [1/2] (2.32ns)   --->   "%conv_buff_val_63_V_28 = load i24* %conv_buff_val_63_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1313 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_63_V_28, i24* %conv_buff_val_62_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1314 [1/2] (2.32ns)   --->   "%conv_buff_val_64_V_29 = load i24* %conv_buff_val_64_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1315 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_64_V_29, i24* %conv_buff_val_63_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1316 [1/2] (2.32ns)   --->   "%conv_buff_val_65_V_29 = load i24* %conv_buff_val_65_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1317 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_65_V_29, i24* %conv_buff_val_64_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1318 [1/2] (2.32ns)   --->   "%conv_buff_val_66_V_29 = load i24* %conv_buff_val_66_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1319 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_66_V_29, i24* %conv_buff_val_65_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1320 [1/2] (2.32ns)   --->   "%conv_buff_val_67_V_29 = load i24* %conv_buff_val_67_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1321 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_67_V_29, i24* %conv_buff_val_66_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1322 [1/2] (2.32ns)   --->   "%conv_buff_val_68_V_28 = load i24* %conv_buff_val_68_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1323 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_68_V_28, i24* %conv_buff_val_67_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1324 [1/2] (2.32ns)   --->   "%conv_buff_val_69_V_28 = load i24* %conv_buff_val_69_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1325 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_69_V_28, i24* %conv_buff_val_68_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1326 [1/2] (2.32ns)   --->   "%conv_buff_val_70_V_28 = load i24* %conv_buff_val_70_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1327 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_70_V_28, i24* %conv_buff_val_69_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1328 [1/2] (2.32ns)   --->   "%conv_buff_val_71_V_28 = load i24* %conv_buff_val_71_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1329 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_71_V_28, i24* %conv_buff_val_70_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1330 [1/2] (2.32ns)   --->   "%conv_buff_val_72_V_28 = load i24* %conv_buff_val_72_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1331 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_72_V_28, i24* %conv_buff_val_71_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1332 [1/2] (2.32ns)   --->   "%conv_buff_val_73_V_28 = load i24* %conv_buff_val_73_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1333 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_73_V_28, i24* %conv_buff_val_72_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1334 [1/2] (2.32ns)   --->   "%conv_buff_val_74_V_28 = load i24* %conv_buff_val_74_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1335 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_74_V_28, i24* %conv_buff_val_73_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1336 [1/2] (2.32ns)   --->   "%conv_buff_val_75_V_28 = load i24* %conv_buff_val_75_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1337 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_75_V_28, i24* %conv_buff_val_74_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1338 [1/2] (2.32ns)   --->   "%conv_buff_val_76_V_28 = load i24* %conv_buff_val_76_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1339 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_76_V_28, i24* %conv_buff_val_75_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1340 [1/2] (2.32ns)   --->   "%conv_buff_val_77_V_28 = load i24* %conv_buff_val_77_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1341 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_77_V_28, i24* %conv_buff_val_76_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1342 [1/2] (2.32ns)   --->   "%conv_buff_val_78_V_28 = load i24* %conv_buff_val_78_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1343 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_78_V_28, i24* %conv_buff_val_77_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1344 [1/2] (2.32ns)   --->   "%conv_buff_val_79_V_28 = load i24* %conv_buff_val_79_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1345 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_79_V_28, i24* %conv_buff_val_78_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1346 [1/2] (2.32ns)   --->   "%conv_buff_val_80_V_28 = load i24* %conv_buff_val_80_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1347 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_80_V_28, i24* %conv_buff_val_79_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1348 [1/2] (2.32ns)   --->   "%conv_buff_val_81_V_28 = load i24* %conv_buff_val_81_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1349 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_81_V_28, i24* %conv_buff_val_80_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1350 [1/2] (2.32ns)   --->   "%conv_buff_val_82_V_28 = load i24* %conv_buff_val_82_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1351 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_82_V_28, i24* %conv_buff_val_81_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1352 [1/2] (2.32ns)   --->   "%conv_buff_val_83_V_28 = load i24* %conv_buff_val_83_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1353 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_83_V_28, i24* %conv_buff_val_82_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1354 [1/2] (2.32ns)   --->   "%conv_buff_val_84_V_28 = load i24* %conv_buff_val_84_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1355 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_84_V_28, i24* %conv_buff_val_83_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1356 [1/2] (2.32ns)   --->   "%conv_buff_val_85_V_28 = load i24* %conv_buff_val_85_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1357 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_85_V_28, i24* %conv_buff_val_84_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1358 [1/2] (2.32ns)   --->   "%conv_buff_val_86_V_28 = load i24* %conv_buff_val_86_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1359 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_86_V_28, i24* %conv_buff_val_85_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1360 [1/2] (2.32ns)   --->   "%conv_buff_val_87_V_28 = load i24* %conv_buff_val_87_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1361 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_87_V_28, i24* %conv_buff_val_86_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1362 [1/2] (2.32ns)   --->   "%conv_buff_val_88_V_28 = load i24* %conv_buff_val_88_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1363 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_88_V_28, i24* %conv_buff_val_87_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1364 [1/2] (2.32ns)   --->   "%conv_buff_val_89_V_28 = load i24* %conv_buff_val_89_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1365 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_89_V_28, i24* %conv_buff_val_88_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1366 [1/2] (2.32ns)   --->   "%conv_buff_val_90_V_28 = load i24* %conv_buff_val_90_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1367 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_90_V_28, i24* %conv_buff_val_89_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1368 [1/2] (2.32ns)   --->   "%conv_buff_val_91_V_28 = load i24* %conv_buff_val_91_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1369 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_91_V_28, i24* %conv_buff_val_90_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1370 [1/2] (2.32ns)   --->   "%conv_buff_val_92_V_28 = load i24* %conv_buff_val_92_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1371 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_92_V_28, i24* %conv_buff_val_91_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1372 [1/2] (2.32ns)   --->   "%conv_buff_val_93_V_28 = load i24* %conv_buff_val_93_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1373 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_93_V_28, i24* %conv_buff_val_92_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1374 [1/2] (2.32ns)   --->   "%conv_buff_val_94_V_28 = load i24* %conv_buff_val_94_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1375 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_94_V_28, i24* %conv_buff_val_93_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1376 [1/2] (2.32ns)   --->   "%conv_buff_val_95_V_28 = load i24* %conv_buff_val_95_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1377 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_95_V_28, i24* %conv_buff_val_94_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1378 [1/2] (2.32ns)   --->   "%conv_buff_val_96_V_29 = load i24* %conv_buff_val_96_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1379 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_96_V_29, i24* %conv_buff_val_95_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1380 [1/2] (2.32ns)   --->   "%conv_buff_val_97_V_29 = load i24* %conv_buff_val_97_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1381 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_97_V_29, i24* %conv_buff_val_96_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1382 [1/2] (2.32ns)   --->   "%conv_buff_val_98_V_29 = load i24* %conv_buff_val_98_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1383 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_98_V_29, i24* %conv_buff_val_97_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1384 [1/2] (2.32ns)   --->   "%conv_buff_val_99_V_29 = load i24* %conv_buff_val_99_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1385 [1/1] (2.32ns)   --->   "store i24 %conv_buff_val_99_V_29, i24* %conv_buff_val_98_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:59]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1386 [1/1] (2.32ns)   --->   "store i24 %tmp_V_859, i24* %conv_buff_val_99_V_s, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1> <RAM>
ST_21 : Operation 1387 [1/1] (0.00ns)   --->   "br label %._crit_edge106.0" [nnet_stream/solution1/nnet.cpp:61]
ST_21 : Operation 1388 [1/1] (0.00ns)   --->   "br label %.loopexit100"


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', nnet_stream/solution1/nnet.cpp:27) [226]  (1.77 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond6', nnet_stream/solution1/nnet.cpp:27) [227]  (1.49 ns)
	blocking operation 0.931 ns on control path)

 <State 3>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:31) [235]  (3.63 ns)
	'store' operation (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:33) of variable 'tmp.V', nnet_stream/solution1/nnet.cpp:31 on array 'conv_buff.val[99].V', nnet_stream/solution1/nnet.cpp:20 [434]  (2.32 ns)

 <State 4>: 4.51ns
The critical path consists of the following:
	'phi' operation ('i_1', nnet_stream/solution1/nnet.cpp:39) with incoming values : ('i_1_mid2', nnet_stream/solution1/nnet.cpp:39) [442]  (0 ns)
	'add' operation ('i_5_mid1', nnet_stream/solution1/nnet.cpp:64) [451]  (1.78 ns)
	'icmp' operation ('tmp_mid1', nnet_stream/solution1/nnet.cpp:64) [452]  (1.36 ns)
	'select' operation ('tmp_mid2', nnet_stream/solution1/nnet.cpp:64) [454]  (1.37 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('filter') with incoming values : ('filter', nnet_stream/solution1/nnet.cpp:41) [458]  (0 ns)
	'getelementptr' operation ('conv_layer1_weights_s', nnet_stream/solution1/nnet.cpp:48) [470]  (0 ns)
	'load' operation ('conv_layer1_weights_1', nnet_stream/solution1/nnet.cpp:48) on array 'conv_layer1_weights_31' [471]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv_layer1_weights_1', nnet_stream/solution1/nnet.cpp:48) on array 'conv_layer1_weights_31' [471]  (3.25 ns)

 <State 7>: 8.7ns
The critical path consists of the following:
	'load' operation ('conv_buff_val_0_V_l', nnet_stream/solution1/nnet.cpp:48) on array 'conv_buff.val[0].V', nnet_stream/solution1/nnet.cpp:20 [468]  (2.32 ns)
	'mul' operation ('p_Val2_1', nnet_stream/solution1/nnet.cpp:48) [473]  (6.38 ns)

 <State 8>: 8.7ns
The critical path consists of the following:
	'load' operation ('conv_buff_val_3_V_l_27', nnet_stream/solution1/nnet.cpp:48) on array 'conv_buff.val[3].V', nnet_stream/solution1/nnet.cpp:20 [495]  (2.32 ns)
	'mul' operation ('p_Val2_24_0_3', nnet_stream/solution1/nnet.cpp:48) [500]  (6.38 ns)

 <State 9>: 8.7ns
The critical path consists of the following:
	'load' operation ('conv_buff_val_33_V_27', nnet_stream/solution1/nnet.cpp:48) on array 'conv_buff.val[33].V', nnet_stream/solution1/nnet.cpp:20 [515]  (2.32 ns)
	'mul' operation ('p_Val2_24_1_1', nnet_stream/solution1/nnet.cpp:48) [520]  (6.38 ns)

 <State 10>: 8.7ns
The critical path consists of the following:
	'load' operation ('conv_buff_val_35_V_27', nnet_stream/solution1/nnet.cpp:48) on array 'conv_buff.val[35].V', nnet_stream/solution1/nnet.cpp:20 [535]  (2.32 ns)
	'mul' operation ('p_Val2_24_1_3', nnet_stream/solution1/nnet.cpp:48) [540]  (6.38 ns)

 <State 11>: 8.7ns
The critical path consists of the following:
	'load' operation ('conv_buff_val_65_V_27', nnet_stream/solution1/nnet.cpp:48) on array 'conv_buff.val[65].V', nnet_stream/solution1/nnet.cpp:20 [555]  (2.32 ns)
	'mul' operation ('p_Val2_24_2_1', nnet_stream/solution1/nnet.cpp:48) [560]  (6.38 ns)

 <State 12>: 8.7ns
The critical path consists of the following:
	'load' operation ('conv_buff_val_67_V_27', nnet_stream/solution1/nnet.cpp:48) on array 'conv_buff.val[67].V', nnet_stream/solution1/nnet.cpp:20 [575]  (2.32 ns)
	'mul' operation ('p_Val2_24_2_3', nnet_stream/solution1/nnet.cpp:48) [580]  (6.38 ns)

 <State 13>: 8.7ns
The critical path consists of the following:
	'load' operation ('conv_buff_val_97_V_27', nnet_stream/solution1/nnet.cpp:48) on array 'conv_buff.val[97].V', nnet_stream/solution1/nnet.cpp:20 [595]  (2.32 ns)
	'mul' operation ('p_Val2_24_3_1', nnet_stream/solution1/nnet.cpp:48) [600]  (6.38 ns)

 <State 14>: 8.7ns
The critical path consists of the following:
	'load' operation ('conv_buff_val_99_V_27', nnet_stream/solution1/nnet.cpp:48) on array 'conv_buff.val[99].V', nnet_stream/solution1/nnet.cpp:20 [615]  (2.32 ns)
	'mul' operation ('p_Val2_24_3_3', nnet_stream/solution1/nnet.cpp:48) [620]  (6.38 ns)

 <State 15>: 7.76ns
The critical path consists of the following:
	'add' operation ('p_Val2_25_3_3', nnet_stream/solution1/nnet.cpp:48) [624]  (2.99 ns)
	'add' operation ('p_Val2_s_104', nnet_stream/solution1/nnet.cpp:49) [631]  (2.31 ns)
	'icmp' operation ('tmp_i', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:49) [633]  (2.45 ns)

 <State 16>: 5ns
The critical path consists of the following:
	'select' operation ('tmp.V', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:49) [634]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:49) [636]  (3.63 ns)

 <State 17>: 5.45ns
The critical path consists of the following:
	'add' operation ('j_op', nnet_stream/solution1/nnet.cpp:53) [640]  (1.78 ns)
	'select' operation ('j', nnet_stream/solution1/nnet.cpp:53) [641]  (1.37 ns)
	'icmp' operation ('tmp_2', nnet_stream/solution1/nnet.cpp:53) [642]  (1.36 ns)
	blocking operation 0.931 ns on control path)

 <State 18>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_buff_val_1_V_l_28', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:863->nnet_stream/solution1/nnet.cpp:69) on array 'conv_buff.val[1].V', nnet_stream/solution1/nnet.cpp:20 [662]  (2.32 ns)

 <State 19>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:68) [661]  (3.63 ns)
	'store' operation (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:70) of variable 'tmp.V', nnet_stream/solution1/nnet.cpp:68 on array 'conv_buff.val[99].V', nnet_stream/solution1/nnet.cpp:20 [860]  (2.32 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:58) [873]  (3.63 ns)
	'store' operation (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:883->nnet_stream/solution1/nnet.cpp:60) of variable 'tmp.V', nnet_stream/solution1/nnet.cpp:58 on array 'conv_buff.val[99].V', nnet_stream/solution1/nnet.cpp:20 [1072]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
