From 5d94600802342a93a15492754f2c7cc8e253001b Mon Sep 17 00:00:00 2001
From: Roman Meshkevich <roman.meshkevich@cogentembedded.com>
Date: Thu, 15 Sep 2016 00:55:37 +0300
Subject: [PATCH 2/2] ARM: dts: r8a7745: multimedia ip blocks use sysc power
 domain

---
 arch/arm/boot/dts/r8a7745.dtsi | 14 +++++++-------
 1 file changed, 7 insertions(+), 7 deletions(-)

diff --git a/arch/arm/boot/dts/r8a7745.dtsi b/arch/arm/boot/dts/r8a7745.dtsi
index 88f93ef..8f5d11d 100644
--- a/arch/arm/boot/dts/r8a7745.dtsi
+++ b/arch/arm/boot/dts/r8a7745.dtsi
@@ -739,7 +739,7 @@
 		interrupts = <0 258 IRQ_TYPE_LEVEL_HIGH>,
 			<0 259 IRQ_TYPE_LEVEL_HIGH>;
 		clocks = <&mstp1_clks R8A7745_CLK_VCP0>;
-		power-domains = <&cpg_clocks>;
+		power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 		renesas,#ch = <0>;
 	};
 
@@ -747,7 +747,7 @@
 		compatible = "renesas,vpc0";
 		reg = <0 0xfe908000 0 0x90>;
 		clocks = <&mstp1_clks R8A7745_CLK_VPC0>;
-		power-domains = <&cpg_clocks>;
+		power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 		renesas,#ch = <0>;
 	};
 
@@ -755,7 +755,7 @@
 		compatible = "renesas,vpc1";
 		reg = <0 0xfe918000 0 0x90>;
 		/* clocks = <&mstp1_clks R8A7745_CLK_VPC1>; */
-		power-domains = <&cpg_clocks>;
+		power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 		renesas,#ch = <0>;
 	};
 
@@ -763,7 +763,7 @@
 		compatible = "renesas,vpc0xy";
 		reg = <0 0xfe960380 0 0x4>;
 		/* clocks = <&mstp1_clks R8A7745_CLK_VPC0>; */
-		power-domains = <&cpg_clocks>;
+		power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 		renesas,#ch = <0>;
 	};
 
@@ -771,7 +771,7 @@
 		compatible = "renesas,vpc1xy";
 		reg = <0 0xfe960384 0 0x4>;
 		/* #clocks = <&mstp1_clks R8A7745_CLK_VPC1>; */
-		power-domains = <&cpg_clocks>;
+		power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 		renesas,#ch = <0>;
 	};
 
@@ -906,7 +906,7 @@
 		reg = <0 0xfea00000 0 0x0200>;
 		interrupts = <0 285 IRQ_TYPE_LEVEL_HIGH>;
 		clocks = <&mstp1_clks R8A7745_CLK_2DDMAC>;
-		power-domains = <&cpg_clocks>;
+		power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 	};
 
 	vsps: vspm@fe928000 {
@@ -942,7 +942,7 @@
 		reg = <0 0xfe940000 0 0x2400>;
 		interrupts = <0 262 IRQ_TYPE_LEVEL_HIGH>;
 		clocks = <&mstp1_clks R8A7745_CLK_FDP1_0>;
-		power-domains = <&cpg_clocks>;
+		power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 	};
 
 	du: display@feb00000 {
-- 
2.7.4

