<module name="WR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="WR_IDVER" acronym="WR_IDVER" offset="0x0" width="32" description="Subsystem wrapper revision register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="Wrapper revision value" range="" rwaccess="R"/>
  </register>
  <register id="WR_SOFT_RESET" acronym="WR_SOFT_RESET" offset="0x4" width="32" description="Subsystem soft reset register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset - Writing a one to this bit causes the CPGMACSS_R logic to be reset (INT, REGS, CPPI). Software reset occurs on the clock following the register bit write." range="" rwaccess="RW"/>
  </register>
  <register id="WR_CONTROL" acronym="WR_CONTROL" offset="0x8" width="32" description="Subsystem control register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SS_EEE_EN" width="1" begin="8" end="8" resetval="0x0" description="Subsystem Energy Efficient Ethernet enable 0: EEE disabled 1: EEE enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MMR_STDBYMODE" width="2" begin="3" end="2" resetval="0x0" description="Configuration of the local initiator state management mode. By definition, initiator may generate read/write transaction as long as it is out of STANDBY state." range="" rwaccess="RW">
      <bitenum value="0" id="EN_0X0" token="MMR_STDBYMODE_0" description="Force-standby mode : Local initiator is unconditionally placed in standbystate."/>
      <bitenum value="1" id="EN_0X1" token="MMR_STDBYMODE_1" description="No-standby mode : Local initiator is unconditionally placed out of standby state."/>
      <bitenum value="3" id="EN_0X3" token="MMR_STDBYMODE_3" description="Reserved : Reserved."/>
      <bitenum value="2" id="EN_0X2" token="MMR_STDBYMODE_2" description="Reserved : Reserved."/>
    </bitfield>
    <bitfield id="MMR_IDLEMODE" width="2" begin="1" end="0" resetval="0x0" description="Configuration of the local initiator state management mode. By definition, initiator may generate read/write transaction as long as it is out of IDLE state." range="" rwaccess="RW">
      <bitenum value="0" id="EN_0X0" token="MMR_IDLEMODE_0" description="Force-idle mode : Local initiator is unconditionally placed in idle state."/>
      <bitenum value="1" id="EN_0X1" token="MMR_IDLEMODE_1" description="No-idle mode : Local initiator is unconditionally placed out of idle state."/>
      <bitenum value="3" id="EN_0X3" token="MMR_IDLEMODE_3" description="Reserved : Reserved."/>
      <bitenum value="2" id="EN_0X2" token="MMR_IDLEMODE_2" description="Reserved : Reserved."/>
    </bitfield>
  </register>
  <register id="WR_INT_CONTROL" acronym="WR_INT_CONTROL" offset="0xC" width="32" description="Subsystem interrupt control">
    <bitfield id="INT_TEST" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Test - Test bit to the interrupt pacing blocks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="30" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INT_PACE_EN" width="6" begin="21" end="16" resetval="0x0" description="Interrupt Pacing Enable INT_PACE_EN[0] &#8211; Enables RX_PULSE Pacing (0 is pacing bypass) INT_PACE_EN[1] &#8211; Enables TX_PULSE Pacing (0 is pacing bypass)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INT_PRESCALE" width="12" begin="11" end="0" resetval="0x0" description="Interrupt Counter Prescaler - The number of MAIN_CLK periods in 4us." range="" rwaccess="R"/>
  </register>
  <register id="WR_C0_RX_THRESH_EN" acronym="WR_C0_RX_THRESH_EN" offset="0x10" width="32" description="Subsystem core 0 receive threshold int enable register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="C0_RX_THRESH_EN" width="8" begin="7" end="0" resetval="0x0" description="Core 0 Receive Threshold Enable - Each bit in this register corresponds to the bit in the receive threshold interrupt that is enabled to generate an interrupt on RX_THRESH_PULSE." range="" rwaccess="RW"/>
  </register>
  <register id="WR_C0_RX_EN" acronym="WR_C0_RX_EN" offset="0x14" width="32" description="Subsystem core 0 receive interrupt enable register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="C0_RX_EN" width="8" begin="7" end="0" resetval="0x0" description="Core 0 Receive Enable - Each bit in this register corresponds to the bit in the rx interrupt that is enabled to generate an interrupt on RX_PULSE." range="" rwaccess="RW"/>
  </register>
  <register id="WR_C0_TX_EN" acronym="WR_C0_TX_EN" offset="0x18" width="32" description="Subsystem core 0 transmit interrupt enable register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="C0_TX_EN" width="8" begin="7" end="0" resetval="0x0" description="Core 0 Transmit Enable - Each bit in this register corresponds to the bit in the tx interrupt that is enabled to generate an interrupt on TX_PULSE." range="" rwaccess="RW"/>
  </register>
  <register id="WR_C0_MISC_EN" acronym="WR_C0_MISC_EN" offset="0x1C" width="32" description="Subsystem core 0 misc interrupt enable register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="C0_MISC_EN" width="5" begin="4" end="0" resetval="0x0" description="Core 0 Misc Enable - Each bit in this register corresponds to the miscellaneous interrupt (SPF2_PEND, SPF1_PEND, EVNT_PEND, STAT_PEND, HOST_PEND, MDIO_LINKINT, MDIO_USERINT) that is enabled to generate an interrupt on MISC_PULSE." range="" rwaccess="RW"/>
  </register>
  <register id="WR_C0_RX_THRESH_STAT" acronym="WR_C0_RX_THRESH_STAT" offset="0x40" width="32" description="Subsystem core 0 rx threshold masked int status register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="C0_RX_THRESH_STAT" width="8" begin="7" end="0" resetval="0x0" description="Core 0 Receive Threshold Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the receive threshold interrupt that is enabled and generating an interrupt on RX_THRESH_PULSE." range="" rwaccess="R"/>
  </register>
  <register id="WR_C0_RX_STAT" acronym="WR_C0_RX_STAT" offset="0x44" width="32" description="Subsystem core 0 rx interrupt masked int status register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="C0_RX_STAT" width="8" begin="7" end="0" resetval="0x0" description="Core 0 Receive Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the Rx interrupt that is enabled and generating an interrupt on RX_PULSE." range="" rwaccess="R"/>
  </register>
  <register id="WR_C0_TX_STAT" acronym="WR_C0_TX_STAT" offset="0x48" width="32" description="Subsystem core 0 tx interrupt masked int status register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="C0_TX_STAT" width="8" begin="7" end="0" resetval="0x0" description="Core 0 Transmit Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the Tx interrupt that is enabled and generating an interrupt on TX_PULSE ." range="" rwaccess="R"/>
  </register>
  <register id="WR_C0_MISC_STAT" acronym="WR_C0_MISC_STAT" offset="0x4C" width="32" description="Subsystem core 0 misc interrupt masked int status register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="C0_MISC_STAT" width="5" begin="4" end="0" resetval="0x0" description="Core 0 Misc Masked Interrupt Status - Each bit in this register corresponds to the miscellaneous interrupt (SPF2_PEND, SPF1_PEND, EVNT_PEND, STAT_PEND, HOST_PEND, MDIO_LINKINT, MDIO_USERINT) that is enabled and generating an interrupt on MISC_PULSE ." range="" rwaccess="R"/>
  </register>
  <register id="WR_C0_RX_IMAX" acronym="WR_C0_RX_IMAX" offset="0x70" width="32" description="Subsystem core 0 receive interrupts per millisecond">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="C0_RX_IMAX" width="6" begin="5" end="0" resetval="0x0" description="Core 0 Receive Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on RX_PULSE if pacing is enabled for this interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="WR_C0_TX_IMAX" acronym="WR_C0_TX_IMAX" offset="0x74" width="32" description="Subsystem core 0 transmit interrupts per millisecond">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="C0_TX_IMAX" width="6" begin="5" end="0" resetval="0x0" description="Core 0 Transmit Interrupts per Millisecond - The maximum number of interrupts per millisecond generated on TX_PULSE if pacing is enabled for this interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="WR_RGMII_CTL" acronym="WR_RGMII_CTL" offset="0x88" width="32" description="RGMII control signal register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII2_FULLDUPLEX" width="1" begin="7" end="7" resetval="0x0" description="RGMII 2 Fullduplex - This is the CPRGMII fullduplex output signal. 0 - Half-duplex mode 1 - Full-duplex mode" range="" rwaccess="R"/>
    <bitfield id="RGMII2_SPEED" width="2" begin="6" end="5" resetval="0x0" description="RGMII2 Speed - This is the CPRGMII speed output signal 0x0 - 10Mbps mode 0x1 - 100Mbps mode 0x2 - 1000Mbps (gig) mode 0x3 - reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII2_LINK" width="1" begin="4" end="4" resetval="0x0" description="RGMII2 Link Indicator - This is the CPRGMII link output signal 0 - RGMII2 link is down 1 - RGMII2 link is up" range="" rwaccess="R"/>
    <bitfield id="RGMII1_FULLDUPLEX" width="1" begin="3" end="3" resetval="0x0" description="RGMII1 Fullduplex - This is the CPRGMII fullduplex output signal. 0 - Half-duplex mode 1 - Full-duplex mode" range="" rwaccess="R"/>
    <bitfield id="RGMII1_SPEED" width="2" begin="2" end="1" resetval="0x0" description="RGMII1 Speed - This is the CPRGMII speed output signal 0x0 - 10Mbps mode 0x1 - 100Mbps mode 0x2 - 1000Mbps (gig) mode 0x3 - reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII1_LINK" width="1" begin="0" end="0" resetval="0x0" description="RGMII1 Link Indicator - This is the CPRGMII link output signal 0 - RGMII1 link is down 1 - RGMII1 link is up" range="" rwaccess="R"/>
  </register>
  <register id="WR_STATUS" acronym="WR_STATUS" offset="0x8C" width="32" description="Subsystem Status register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPF2_CLKSTOP_ACK" width="1" begin="2" end="2" resetval="0x0" description="SPF2 Clockstop Acknowledge &#8211; When asserted the subsystem gated clock is not turned on due to SPF2." range="" rwaccess="R"/>
    <bitfield id="SPF1_CLKSTOP_ACK" width="1" begin="1" end="1" resetval="0x0" description="SPF1 Clockstop Acknowledge &#8211; When asserted the subsystem gated clock is not turned on due to SPF1." range="" rwaccess="R"/>
    <bitfield id="EEE_CLKSTOP_ACK" width="1" begin="0" end="0" resetval="0x0" description="CPSW_3G Clockstop Acknowledge &#8211; When asserted the subsystem gated clock is not turned on due to the CPSW_3G." range="" rwaccess="R"/>
  </register>
</module>
