#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed May  3 10:01:11 2017
# Process ID: 18290
# Current directory: /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1
# Command line: vivado -log patmos_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source patmos_top.tcl
# Log file: /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/patmos_top.vds
# Journal file: /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source patmos_top.tcl -notrace
Command: synth_design -top patmos_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1082.574 ; gain = 152.086 ; free physical = 269 ; free virtual = 12766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'patmos_top' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/patmos_nexys4ddr.vhdl:52]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/patmos_nexys4ddr.vhdl:306]
INFO: [Synth 8-3491] module 'clk_manager' declared at '/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/realtime/clk_manager_stub.v:5' bound to instance 'clk_manager_inst_0' of component 'clk_manager' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/patmos_nexys4ddr.vhdl:347]
INFO: [Synth 8-638] synthesizing module 'clk_manager' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/realtime/clk_manager_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_manager' (1#1) [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/realtime/clk_manager_stub.v:5]
INFO: [Synth 8-3491] module 'ocp_burst_to_ddr2_ctrl' declared at '/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/new/ocp_burst_to_ddr2_ctrl.vhd:34' bound to instance 'ocp_burst_to_ddr2_ctrl_inst_0' of component 'ocp_burst_to_ddr2_ctrl' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/patmos_nexys4ddr.vhdl:391]
INFO: [Synth 8-638] synthesizing module 'ocp_burst_to_ddr2_ctrl' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/new/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ocp_burst_to_ddr2_ctrl' (2#1) [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/new/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-3491] module 'ddr2_ctrl' declared at '/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/realtime/ddr2_ctrl_stub.v:5' bound to instance 'ddr2_ctrl_inst_0' of component 'ddr2_ctrl' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/patmos_nexys4ddr.vhdl:421]
INFO: [Synth 8-638] synthesizing module 'ddr2_ctrl' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/realtime/ddr2_ctrl_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'ddr2_ctrl' (3#1) [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/realtime/ddr2_ctrl_stub.v:5]
INFO: [Synth 8-3491] module 'Patmos' declared at '/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:18081' bound to instance 'patmos_inst_0' of component 'Patmos' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/patmos_nexys4ddr.vhdl:462]
INFO: [Synth 8-638] synthesizing module 'Patmos' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:18081]
INFO: [Synth 8-638] synthesizing module 'PatmosCore' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:17170]
INFO: [Synth 8-638] synthesizing module 'MCache' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2383]
INFO: [Synth 8-638] synthesizing module 'MCacheCtrl' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:1]
INFO: [Synth 8-256] done synthesizing module 'MCacheCtrl' (4#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:1]
INFO: [Synth 8-638] synthesizing module 'MCacheReplFifo' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:447]
INFO: [Synth 8-256] done synthesizing module 'MCacheReplFifo' (5#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:447]
INFO: [Synth 8-638] synthesizing module 'MCacheMem' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2350]
INFO: [Synth 8-638] synthesizing module 'MemBlock_1' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_1' (6#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MCacheMem' (7#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2350]
INFO: [Synth 8-256] done synthesizing module 'MCache' (8#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2383]
INFO: [Synth 8-638] synthesizing module 'Fetch' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2581]
INFO: [Synth 8-226] default block is never used [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2765]
INFO: [Synth 8-226] default block is never used [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:3032]
INFO: [Synth 8-638] synthesizing module 'MemBlock_0' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2544]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_0' (9#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2544]
INFO: [Synth 8-256] done synthesizing module 'Fetch' (10#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2581]
INFO: [Synth 8-638] synthesizing module 'Decode' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:3532]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:3437]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (11#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:3437]
INFO: [Synth 8-256] done synthesizing module 'Decode' (12#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:3532]
INFO: [Synth 8-638] synthesizing module 'Execute' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:4401]
INFO: [Synth 8-256] done synthesizing module 'Execute' (13#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:4401]
INFO: [Synth 8-638] synthesizing module 'Memory' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:5951]
INFO: [Synth 8-256] done synthesizing module 'Memory' (14#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:5951]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:6624]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (15#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:6624]
INFO: [Synth 8-638] synthesizing module 'Exceptions' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:6648]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '8' bits. [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:7785]
INFO: [Synth 8-256] done synthesizing module 'Exceptions' (16#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:6648]
INFO: [Synth 8-638] synthesizing module 'InOut' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:10430]
INFO: [Synth 8-638] synthesizing module 'Spm' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9073]
INFO: [Synth 8-638] synthesizing module 'MemBlock_2' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9036]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_2' (17#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9036]
INFO: [Synth 8-256] done synthesizing module 'Spm' (18#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9073]
INFO: [Synth 8-638] synthesizing module 'OcpCoreBus' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9184]
INFO: [Synth 8-256] done synthesizing module 'OcpCoreBus' (19#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9184]
INFO: [Synth 8-638] synthesizing module 'OcpIOBus' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9209]
INFO: [Synth 8-256] done synthesizing module 'OcpIOBus' (20#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9209]
INFO: [Synth 8-638] synthesizing module 'Uart' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9338]
INFO: [Synth 8-638] synthesizing module 'Queue' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9240]
INFO: [Synth 8-256] done synthesizing module 'Queue' (21#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9240]
WARNING: [Synth 8-350] instance 'txQueue' of module 'Queue' requires 9 connections, but only 8 given [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9646]
WARNING: [Synth 8-350] instance 'rxQueue' of module 'Queue' requires 9 connections, but only 7 given [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9655]
INFO: [Synth 8-256] done synthesizing module 'Uart' (22#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9338]
INFO: [Synth 8-638] synthesizing module 'Nexys4DDRIO' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9798]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DDRIO' (23#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9798]
INFO: [Synth 8-638] synthesizing module 'BRamCtrl' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9826]
INFO: [Synth 8-256] done synthesizing module 'BRamCtrl' (24#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9826]
INFO: [Synth 8-638] synthesizing module 'HwACtrl' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9883]
INFO: [Synth 8-256] done synthesizing module 'HwACtrl' (25#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:9883]
INFO: [Synth 8-638] synthesizing module 'CpuInfo' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:10076]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '16' bits. [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:10160]
INFO: [Synth 8-256] done synthesizing module 'CpuInfo' (26#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:10076]
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:10209]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '4' bits. [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:10325]
INFO: [Synth 8-256] done synthesizing module 'Timer' (27#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:10209]
INFO: [Synth 8-256] done synthesizing module 'InOut' (28#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:10430]
INFO: [Synth 8-638] synthesizing module 'DataCache' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:16747]
INFO: [Synth 8-638] synthesizing module 'DirectMappedCache' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:11503]
INFO: [Synth 8-638] synthesizing module 'MemBlock_3' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:11395]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_3' (29#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:11395]
INFO: [Synth 8-638] synthesizing module 'MemBlock_4' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:11449]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_4' (30#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:11449]
INFO: [Synth 8-256] done synthesizing module 'DirectMappedCache' (31#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:11503]
INFO: [Synth 8-638] synthesizing module 'StackCache' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:15840]
INFO: [Synth 8-256] done synthesizing module 'StackCache' (32#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:15840]
INFO: [Synth 8-638] synthesizing module 'NullCache' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:16394]
INFO: [Synth 8-256] done synthesizing module 'NullCache' (33#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:16394]
WARNING: [Synth 8-350] instance 'bp' of module 'NullCache' requires 19 connections, but only 17 given [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:17010]
INFO: [Synth 8-638] synthesizing module 'OcpBurstBus' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:16550]
INFO: [Synth 8-256] done synthesizing module 'OcpBurstBus' (34#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:16550]
INFO: [Synth 8-638] synthesizing module 'WriteNoBuffer' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:16584]
INFO: [Synth 8-256] done synthesizing module 'WriteNoBuffer' (35#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:16584]
WARNING: [Synth 8-350] instance 'wc' of module 'WriteNoBuffer' requires 29 connections, but only 28 given [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:17070]
INFO: [Synth 8-256] done synthesizing module 'DataCache' (36#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:16747]
INFO: [Synth 8-638] synthesizing module 'NoMemoryManagement' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:17120]
INFO: [Synth 8-256] done synthesizing module 'NoMemoryManagement' (37#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:17120]
INFO: [Synth 8-256] done synthesizing module 'PatmosCore' (38#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:17170]
WARNING: [Synth 8-350] instance 'core' of module 'PatmosCore' requires 48 connections, but only 47 given [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:18192]
INFO: [Synth 8-638] synthesizing module 'MemBridge' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:18046]
INFO: [Synth 8-256] done synthesizing module 'MemBridge' (39#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:18046]
INFO: [Synth 8-256] done synthesizing module 'Patmos' (40#1) [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:18081]
INFO: [Synth 8-3491] module 'nexys4ddr_io' declared at '/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/new/nexys4ddr_io.vhd:5' bound to instance 'nexys4ddr_io_inst_0' of component 'nexys4ddr_io' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/patmos_nexys4ddr.vhdl:518]
INFO: [Synth 8-638] synthesizing module 'nexys4ddr_io' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/new/nexys4ddr_io.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'nexys4ddr_io' (41#1) [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/new/nexys4ddr_io.vhd:27]
INFO: [Synth 8-3491] module 'n_bank' declared at '/home/andreas/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:18' bound to instance 'n_bank_inst_0' of component 'n_bank' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/patmos_nexys4ddr.vhdl:538]
INFO: [Synth 8-638] synthesizing module 'n_bank' [/home/andreas/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:34]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/andreas/t-crest/patmos/hardware/vhdl/mem/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/andreas/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'bram_tdp' [/home/andreas/t-crest/patmos/hardware/vhdl/mem/bram_tdp.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'bram_tdp' (42#1) [/home/andreas/t-crest/patmos/hardware/vhdl/mem/bram_tdp.vhd:64]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/andreas/t-crest/patmos/hardware/vhdl/mem/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/andreas/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:75]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/andreas/t-crest/patmos/hardware/vhdl/mem/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/andreas/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'n_bank' (43#1) [/home/andreas/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:34]
INFO: [Synth 8-3491] module 'matmul_hw' declared at '/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:12' bound to instance 'matrixmul_inst_0' of component 'matmul_hw' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/patmos_nexys4ddr.vhdl:552]
INFO: [Synth 8-638] synthesizing module 'matmul_hw' [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:97]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:101]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:292]
INFO: [Synth 8-3491] module 'matmul_hw_fadd_32bkb' declared at '/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_fadd_32bkb.vhd:11' bound to instance 'matmul_hw_fadd_32bkb_U1' of component 'matmul_hw_fadd_32bkb' [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:352]
INFO: [Synth 8-638] synthesizing module 'matmul_hw_fadd_32bkb' [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_fadd_32bkb.vhd:29]
INFO: [Synth 8-3491] module 'matmul_hw_ap_fadd_3_full_dsp_32' declared at '/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/ip/matmul_hw_ap_fadd_3_full_dsp_32/synth/matmul_hw_ap_fadd_3_full_dsp_32.vhd:59' bound to instance 'matmul_hw_ap_fadd_3_full_dsp_32_u' of component 'matmul_hw_ap_fadd_3_full_dsp_32' [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_fadd_32bkb.vhd:56]
INFO: [Synth 8-638] synthesizing module 'matmul_hw_ap_fadd_3_full_dsp_32' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/ip/matmul_hw_ap_fadd_3_full_dsp_32/synth/matmul_hw_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/ip/matmul_hw_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/ip/matmul_hw_ap_fadd_3_full_dsp_32/synth/matmul_hw_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'matmul_hw_ap_fadd_3_full_dsp_32' (61#1) [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/ip/matmul_hw_ap_fadd_3_full_dsp_32/synth/matmul_hw_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'matmul_hw_fadd_32bkb' (62#1) [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_fadd_32bkb.vhd:29]
INFO: [Synth 8-3491] module 'matmul_hw_fmul_32cud' declared at '/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_fmul_32cud.vhd:11' bound to instance 'matmul_hw_fmul_32cud_U2' of component 'matmul_hw_fmul_32cud' [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:367]
INFO: [Synth 8-638] synthesizing module 'matmul_hw_fmul_32cud' [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_fmul_32cud.vhd:29]
INFO: [Synth 8-3491] module 'matmul_hw_ap_fmul_2_max_dsp_32' declared at '/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/ip/matmul_hw_ap_fmul_2_max_dsp_32/synth/matmul_hw_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'matmul_hw_ap_fmul_2_max_dsp_32_u' of component 'matmul_hw_ap_fmul_2_max_dsp_32' [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_fmul_32cud.vhd:56]
INFO: [Synth 8-638] synthesizing module 'matmul_hw_ap_fmul_2_max_dsp_32' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/ip/matmul_hw_ap_fmul_2_max_dsp_32/synth/matmul_hw_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/ip/matmul_hw_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/ip/matmul_hw_ap_fmul_2_max_dsp_32/synth/matmul_hw_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'matmul_hw_ap_fmul_2_max_dsp_32' (70#1) [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.srcs/sources_1/ip/matmul_hw_ap_fmul_2_max_dsp_32/synth/matmul_hw_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'matmul_hw_fmul_32cud' (71#1) [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_fmul_32cud.vhd:29]
INFO: [Synth 8-3491] module 'matmul_hw_mux_42_dEe' declared at '/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_mux_42_dEe.vhd:13' bound to instance 'matmul_hw_mux_42_dEe_U3' of component 'matmul_hw_mux_42_dEe' [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:382]
INFO: [Synth 8-638] synthesizing module 'matmul_hw_mux_42_dEe' [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_mux_42_dEe.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'matmul_hw_mux_42_dEe' (72#1) [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_mux_42_dEe.vhd:32]
INFO: [Synth 8-3491] module 'matmul_hw_mux_42_dEe' declared at '/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_mux_42_dEe.vhd:13' bound to instance 'matmul_hw_mux_42_dEe_U4' of component 'matmul_hw_mux_42_dEe' [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:400]
INFO: [Synth 8-3491] module 'matmul_hw_mux_42_dEe' declared at '/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_mux_42_dEe.vhd:13' bound to instance 'matmul_hw_mux_42_dEe_U5' of component 'matmul_hw_mux_42_dEe' [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:418]
INFO: [Synth 8-3491] module 'matmul_hw_mux_42_dEe' declared at '/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw_mux_42_dEe.vhd:13' bound to instance 'matmul_hw_mux_42_dEe_U6' of component 'matmul_hw_mux_42_dEe' [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:436]
INFO: [Synth 8-256] done synthesizing module 'matmul_hw' (73#1) [/home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/impl/vhdl/matmul_hw.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'patmos_top' (74#1) [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/patmos_nexys4ddr.vhdl:52]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized244 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized244 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized244 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized244 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized244 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized242 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized242 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized242 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized242 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized242 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized240 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized240 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized240 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized240 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized240 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized238 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized238 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized238 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized238 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized238 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized236 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized236 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized236 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized236 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized236 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized234 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized234 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized234 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized234 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized234 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized232 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized232 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized232 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized232 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized232 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized246 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized246 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized246 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized246 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized246 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized254 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized254 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized254 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized254 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized254 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized252 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized252 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized252 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized252 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized252 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized250 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized250 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized250 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized250 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized250 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized248 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized248 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized248 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized248 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized248 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized184 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized184 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized184 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized184 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized184 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized230 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized230 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized230 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized230 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized230 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized228 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized228 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized228 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized228 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized228 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized226 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized226 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized226 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized226 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized226 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized224 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized224 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized224 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized224 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized224 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized222 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized222 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized222 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized222 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized222 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized220 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized220 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized220 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1240.043 ; gain = 309.555 ; free physical = 133 ; free virtual = 12605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1240.043 ; gain = 309.555 ; free physical = 132 ; free virtual = 12604
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_manager' instantiated as 'clk_manager_inst_0' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/patmos_nexys4ddr.vhdl:347]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ddr2_ctrl' instantiated as 'ddr2_ctrl_inst_0' [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/patmos_nexys4ddr.vhdl:421]
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc] for cell 'ddr2_ctrl_inst_0'
Finished Parsing XDC File [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc] for cell 'ddr2_ctrl_inst_0'
Parsing XDC File [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp_2/clk_manager_in_context.xdc] for cell 'clk_manager_inst_0'
Finished Parsing XDC File [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp_2/clk_manager_in_context.xdc] for cell 'clk_manager_inst_0'
Parsing XDC File [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1532.520 ; gain = 0.000 ; free physical = 141 ; free virtual = 12423
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1532.520 ; gain = 602.031 ; free physical = 144 ; free virtual = 12406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1532.520 ; gain = 602.031 ; free physical = 144 ; free virtual = 12406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp/ddr2_ctrl_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp_2/clk_manager_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  /home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/.Xil/Vivado-18290-andreas-W54xEU/dcp_2/clk_manager_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for matrixmul_inst_0/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrixmul_inst_0/matmul_hw_fmul_32cud_U2/matmul_hw_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1532.520 ; gain = 602.031 ; free physical = 144 ; free virtual = 12406
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ocp_burst_to_ddr2_ctrl'
INFO: [Synth 8-5544] ROM "SCmdAccept" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_last_item" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'addrEvenReg_reg' and it is trimmed from '32' to '10' bits. [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:342]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrOddReg_reg' and it is trimmed from '32' to '10' bits. [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:334]
INFO: [Synth 8-5544] ROM "stateReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ocpAddrReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:1897]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:3345]
INFO: [Synth 8-5544] ROM "T110" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'exReg_jmpOp_reloc_reg' and it is trimmed from '32' to '30' bits. [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:5356]
WARNING: [Synth 8-3936] Found unconnected internal register 'memReg_mem_addr_reg' and it is trimmed from '32' to '2' bits. [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:6473]
INFO: [Synth 8-5544] ROM "T60" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T35" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T66" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdDataReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T54" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ispmResp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T1239" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T1228" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T47" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T147" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T56" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T52" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T50" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T45" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T42" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T60" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SResp_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "green_leds_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_press_reg_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "seven_segments_drive" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "debounce_count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_316_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_298_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_451_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_438_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_425_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp1_fu_336_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_fu_406_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_316_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_298_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_451_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_438_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_425_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp1_fu_336_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_fu_406_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "debounce_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_reset_btn_debounced" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            write_buffer |                              001 |                              001
           write_command |                              010 |                              010
              write_data |                              011 |                              011
            read_command |                              100 |                              100
               read_wait |                              101 |                              101
             read_buffer |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ocp_burst_to_ddr2_ctrl'
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1532.520 ; gain = 602.031 ; free physical = 144 ; free virtual = 12408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |PatmosCore__GB0 |           1|     32175|
|2     |PatmosCore__GB1 |           1|     11726|
|3     |patmos_top__GC0 |           1|     11934|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mem/mcacheOdd/R7_reg[8:0]' into 'mem/mcacheEven/R7_reg[8:0]' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2337]
INFO: [Synth 8-4471] merging register 'mem/mcacheOdd/R4_reg[31:0]' into 'mem/mcacheEven/R4_reg[31:0]' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:2333]
INFO: [Synth 8-4471] merging register 'dcache/dm/MemBlock_1/rdAddrReg_reg[8:0]' into 'dcache/dm/MemBlock/rdAddrReg_reg[8:0]' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:11487]
INFO: [Synth 8-4471] merging register 'dcache/dm/MemBlock_1/R7_reg[8:0]' into 'dcache/dm/MemBlock/R7_reg[8:0]' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:11490]
INFO: [Synth 8-4471] merging register 'dcache/dm/MemBlock_2/rdAddrReg_reg[8:0]' into 'dcache/dm/MemBlock/rdAddrReg_reg[8:0]' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:11487]
INFO: [Synth 8-4471] merging register 'dcache/dm/MemBlock_2/R7_reg[8:0]' into 'dcache/dm/MemBlock/R7_reg[8:0]' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:11490]
INFO: [Synth 8-4471] merging register 'dcache/dm/MemBlock_3/rdAddrReg_reg[8:0]' into 'dcache/dm/MemBlock/rdAddrReg_reg[8:0]' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:11487]
INFO: [Synth 8-4471] merging register 'dcache/dm/MemBlock_3/R7_reg[8:0]' into 'dcache/dm/MemBlock/R7_reg[8:0]' [/home/andreas/t-crest/patmos/hardware/vivado/patmos/Patmos.v:11490]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_438_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_451_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_425_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nexys4ddr_io_inst_0/seven_segments_drive" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/buttons_press_reg_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/buttons_press_reg_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/buttons_press_reg_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/buttons_press_reg_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/debounce_count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/debounce_count[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/debounce_count[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/debounce_count[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/debounce_count[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nexys4ddr_io_inst_0/seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_reset_btn_debounced" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-3971] The signal n_bank_inst_0/bram_gen[2].bram_array/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/srcReg_reg[4]' (FDR) to 'corei_2_0/exc/srcReg_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/srcReg_reg[3]' (FDR) to 'corei_2_0/exc/srcReg_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/srcReg_reg[2]' (FDR) to 'corei_2_0/exc/srcReg_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/srcReg_reg[1]' (FDR) to 'corei_2_0/exc/srcReg_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/srcReg_reg[0]' (FDR) to 'corei_2_0/exc/srcReg_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/ctrl/callRetBaseReg_reg[30]' (FDE) to 'corei_2_0/icache/ctrl/callRetBaseReg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\ctrl/callRetBaseReg_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/execute/fwReg_1_reg[2]' (FDE) to 'corei_2_0/execute/exReg_immOp_0_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (corei_2_0/execute/predReg_0_reg)
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/ctrl/ocpCmdReg_reg[0]' (FDRE) to 'corei_2_0/icache/ctrl/ocpCmdReg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\ctrl/ocpCmdReg_reg[2] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_2_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_2_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_1_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_1_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_3_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_3_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_3_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_4_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_4_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_4_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_5_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_5_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_5_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_6_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_6_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_6_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_7_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_7_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_7_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_8_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_8_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_8_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_9_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_9_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_9_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_10_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_10_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_10_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_11_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_11_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_11_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_12_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_12_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_12_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_13_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_13_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_13_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_14_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_14_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_14_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_15_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_15_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_15_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/icache/repl/addrVec_0_reg[30]' (FDE) to 'corei_2_0/icache/repl/addrVec_0_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\repl/addrVec_0_reg[31] )
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_1_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_2_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_3_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_4_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_5_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_6_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_7_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_8_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_9_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_10_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_11_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_12_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_13_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_14_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_15_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_0_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callRetBaseReg_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callRetBaseReg_reg[30]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[30]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[29]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[28]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[27]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[26]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[25]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[24]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[23]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[22]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[21]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[20]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[19]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[18]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[17]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[16]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[15]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[14]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[13]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[12]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[11]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (ctrl/callRetBaseReg_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (ctrl/addrEvenReg_reg[0]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (ctrl/addrOddReg_reg[0]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (ctrl/ocpCmdReg_reg[2]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (ctrl/ocpAddrReg_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (ctrl/ocpAddrReg_reg[30]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[29]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[28]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[27]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[26]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[25]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[24]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[23]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[22]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[21]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[20]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[19]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[18]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[17]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[16]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[15]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[14]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[13]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[12]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[11]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[10]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[0]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[29]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[28]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[27]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[26]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[25]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[24]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[23]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[22]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[21]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[20]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[19]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[18]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[17]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[16]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[15]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[14]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[13]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[12]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[11]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[10]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[0]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (baseReg_reg[31]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (baseReg_reg[30]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (relocReg_reg[31]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (relocReg_reg[30]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (decReg_instr_a_reg[31]) is unused and will be removed from module Decode.
WARNING: [Synth 8-3332] Sequential element (decReg_reloc_reg[31]) is unused and will be removed from module Decode.
WARNING: [Synth 8-3332] Sequential element (decReg_reloc_reg[30]) is unused and will be removed from module Decode.
WARNING: [Synth 8-3332] Sequential element (predReg_0_reg) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (exReg_callAddr_reg[1]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (exReg_callAddr_reg[0]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (exReg_pc_reg[29]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (exReg_pc_reg[28]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (exReg_pc_reg[27]) is unused and will be removed from module Execute.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'corei_2_1/dcache/dm/MemBlock/rdAddrReg_reg[2]' (FD) to 'corei_2_1/dcache/dm/tagMem/rdAddrReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[1]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[2]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[2]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[3]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[3]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[4]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[5]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[5]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[6]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[6]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[7]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[7]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[8]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[9]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[9]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[10]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[10]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[11]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[11]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[12]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[12]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[13]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[13]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[14]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[14]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[15]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[16]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[16]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[17]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[17]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[18]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[18]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[19]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[19]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[20]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[20]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[21]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[21]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[22]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[22]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[23]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[23]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[24]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[24]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[25]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[25]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[26]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[26]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[27]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[27]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[28]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[28]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[29]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[29]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[30]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[30]' (FDRE) to 'corei_2_1/iocomp/HwACtrl/rdDataReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/CpuInfo/masterReg_Addr_reg[3]' (FD) to 'corei_2_1/iocomp/Timer/masterReg_Addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/CpuInfo/masterReg_Addr_reg[2]' (FD) to 'corei_2_1/iocomp/Timer/masterReg_Addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_1/iocomp/\HwACtrl/rdDataReg_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/Uart/respReg_reg[1]' (FDR) to 'corei_2_1/iocomp/HwACtrl/respReg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_1/iocomp/\BRamCtrl/respReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_1/iocomp/\HwACtrl/respReg_reg[1] )
INFO: [Synth 8-3886] merging instance 'corei_2_1/dcache/dm/MemBlock/rdAddrReg_reg[3]' (FD) to 'corei_2_1/dcache/dm/tagMem/rdAddrReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/dcache/dm/MemBlock/rdAddrReg_reg[4]' (FD) to 'corei_2_1/dcache/dm/tagMem/rdAddrReg_reg[2]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/dcache/dm/MemBlock/rdAddrReg_reg[5]' (FD) to 'corei_2_1/dcache/dm/tagMem/rdAddrReg_reg[3]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/dcache/dm/MemBlock/rdAddrReg_reg[6]' (FD) to 'corei_2_1/dcache/dm/tagMem/rdAddrReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/dcache/dm/MemBlock/rdAddrReg_reg[7]' (FD) to 'corei_2_1/dcache/dm/tagMem/rdAddrReg_reg[5]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/dcache/dm/MemBlock/rdAddrReg_reg[8]' (FD) to 'corei_2_1/dcache/dm/tagMem/rdAddrReg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_1/\dcache/sc /\responseToCPUReg_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_2_2/matrixmul_inst_0/tmp_reg_1297_reg[1]' (FDE) to 'i_2_2/matrixmul_inst_0/j_mid2_reg_1244_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/matrixmul_inst_0/tmp_reg_1297_reg[0]' (FDE) to 'i_2_2/matrixmul_inst_0/j_mid2_reg_1244_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[16]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[17]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[18]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[19]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[20]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[21]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[22]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[23]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[24]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[25]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[26]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[27]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[28]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[29]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[30]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2_2/nexys4ddr_io_inst_0/SData_reg[31]' (FDR) to 'i_2_2/nexys4ddr_io_inst_0/SResp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_2/\nexys4ddr_io_inst_0/SResp_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_2_2/matrixmul_inst_0/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'i_2_2/matrixmul_inst_0/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'corei_2_0/fetch/data_even_reg[28]' (FD) to 'corei_2_0/fetch/data_even_reg[29]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/Timer/masterReg_Cmd_reg[2]' (FD) to 'corei_2_1/iocomp/spm/cmdReg_reg[2]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/ispmCmdReg_reg[2]' (FD) to 'corei_2_1/iocomp/spm/cmdReg_reg[2]'
INFO: [Synth 8-3886] merging instance 'corei_2_1/iocomp/spm/cmdReg_reg[2]' (FD) to 'corei_2_1/iocomp/CpuInfo/masterReg_Cmd_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_1/iocomp/\CpuInfo/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_1/\dcache/bp/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_1/\dcache/dm/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_1/\dcache/bp/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_1/\dcache/dm/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R107_reg' (FD) to 'corei_2_0/exc/R118_reg'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R118_reg' (FD) to 'corei_2_0/exc/R140_reg'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R140_reg' (FD) to 'corei_2_0/exc/R162_reg'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R129_reg' (FD) to 'corei_2_0/exc/R162_reg'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R184_reg' (FD) to 'corei_2_0/exc/R162_reg'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R173_reg' (FD) to 'corei_2_0/exc/R162_reg'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R162_reg' (FD) to 'corei_2_0/exc/R206_reg'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R151_reg' (FD) to 'corei_2_0/exc/R206_reg'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R250_reg' (FD) to 'corei_2_0/exc/R206_reg'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R239_reg' (FD) to 'corei_2_0/exc/R206_reg'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R206_reg' (FD) to 'corei_2_0/exc/R228_reg'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R195_reg' (FD) to 'corei_2_0/exc/R228_reg'
INFO: [Synth 8-3886] merging instance 'corei_2_0/exc/R228_reg' (FD) to 'corei_2_0/exc/R217_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/exc/R217_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/exc/\masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_2_0/icache/\ctrl/ocpSlaveReg_Resp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1746.676 ; gain = 816.188 ; free physical = 123 ; free virtual = 12165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |PatmosCore__GB0 |           1|     14332|
|2     |PatmosCore__GB1 |           1|      7142|
|3     |patmos_top__GC0 |           1|      8470|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr2_ctrl_inst_0/ui_clk' to pin 'ddr2_ctrl_inst_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_manager_inst_0/clk_out_1' to pin 'clk_manager_inst_0/bbstub_clk_out_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_manager_inst_0/clk_out_2' to pin 'clk_manager_inst_0/bbstub_clk_out_2/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 1873.965 ; gain = 943.477 ; free physical = 133 ; free virtual = 12036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:18 . Memory (MB): peak = 1902.996 ; gain = 972.508 ; free physical = 141 ; free virtual = 12008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |patmos_top_GT0 |           1|     29777|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[1].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[1].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[2].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheEven/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheOdd/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/tagMem/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:02:27 . Memory (MB): peak = 1911.004 ; gain = 980.516 ; free physical = 133 ; free virtual = 11999
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:02:28 . Memory (MB): peak = 1911.004 ; gain = 980.516 ; free physical = 132 ; free virtual = 11998
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:02:28 . Memory (MB): peak = 1911.004 ; gain = 980.516 ; free physical = 132 ; free virtual = 11998
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:29 ; elapsed = 00:02:30 . Memory (MB): peak = 1911.004 ; gain = 980.516 ; free physical = 132 ; free virtual = 11998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:29 ; elapsed = 00:02:30 . Memory (MB): peak = 1911.004 ; gain = 980.516 ; free physical = 132 ; free virtual = 11998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:02:31 . Memory (MB): peak = 1911.004 ; gain = 980.516 ; free physical = 132 ; free virtual = 11998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:29 ; elapsed = 00:02:31 . Memory (MB): peak = 1911.004 ; gain = 980.516 ; free physical = 132 ; free virtual = 11998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_manager   |         1|
|2     |ddr2_ctrl     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_manager |     1|
|2     |ddr2_ctrl   |     1|
|3     |CARRY4      |   417|
|4     |DSP48E1     |     3|
|5     |DSP48E1_2   |     1|
|6     |DSP48E1_3   |     1|
|7     |DSP48E1_4   |     1|
|8     |DSP48E1_5   |     1|
|9     |DSP48E1_6   |     1|
|10    |DSP48E1_7   |     1|
|11    |LUT1        |   678|
|12    |LUT2        |   552|
|13    |LUT3        |  1277|
|14    |LUT4        |  1203|
|15    |LUT5        |  1080|
|16    |LUT6        |  3396|
|17    |MUXCY       |    74|
|18    |MUXF7       |   101|
|19    |MUXF8       |    21|
|20    |RAM32M      |    22|
|21    |RAM32X1S    |    32|
|22    |RAMB18E1    |     5|
|23    |RAMB18E1_1  |    12|
|24    |RAMB36E1    |     3|
|25    |SRL16E      |    39|
|26    |XORCY       |    25|
|27    |FDE         |     3|
|28    |FDRE        |  5827|
|29    |FDSE        |   120|
|30    |IBUF        |    23|
|31    |OBUF        |    41|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:29 ; elapsed = 00:02:31 . Memory (MB): peak = 1911.004 ; gain = 980.516 ; free physical = 132 ; free virtual = 11998
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 357 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 1911.004 ; gain = 607.949 ; free physical = 132 ; free virtual = 11998
Synthesis Optimization Complete : Time (s): cpu = 00:02:30 ; elapsed = 00:02:31 . Memory (MB): peak = 1911.012 ; gain = 980.523 ; free physical = 133 ; free virtual = 11999
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 625 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 77 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
480 Infos, 214 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:02:33 . Memory (MB): peak = 1943.020 ; gain = 945.027 ; free physical = 131 ; free virtual = 11999
INFO: [Common 17-1381] The checkpoint '/home/andreas/t-crest/patmos/hardware/vivado/matmul_float_3b_4x4/matmul_float.runs/synth_1/patmos_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1967.031 ; gain = 0.000 ; free physical = 149 ; free virtual = 11997
INFO: [Common 17-206] Exiting Vivado at Wed May  3 10:03:54 2017...
