// Seed: 3386248608
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
);
  id_3(
      id_1[1 : 1], id_2, 1, 1, 1, 1 < 1, 0
  );
  assign id_0 = id_1;
  logic id_4;
  genvar id_5;
endmodule
