# Reading D:/Programs/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do garland_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programs/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Code/Quartus/garland/garland_logic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:46 on Feb 24,2022
# vcom -reportprogress 300 -93 -work work D:/Code/Quartus/garland/garland_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity garland_logic
# -- Compiling architecture garland_logic_architecture of garland_logic
# End time: 15:17:46 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Code/Quartus/garland/RGB_LED.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:46 on Feb 24,2022
# vcom -reportprogress 300 -93 -work work D:/Code/Quartus/garland/RGB_LED.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RGB_LED
# -- Compiling architecture RGB_LED_architecture of RGB_LED
# End time: 15:17:46 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Code/Quartus/garland/RGB_logic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:46 on Feb 24,2022
# vcom -reportprogress 300 -93 -work work D:/Code/Quartus/garland/RGB_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RGB_logic
# -- Compiling architecture RGB_logic_architecture of RGB_logic
# End time: 15:17:46 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:58 on Feb 24,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping entity garland_logic
# -- Skipping entity rgb_led
# -- Skipping entity rgb_logic
# End time: 15:17:58 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:58 on Feb 24,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity garland_logic
# -- Compiling architecture garland_logic_architecture of garland_logic
# -- Loading package NUMERIC_STD
# -- Compiling entity RGB_LED
# -- Compiling architecture RGB_LED_architecture of RGB_LED
# -- Compiling entity RGB_logic
# -- Compiling architecture RGB_logic_architecture of RGB_logic
# End time: 15:17:58 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Code/Quartus/garland/garland.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:15 on Feb 24,2022
# vcom -reportprogress 300 -work work D:/Code/Quartus/garland/garland.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity garland
# -- Compiling architecture bdf_type of garland
# End time: 15:18:15 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.garland
# vsim work.garland 
# Start time: 15:18:19 on Feb 24,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.garland(bdf_type)
# Loading work.garland_logic(garland_logic_architecture)
# Loading ieee.numeric_std(body)
# Loading work.rgb_led(rgb_led_architecture)
# Loading work.rgb_logic(rgb_logic_architecture)
# ** Fatal: (vsim-3348) Port length (96) does not match actual length (24) for port "/garland/b2v_inst3/led_data".
#    Time: 0 ps  Iteration: 0  Instance: /garland/b2v_inst3 File: D:/Code/Quartus/garland/RGB_logic.vhd Line: 46
# FATAL ERROR while loading design
# Error loading design
# End time: 15:18:20 on Feb 24,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/Code/Quartus/garland/garland.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:49 on Feb 24,2022
# vcom -reportprogress 300 -work work D:/Code/Quartus/garland/garland.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity garland
# -- Compiling architecture bdf_type of garland
# End time: 15:18:49 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Code/Quartus/garland/garland.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:50 on Feb 24,2022
# vcom -reportprogress 300 -work work D:/Code/Quartus/garland/garland.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity garland
# -- Compiling architecture bdf_type of garland
# End time: 15:18:50 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.garland
# vsim work.garland 
# Start time: 15:18:53 on Feb 24,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.garland(bdf_type)
# Loading work.garland_logic(garland_logic_architecture)
# Loading ieee.numeric_std(body)
# Loading work.rgb_led(rgb_led_architecture)
# Loading work.rgb_logic(rgb_logic_architecture)
# ** Fatal: (vsim-3348) Port length (96) does not match actual length (24) for port "/garland/b2v_inst3/led_data".
#    Time: 0 ps  Iteration: 0  Instance: /garland/b2v_inst3 File: D:/Code/Quartus/garland/RGB_logic.vhd Line: 46
# FATAL ERROR while loading design
# Error loading design
# End time: 15:18:53 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.garland(bdf_type)
# vsim work.garland(bdf_type) 
# Start time: 15:18:56 on Feb 24,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.garland(bdf_type)
# Loading work.garland_logic(garland_logic_architecture)
# Loading ieee.numeric_std(body)
# Loading work.rgb_led(rgb_led_architecture)
# Loading work.rgb_logic(rgb_logic_architecture)
# ** Fatal: (vsim-3348) Port length (96) does not match actual length (24) for port "/garland/b2v_inst3/led_data".
#    Time: 0 ps  Iteration: 0  Instance: /garland/b2v_inst3 File: D:/Code/Quartus/garland/RGB_logic.vhd Line: 46
# FATAL ERROR while loading design
# Error loading design
# End time: 15:18:56 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.garland
# vsim work.garland 
# Start time: 15:19:03 on Feb 24,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.garland(bdf_type)
# Loading work.garland_logic(garland_logic_architecture)
# Loading ieee.numeric_std(body)
# Loading work.rgb_led(rgb_led_architecture)
# Loading work.rgb_logic(rgb_logic_architecture)
# ** Fatal: (vsim-3348) Port length (96) does not match actual length (24) for port "/garland/b2v_inst3/led_data".
#    Time: 0 ps  Iteration: 0  Instance: /garland/b2v_inst3 File: D:/Code/Quartus/garland/RGB_logic.vhd Line: 46
# FATAL ERROR while loading design
# Error loading design
# End time: 15:19:03 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
