PPA Report for Pipelined Shifter
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 13
FF Count: 19
IO Count: 18
Cell Count: 78

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1113.59 MHz
Reg-to-Reg Critical Path Delay: 0.761 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
