{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651415690539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651415690539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 17:34:50 2022 " "Processing started: Sun May 01 17:34:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651415690539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651415690539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Question1 -c Question1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651415690539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651415690988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/multiplier_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/multiplier_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_tb-Multiplier_tb_arch " "Found design unit 1: Multiplier_tb-Multiplier_tb_arch" {  } { { "simulation/modelsim/Multiplier_tb.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/simulation/modelsim/Multiplier_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651415691524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_tb " "Found entity 1: Multiplier_tb" {  } { { "simulation/modelsim/Multiplier_tb.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/simulation/modelsim/Multiplier_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651415691524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651415691524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "declare.vhd 1 0 " "Found 1 design units, including 0 entities, in source file declare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Declarations " "Found design unit 1: Declarations" {  } { { "Declare.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Declare.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651415691526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651415691526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-RTL " "Found design unit 1: Reg-RTL" {  } { { "Reg.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651415691529 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651415691529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651415691529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-DataFlow " "Found design unit 1: Adder-DataFlow" {  } { { "Adder.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651415691534 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651415691534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651415691534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrllogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrllogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlLogic-DataFlow " "Found design unit 1: CtrlLogic-DataFlow" {  } { { "CtrlLogic.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/CtrlLogic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651415691539 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlLogic " "Found entity 1: CtrlLogic" {  } { { "CtrlLogic.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/CtrlLogic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651415691539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651415691539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-RTL " "Found design unit 1: Multiplier-RTL" {  } { { "Multiplier.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651415691543 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651415691543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651415691543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier " "Elaborating entity \"Multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651415691585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:R_A " "Elaborating entity \"Reg\" for hierarchy \"Reg:R_A\"" {  } { { "Multiplier.vhd" "R_A" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651415691588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:R_C " "Elaborating entity \"Reg\" for hierarchy \"Reg:R_C\"" {  } { { "Multiplier.vhd" "R_C" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651415691592 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Reg.vhd(22) " "VHDL Subtype or Type Declaration warning at Reg.vhd(22): subtype or type has null range" {  } { { "Reg.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Reg.vhd" 22 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1651415691593 "|Multiplier|Reg:R_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:U_Ad " "Elaborating entity \"Adder\" for hierarchy \"Adder:U_Ad\"" {  } { { "Multiplier.vhd" "U_Ad" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651415691597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlLogic CtrlLogic:U_Ctl " "Elaborating entity \"CtrlLogic\" for hierarchy \"CtrlLogic:U_Ctl\"" {  } { { "Multiplier.vhd" "U_Ctl" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651415691599 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SL_H CtrlLogic.vhd(11) " "VHDL Signal Declaration warning at CtrlLogic.vhd(11): used implicit default value for signal \"SL_H\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CtrlLogic.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/CtrlLogic.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1651415691600 "|CtrlLogic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EN_H CtrlLogic.vhd(12) " "VHDL Signal Declaration warning at CtrlLogic.vhd(12): used implicit default value for signal \"EN_H\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CtrlLogic.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/CtrlLogic.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1651415691600 "|CtrlLogic"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Low\[0\] GND " "Pin \"Low\[0\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651415692019 "|Multiplier|Low[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Low\[1\] GND " "Pin \"Low\[1\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651415692019 "|Multiplier|Low[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Low\[2\] GND " "Pin \"Low\[2\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651415692019 "|Multiplier|Low[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Low\[3\] GND " "Pin \"Low\[3\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651415692019 "|Multiplier|Low[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "High\[0\] GND " "Pin \"High\[0\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651415692019 "|Multiplier|High[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "High\[1\] GND " "Pin \"High\[1\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651415692019 "|Multiplier|High[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "High\[2\] GND " "Pin \"High\[2\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651415692019 "|Multiplier|High[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "High\[3\] GND " "Pin \"High\[3\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651415692019 "|Multiplier|High[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTC\[0\] GND " "Pin \"OUTC\[0\]\" is stuck at GND" {  } { { "Multiplier.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Multiplier.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651415692019 "|Multiplier|OUTC[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1651415692019 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1651415692046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1651415692209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651415692209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1651415692257 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1651415692257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1651415692257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1651415692257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651415692287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 17:34:52 2022 " "Processing ended: Sun May 01 17:34:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651415692287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651415692287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651415692287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651415692287 ""}
