
SpeedyASMUnrolled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000535c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000254  0800550c  0800550c  0001550c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005760  08005760  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005760  08005760  00015760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005768  08005768  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005768  08005768  00015768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800576c  0800576c  0001576c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005770  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  20000070  080057e0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000148  080057e0  00020148  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d0ef  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001974  00000000  00000000  0002d18f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008f8  00000000  00000000  0002eb08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000860  00000000  00000000  0002f400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000292b2  00000000  00000000  0002fc60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ad2f  00000000  00000000  00058f12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb965  00000000  00000000  00063c41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015f5a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000279c  00000000  00000000  0015f5fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080054f4 	.word	0x080054f4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	080054f4 	.word	0x080054f4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000588:	b5b0      	push	{r4, r5, r7, lr}
 800058a:	b0ba      	sub	sp, #232	; 0xe8
 800058c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
  *ARM_CM_DEMCR     =  (*ARM_CM_DEMCR) | 0x01000000;  // Set bit 24
 800058e:	4b3a      	ldr	r3, [pc, #232]	; (8000678 <main+0xf0>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4a39      	ldr	r2, [pc, #228]	; (8000678 <main+0xf0>)
 8000594:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000598:	6013      	str	r3, [r2, #0]
  *ARM_CM_DWT_CTRL = (*ARM_CM_DWT_CTRL) | 0x00000001 ;
 800059a:	4b38      	ldr	r3, [pc, #224]	; (800067c <main+0xf4>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4a37      	ldr	r2, [pc, #220]	; (800067c <main+0xf4>)
 80005a0:	f043 0301 	orr.w	r3, r3, #1
 80005a4:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a6:	f001 ffba 	bl	800251e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005aa:	f001 fc4d 	bl	8001e48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ae:	f001 fccb 	bl	8001f48 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80005b2:	f001 fc9d 	bl	8001ef0 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  uint32_t Plaintext[6] = {0xA13A6324, 0x51070E43, 0x82A27F26, 0xA40682F3, 0xFE9FF680, 0x28D24FDB};
 80005b6:	4b32      	ldr	r3, [pc, #200]	; (8000680 <main+0xf8>)
 80005b8:	f107 04c0 	add.w	r4, r7, #192	; 0xc0
 80005bc:	461d      	mov	r5, r3
 80005be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80005c6:	e884 0003 	stmia.w	r4, {r0, r1}
  /*All the keys are in bitslice representation */
  uint32_t Keys[8][6] = {{0X65CB7895, 0XAA4CAA9B, 0X98F8709C, 0XD4C43B89, 0X12C93259, 0XB7C604AB},		//k[0]	//master key
 80005ca:	4a2e      	ldr	r2, [pc, #184]	; (8000684 <main+0xfc>)
 80005cc:	463b      	mov	r3, r7
 80005ce:	4611      	mov	r1, r2
 80005d0:	22c0      	movs	r2, #192	; 0xc0
 80005d2:	4618      	mov	r0, r3
 80005d4:	f004 fb58 	bl	8004c88 <memcpy>
   					     {0X4B24C964, 0X12AEDF18, 0X2E5BC4AB, 0X54DD5265, 0XC7C384E4, 0XDC4EA621},		//k[4]
   					     {0X3F3CCCA0, 0X261CF1DD, 0X47FD4154, 0X14327A3E, 0XAB4519B2, 0XE30C650C},		//k[5]
   					     {0X09F6DC17, 0XEAA19AAC, 0X0D8D8BC3, 0X17ECC918, 0X2D932491, 0XEA68315E},		//k[6]
   					     {0X8AAA87F8, 0X74A06C7C, 0X762013CF, 0X18C219CE, 0XB8A276D1, 0X769271CD} };	//k[7]	//final key

  serial_out("Speedy encryption begin using bitslice and ASM", NULL, NULL, NULL, NULL, NULL, NULL, NULL);
 80005d8:	2300      	movs	r3, #0
 80005da:	9303      	str	r3, [sp, #12]
 80005dc:	2300      	movs	r3, #0
 80005de:	9302      	str	r3, [sp, #8]
 80005e0:	2300      	movs	r3, #0
 80005e2:	9301      	str	r3, [sp, #4]
 80005e4:	2300      	movs	r3, #0
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	2300      	movs	r3, #0
 80005ea:	2200      	movs	r2, #0
 80005ec:	2100      	movs	r1, #0
 80005ee:	4826      	ldr	r0, [pc, #152]	; (8000688 <main+0x100>)
 80005f0:	f001 fd54 	bl	800209c <serial_out>
  serial_out("Plaintext[0] = ", (uint8_t*)&Plaintext[0], (uint8_t*)&Plaintext[1], (uint8_t*)&Plaintext[2], (uint8_t*)&Plaintext[3], (uint8_t*)&Plaintext[4], (uint8_t*)&Plaintext[5], NULL);
 80005f4:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80005f8:	f103 0008 	add.w	r0, r3, #8
 80005fc:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8000600:	1d1a      	adds	r2, r3, #4
 8000602:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8000606:	2300      	movs	r3, #0
 8000608:	9303      	str	r3, [sp, #12]
 800060a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800060e:	3314      	adds	r3, #20
 8000610:	9302      	str	r3, [sp, #8]
 8000612:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8000616:	3310      	adds	r3, #16
 8000618:	9301      	str	r3, [sp, #4]
 800061a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800061e:	330c      	adds	r3, #12
 8000620:	9300      	str	r3, [sp, #0]
 8000622:	4603      	mov	r3, r0
 8000624:	4819      	ldr	r0, [pc, #100]	; (800068c <main+0x104>)
 8000626:	f001 fd39 	bl	800209c <serial_out>
  serial_out("Key = ", (uint8_t*)&Keys[0][0], (uint8_t*)&Keys[0][1], (uint8_t*)&Keys[0][2], (uint8_t*)&Keys[0][3], (uint8_t*)&Keys[0][4], (uint8_t*)&Keys[0][5], NULL);
 800062a:	463b      	mov	r3, r7
 800062c:	f103 0008 	add.w	r0, r3, #8
 8000630:	463b      	mov	r3, r7
 8000632:	1d1a      	adds	r2, r3, #4
 8000634:	4639      	mov	r1, r7
 8000636:	2300      	movs	r3, #0
 8000638:	9303      	str	r3, [sp, #12]
 800063a:	463b      	mov	r3, r7
 800063c:	3314      	adds	r3, #20
 800063e:	9302      	str	r3, [sp, #8]
 8000640:	463b      	mov	r3, r7
 8000642:	3310      	adds	r3, #16
 8000644:	9301      	str	r3, [sp, #4]
 8000646:	463b      	mov	r3, r7
 8000648:	330c      	adds	r3, #12
 800064a:	9300      	str	r3, [sp, #0]
 800064c:	4603      	mov	r3, r0
 800064e:	4810      	ldr	r0, [pc, #64]	; (8000690 <main+0x108>)
 8000650:	f001 fd24 	bl	800209c <serial_out>

  *ARM_CM_DWT_CYCCNT = 0;
 8000654:	4b0f      	ldr	r3, [pc, #60]	; (8000694 <main+0x10c>)
 8000656:	2200      	movs	r2, #0
 8000658:	601a      	str	r2, [r3, #0]
  startB = *ARM_CM_DWT_CYCCNT;
 800065a:	4b0e      	ldr	r3, [pc, #56]	; (8000694 <main+0x10c>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	4a0e      	ldr	r2, [pc, #56]	; (8000698 <main+0x110>)
 8000660:	6013      	str	r3, [r2, #0]

  asm(	/*Load plaintext from stack to registers r0 - r5*/
 8000662:	9830      	ldr	r0, [sp, #192]	; 0xc0
 8000664:	9931      	ldr	r1, [sp, #196]	; 0xc4
 8000666:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8000668:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800066a:	9c34      	ldr	r4, [sp, #208]	; 0xd0
 800066c:	9d35      	ldr	r5, [sp, #212]	; 0xd4
 800066e:	f04f 0c00 	mov.w	ip, #0
 8000672:	f6cf 4c00 	movt	ip, #64512	; 0xfc00
 8000676:	e011      	b.n	800069c <main+0x114>
 8000678:	e000edfc 	.word	0xe000edfc
 800067c:	e0001000 	.word	0xe0001000
 8000680:	0800558c 	.word	0x0800558c
 8000684:	080055a4 	.word	0x080055a4
 8000688:	0800550c 	.word	0x0800550c
 800068c:	0800553c 	.word	0x0800553c
 8000690:	0800554c 	.word	0x0800554c
 8000694:	e0001004 	.word	0xe0001004
 8000698:	20000128 	.word	0x20000128
  		"ldr r5, [sp, #212];"				//load Plaintext[5]
  		"mov r12, 0x0000;"					//mask lower 16 bits
  		"movt r12, 0xFC00;"					//mask upper 16 bits
    );

    asm(	/*	convert plaintext to bitslice  */
 800069c:	ea4f 1601 	mov.w	r6, r1, lsl #4
 80006a0:	ea86 1780 	eor.w	r7, r6, r0, lsl #6
 80006a4:	ea07 080c 	and.w	r8, r7, ip
 80006a8:	ea81 1118 	eor.w	r1, r1, r8, lsr #4
 80006ac:	ea80 1098 	eor.w	r0, r0, r8, lsr #6
 80006b0:	ea82 1600 	eor.w	r6, r2, r0, lsl #4
 80006b4:	ea06 261c 	and.w	r6, r6, ip, lsr #8
 80006b8:	ea82 0206 	eor.w	r2, r2, r6
 80006bc:	ea80 1016 	eor.w	r0, r0, r6, lsr #4
 80006c0:	ea83 1680 	eor.w	r6, r3, r0, lsl #6
 80006c4:	ea06 361c 	and.w	r6, r6, ip, lsr #12
 80006c8:	ea83 0306 	eor.w	r3, r3, r6
 80006cc:	ea80 1096 	eor.w	r0, r0, r6, lsr #6
 80006d0:	ea84 2600 	eor.w	r6, r4, r0, lsl #8
 80006d4:	ea06 461c 	and.w	r6, r6, ip, lsr #16
 80006d8:	ea84 0406 	eor.w	r4, r4, r6
 80006dc:	ea80 2016 	eor.w	r0, r0, r6, lsr #8
 80006e0:	ea4f 7131 	mov.w	r1, r1, ror #28
 80006e4:	ea4f 6232 	mov.w	r2, r2, ror #24
 80006e8:	ea4f 5333 	mov.w	r3, r3, ror #20
 80006ec:	ea4f 4434 	mov.w	r4, r4, ror #16
 80006f0:	ea82 1681 	eor.w	r6, r2, r1, lsl #6
 80006f4:	ea06 169c 	and.w	r6, r6, ip, lsr #6
 80006f8:	ea82 0206 	eor.w	r2, r2, r6
 80006fc:	ea81 1196 	eor.w	r1, r1, r6, lsr #6
 8000700:	ea83 3601 	eor.w	r6, r3, r1, lsl #12
 8000704:	ea06 169c 	and.w	r6, r6, ip, lsr #6
 8000708:	ea83 0306 	eor.w	r3, r3, r6
 800070c:	ea81 3116 	eor.w	r1, r1, r6, lsr #12
 8000710:	ea83 1682 	eor.w	r6, r3, r2, lsl #6
 8000714:	ea06 361c 	and.w	r6, r6, ip, lsr #12
 8000718:	ea83 0306 	eor.w	r3, r3, r6
 800071c:	ea82 1296 	eor.w	r2, r2, r6, lsr #6
 8000720:	ea4f 7b80 	mov.w	fp, r0, lsl #30
 8000724:	f001 0a0f 	and.w	sl, r1, #15
 8000728:	ea8b 6b8a 	eor.w	fp, fp, sl, lsl #26
 800072c:	f001 0af0 	and.w	sl, r1, #240	; 0xf0
 8000730:	ea8b 4b8a 	eor.w	fp, fp, sl, lsl #18
 8000734:	f002 0ac0 	and.w	sl, r2, #192	; 0xc0
 8000738:	ea8b 3b8a 	eor.w	fp, fp, sl, lsl #14
 800073c:	f403 5a40 	and.w	sl, r3, #12288	; 0x3000
 8000740:	ea8b 1b8a 	eor.w	fp, fp, sl, lsl #6
 8000744:	f404 4a70 	and.w	sl, r4, #61440	; 0xf000
 8000748:	ea8b 0b8a 	eor.w	fp, fp, sl, lsl #2
 800074c:	f404 2a70 	and.w	sl, r4, #983040	; 0xf0000
 8000750:	ea8b 1b9a 	eor.w	fp, fp, sl, lsr #6
 8000754:	f005 4a40 	and.w	sl, r5, #3221225472	; 0xc0000000
 8000758:	ea8b 5b9a 	eor.w	fp, fp, sl, lsr #22
 800075c:	f020 0003 	bic.w	r0, r0, #3
 8000760:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000764:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8000768:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800076c:	f424 247f 	bic.w	r4, r4, #1044480	; 0xff000
 8000770:	f025 4540 	bic.w	r5, r5, #3221225472	; 0xc0000000
 8000774:	ea4f 75b5 	mov.w	r5, r5, ror #30
 8000778:	ea0c 1684 	and.w	r6, ip, r4, lsl #6
 800077c:	ea84 1496 	eor.w	r4, r4, r6, lsr #6
 8000780:	ea81 6116 	eor.w	r1, r1, r6, lsr #24
 8000784:	ea85 060b 	eor.w	r6, r5, fp
 8000788:	ea06 060c 	and.w	r6, r6, ip
 800078c:	ea85 0506 	eor.w	r5, r5, r6
 8000790:	ea8b 0b06 	eor.w	fp, fp, r6
 8000794:	ea84 060b 	eor.w	r6, r4, fp
 8000798:	ea06 169c 	and.w	r6, r6, ip, lsr #6
 800079c:	ea84 0406 	eor.w	r4, r4, r6
 80007a0:	ea8b 0b06 	eor.w	fp, fp, r6
 80007a4:	ea85 060b 	eor.w	r6, r5, fp
 80007a8:	ea06 169c 	and.w	r6, r6, ip, lsr #6
 80007ac:	ea85 0506 	eor.w	r5, r5, r6
 80007b0:	ea8b 0b06 	eor.w	fp, fp, r6
 80007b4:	ea85 5602 	eor.w	r6, r5, r2, lsl #20
 80007b8:	ea06 169c 	and.w	r6, r6, ip, lsr #6
 80007bc:	ea85 0506 	eor.w	r5, r5, r6
 80007c0:	ea82 5216 	eor.w	r2, r2, r6, lsr #20
 80007c4:	ea03 561c 	and.w	r6, r3, ip, lsr #20
 80007c8:	ea84 2406 	eor.w	r4, r4, r6, lsl #8
 80007cc:	ea83 0306 	eor.w	r3, r3, r6
 80007d0:	ea0b 361c 	and.w	r6, fp, ip, lsr #12
 80007d4:	ea83 1396 	eor.w	r3, r3, r6, lsr #6
 80007d8:	ea8b 0b06 	eor.w	fp, fp, r6
 80007dc:	ea0b 469c 	and.w	r6, fp, ip, lsr #18
 80007e0:	ea82 1296 	eor.w	r2, r2, r6, lsr #6
 80007e4:	ea8b 0b06 	eor.w	fp, fp, r6
 80007e8:	f64f 7cfc 	movw	ip, #65532	; 0xfffc
 80007ec:	f2c0 0c0f 	movt	ip, #15
 80007f0:	ea05 060c 	and.w	r6, r5, ip
 80007f4:	ea85 0506 	eor.w	r5, r5, r6
 80007f8:	ea8b 0b06 	eor.w	fp, fp, r6
 80007fc:	f04f 0c00 	mov.w	ip, #0
 8000800:	f6cf 4c00 	movt	ip, #64512	; 0xfc00
 8000804:	ea03 669c 	and.w	r6, r3, ip, lsr #26
 8000808:	ea83 0306 	eor.w	r3, r3, r6
 800080c:	ea85 3586 	eor.w	r5, r5, r6, lsl #14
 8000810:	ea04 561c 	and.w	r6, r4, ip, lsr #20
 8000814:	ea84 0406 	eor.w	r4, r4, r6
 8000818:	ea84 0486 	eor.w	r4, r4, r6, lsl #2
 800081c:	ea04 669c 	and.w	r6, r4, ip, lsr #26
 8000820:	ea84 0406 	eor.w	r4, r4, r6
 8000824:	ea85 2506 	eor.w	r5, r5, r6, lsl #8
 8000828:	ea0b 060c 	and.w	r6, fp, ip
 800082c:	ea8b 0b06 	eor.w	fp, fp, r6
 8000830:	ea83 6316 	eor.w	r3, r3, r6, lsr #24
 8000834:	ea0b 169c 	and.w	r6, fp, ip, lsr #6
 8000838:	ea8b 0b06 	eor.w	fp, fp, r6
 800083c:	ea84 4496 	eor.w	r4, r4, r6, lsr #18
 8000840:	ea0b 361c 	and.w	r6, fp, ip, lsr #12
 8000844:	ea8b 0b06 	eor.w	fp, fp, r6
 8000848:	ea85 3516 	eor.w	r5, r5, r6, lsr #12
 800084c:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
 8000850:	ea0b 060c 	and.w	r6, fp, ip
 8000854:	ea80 3016 	eor.w	r0, r0, r6, lsr #12
 8000858:	ea0b 065c 	and.w	r6, fp, ip, lsr #1
 800085c:	ea81 21d6 	eor.w	r1, r1, r6, lsr #11
 8000860:	ea0b 069c 	and.w	r6, fp, ip, lsr #2
 8000864:	ea82 2296 	eor.w	r2, r2, r6, lsr #10
 8000868:	ea0b 06dc 	and.w	r6, fp, ip, lsr #3
 800086c:	ea83 2356 	eor.w	r3, r3, r6, lsr #9
 8000870:	ea0b 161c 	and.w	r6, fp, ip, lsr #4
 8000874:	ea84 2416 	eor.w	r4, r4, r6, lsr #8
 8000878:	ea0b 165c 	and.w	r6, fp, ip, lsr #5
 800087c:	ea85 15d6 	eor.w	r5, r5, r6, lsr #7
 8000880:	ea0b 169c 	and.w	r6, fp, ip, lsr #6
 8000884:	ea80 10d6 	eor.w	r0, r0, r6, lsr #7
 8000888:	ea0b 16dc 	and.w	r6, fp, ip, lsr #7
 800088c:	ea81 1196 	eor.w	r1, r1, r6, lsr #6
 8000890:	ea0b 261c 	and.w	r6, fp, ip, lsr #8
 8000894:	ea82 1256 	eor.w	r2, r2, r6, lsr #5
 8000898:	ea0b 265c 	and.w	r6, fp, ip, lsr #9
 800089c:	ea83 1316 	eor.w	r3, r3, r6, lsr #4
 80008a0:	ea0b 269c 	and.w	r6, fp, ip, lsr #10
 80008a4:	ea84 04d6 	eor.w	r4, r4, r6, lsr #3
 80008a8:	ea0b 26dc 	and.w	r6, fp, ip, lsr #11
 80008ac:	ea85 0596 	eor.w	r5, r5, r6, lsr #2
 80008b0:	ea86 0606 	eor.w	r6, r6, r6
 80008b4:	ea8b 0b0b 	eor.w	fp, fp, fp
 80008b8:	ea8c 0c0c 	eor.w	ip, ip, ip
 80008bc:	f44f 5c02 	mov.w	ip, #8320	; 0x2080
 80008c0:	f2c8 2c08 	movt	ip, #33288	; 0x8208
 80008c4:	ea81 0640 	eor.w	r6, r1, r0, lsl #1
 80008c8:	ea06 060c 	and.w	r6, r6, ip
 80008cc:	ea81 0106 	eor.w	r1, r1, r6
 80008d0:	ea80 0056 	eor.w	r0, r0, r6, lsr #1
 80008d4:	ea82 0680 	eor.w	r6, r2, r0, lsl #2
 80008d8:	ea06 060c 	and.w	r6, r6, ip
 80008dc:	ea82 0206 	eor.w	r2, r2, r6
 80008e0:	ea80 0096 	eor.w	r0, r0, r6, lsr #2
 80008e4:	ea83 06c0 	eor.w	r6, r3, r0, lsl #3
 80008e8:	ea06 060c 	and.w	r6, r6, ip
 80008ec:	ea83 0306 	eor.w	r3, r3, r6
 80008f0:	ea80 00d6 	eor.w	r0, r0, r6, lsr #3
 80008f4:	ea84 1600 	eor.w	r6, r4, r0, lsl #4
 80008f8:	ea06 060c 	and.w	r6, r6, ip
 80008fc:	ea84 0406 	eor.w	r4, r4, r6
 8000900:	ea80 1016 	eor.w	r0, r0, r6, lsr #4
 8000904:	ea85 1640 	eor.w	r6, r5, r0, lsl #5
 8000908:	ea06 060c 	and.w	r6, r6, ip
 800090c:	ea85 0506 	eor.w	r5, r5, r6
 8000910:	ea80 1056 	eor.w	r0, r0, r6, lsr #5
 8000914:	ea4f 0c7c 	mov.w	ip, ip, ror #1
 8000918:	ea82 0641 	eor.w	r6, r2, r1, lsl #1
 800091c:	ea06 060c 	and.w	r6, r6, ip
 8000920:	ea82 0206 	eor.w	r2, r2, r6
 8000924:	ea81 0156 	eor.w	r1, r1, r6, lsr #1
 8000928:	ea83 0681 	eor.w	r6, r3, r1, lsl #2
 800092c:	ea06 060c 	and.w	r6, r6, ip
 8000930:	ea83 0306 	eor.w	r3, r3, r6
 8000934:	ea81 0196 	eor.w	r1, r1, r6, lsr #2
 8000938:	ea84 06c1 	eor.w	r6, r4, r1, lsl #3
 800093c:	ea06 060c 	and.w	r6, r6, ip
 8000940:	ea84 0406 	eor.w	r4, r4, r6
 8000944:	ea81 01d6 	eor.w	r1, r1, r6, lsr #3
 8000948:	ea85 1601 	eor.w	r6, r5, r1, lsl #4
 800094c:	ea06 060c 	and.w	r6, r6, ip
 8000950:	ea85 0506 	eor.w	r5, r5, r6
 8000954:	ea81 1116 	eor.w	r1, r1, r6, lsr #4
 8000958:	ea4f 0c7c 	mov.w	ip, ip, ror #1
 800095c:	ea83 0642 	eor.w	r6, r3, r2, lsl #1
 8000960:	ea06 060c 	and.w	r6, r6, ip
 8000964:	ea83 0306 	eor.w	r3, r3, r6
 8000968:	ea82 0256 	eor.w	r2, r2, r6, lsr #1
 800096c:	ea84 0682 	eor.w	r6, r4, r2, lsl #2
 8000970:	ea06 060c 	and.w	r6, r6, ip
 8000974:	ea84 0406 	eor.w	r4, r4, r6
 8000978:	ea82 0296 	eor.w	r2, r2, r6, lsr #2
 800097c:	ea85 06c2 	eor.w	r6, r5, r2, lsl #3
 8000980:	ea06 060c 	and.w	r6, r6, ip
 8000984:	ea85 0506 	eor.w	r5, r5, r6
 8000988:	ea82 02d6 	eor.w	r2, r2, r6, lsr #3
 800098c:	ea4f 0c7c 	mov.w	ip, ip, ror #1
 8000990:	ea84 0643 	eor.w	r6, r4, r3, lsl #1
 8000994:	ea06 060c 	and.w	r6, r6, ip
 8000998:	ea84 0406 	eor.w	r4, r4, r6
 800099c:	ea83 0356 	eor.w	r3, r3, r6, lsr #1
 80009a0:	ea85 0683 	eor.w	r6, r5, r3, lsl #2
 80009a4:	ea06 060c 	and.w	r6, r6, ip
 80009a8:	ea85 0506 	eor.w	r5, r5, r6
 80009ac:	ea83 0396 	eor.w	r3, r3, r6, lsr #2
 80009b0:	ea4f 0c7c 	mov.w	ip, ip, ror #1
 80009b4:	ea85 0644 	eor.w	r6, r5, r4, lsl #1
 80009b8:	ea06 060c 	and.w	r6, r6, ip
 80009bc:	ea85 0506 	eor.w	r5, r5, r6
 80009c0:	ea84 0456 	eor.w	r4, r4, r6, lsr #1
  		"eor r5, r5, r6;"
  		"eor r4, r4, r6, lsr #1;"
  		/* Bitslice conversion end*/
  	);

    stopB  = *ARM_CM_DWT_CYCCNT;
 80009c4:	4bd0      	ldr	r3, [pc, #832]	; (8000d08 <main+0x780>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4ad0      	ldr	r2, [pc, #832]	; (8000d0c <main+0x784>)
 80009ca:	6013      	str	r3, [r2, #0]
    deltaB = stopB - startB;
 80009cc:	4bcf      	ldr	r3, [pc, #828]	; (8000d0c <main+0x784>)
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	4bcf      	ldr	r3, [pc, #828]	; (8000d10 <main+0x788>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	1ad3      	subs	r3, r2, r3
 80009d6:	461a      	mov	r2, r3
 80009d8:	4bce      	ldr	r3, [pc, #824]	; (8000d14 <main+0x78c>)
 80009da:	601a      	str	r2, [r3, #0]

    *ARM_CM_DWT_CYCCNT = 0;
 80009dc:	4bca      	ldr	r3, [pc, #808]	; (8000d08 <main+0x780>)
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
    startE = *ARM_CM_DWT_CYCCNT;
 80009e2:	4bc9      	ldr	r3, [pc, #804]	; (8000d08 <main+0x780>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4acc      	ldr	r2, [pc, #816]	; (8000d18 <main+0x790>)
 80009e8:	6013      	str	r3, [r2, #0]

  ///////////// round  0 //////////////
  	asm(/*	ARK	 the key 0 must be in bitslice*/
 80009ea:	9e00      	ldr	r6, [sp, #0]
 80009ec:	9f01      	ldr	r7, [sp, #4]
 80009ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80009f2:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80009f6:	f8dd a010 	ldr.w	sl, [sp, #16]
 80009fa:	f8dd b014 	ldr.w	fp, [sp, #20]
 80009fe:	ea80 0006 	eor.w	r0, r0, r6
 8000a02:	ea81 0107 	eor.w	r1, r1, r7
 8000a06:	ea82 0208 	eor.w	r2, r2, r8
 8000a0a:	ea83 0309 	eor.w	r3, r3, r9
 8000a0e:	ea84 040a 	eor.w	r4, r4, sl
 8000a12:	ea85 050b 	eor.w	r5, r5, fp
  		"eor r4, r4, r10;"
  		"eor r5, r5, r11;"
  		/*END of ARK*/
  	);

  	asm(	/*		Sbox implementation in assembly		*/
 8000a16:	ea04 0902 	and.w	r9, r4, r2
 8000a1a:	ea69 0905 	orn	r9, r9, r5
 8000a1e:	ea09 0903 	and.w	r9, r9, r3
 8000a22:	ea05 0a04 	and.w	sl, r5, r4
 8000a26:	ea63 0b00 	orn	fp, r3, r0
 8000a2a:	ea6a 0a0b 	orn	sl, sl, fp
 8000a2e:	ea01 0a0a 	and.w	sl, r1, sl
 8000a32:	ea4a 0609 	orr.w	r6, sl, r9
 8000a36:	ea00 0902 	and.w	r9, r0, r2
 8000a3a:	ea62 0a03 	orn	sl, r2, r3
 8000a3e:	ea69 090a 	orn	r9, r9, sl
 8000a42:	ea09 0905 	and.w	r9, r9, r5
 8000a46:	ea45 0a04 	orr.w	sl, r5, r4
 8000a4a:	ea6a 0a03 	orn	sl, sl, r3
 8000a4e:	ea69 090a 	orn	r9, r9, sl
 8000a52:	ea40 0a03 	orr.w	sl, r0, r3
 8000a56:	ea6a 0a01 	orn	sl, sl, r1
 8000a5a:	ea69 070a 	orn	r7, r9, sl
 8000a5e:	ea01 0903 	and.w	r9, r1, r3
 8000a62:	ea63 0a04 	orn	sl, r3, r4
 8000a66:	ea69 090a 	orn	r9, r9, sl
 8000a6a:	ea00 0909 	and.w	r9, r0, r9
 8000a6e:	ea43 0a04 	orr.w	sl, r3, r4
 8000a72:	ea6a 0a02 	orn	sl, sl, r2
 8000a76:	ea69 090a 	orn	r9, r9, sl
 8000a7a:	ea40 0a02 	orr.w	sl, r0, r2
 8000a7e:	ea4a 0a05 	orr.w	sl, sl, r5
 8000a82:	ea69 080a 	orn	r8, r9, sl
 8000a86:	ea00 0904 	and.w	r9, r0, r4
 8000a8a:	ea40 0a03 	orr.w	sl, r0, r3
 8000a8e:	ea69 090a 	orn	r9, r9, sl
 8000a92:	ea09 0902 	and.w	r9, r9, r2
 8000a96:	ea00 0a05 	and.w	sl, r0, r5
 8000a9a:	ea62 0a0a 	orn	sl, r2, sl
 8000a9e:	ea69 090a 	orn	r9, r9, sl
 8000aa2:	ea01 0a03 	and.w	sl, r1, r3
 8000aa6:	ea60 0a0a 	orn	sl, r0, sl
 8000aaa:	ea69 090a 	orn	r9, r9, sl
 8000aae:	ea8c 0c0c 	eor.w	ip, ip, ip
 8000ab2:	ea44 0a02 	orr.w	sl, r4, r2
 8000ab6:	ea40 0b01 	orr.w	fp, r0, r1
 8000aba:	ea6a 0a0b 	orn	sl, sl, fp
 8000abe:	ea6c 0a0a 	orn	sl, ip, sl
 8000ac2:	ea63 0b00 	orn	fp, r3, r0
 8000ac6:	ea6a 0a0b 	orn	sl, sl, fp
 8000aca:	ea04 0b05 	and.w	fp, r4, r5
 8000ace:	ea60 0b0b 	orn	fp, r0, fp
 8000ad2:	ea6a 0a0b 	orn	sl, sl, fp
 8000ad6:	ea00 0c03 	and.w	ip, r0, r3
 8000ada:	ea62 0b04 	orn	fp, r2, r4
 8000ade:	ea6c 0c0b 	orn	ip, ip, fp
 8000ae2:	ea61 0c0c 	orn	ip, r1, ip
 8000ae6:	ea01 0b00 	and.w	fp, r1, r0
 8000aea:	ea4b 0b05 	orr.w	fp, fp, r5
 8000aee:	ea0b 0b02 	and.w	fp, fp, r2
 8000af2:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 8000af6:	4630      	mov	r0, r6
 8000af8:	ea4f 71f7 	mov.w	r1, r7, ror #31
 8000afc:	ea4f 72b8 	mov.w	r2, r8, ror #30
 8000b00:	ea4f 7379 	mov.w	r3, r9, ror #29
 8000b04:	ea4f 743a 	mov.w	r4, sl, ror #28
 8000b08:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(	/*		Sbox implementation in assembly		*/
 8000b0c:	ea04 0902 	and.w	r9, r4, r2
 8000b10:	ea69 0905 	orn	r9, r9, r5
 8000b14:	ea09 0903 	and.w	r9, r9, r3
 8000b18:	ea05 0a04 	and.w	sl, r5, r4
 8000b1c:	ea63 0b00 	orn	fp, r3, r0
 8000b20:	ea6a 0a0b 	orn	sl, sl, fp
 8000b24:	ea01 0a0a 	and.w	sl, r1, sl
 8000b28:	ea4a 0609 	orr.w	r6, sl, r9
 8000b2c:	ea00 0902 	and.w	r9, r0, r2
 8000b30:	ea62 0a03 	orn	sl, r2, r3
 8000b34:	ea69 090a 	orn	r9, r9, sl
 8000b38:	ea09 0905 	and.w	r9, r9, r5
 8000b3c:	ea45 0a04 	orr.w	sl, r5, r4
 8000b40:	ea6a 0a03 	orn	sl, sl, r3
 8000b44:	ea69 090a 	orn	r9, r9, sl
 8000b48:	ea40 0a03 	orr.w	sl, r0, r3
 8000b4c:	ea6a 0a01 	orn	sl, sl, r1
 8000b50:	ea69 070a 	orn	r7, r9, sl
 8000b54:	ea01 0903 	and.w	r9, r1, r3
 8000b58:	ea63 0a04 	orn	sl, r3, r4
 8000b5c:	ea69 090a 	orn	r9, r9, sl
 8000b60:	ea00 0909 	and.w	r9, r0, r9
 8000b64:	ea43 0a04 	orr.w	sl, r3, r4
 8000b68:	ea6a 0a02 	orn	sl, sl, r2
 8000b6c:	ea69 090a 	orn	r9, r9, sl
 8000b70:	ea40 0a02 	orr.w	sl, r0, r2
 8000b74:	ea4a 0a05 	orr.w	sl, sl, r5
 8000b78:	ea69 080a 	orn	r8, r9, sl
 8000b7c:	ea00 0904 	and.w	r9, r0, r4
 8000b80:	ea40 0a03 	orr.w	sl, r0, r3
 8000b84:	ea69 090a 	orn	r9, r9, sl
 8000b88:	ea09 0902 	and.w	r9, r9, r2
 8000b8c:	ea00 0a05 	and.w	sl, r0, r5
 8000b90:	ea62 0a0a 	orn	sl, r2, sl
 8000b94:	ea69 090a 	orn	r9, r9, sl
 8000b98:	ea01 0a03 	and.w	sl, r1, r3
 8000b9c:	ea60 0a0a 	orn	sl, r0, sl
 8000ba0:	ea69 090a 	orn	r9, r9, sl
 8000ba4:	ea8c 0c0c 	eor.w	ip, ip, ip
 8000ba8:	ea44 0a02 	orr.w	sl, r4, r2
 8000bac:	ea40 0b01 	orr.w	fp, r0, r1
 8000bb0:	ea6a 0a0b 	orn	sl, sl, fp
 8000bb4:	ea6c 0a0a 	orn	sl, ip, sl
 8000bb8:	ea63 0b00 	orn	fp, r3, r0
 8000bbc:	ea6a 0a0b 	orn	sl, sl, fp
 8000bc0:	ea04 0b05 	and.w	fp, r4, r5
 8000bc4:	ea60 0b0b 	orn	fp, r0, fp
 8000bc8:	ea6a 0a0b 	orn	sl, sl, fp
 8000bcc:	ea00 0c03 	and.w	ip, r0, r3
 8000bd0:	ea62 0b04 	orn	fp, r2, r4
 8000bd4:	ea6c 0c0b 	orn	ip, ip, fp
 8000bd8:	ea61 0c0c 	orn	ip, r1, ip
 8000bdc:	ea01 0b00 	and.w	fp, r1, r0
 8000be0:	ea4b 0b05 	orr.w	fp, fp, r5
 8000be4:	ea0b 0b02 	and.w	fp, fp, r2
 8000be8:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 8000bec:	4630      	mov	r0, r6
 8000bee:	ea4f 71f7 	mov.w	r1, r7, ror #31
 8000bf2:	ea4f 72b8 	mov.w	r2, r8, ror #30
 8000bf6:	ea4f 7379 	mov.w	r3, r9, ror #29
 8000bfa:	ea4f 743a 	mov.w	r4, sl, ror #28
 8000bfe:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(	/* mix columns*/
 8000c02:	ea80 70f6 	eor.w	r0, r0, r6, ror #31
 8000c06:	ea80 60f6 	eor.w	r0, r0, r6, ror #27
 8000c0a:	ea80 50f6 	eor.w	r0, r0, r6, ror #23
 8000c0e:	ea80 4076 	eor.w	r0, r0, r6, ror #17
 8000c12:	ea80 20f6 	eor.w	r0, r0, r6, ror #11
 8000c16:	ea80 10b6 	eor.w	r0, r0, r6, ror #6
 8000c1a:	ea81 71b7 	eor.w	r1, r1, r7, ror #30
 8000c1e:	ea81 61b7 	eor.w	r1, r1, r7, ror #26
 8000c22:	ea81 51b7 	eor.w	r1, r1, r7, ror #22
 8000c26:	ea81 4137 	eor.w	r1, r1, r7, ror #16
 8000c2a:	ea81 21b7 	eor.w	r1, r1, r7, ror #10
 8000c2e:	ea81 1177 	eor.w	r1, r1, r7, ror #5
 8000c32:	ea82 7278 	eor.w	r2, r2, r8, ror #29
 8000c36:	ea82 6278 	eor.w	r2, r2, r8, ror #25
 8000c3a:	ea82 5278 	eor.w	r2, r2, r8, ror #21
 8000c3e:	ea82 32f8 	eor.w	r2, r2, r8, ror #15
 8000c42:	ea82 2278 	eor.w	r2, r2, r8, ror #9
 8000c46:	ea82 1238 	eor.w	r2, r2, r8, ror #4
 8000c4a:	ea83 7339 	eor.w	r3, r3, r9, ror #28
 8000c4e:	ea83 6339 	eor.w	r3, r3, r9, ror #24
 8000c52:	ea83 5339 	eor.w	r3, r3, r9, ror #20
 8000c56:	ea83 33b9 	eor.w	r3, r3, r9, ror #14
 8000c5a:	ea83 2339 	eor.w	r3, r3, r9, ror #8
 8000c5e:	ea83 03f9 	eor.w	r3, r3, r9, ror #3
 8000c62:	ea84 64fa 	eor.w	r4, r4, sl, ror #27
 8000c66:	ea84 54fa 	eor.w	r4, r4, sl, ror #23
 8000c6a:	ea84 44fa 	eor.w	r4, r4, sl, ror #19
 8000c6e:	ea84 347a 	eor.w	r4, r4, sl, ror #13
 8000c72:	ea84 14fa 	eor.w	r4, r4, sl, ror #7
 8000c76:	ea84 04ba 	eor.w	r4, r4, sl, ror #2
 8000c7a:	ea85 65bb 	eor.w	r5, r5, fp, ror #26
 8000c7e:	ea85 55bb 	eor.w	r5, r5, fp, ror #22
 8000c82:	ea85 45bb 	eor.w	r5, r5, fp, ror #18
 8000c86:	ea85 353b 	eor.w	r5, r5, fp, ror #12
 8000c8a:	ea85 15bb 	eor.w	r5, r5, fp, ror #6
 8000c8e:	ea85 057b 	eor.w	r5, r5, fp, ror #1
  		"eor r5, r5, r11, ror #6;"
  		"eor r5, r5, r11, ror #1;"
  		/* mix columns end*/
  	);

  	asm(	/*		Round constants in bitslice representation		*/
 8000c92:	f245 061c 	movw	r6, #20508	; 0x501c
 8000c96:	f6c3 1603 	movt	r6, #14595	; 0x3903
 8000c9a:	f645 2705 	movw	r7, #23045	; 0x5a05
 8000c9e:	f2c2 2714 	movt	r7, #8724	; 0x2214
 8000ca2:	f44f 68b6 	mov.w	r8, #1456	; 0x5b0
 8000ca6:	f2cb 4867 	movt	r8, #46183	; 0xb467
 8000caa:	f244 098a 	movw	r9, #16522	; 0x408a
 8000cae:	f2c2 2969 	movt	r9, #8809	; 0x2269
 8000cb2:	f245 4ace 	movw	sl, #21710	; 0x54ce
 8000cb6:	f6c5 3a99 	movt	sl, #23449	; 0x5b99
 8000cba:	f647 1b1e 	movw	fp, #31006	; 0x791e
 8000cbe:	f2ce 1b50 	movt	fp, #57680	; 0xe150
 8000cc2:	ea80 0006 	eor.w	r0, r0, r6
 8000cc6:	ea81 0107 	eor.w	r1, r1, r7
 8000cca:	ea82 0208 	eor.w	r2, r2, r8
 8000cce:	ea83 0309 	eor.w	r3, r3, r9
 8000cd2:	ea84 040a 	eor.w	r4, r4, sl
 8000cd6:	ea85 050b 	eor.w	r5, r5, fp
  		"eor r5, r5, r11;"
  		/*at this point the 0 round is done the results are in r0 - r5 then r6 - r12 can be clean*/
  	);

  ///////////// round  1 //////////////
  	asm(/*	ARK	 the key 1 must be in bitslice*/
 8000cda:	9e06      	ldr	r6, [sp, #24]
 8000cdc:	9f07      	ldr	r7, [sp, #28]
 8000cde:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8000ce2:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8000ce6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8000cea:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8000cee:	ea80 0006 	eor.w	r0, r0, r6
 8000cf2:	ea81 0107 	eor.w	r1, r1, r7
 8000cf6:	ea82 0208 	eor.w	r2, r2, r8
 8000cfa:	ea83 0309 	eor.w	r3, r3, r9
 8000cfe:	ea84 040a 	eor.w	r4, r4, sl
 8000d02:	ea85 050b 	eor.w	r5, r5, fp
 8000d06:	e009      	b.n	8000d1c <main+0x794>
 8000d08:	e0001004 	.word	0xe0001004
 8000d0c:	20000124 	.word	0x20000124
 8000d10:	20000128 	.word	0x20000128
 8000d14:	20000090 	.word	0x20000090
 8000d18:	2000012c 	.word	0x2000012c
  		"eor r4, r4, r10;"
  		"eor r5, r5, r11;"
  		/*EN of ARK*/
  	);

  	asm(	/*		Sbox implementation in assembly		*/
 8000d1c:	ea04 0902 	and.w	r9, r4, r2
 8000d20:	ea69 0905 	orn	r9, r9, r5
 8000d24:	ea09 0903 	and.w	r9, r9, r3
 8000d28:	ea05 0a04 	and.w	sl, r5, r4
 8000d2c:	ea63 0b00 	orn	fp, r3, r0
 8000d30:	ea6a 0a0b 	orn	sl, sl, fp
 8000d34:	ea01 0a0a 	and.w	sl, r1, sl
 8000d38:	ea4a 0609 	orr.w	r6, sl, r9
 8000d3c:	ea00 0902 	and.w	r9, r0, r2
 8000d40:	ea62 0a03 	orn	sl, r2, r3
 8000d44:	ea69 090a 	orn	r9, r9, sl
 8000d48:	ea09 0905 	and.w	r9, r9, r5
 8000d4c:	ea45 0a04 	orr.w	sl, r5, r4
 8000d50:	ea6a 0a03 	orn	sl, sl, r3
 8000d54:	ea69 090a 	orn	r9, r9, sl
 8000d58:	ea40 0a03 	orr.w	sl, r0, r3
 8000d5c:	ea6a 0a01 	orn	sl, sl, r1
 8000d60:	ea69 070a 	orn	r7, r9, sl
 8000d64:	ea01 0903 	and.w	r9, r1, r3
 8000d68:	ea63 0a04 	orn	sl, r3, r4
 8000d6c:	ea69 090a 	orn	r9, r9, sl
 8000d70:	ea00 0909 	and.w	r9, r0, r9
 8000d74:	ea43 0a04 	orr.w	sl, r3, r4
 8000d78:	ea6a 0a02 	orn	sl, sl, r2
 8000d7c:	ea69 090a 	orn	r9, r9, sl
 8000d80:	ea40 0a02 	orr.w	sl, r0, r2
 8000d84:	ea4a 0a05 	orr.w	sl, sl, r5
 8000d88:	ea69 080a 	orn	r8, r9, sl
 8000d8c:	ea00 0904 	and.w	r9, r0, r4
 8000d90:	ea40 0a03 	orr.w	sl, r0, r3
 8000d94:	ea69 090a 	orn	r9, r9, sl
 8000d98:	ea09 0902 	and.w	r9, r9, r2
 8000d9c:	ea00 0a05 	and.w	sl, r0, r5
 8000da0:	ea62 0a0a 	orn	sl, r2, sl
 8000da4:	ea69 090a 	orn	r9, r9, sl
 8000da8:	ea01 0a03 	and.w	sl, r1, r3
 8000dac:	ea60 0a0a 	orn	sl, r0, sl
 8000db0:	ea69 090a 	orn	r9, r9, sl
 8000db4:	ea8c 0c0c 	eor.w	ip, ip, ip
 8000db8:	ea44 0a02 	orr.w	sl, r4, r2
 8000dbc:	ea40 0b01 	orr.w	fp, r0, r1
 8000dc0:	ea6a 0a0b 	orn	sl, sl, fp
 8000dc4:	ea6c 0a0a 	orn	sl, ip, sl
 8000dc8:	ea63 0b00 	orn	fp, r3, r0
 8000dcc:	ea6a 0a0b 	orn	sl, sl, fp
 8000dd0:	ea04 0b05 	and.w	fp, r4, r5
 8000dd4:	ea60 0b0b 	orn	fp, r0, fp
 8000dd8:	ea6a 0a0b 	orn	sl, sl, fp
 8000ddc:	ea00 0c03 	and.w	ip, r0, r3
 8000de0:	ea62 0b04 	orn	fp, r2, r4
 8000de4:	ea6c 0c0b 	orn	ip, ip, fp
 8000de8:	ea61 0c0c 	orn	ip, r1, ip
 8000dec:	ea01 0b00 	and.w	fp, r1, r0
 8000df0:	ea4b 0b05 	orr.w	fp, fp, r5
 8000df4:	ea0b 0b02 	and.w	fp, fp, r2
 8000df8:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 8000dfc:	4630      	mov	r0, r6
 8000dfe:	ea4f 71f7 	mov.w	r1, r7, ror #31
 8000e02:	ea4f 72b8 	mov.w	r2, r8, ror #30
 8000e06:	ea4f 7379 	mov.w	r3, r9, ror #29
 8000e0a:	ea4f 743a 	mov.w	r4, sl, ror #28
 8000e0e:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(/*		Sbox implementation in assembly		*/
 8000e12:	ea04 0902 	and.w	r9, r4, r2
 8000e16:	ea69 0905 	orn	r9, r9, r5
 8000e1a:	ea09 0903 	and.w	r9, r9, r3
 8000e1e:	ea05 0a04 	and.w	sl, r5, r4
 8000e22:	ea63 0b00 	orn	fp, r3, r0
 8000e26:	ea6a 0a0b 	orn	sl, sl, fp
 8000e2a:	ea01 0a0a 	and.w	sl, r1, sl
 8000e2e:	ea4a 0609 	orr.w	r6, sl, r9
 8000e32:	ea00 0902 	and.w	r9, r0, r2
 8000e36:	ea62 0a03 	orn	sl, r2, r3
 8000e3a:	ea69 090a 	orn	r9, r9, sl
 8000e3e:	ea09 0905 	and.w	r9, r9, r5
 8000e42:	ea45 0a04 	orr.w	sl, r5, r4
 8000e46:	ea6a 0a03 	orn	sl, sl, r3
 8000e4a:	ea69 090a 	orn	r9, r9, sl
 8000e4e:	ea40 0a03 	orr.w	sl, r0, r3
 8000e52:	ea6a 0a01 	orn	sl, sl, r1
 8000e56:	ea69 070a 	orn	r7, r9, sl
 8000e5a:	ea01 0903 	and.w	r9, r1, r3
 8000e5e:	ea63 0a04 	orn	sl, r3, r4
 8000e62:	ea69 090a 	orn	r9, r9, sl
 8000e66:	ea00 0909 	and.w	r9, r0, r9
 8000e6a:	ea43 0a04 	orr.w	sl, r3, r4
 8000e6e:	ea6a 0a02 	orn	sl, sl, r2
 8000e72:	ea69 090a 	orn	r9, r9, sl
 8000e76:	ea40 0a02 	orr.w	sl, r0, r2
 8000e7a:	ea4a 0a05 	orr.w	sl, sl, r5
 8000e7e:	ea69 080a 	orn	r8, r9, sl
 8000e82:	ea00 0904 	and.w	r9, r0, r4
 8000e86:	ea40 0a03 	orr.w	sl, r0, r3
 8000e8a:	ea69 090a 	orn	r9, r9, sl
 8000e8e:	ea09 0902 	and.w	r9, r9, r2
 8000e92:	ea00 0a05 	and.w	sl, r0, r5
 8000e96:	ea62 0a0a 	orn	sl, r2, sl
 8000e9a:	ea69 090a 	orn	r9, r9, sl
 8000e9e:	ea01 0a03 	and.w	sl, r1, r3
 8000ea2:	ea60 0a0a 	orn	sl, r0, sl
 8000ea6:	ea69 090a 	orn	r9, r9, sl
 8000eaa:	ea8c 0c0c 	eor.w	ip, ip, ip
 8000eae:	ea44 0a02 	orr.w	sl, r4, r2
 8000eb2:	ea40 0b01 	orr.w	fp, r0, r1
 8000eb6:	ea6a 0a0b 	orn	sl, sl, fp
 8000eba:	ea6c 0a0a 	orn	sl, ip, sl
 8000ebe:	ea63 0b00 	orn	fp, r3, r0
 8000ec2:	ea6a 0a0b 	orn	sl, sl, fp
 8000ec6:	ea04 0b05 	and.w	fp, r4, r5
 8000eca:	ea60 0b0b 	orn	fp, r0, fp
 8000ece:	ea6a 0a0b 	orn	sl, sl, fp
 8000ed2:	ea00 0c03 	and.w	ip, r0, r3
 8000ed6:	ea62 0b04 	orn	fp, r2, r4
 8000eda:	ea6c 0c0b 	orn	ip, ip, fp
 8000ede:	ea61 0c0c 	orn	ip, r1, ip
 8000ee2:	ea01 0b00 	and.w	fp, r1, r0
 8000ee6:	ea4b 0b05 	orr.w	fp, fp, r5
 8000eea:	ea0b 0b02 	and.w	fp, fp, r2
 8000eee:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 8000ef2:	4630      	mov	r0, r6
 8000ef4:	ea4f 71f7 	mov.w	r1, r7, ror #31
 8000ef8:	ea4f 72b8 	mov.w	r2, r8, ror #30
 8000efc:	ea4f 7379 	mov.w	r3, r9, ror #29
 8000f00:	ea4f 743a 	mov.w	r4, sl, ror #28
 8000f04:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(	/* mix columns*/
 8000f08:	ea80 70f6 	eor.w	r0, r0, r6, ror #31
 8000f0c:	ea80 60f6 	eor.w	r0, r0, r6, ror #27
 8000f10:	ea80 50f6 	eor.w	r0, r0, r6, ror #23
 8000f14:	ea80 4076 	eor.w	r0, r0, r6, ror #17
 8000f18:	ea80 20f6 	eor.w	r0, r0, r6, ror #11
 8000f1c:	ea80 10b6 	eor.w	r0, r0, r6, ror #6
 8000f20:	ea81 71b7 	eor.w	r1, r1, r7, ror #30
 8000f24:	ea81 61b7 	eor.w	r1, r1, r7, ror #26
 8000f28:	ea81 51b7 	eor.w	r1, r1, r7, ror #22
 8000f2c:	ea81 4137 	eor.w	r1, r1, r7, ror #16
 8000f30:	ea81 21b7 	eor.w	r1, r1, r7, ror #10
 8000f34:	ea81 1177 	eor.w	r1, r1, r7, ror #5
 8000f38:	ea82 7278 	eor.w	r2, r2, r8, ror #29
 8000f3c:	ea82 6278 	eor.w	r2, r2, r8, ror #25
 8000f40:	ea82 5278 	eor.w	r2, r2, r8, ror #21
 8000f44:	ea82 32f8 	eor.w	r2, r2, r8, ror #15
 8000f48:	ea82 2278 	eor.w	r2, r2, r8, ror #9
 8000f4c:	ea82 1238 	eor.w	r2, r2, r8, ror #4
 8000f50:	ea83 7339 	eor.w	r3, r3, r9, ror #28
 8000f54:	ea83 6339 	eor.w	r3, r3, r9, ror #24
 8000f58:	ea83 5339 	eor.w	r3, r3, r9, ror #20
 8000f5c:	ea83 33b9 	eor.w	r3, r3, r9, ror #14
 8000f60:	ea83 2339 	eor.w	r3, r3, r9, ror #8
 8000f64:	ea83 03f9 	eor.w	r3, r3, r9, ror #3
 8000f68:	ea84 64fa 	eor.w	r4, r4, sl, ror #27
 8000f6c:	ea84 54fa 	eor.w	r4, r4, sl, ror #23
 8000f70:	ea84 44fa 	eor.w	r4, r4, sl, ror #19
 8000f74:	ea84 347a 	eor.w	r4, r4, sl, ror #13
 8000f78:	ea84 14fa 	eor.w	r4, r4, sl, ror #7
 8000f7c:	ea84 04ba 	eor.w	r4, r4, sl, ror #2
 8000f80:	ea85 65bb 	eor.w	r5, r5, fp, ror #26
 8000f84:	ea85 55bb 	eor.w	r5, r5, fp, ror #22
 8000f88:	ea85 45bb 	eor.w	r5, r5, fp, ror #18
 8000f8c:	ea85 353b 	eor.w	r5, r5, fp, ror #12
 8000f90:	ea85 15bb 	eor.w	r5, r5, fp, ror #6
 8000f94:	ea85 057b 	eor.w	r5, r5, fp, ror #1
  		"eor r5, r5, r11, ror #6;"
  		"eor r5, r5, r11, ror #1;"
  		/* mix columns end*/
  	);

  	asm(	/*		Round constants in bitslice representation		*/
 8000f98:	f240 667b 	movw	r6, #1659	; 0x67b
 8000f9c:	f6c3 2621 	movt	r6, #14881	; 0x3a21
 8000fa0:	f641 77be 	movw	r7, #8126	; 0x1fbe
 8000fa4:	f2c3 2780 	movt	r7, #12928	; 0x3280
 8000fa8:	f64c 68e9 	movw	r8, #52969	; 0xcee9
 8000fac:	f2c3 58c8 	movt	r8, #13768	; 0x35c8
 8000fb0:	f64c 1971 	movw	r9, #51569	; 0xc971
 8000fb4:	f6c0 5933 	movt	r9, #3379	; 0xd33
 8000fb8:	f249 4a08 	movw	sl, #37896	; 0x9408
 8000fbc:	f6cf 5a8f 	movt	sl, #64911	; 0xfd8f
 8000fc0:	f645 6b82 	movw	fp, #24194	; 0x5e82
 8000fc4:	f2c2 2bb2 	movt	fp, #8882	; 0x22b2
 8000fc8:	ea80 0006 	eor.w	r0, r0, r6
 8000fcc:	ea81 0107 	eor.w	r1, r1, r7
 8000fd0:	ea82 0208 	eor.w	r2, r2, r8
 8000fd4:	ea83 0309 	eor.w	r3, r3, r9
 8000fd8:	ea84 040a 	eor.w	r4, r4, sl
 8000fdc:	ea85 050b 	eor.w	r5, r5, fp
  		"eor r5, r5, r11;"
  );
  	/*at this point the 1st round is done the results are in r0 - r5 then r6 - r12 can be clean*/

  ///////////// round  2 //////////////
  	asm(	/*	ARK	 the key must be in bitslice*/
 8000fe0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8000fe2:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8000fe4:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 8000fe8:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8000fec:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 8000ff0:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8000ff4:	ea80 0006 	eor.w	r0, r0, r6
 8000ff8:	ea81 0107 	eor.w	r1, r1, r7
 8000ffc:	ea82 0208 	eor.w	r2, r2, r8
 8001000:	ea83 0309 	eor.w	r3, r3, r9
 8001004:	ea84 040a 	eor.w	r4, r4, sl
 8001008:	ea85 050b 	eor.w	r5, r5, fp
  		"eor r4, r4, r10;"
  		"eor r5, r5, r11;"
  		/*EN of ARK*/
  	);

  	asm(/*		Sbox implementation in assembly		*/
 800100c:	ea04 0902 	and.w	r9, r4, r2
 8001010:	ea69 0905 	orn	r9, r9, r5
 8001014:	ea09 0903 	and.w	r9, r9, r3
 8001018:	ea05 0a04 	and.w	sl, r5, r4
 800101c:	ea63 0b00 	orn	fp, r3, r0
 8001020:	ea6a 0a0b 	orn	sl, sl, fp
 8001024:	ea01 0a0a 	and.w	sl, r1, sl
 8001028:	ea4a 0609 	orr.w	r6, sl, r9
 800102c:	ea00 0902 	and.w	r9, r0, r2
 8001030:	ea62 0a03 	orn	sl, r2, r3
 8001034:	ea69 090a 	orn	r9, r9, sl
 8001038:	ea09 0905 	and.w	r9, r9, r5
 800103c:	ea45 0a04 	orr.w	sl, r5, r4
 8001040:	ea6a 0a03 	orn	sl, sl, r3
 8001044:	ea69 090a 	orn	r9, r9, sl
 8001048:	ea40 0a03 	orr.w	sl, r0, r3
 800104c:	ea6a 0a01 	orn	sl, sl, r1
 8001050:	ea69 070a 	orn	r7, r9, sl
 8001054:	ea01 0903 	and.w	r9, r1, r3
 8001058:	ea63 0a04 	orn	sl, r3, r4
 800105c:	ea69 090a 	orn	r9, r9, sl
 8001060:	ea00 0909 	and.w	r9, r0, r9
 8001064:	ea43 0a04 	orr.w	sl, r3, r4
 8001068:	ea6a 0a02 	orn	sl, sl, r2
 800106c:	ea69 090a 	orn	r9, r9, sl
 8001070:	ea40 0a02 	orr.w	sl, r0, r2
 8001074:	ea4a 0a05 	orr.w	sl, sl, r5
 8001078:	ea69 080a 	orn	r8, r9, sl
 800107c:	ea00 0904 	and.w	r9, r0, r4
 8001080:	ea40 0a03 	orr.w	sl, r0, r3
 8001084:	ea69 090a 	orn	r9, r9, sl
 8001088:	ea09 0902 	and.w	r9, r9, r2
 800108c:	ea00 0a05 	and.w	sl, r0, r5
 8001090:	ea62 0a0a 	orn	sl, r2, sl
 8001094:	ea69 090a 	orn	r9, r9, sl
 8001098:	ea01 0a03 	and.w	sl, r1, r3
 800109c:	ea60 0a0a 	orn	sl, r0, sl
 80010a0:	ea69 090a 	orn	r9, r9, sl
 80010a4:	ea8c 0c0c 	eor.w	ip, ip, ip
 80010a8:	ea44 0a02 	orr.w	sl, r4, r2
 80010ac:	ea40 0b01 	orr.w	fp, r0, r1
 80010b0:	ea6a 0a0b 	orn	sl, sl, fp
 80010b4:	ea6c 0a0a 	orn	sl, ip, sl
 80010b8:	ea63 0b00 	orn	fp, r3, r0
 80010bc:	ea6a 0a0b 	orn	sl, sl, fp
 80010c0:	ea04 0b05 	and.w	fp, r4, r5
 80010c4:	ea60 0b0b 	orn	fp, r0, fp
 80010c8:	ea6a 0a0b 	orn	sl, sl, fp
 80010cc:	ea00 0c03 	and.w	ip, r0, r3
 80010d0:	ea62 0b04 	orn	fp, r2, r4
 80010d4:	ea6c 0c0b 	orn	ip, ip, fp
 80010d8:	ea61 0c0c 	orn	ip, r1, ip
 80010dc:	ea01 0b00 	and.w	fp, r1, r0
 80010e0:	ea4b 0b05 	orr.w	fp, fp, r5
 80010e4:	ea0b 0b02 	and.w	fp, fp, r2
 80010e8:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 80010ec:	4630      	mov	r0, r6
 80010ee:	ea4f 71f7 	mov.w	r1, r7, ror #31
 80010f2:	ea4f 72b8 	mov.w	r2, r8, ror #30
 80010f6:	ea4f 7379 	mov.w	r3, r9, ror #29
 80010fa:	ea4f 743a 	mov.w	r4, sl, ror #28
 80010fe:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(/*		Sbox implementation in assembly		*/
 8001102:	ea04 0902 	and.w	r9, r4, r2
 8001106:	ea69 0905 	orn	r9, r9, r5
 800110a:	ea09 0903 	and.w	r9, r9, r3
 800110e:	ea05 0a04 	and.w	sl, r5, r4
 8001112:	ea63 0b00 	orn	fp, r3, r0
 8001116:	ea6a 0a0b 	orn	sl, sl, fp
 800111a:	ea01 0a0a 	and.w	sl, r1, sl
 800111e:	ea4a 0609 	orr.w	r6, sl, r9
 8001122:	ea00 0902 	and.w	r9, r0, r2
 8001126:	ea62 0a03 	orn	sl, r2, r3
 800112a:	ea69 090a 	orn	r9, r9, sl
 800112e:	ea09 0905 	and.w	r9, r9, r5
 8001132:	ea45 0a04 	orr.w	sl, r5, r4
 8001136:	ea6a 0a03 	orn	sl, sl, r3
 800113a:	ea69 090a 	orn	r9, r9, sl
 800113e:	ea40 0a03 	orr.w	sl, r0, r3
 8001142:	ea6a 0a01 	orn	sl, sl, r1
 8001146:	ea69 070a 	orn	r7, r9, sl
 800114a:	ea01 0903 	and.w	r9, r1, r3
 800114e:	ea63 0a04 	orn	sl, r3, r4
 8001152:	ea69 090a 	orn	r9, r9, sl
 8001156:	ea00 0909 	and.w	r9, r0, r9
 800115a:	ea43 0a04 	orr.w	sl, r3, r4
 800115e:	ea6a 0a02 	orn	sl, sl, r2
 8001162:	ea69 090a 	orn	r9, r9, sl
 8001166:	ea40 0a02 	orr.w	sl, r0, r2
 800116a:	ea4a 0a05 	orr.w	sl, sl, r5
 800116e:	ea69 080a 	orn	r8, r9, sl
 8001172:	ea00 0904 	and.w	r9, r0, r4
 8001176:	ea40 0a03 	orr.w	sl, r0, r3
 800117a:	ea69 090a 	orn	r9, r9, sl
 800117e:	ea09 0902 	and.w	r9, r9, r2
 8001182:	ea00 0a05 	and.w	sl, r0, r5
 8001186:	ea62 0a0a 	orn	sl, r2, sl
 800118a:	ea69 090a 	orn	r9, r9, sl
 800118e:	ea01 0a03 	and.w	sl, r1, r3
 8001192:	ea60 0a0a 	orn	sl, r0, sl
 8001196:	ea69 090a 	orn	r9, r9, sl
 800119a:	ea8c 0c0c 	eor.w	ip, ip, ip
 800119e:	ea44 0a02 	orr.w	sl, r4, r2
 80011a2:	ea40 0b01 	orr.w	fp, r0, r1
 80011a6:	ea6a 0a0b 	orn	sl, sl, fp
 80011aa:	ea6c 0a0a 	orn	sl, ip, sl
 80011ae:	ea63 0b00 	orn	fp, r3, r0
 80011b2:	ea6a 0a0b 	orn	sl, sl, fp
 80011b6:	ea04 0b05 	and.w	fp, r4, r5
 80011ba:	ea60 0b0b 	orn	fp, r0, fp
 80011be:	ea6a 0a0b 	orn	sl, sl, fp
 80011c2:	ea00 0c03 	and.w	ip, r0, r3
 80011c6:	ea62 0b04 	orn	fp, r2, r4
 80011ca:	ea6c 0c0b 	orn	ip, ip, fp
 80011ce:	ea61 0c0c 	orn	ip, r1, ip
 80011d2:	ea01 0b00 	and.w	fp, r1, r0
 80011d6:	ea4b 0b05 	orr.w	fp, fp, r5
 80011da:	ea0b 0b02 	and.w	fp, fp, r2
 80011de:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 80011e2:	4630      	mov	r0, r6
 80011e4:	ea4f 71f7 	mov.w	r1, r7, ror #31
 80011e8:	ea4f 72b8 	mov.w	r2, r8, ror #30
 80011ec:	ea4f 7379 	mov.w	r3, r9, ror #29
 80011f0:	ea4f 743a 	mov.w	r4, sl, ror #28
 80011f4:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(	/* mix columns*/
 80011f8:	ea80 70f6 	eor.w	r0, r0, r6, ror #31
 80011fc:	ea80 60f6 	eor.w	r0, r0, r6, ror #27
 8001200:	ea80 50f6 	eor.w	r0, r0, r6, ror #23
 8001204:	ea80 4076 	eor.w	r0, r0, r6, ror #17
 8001208:	ea80 20f6 	eor.w	r0, r0, r6, ror #11
 800120c:	ea80 10b6 	eor.w	r0, r0, r6, ror #6
 8001210:	ea81 71b7 	eor.w	r1, r1, r7, ror #30
 8001214:	ea81 61b7 	eor.w	r1, r1, r7, ror #26
 8001218:	ea81 51b7 	eor.w	r1, r1, r7, ror #22
 800121c:	ea81 4137 	eor.w	r1, r1, r7, ror #16
 8001220:	ea81 21b7 	eor.w	r1, r1, r7, ror #10
 8001224:	ea81 1177 	eor.w	r1, r1, r7, ror #5
 8001228:	ea82 7278 	eor.w	r2, r2, r8, ror #29
 800122c:	ea82 6278 	eor.w	r2, r2, r8, ror #25
 8001230:	ea82 5278 	eor.w	r2, r2, r8, ror #21
 8001234:	ea82 32f8 	eor.w	r2, r2, r8, ror #15
 8001238:	ea82 2278 	eor.w	r2, r2, r8, ror #9
 800123c:	ea82 1238 	eor.w	r2, r2, r8, ror #4
 8001240:	ea83 7339 	eor.w	r3, r3, r9, ror #28
 8001244:	ea83 6339 	eor.w	r3, r3, r9, ror #24
 8001248:	ea83 5339 	eor.w	r3, r3, r9, ror #20
 800124c:	ea83 33b9 	eor.w	r3, r3, r9, ror #14
 8001250:	ea83 2339 	eor.w	r3, r3, r9, ror #8
 8001254:	ea83 03f9 	eor.w	r3, r3, r9, ror #3
 8001258:	ea84 64fa 	eor.w	r4, r4, sl, ror #27
 800125c:	ea84 54fa 	eor.w	r4, r4, sl, ror #23
 8001260:	ea84 44fa 	eor.w	r4, r4, sl, ror #19
 8001264:	ea84 347a 	eor.w	r4, r4, sl, ror #13
 8001268:	ea84 14fa 	eor.w	r4, r4, sl, ror #7
 800126c:	ea84 04ba 	eor.w	r4, r4, sl, ror #2
 8001270:	ea85 65bb 	eor.w	r5, r5, fp, ror #26
 8001274:	ea85 55bb 	eor.w	r5, r5, fp, ror #22
 8001278:	ea85 45bb 	eor.w	r5, r5, fp, ror #18
 800127c:	ea85 353b 	eor.w	r5, r5, fp, ror #12
 8001280:	ea85 15bb 	eor.w	r5, r5, fp, ror #6
 8001284:	ea85 057b 	eor.w	r5, r5, fp, ror #1
  		"eor r5, r5, r11, ror #6;"
  		"eor r5, r5, r11, ror #1;"
  		/* mix columns end*/
  	);

  	asm(	/*		Round constants in bitslice representation		*/
 8001288:	f248 46a2 	movw	r6, #33954	; 0x84a2
 800128c:	f6cb 7639 	movt	r6, #48953	; 0xbf39
 8001290:	f246 57cd 	movw	r7, #26061	; 0x65cd
 8001294:	f2ca 57b3 	movt	r7, #42419	; 0xa5b3
 8001298:	f24b 685f 	movw	r8, #46687	; 0xb65f
 800129c:	f6c5 5854 	movt	r8, #23892	; 0x5d54
 80012a0:	f64e 19ee 	movw	r9, #59886	; 0xe9ee
 80012a4:	f6c0 79f7 	movt	r9, #4087	; 0xff7
 80012a8:	f240 1a2d 	movw	sl, #301	; 0x12d
 80012ac:	f2c4 0a12 	movt	sl, #16402	; 0x4012
 80012b0:	f649 4bd5 	movw	fp, #40149	; 0x9cd5
 80012b4:	f6c1 2b5d 	movt	fp, #6749	; 0x1a5d
 80012b8:	ea80 0006 	eor.w	r0, r0, r6
 80012bc:	ea81 0107 	eor.w	r1, r1, r7
 80012c0:	ea82 0208 	eor.w	r2, r2, r8
 80012c4:	ea83 0309 	eor.w	r3, r3, r9
 80012c8:	ea84 040a 	eor.w	r4, r4, sl
 80012cc:	ea85 050b 	eor.w	r5, r5, fp
 80012d0:	ea8c 0c0c 	eor.w	ip, ip, ip
  		"eor r12, r12;"
  );
  	/*at this point the 2nd round is done the results are in r0 - r5 then r6 - r12 can be clean*/

  ///////////// round  3 //////////////
  	asm(/*	ARK	 the key must be in bitslice*/
 80012d4:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80012d6:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 80012d8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80012dc:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
 80012e0:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 80012e4:	f8dd b05c 	ldr.w	fp, [sp, #92]	; 0x5c
 80012e8:	ea80 0006 	eor.w	r0, r0, r6
 80012ec:	ea81 0107 	eor.w	r1, r1, r7
 80012f0:	ea82 0208 	eor.w	r2, r2, r8
 80012f4:	ea83 0309 	eor.w	r3, r3, r9
 80012f8:	ea84 040a 	eor.w	r4, r4, sl
 80012fc:	ea85 050b 	eor.w	r5, r5, fp
  		"eor r4, r4, r10;"
  		"eor r5, r5, r11;"
  		/*EN of ARK*/
  	);

  	asm(/*		Sbox implementation in assembly		*/
 8001300:	ea04 0902 	and.w	r9, r4, r2
 8001304:	ea69 0905 	orn	r9, r9, r5
 8001308:	ea09 0903 	and.w	r9, r9, r3
 800130c:	ea05 0a04 	and.w	sl, r5, r4
 8001310:	ea63 0b00 	orn	fp, r3, r0
 8001314:	ea6a 0a0b 	orn	sl, sl, fp
 8001318:	ea01 0a0a 	and.w	sl, r1, sl
 800131c:	ea4a 0609 	orr.w	r6, sl, r9
 8001320:	ea00 0902 	and.w	r9, r0, r2
 8001324:	ea62 0a03 	orn	sl, r2, r3
 8001328:	ea69 090a 	orn	r9, r9, sl
 800132c:	ea09 0905 	and.w	r9, r9, r5
 8001330:	ea45 0a04 	orr.w	sl, r5, r4
 8001334:	ea6a 0a03 	orn	sl, sl, r3
 8001338:	ea69 090a 	orn	r9, r9, sl
 800133c:	ea40 0a03 	orr.w	sl, r0, r3
 8001340:	ea6a 0a01 	orn	sl, sl, r1
 8001344:	ea69 070a 	orn	r7, r9, sl
 8001348:	ea01 0903 	and.w	r9, r1, r3
 800134c:	ea63 0a04 	orn	sl, r3, r4
 8001350:	ea69 090a 	orn	r9, r9, sl
 8001354:	ea00 0909 	and.w	r9, r0, r9
 8001358:	ea43 0a04 	orr.w	sl, r3, r4
 800135c:	ea6a 0a02 	orn	sl, sl, r2
 8001360:	ea69 090a 	orn	r9, r9, sl
 8001364:	ea40 0a02 	orr.w	sl, r0, r2
 8001368:	ea4a 0a05 	orr.w	sl, sl, r5
 800136c:	ea69 080a 	orn	r8, r9, sl
 8001370:	ea00 0904 	and.w	r9, r0, r4
 8001374:	ea40 0a03 	orr.w	sl, r0, r3
 8001378:	ea69 090a 	orn	r9, r9, sl
 800137c:	ea09 0902 	and.w	r9, r9, r2
 8001380:	ea00 0a05 	and.w	sl, r0, r5
 8001384:	ea62 0a0a 	orn	sl, r2, sl
 8001388:	ea69 090a 	orn	r9, r9, sl
 800138c:	ea01 0a03 	and.w	sl, r1, r3
 8001390:	ea60 0a0a 	orn	sl, r0, sl
 8001394:	ea69 090a 	orn	r9, r9, sl
 8001398:	ea8c 0c0c 	eor.w	ip, ip, ip
 800139c:	ea44 0a02 	orr.w	sl, r4, r2
 80013a0:	ea40 0b01 	orr.w	fp, r0, r1
 80013a4:	ea6a 0a0b 	orn	sl, sl, fp
 80013a8:	ea6c 0a0a 	orn	sl, ip, sl
 80013ac:	ea63 0b00 	orn	fp, r3, r0
 80013b0:	ea6a 0a0b 	orn	sl, sl, fp
 80013b4:	ea04 0b05 	and.w	fp, r4, r5
 80013b8:	ea60 0b0b 	orn	fp, r0, fp
 80013bc:	ea6a 0a0b 	orn	sl, sl, fp
 80013c0:	ea00 0c03 	and.w	ip, r0, r3
 80013c4:	ea62 0b04 	orn	fp, r2, r4
 80013c8:	ea6c 0c0b 	orn	ip, ip, fp
 80013cc:	ea61 0c0c 	orn	ip, r1, ip
 80013d0:	ea01 0b00 	and.w	fp, r1, r0
 80013d4:	ea4b 0b05 	orr.w	fp, fp, r5
 80013d8:	ea0b 0b02 	and.w	fp, fp, r2
 80013dc:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 80013e0:	4630      	mov	r0, r6
 80013e2:	ea4f 71f7 	mov.w	r1, r7, ror #31
 80013e6:	ea4f 72b8 	mov.w	r2, r8, ror #30
 80013ea:	ea4f 7379 	mov.w	r3, r9, ror #29
 80013ee:	ea4f 743a 	mov.w	r4, sl, ror #28
 80013f2:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(/*		Sbox implementation in assembly		*/
 80013f6:	ea04 0902 	and.w	r9, r4, r2
 80013fa:	ea69 0905 	orn	r9, r9, r5
 80013fe:	ea09 0903 	and.w	r9, r9, r3
 8001402:	ea05 0a04 	and.w	sl, r5, r4
 8001406:	ea63 0b00 	orn	fp, r3, r0
 800140a:	ea6a 0a0b 	orn	sl, sl, fp
 800140e:	ea01 0a0a 	and.w	sl, r1, sl
 8001412:	ea4a 0609 	orr.w	r6, sl, r9
 8001416:	ea00 0902 	and.w	r9, r0, r2
 800141a:	ea62 0a03 	orn	sl, r2, r3
 800141e:	ea69 090a 	orn	r9, r9, sl
 8001422:	ea09 0905 	and.w	r9, r9, r5
 8001426:	ea45 0a04 	orr.w	sl, r5, r4
 800142a:	ea6a 0a03 	orn	sl, sl, r3
 800142e:	ea69 090a 	orn	r9, r9, sl
 8001432:	ea40 0a03 	orr.w	sl, r0, r3
 8001436:	ea6a 0a01 	orn	sl, sl, r1
 800143a:	ea69 070a 	orn	r7, r9, sl
 800143e:	ea01 0903 	and.w	r9, r1, r3
 8001442:	ea63 0a04 	orn	sl, r3, r4
 8001446:	ea69 090a 	orn	r9, r9, sl
 800144a:	ea00 0909 	and.w	r9, r0, r9
 800144e:	ea43 0a04 	orr.w	sl, r3, r4
 8001452:	ea6a 0a02 	orn	sl, sl, r2
 8001456:	ea69 090a 	orn	r9, r9, sl
 800145a:	ea40 0a02 	orr.w	sl, r0, r2
 800145e:	ea4a 0a05 	orr.w	sl, sl, r5
 8001462:	ea69 080a 	orn	r8, r9, sl
 8001466:	ea00 0904 	and.w	r9, r0, r4
 800146a:	ea40 0a03 	orr.w	sl, r0, r3
 800146e:	ea69 090a 	orn	r9, r9, sl
 8001472:	ea09 0902 	and.w	r9, r9, r2
 8001476:	ea00 0a05 	and.w	sl, r0, r5
 800147a:	ea62 0a0a 	orn	sl, r2, sl
 800147e:	ea69 090a 	orn	r9, r9, sl
 8001482:	ea01 0a03 	and.w	sl, r1, r3
 8001486:	ea60 0a0a 	orn	sl, r0, sl
 800148a:	ea69 090a 	orn	r9, r9, sl
 800148e:	ea8c 0c0c 	eor.w	ip, ip, ip
 8001492:	ea44 0a02 	orr.w	sl, r4, r2
 8001496:	ea40 0b01 	orr.w	fp, r0, r1
 800149a:	ea6a 0a0b 	orn	sl, sl, fp
 800149e:	ea6c 0a0a 	orn	sl, ip, sl
 80014a2:	ea63 0b00 	orn	fp, r3, r0
 80014a6:	ea6a 0a0b 	orn	sl, sl, fp
 80014aa:	ea04 0b05 	and.w	fp, r4, r5
 80014ae:	ea60 0b0b 	orn	fp, r0, fp
 80014b2:	ea6a 0a0b 	orn	sl, sl, fp
 80014b6:	ea00 0c03 	and.w	ip, r0, r3
 80014ba:	ea62 0b04 	orn	fp, r2, r4
 80014be:	ea6c 0c0b 	orn	ip, ip, fp
 80014c2:	ea61 0c0c 	orn	ip, r1, ip
 80014c6:	ea01 0b00 	and.w	fp, r1, r0
 80014ca:	ea4b 0b05 	orr.w	fp, fp, r5
 80014ce:	ea0b 0b02 	and.w	fp, fp, r2
 80014d2:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 80014d6:	4630      	mov	r0, r6
 80014d8:	ea4f 71f7 	mov.w	r1, r7, ror #31
 80014dc:	ea4f 72b8 	mov.w	r2, r8, ror #30
 80014e0:	ea4f 7379 	mov.w	r3, r9, ror #29
 80014e4:	ea4f 743a 	mov.w	r4, sl, ror #28
 80014e8:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(	/* mix columns*/
 80014ec:	ea80 70f6 	eor.w	r0, r0, r6, ror #31
 80014f0:	ea80 60f6 	eor.w	r0, r0, r6, ror #27
 80014f4:	ea80 50f6 	eor.w	r0, r0, r6, ror #23
 80014f8:	ea80 4076 	eor.w	r0, r0, r6, ror #17
 80014fc:	ea80 20f6 	eor.w	r0, r0, r6, ror #11
 8001500:	ea80 10b6 	eor.w	r0, r0, r6, ror #6
 8001504:	ea81 71b7 	eor.w	r1, r1, r7, ror #30
 8001508:	ea81 61b7 	eor.w	r1, r1, r7, ror #26
 800150c:	ea81 51b7 	eor.w	r1, r1, r7, ror #22
 8001510:	ea81 4137 	eor.w	r1, r1, r7, ror #16
 8001514:	ea81 21b7 	eor.w	r1, r1, r7, ror #10
 8001518:	ea81 1177 	eor.w	r1, r1, r7, ror #5
 800151c:	ea82 7278 	eor.w	r2, r2, r8, ror #29
 8001520:	ea82 6278 	eor.w	r2, r2, r8, ror #25
 8001524:	ea82 5278 	eor.w	r2, r2, r8, ror #21
 8001528:	ea82 32f8 	eor.w	r2, r2, r8, ror #15
 800152c:	ea82 2278 	eor.w	r2, r2, r8, ror #9
 8001530:	ea82 1238 	eor.w	r2, r2, r8, ror #4
 8001534:	ea83 7339 	eor.w	r3, r3, r9, ror #28
 8001538:	ea83 6339 	eor.w	r3, r3, r9, ror #24
 800153c:	ea83 5339 	eor.w	r3, r3, r9, ror #20
 8001540:	ea83 33b9 	eor.w	r3, r3, r9, ror #14
 8001544:	ea83 2339 	eor.w	r3, r3, r9, ror #8
 8001548:	ea83 03f9 	eor.w	r3, r3, r9, ror #3
 800154c:	ea84 64fa 	eor.w	r4, r4, sl, ror #27
 8001550:	ea84 54fa 	eor.w	r4, r4, sl, ror #23
 8001554:	ea84 44fa 	eor.w	r4, r4, sl, ror #19
 8001558:	ea84 347a 	eor.w	r4, r4, sl, ror #13
 800155c:	ea84 14fa 	eor.w	r4, r4, sl, ror #7
 8001560:	ea84 04ba 	eor.w	r4, r4, sl, ror #2
 8001564:	ea85 65bb 	eor.w	r5, r5, fp, ror #26
 8001568:	ea85 55bb 	eor.w	r5, r5, fp, ror #22
 800156c:	ea85 45bb 	eor.w	r5, r5, fp, ror #18
 8001570:	ea85 353b 	eor.w	r5, r5, fp, ror #12
 8001574:	ea85 15bb 	eor.w	r5, r5, fp, ror #6
 8001578:	ea85 057b 	eor.w	r5, r5, fp, ror #1
  		"eor r5, r5, r11, ror #6;"
  		"eor r5, r5, r11, ror #1;"
  		/* mix columns end*/
  );

  asm(	/*		Round constants in bitslice representation		*/
 800157c:	f64a 76f6 	movw	r6, #45046	; 0xaff6
 8001580:	f6c8 66b8 	movt	r6, #36536	; 0x8eb8
 8001584:	f249 4763 	movw	r7, #37987	; 0x9463
 8001588:	f2cc 176d 	movt	r7, #49517	; 0xc16d
 800158c:	f643 48da 	movw	r8, #15578	; 0x3cda
 8001590:	f6c1 58db 	movt	r8, #7643	; 0x1ddb
 8001594:	f649 0965 	movw	r9, #39013	; 0x9865
 8001598:	f2ca 199c 	movt	r9, #41372	; 0xa19c
 800159c:	f243 6ad7 	movw	sl, #14039	; 0x36d7
 80015a0:	f2c5 3a5f 	movt	sl, #21343	; 0x535f
 80015a4:	f647 7bac 	movw	fp, #32684	; 0x7fac
 80015a8:	f6c5 7b9f 	movt	fp, #24479	; 0x5f9f
 80015ac:	ea80 0006 	eor.w	r0, r0, r6
 80015b0:	ea81 0107 	eor.w	r1, r1, r7
 80015b4:	ea82 0208 	eor.w	r2, r2, r8
 80015b8:	ea83 0309 	eor.w	r3, r3, r9
 80015bc:	ea84 040a 	eor.w	r4, r4, sl
 80015c0:	ea85 050b 	eor.w	r5, r5, fp
 80015c4:	ea8c 0c0c 	eor.w	ip, ip, ip
  		"eor r12, r12;"
  	);
  	/*at this point the 3rd round is done the results are in r0 - r5 then r6 - r12 can be clean*/

  ///////////// round  4 //////////////
  	asm(/*	ARK	 the key must be in bitslice*/
 80015c8:	9e18      	ldr	r6, [sp, #96]	; 0x60
 80015ca:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80015cc:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80015d0:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 80015d4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80015d8:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 80015dc:	ea80 0006 	eor.w	r0, r0, r6
 80015e0:	ea81 0107 	eor.w	r1, r1, r7
 80015e4:	ea82 0208 	eor.w	r2, r2, r8
 80015e8:	ea83 0309 	eor.w	r3, r3, r9
 80015ec:	ea84 040a 	eor.w	r4, r4, sl
 80015f0:	ea85 050b 	eor.w	r5, r5, fp
  		"eor r4, r4, r10;"
  		"eor r5, r5, r11;"
  		/*EN of ARK*/
  	);

  	asm(	/*		Sbox implementation in assembly		*/
 80015f4:	ea04 0902 	and.w	r9, r4, r2
 80015f8:	ea69 0905 	orn	r9, r9, r5
 80015fc:	ea09 0903 	and.w	r9, r9, r3
 8001600:	ea05 0a04 	and.w	sl, r5, r4
 8001604:	ea63 0b00 	orn	fp, r3, r0
 8001608:	ea6a 0a0b 	orn	sl, sl, fp
 800160c:	ea01 0a0a 	and.w	sl, r1, sl
 8001610:	ea4a 0609 	orr.w	r6, sl, r9
 8001614:	ea00 0902 	and.w	r9, r0, r2
 8001618:	ea62 0a03 	orn	sl, r2, r3
 800161c:	ea69 090a 	orn	r9, r9, sl
 8001620:	ea09 0905 	and.w	r9, r9, r5
 8001624:	ea45 0a04 	orr.w	sl, r5, r4
 8001628:	ea6a 0a03 	orn	sl, sl, r3
 800162c:	ea69 090a 	orn	r9, r9, sl
 8001630:	ea40 0a03 	orr.w	sl, r0, r3
 8001634:	ea6a 0a01 	orn	sl, sl, r1
 8001638:	ea69 070a 	orn	r7, r9, sl
 800163c:	ea01 0903 	and.w	r9, r1, r3
 8001640:	ea63 0a04 	orn	sl, r3, r4
 8001644:	ea69 090a 	orn	r9, r9, sl
 8001648:	ea00 0909 	and.w	r9, r0, r9
 800164c:	ea43 0a04 	orr.w	sl, r3, r4
 8001650:	ea6a 0a02 	orn	sl, sl, r2
 8001654:	ea69 090a 	orn	r9, r9, sl
 8001658:	ea40 0a02 	orr.w	sl, r0, r2
 800165c:	ea4a 0a05 	orr.w	sl, sl, r5
 8001660:	ea69 080a 	orn	r8, r9, sl
 8001664:	ea00 0904 	and.w	r9, r0, r4
 8001668:	ea40 0a03 	orr.w	sl, r0, r3
 800166c:	ea69 090a 	orn	r9, r9, sl
 8001670:	ea09 0902 	and.w	r9, r9, r2
 8001674:	ea00 0a05 	and.w	sl, r0, r5
 8001678:	ea62 0a0a 	orn	sl, r2, sl
 800167c:	ea69 090a 	orn	r9, r9, sl
 8001680:	ea01 0a03 	and.w	sl, r1, r3
 8001684:	ea60 0a0a 	orn	sl, r0, sl
 8001688:	ea69 090a 	orn	r9, r9, sl
 800168c:	ea8c 0c0c 	eor.w	ip, ip, ip
 8001690:	ea44 0a02 	orr.w	sl, r4, r2
 8001694:	ea40 0b01 	orr.w	fp, r0, r1
 8001698:	ea6a 0a0b 	orn	sl, sl, fp
 800169c:	ea6c 0a0a 	orn	sl, ip, sl
 80016a0:	ea63 0b00 	orn	fp, r3, r0
 80016a4:	ea6a 0a0b 	orn	sl, sl, fp
 80016a8:	ea04 0b05 	and.w	fp, r4, r5
 80016ac:	ea60 0b0b 	orn	fp, r0, fp
 80016b0:	ea6a 0a0b 	orn	sl, sl, fp
 80016b4:	ea00 0c03 	and.w	ip, r0, r3
 80016b8:	ea62 0b04 	orn	fp, r2, r4
 80016bc:	ea6c 0c0b 	orn	ip, ip, fp
 80016c0:	ea61 0c0c 	orn	ip, r1, ip
 80016c4:	ea01 0b00 	and.w	fp, r1, r0
 80016c8:	ea4b 0b05 	orr.w	fp, fp, r5
 80016cc:	ea0b 0b02 	and.w	fp, fp, r2
 80016d0:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 80016d4:	4630      	mov	r0, r6
 80016d6:	ea4f 71f7 	mov.w	r1, r7, ror #31
 80016da:	ea4f 72b8 	mov.w	r2, r8, ror #30
 80016de:	ea4f 7379 	mov.w	r3, r9, ror #29
 80016e2:	ea4f 743a 	mov.w	r4, sl, ror #28
 80016e6:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(/*		Sbox implementation in assembly		*/
 80016ea:	ea04 0902 	and.w	r9, r4, r2
 80016ee:	ea69 0905 	orn	r9, r9, r5
 80016f2:	ea09 0903 	and.w	r9, r9, r3
 80016f6:	ea05 0a04 	and.w	sl, r5, r4
 80016fa:	ea63 0b00 	orn	fp, r3, r0
 80016fe:	ea6a 0a0b 	orn	sl, sl, fp
 8001702:	ea01 0a0a 	and.w	sl, r1, sl
 8001706:	ea4a 0609 	orr.w	r6, sl, r9
 800170a:	ea00 0902 	and.w	r9, r0, r2
 800170e:	ea62 0a03 	orn	sl, r2, r3
 8001712:	ea69 090a 	orn	r9, r9, sl
 8001716:	ea09 0905 	and.w	r9, r9, r5
 800171a:	ea45 0a04 	orr.w	sl, r5, r4
 800171e:	ea6a 0a03 	orn	sl, sl, r3
 8001722:	ea69 090a 	orn	r9, r9, sl
 8001726:	ea40 0a03 	orr.w	sl, r0, r3
 800172a:	ea6a 0a01 	orn	sl, sl, r1
 800172e:	ea69 070a 	orn	r7, r9, sl
 8001732:	ea01 0903 	and.w	r9, r1, r3
 8001736:	ea63 0a04 	orn	sl, r3, r4
 800173a:	ea69 090a 	orn	r9, r9, sl
 800173e:	ea00 0909 	and.w	r9, r0, r9
 8001742:	ea43 0a04 	orr.w	sl, r3, r4
 8001746:	ea6a 0a02 	orn	sl, sl, r2
 800174a:	ea69 090a 	orn	r9, r9, sl
 800174e:	ea40 0a02 	orr.w	sl, r0, r2
 8001752:	ea4a 0a05 	orr.w	sl, sl, r5
 8001756:	ea69 080a 	orn	r8, r9, sl
 800175a:	ea00 0904 	and.w	r9, r0, r4
 800175e:	ea40 0a03 	orr.w	sl, r0, r3
 8001762:	ea69 090a 	orn	r9, r9, sl
 8001766:	ea09 0902 	and.w	r9, r9, r2
 800176a:	ea00 0a05 	and.w	sl, r0, r5
 800176e:	ea62 0a0a 	orn	sl, r2, sl
 8001772:	ea69 090a 	orn	r9, r9, sl
 8001776:	ea01 0a03 	and.w	sl, r1, r3
 800177a:	ea60 0a0a 	orn	sl, r0, sl
 800177e:	ea69 090a 	orn	r9, r9, sl
 8001782:	ea8c 0c0c 	eor.w	ip, ip, ip
 8001786:	ea44 0a02 	orr.w	sl, r4, r2
 800178a:	ea40 0b01 	orr.w	fp, r0, r1
 800178e:	ea6a 0a0b 	orn	sl, sl, fp
 8001792:	ea6c 0a0a 	orn	sl, ip, sl
 8001796:	ea63 0b00 	orn	fp, r3, r0
 800179a:	ea6a 0a0b 	orn	sl, sl, fp
 800179e:	ea04 0b05 	and.w	fp, r4, r5
 80017a2:	ea60 0b0b 	orn	fp, r0, fp
 80017a6:	ea6a 0a0b 	orn	sl, sl, fp
 80017aa:	ea00 0c03 	and.w	ip, r0, r3
 80017ae:	ea62 0b04 	orn	fp, r2, r4
 80017b2:	ea6c 0c0b 	orn	ip, ip, fp
 80017b6:	ea61 0c0c 	orn	ip, r1, ip
 80017ba:	ea01 0b00 	and.w	fp, r1, r0
 80017be:	ea4b 0b05 	orr.w	fp, fp, r5
 80017c2:	ea0b 0b02 	and.w	fp, fp, r2
 80017c6:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 80017ca:	4630      	mov	r0, r6
 80017cc:	ea4f 71f7 	mov.w	r1, r7, ror #31
 80017d0:	ea4f 72b8 	mov.w	r2, r8, ror #30
 80017d4:	ea4f 7379 	mov.w	r3, r9, ror #29
 80017d8:	ea4f 743a 	mov.w	r4, sl, ror #28
 80017dc:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(	/* mix columns*/
 80017e0:	ea80 70f6 	eor.w	r0, r0, r6, ror #31
 80017e4:	ea80 60f6 	eor.w	r0, r0, r6, ror #27
 80017e8:	ea80 50f6 	eor.w	r0, r0, r6, ror #23
 80017ec:	ea80 4076 	eor.w	r0, r0, r6, ror #17
 80017f0:	ea80 20f6 	eor.w	r0, r0, r6, ror #11
 80017f4:	ea80 10b6 	eor.w	r0, r0, r6, ror #6
 80017f8:	ea81 71b7 	eor.w	r1, r1, r7, ror #30
 80017fc:	ea81 61b7 	eor.w	r1, r1, r7, ror #26
 8001800:	ea81 51b7 	eor.w	r1, r1, r7, ror #22
 8001804:	ea81 4137 	eor.w	r1, r1, r7, ror #16
 8001808:	ea81 21b7 	eor.w	r1, r1, r7, ror #10
 800180c:	ea81 1177 	eor.w	r1, r1, r7, ror #5
 8001810:	ea82 7278 	eor.w	r2, r2, r8, ror #29
 8001814:	ea82 6278 	eor.w	r2, r2, r8, ror #25
 8001818:	ea82 5278 	eor.w	r2, r2, r8, ror #21
 800181c:	ea82 32f8 	eor.w	r2, r2, r8, ror #15
 8001820:	ea82 2278 	eor.w	r2, r2, r8, ror #9
 8001824:	ea82 1238 	eor.w	r2, r2, r8, ror #4
 8001828:	ea83 7339 	eor.w	r3, r3, r9, ror #28
 800182c:	ea83 6339 	eor.w	r3, r3, r9, ror #24
 8001830:	ea83 5339 	eor.w	r3, r3, r9, ror #20
 8001834:	ea83 33b9 	eor.w	r3, r3, r9, ror #14
 8001838:	ea83 2339 	eor.w	r3, r3, r9, ror #8
 800183c:	ea83 03f9 	eor.w	r3, r3, r9, ror #3
 8001840:	ea84 64fa 	eor.w	r4, r4, sl, ror #27
 8001844:	ea84 54fa 	eor.w	r4, r4, sl, ror #23
 8001848:	ea84 44fa 	eor.w	r4, r4, sl, ror #19
 800184c:	ea84 347a 	eor.w	r4, r4, sl, ror #13
 8001850:	ea84 14fa 	eor.w	r4, r4, sl, ror #7
 8001854:	ea84 04ba 	eor.w	r4, r4, sl, ror #2
 8001858:	ea85 65bb 	eor.w	r5, r5, fp, ror #26
 800185c:	ea85 55bb 	eor.w	r5, r5, fp, ror #22
 8001860:	ea85 45bb 	eor.w	r5, r5, fp, ror #18
 8001864:	ea85 353b 	eor.w	r5, r5, fp, ror #12
 8001868:	ea85 15bb 	eor.w	r5, r5, fp, ror #6
 800186c:	ea85 057b 	eor.w	r5, r5, fp, ror #1
  		"eor r5, r5, r11, ror #6;"
  		"eor r5, r5, r11, ror #1;"
  		/* mix columns end*/
  	);

  	asm(	/*		Round constants in bitslice representation		*/
 8001870:	f64d 66ce 	movw	r6, #57038	; 0xdece
 8001874:	f2ce 167a 	movt	r6, #57722	; 0xe17a
 8001878:	f644 4783 	movw	r7, #19587	; 0x4c83
 800187c:	f6c3 47c4 	movt	r7, #15556	; 0x3cc4
 8001880:	f64d 08e4 	movw	r8, #55524	; 0xd8e4
 8001884:	f2c8 58cc 	movt	r8, #34252	; 0x85cc
 8001888:	f64b 09d5 	movw	r9, #47317	; 0xb8d5
 800188c:	f2cc 79b3 	movt	r9, #51123	; 0xc7b3
 8001890:	f04f 0a6d 	mov.w	sl, #109	; 0x6d
 8001894:	f2ce 4a81 	movt	sl, #58497	; 0xe481
 8001898:	f646 1b1c 	movw	fp, #26908	; 0x691c
 800189c:	f6c4 4bc7 	movt	fp, #19655	; 0x4cc7
 80018a0:	ea80 0006 	eor.w	r0, r0, r6
 80018a4:	ea81 0107 	eor.w	r1, r1, r7
 80018a8:	ea82 0208 	eor.w	r2, r2, r8
 80018ac:	ea83 0309 	eor.w	r3, r3, r9
 80018b0:	ea84 040a 	eor.w	r4, r4, sl
 80018b4:	ea85 050b 	eor.w	r5, r5, fp
 80018b8:	ea8c 0c0c 	eor.w	ip, ip, ip
  		"eor r12, r12;"
  	);
  	/*at this point the 4th round is done the results are in r0 - r5 then r6 - r12 can be clean*/

  ///////////// round  5 //////////////
  	asm(	/*	ARK	 the key must be in bitslice*/
 80018bc:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80018be:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 80018c0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80018c4:	f8dd 9084 	ldr.w	r9, [sp, #132]	; 0x84
 80018c8:	f8dd a088 	ldr.w	sl, [sp, #136]	; 0x88
 80018cc:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80018d0:	ea80 0006 	eor.w	r0, r0, r6
 80018d4:	ea81 0107 	eor.w	r1, r1, r7
 80018d8:	ea82 0208 	eor.w	r2, r2, r8
 80018dc:	ea83 0309 	eor.w	r3, r3, r9
 80018e0:	ea84 040a 	eor.w	r4, r4, sl
 80018e4:	ea85 050b 	eor.w	r5, r5, fp
  		"eor r4, r4, r10;"
  		"eor r5, r5, r11;"
  		/*EN of ARK*/
  	);

  	asm(	/*		Sbox implementation in assembly		*/
 80018e8:	ea04 0902 	and.w	r9, r4, r2
 80018ec:	ea69 0905 	orn	r9, r9, r5
 80018f0:	ea09 0903 	and.w	r9, r9, r3
 80018f4:	ea05 0a04 	and.w	sl, r5, r4
 80018f8:	ea63 0b00 	orn	fp, r3, r0
 80018fc:	ea6a 0a0b 	orn	sl, sl, fp
 8001900:	ea01 0a0a 	and.w	sl, r1, sl
 8001904:	ea4a 0609 	orr.w	r6, sl, r9
 8001908:	ea00 0902 	and.w	r9, r0, r2
 800190c:	ea62 0a03 	orn	sl, r2, r3
 8001910:	ea69 090a 	orn	r9, r9, sl
 8001914:	ea09 0905 	and.w	r9, r9, r5
 8001918:	ea45 0a04 	orr.w	sl, r5, r4
 800191c:	ea6a 0a03 	orn	sl, sl, r3
 8001920:	ea69 090a 	orn	r9, r9, sl
 8001924:	ea40 0a03 	orr.w	sl, r0, r3
 8001928:	ea6a 0a01 	orn	sl, sl, r1
 800192c:	ea69 070a 	orn	r7, r9, sl
 8001930:	ea01 0903 	and.w	r9, r1, r3
 8001934:	ea63 0a04 	orn	sl, r3, r4
 8001938:	ea69 090a 	orn	r9, r9, sl
 800193c:	ea00 0909 	and.w	r9, r0, r9
 8001940:	ea43 0a04 	orr.w	sl, r3, r4
 8001944:	ea6a 0a02 	orn	sl, sl, r2
 8001948:	ea69 090a 	orn	r9, r9, sl
 800194c:	ea40 0a02 	orr.w	sl, r0, r2
 8001950:	ea4a 0a05 	orr.w	sl, sl, r5
 8001954:	ea69 080a 	orn	r8, r9, sl
 8001958:	ea00 0904 	and.w	r9, r0, r4
 800195c:	ea40 0a03 	orr.w	sl, r0, r3
 8001960:	ea69 090a 	orn	r9, r9, sl
 8001964:	ea09 0902 	and.w	r9, r9, r2
 8001968:	ea00 0a05 	and.w	sl, r0, r5
 800196c:	ea62 0a0a 	orn	sl, r2, sl
 8001970:	ea69 090a 	orn	r9, r9, sl
 8001974:	ea01 0a03 	and.w	sl, r1, r3
 8001978:	ea60 0a0a 	orn	sl, r0, sl
 800197c:	ea69 090a 	orn	r9, r9, sl
 8001980:	ea8c 0c0c 	eor.w	ip, ip, ip
 8001984:	ea44 0a02 	orr.w	sl, r4, r2
 8001988:	ea40 0b01 	orr.w	fp, r0, r1
 800198c:	ea6a 0a0b 	orn	sl, sl, fp
 8001990:	ea6c 0a0a 	orn	sl, ip, sl
 8001994:	ea63 0b00 	orn	fp, r3, r0
 8001998:	ea6a 0a0b 	orn	sl, sl, fp
 800199c:	ea04 0b05 	and.w	fp, r4, r5
 80019a0:	ea60 0b0b 	orn	fp, r0, fp
 80019a4:	ea6a 0a0b 	orn	sl, sl, fp
 80019a8:	ea00 0c03 	and.w	ip, r0, r3
 80019ac:	ea62 0b04 	orn	fp, r2, r4
 80019b0:	ea6c 0c0b 	orn	ip, ip, fp
 80019b4:	ea61 0c0c 	orn	ip, r1, ip
 80019b8:	ea01 0b00 	and.w	fp, r1, r0
 80019bc:	ea4b 0b05 	orr.w	fp, fp, r5
 80019c0:	ea0b 0b02 	and.w	fp, fp, r2
 80019c4:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 80019c8:	4630      	mov	r0, r6
 80019ca:	ea4f 71f7 	mov.w	r1, r7, ror #31
 80019ce:	ea4f 72b8 	mov.w	r2, r8, ror #30
 80019d2:	ea4f 7379 	mov.w	r3, r9, ror #29
 80019d6:	ea4f 743a 	mov.w	r4, sl, ror #28
 80019da:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(/*		Sbox implementation in assembly		*/
 80019de:	ea04 0902 	and.w	r9, r4, r2
 80019e2:	ea69 0905 	orn	r9, r9, r5
 80019e6:	ea09 0903 	and.w	r9, r9, r3
 80019ea:	ea05 0a04 	and.w	sl, r5, r4
 80019ee:	ea63 0b00 	orn	fp, r3, r0
 80019f2:	ea6a 0a0b 	orn	sl, sl, fp
 80019f6:	ea01 0a0a 	and.w	sl, r1, sl
 80019fa:	ea4a 0609 	orr.w	r6, sl, r9
 80019fe:	ea00 0902 	and.w	r9, r0, r2
 8001a02:	ea62 0a03 	orn	sl, r2, r3
 8001a06:	ea69 090a 	orn	r9, r9, sl
 8001a0a:	ea09 0905 	and.w	r9, r9, r5
 8001a0e:	ea45 0a04 	orr.w	sl, r5, r4
 8001a12:	ea6a 0a03 	orn	sl, sl, r3
 8001a16:	ea69 090a 	orn	r9, r9, sl
 8001a1a:	ea40 0a03 	orr.w	sl, r0, r3
 8001a1e:	ea6a 0a01 	orn	sl, sl, r1
 8001a22:	ea69 070a 	orn	r7, r9, sl
 8001a26:	ea01 0903 	and.w	r9, r1, r3
 8001a2a:	ea63 0a04 	orn	sl, r3, r4
 8001a2e:	ea69 090a 	orn	r9, r9, sl
 8001a32:	ea00 0909 	and.w	r9, r0, r9
 8001a36:	ea43 0a04 	orr.w	sl, r3, r4
 8001a3a:	ea6a 0a02 	orn	sl, sl, r2
 8001a3e:	ea69 090a 	orn	r9, r9, sl
 8001a42:	ea40 0a02 	orr.w	sl, r0, r2
 8001a46:	ea4a 0a05 	orr.w	sl, sl, r5
 8001a4a:	ea69 080a 	orn	r8, r9, sl
 8001a4e:	ea00 0904 	and.w	r9, r0, r4
 8001a52:	ea40 0a03 	orr.w	sl, r0, r3
 8001a56:	ea69 090a 	orn	r9, r9, sl
 8001a5a:	ea09 0902 	and.w	r9, r9, r2
 8001a5e:	ea00 0a05 	and.w	sl, r0, r5
 8001a62:	ea62 0a0a 	orn	sl, r2, sl
 8001a66:	ea69 090a 	orn	r9, r9, sl
 8001a6a:	ea01 0a03 	and.w	sl, r1, r3
 8001a6e:	ea60 0a0a 	orn	sl, r0, sl
 8001a72:	ea69 090a 	orn	r9, r9, sl
 8001a76:	ea8c 0c0c 	eor.w	ip, ip, ip
 8001a7a:	ea44 0a02 	orr.w	sl, r4, r2
 8001a7e:	ea40 0b01 	orr.w	fp, r0, r1
 8001a82:	ea6a 0a0b 	orn	sl, sl, fp
 8001a86:	ea6c 0a0a 	orn	sl, ip, sl
 8001a8a:	ea63 0b00 	orn	fp, r3, r0
 8001a8e:	ea6a 0a0b 	orn	sl, sl, fp
 8001a92:	ea04 0b05 	and.w	fp, r4, r5
 8001a96:	ea60 0b0b 	orn	fp, r0, fp
 8001a9a:	ea6a 0a0b 	orn	sl, sl, fp
 8001a9e:	ea00 0c03 	and.w	ip, r0, r3
 8001aa2:	ea62 0b04 	orn	fp, r2, r4
 8001aa6:	ea6c 0c0b 	orn	ip, ip, fp
 8001aaa:	ea61 0c0c 	orn	ip, r1, ip
 8001aae:	ea01 0b00 	and.w	fp, r1, r0
 8001ab2:	ea4b 0b05 	orr.w	fp, fp, r5
 8001ab6:	ea0b 0b02 	and.w	fp, fp, r2
 8001aba:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 8001abe:	4630      	mov	r0, r6
 8001ac0:	ea4f 71f7 	mov.w	r1, r7, ror #31
 8001ac4:	ea4f 72b8 	mov.w	r2, r8, ror #30
 8001ac8:	ea4f 7379 	mov.w	r3, r9, ror #29
 8001acc:	ea4f 743a 	mov.w	r4, sl, ror #28
 8001ad0:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(	/* mix columns*/
 8001ad4:	ea80 70f6 	eor.w	r0, r0, r6, ror #31
 8001ad8:	ea80 60f6 	eor.w	r0, r0, r6, ror #27
 8001adc:	ea80 50f6 	eor.w	r0, r0, r6, ror #23
 8001ae0:	ea80 4076 	eor.w	r0, r0, r6, ror #17
 8001ae4:	ea80 20f6 	eor.w	r0, r0, r6, ror #11
 8001ae8:	ea80 10b6 	eor.w	r0, r0, r6, ror #6
 8001aec:	ea81 71b7 	eor.w	r1, r1, r7, ror #30
 8001af0:	ea81 61b7 	eor.w	r1, r1, r7, ror #26
 8001af4:	ea81 51b7 	eor.w	r1, r1, r7, ror #22
 8001af8:	ea81 4137 	eor.w	r1, r1, r7, ror #16
 8001afc:	ea81 21b7 	eor.w	r1, r1, r7, ror #10
 8001b00:	ea81 1177 	eor.w	r1, r1, r7, ror #5
 8001b04:	ea82 7278 	eor.w	r2, r2, r8, ror #29
 8001b08:	ea82 6278 	eor.w	r2, r2, r8, ror #25
 8001b0c:	ea82 5278 	eor.w	r2, r2, r8, ror #21
 8001b10:	ea82 32f8 	eor.w	r2, r2, r8, ror #15
 8001b14:	ea82 2278 	eor.w	r2, r2, r8, ror #9
 8001b18:	ea82 1238 	eor.w	r2, r2, r8, ror #4
 8001b1c:	ea83 7339 	eor.w	r3, r3, r9, ror #28
 8001b20:	ea83 6339 	eor.w	r3, r3, r9, ror #24
 8001b24:	ea83 5339 	eor.w	r3, r3, r9, ror #20
 8001b28:	ea83 33b9 	eor.w	r3, r3, r9, ror #14
 8001b2c:	ea83 2339 	eor.w	r3, r3, r9, ror #8
 8001b30:	ea83 03f9 	eor.w	r3, r3, r9, ror #3
 8001b34:	ea84 64fa 	eor.w	r4, r4, sl, ror #27
 8001b38:	ea84 54fa 	eor.w	r4, r4, sl, ror #23
 8001b3c:	ea84 44fa 	eor.w	r4, r4, sl, ror #19
 8001b40:	ea84 347a 	eor.w	r4, r4, sl, ror #13
 8001b44:	ea84 14fa 	eor.w	r4, r4, sl, ror #7
 8001b48:	ea84 04ba 	eor.w	r4, r4, sl, ror #2
 8001b4c:	ea85 65bb 	eor.w	r5, r5, fp, ror #26
 8001b50:	ea85 55bb 	eor.w	r5, r5, fp, ror #22
 8001b54:	ea85 45bb 	eor.w	r5, r5, fp, ror #18
 8001b58:	ea85 353b 	eor.w	r5, r5, fp, ror #12
 8001b5c:	ea85 15bb 	eor.w	r5, r5, fp, ror #6
 8001b60:	ea85 057b 	eor.w	r5, r5, fp, ror #1
  		"eor r5, r5, r11, ror #6;"
  		"eor r5, r5, r11, ror #1;"
  		/* mix columns end*/
  	);

  	asm(	/*		Round constants in bitslice representation		*/
 8001b64:	f249 663c 	movw	r6, #38460	; 0x963c
 8001b68:	f6c7 0673 	movt	r6, #30835	; 0x7873
 8001b6c:	f649 37b3 	movw	r7, #39859	; 0x9bb3
 8001b70:	f6cc 178a 	movt	r7, #51594	; 0xc98a
 8001b74:	f64f 08e7 	movw	r8, #63719	; 0xf8e7
 8001b78:	f2c8 0806 	movt	r8, #32774	; 0x8006
 8001b7c:	f64b 39a0 	movw	r9, #48032	; 0xbba0
 8001b80:	f6c6 797c 	movt	r9, #28540	; 0x6f7c
 8001b84:	f640 2a1c 	movw	sl, #2588	; 0xa1c
 8001b88:	f6c4 5aef 	movt	sl, #19951	; 0x4def
 8001b8c:	f64d 1bae 	movw	fp, #55726	; 0xd9ae
 8001b90:	f2c0 7b85 	movt	fp, #1925	; 0x785
 8001b94:	ea80 0006 	eor.w	r0, r0, r6
 8001b98:	ea81 0107 	eor.w	r1, r1, r7
 8001b9c:	ea82 0208 	eor.w	r2, r2, r8
 8001ba0:	ea83 0309 	eor.w	r3, r3, r9
 8001ba4:	ea84 040a 	eor.w	r4, r4, sl
 8001ba8:	ea85 050b 	eor.w	r5, r5, fp
 8001bac:	ea8c 0c0c 	eor.w	ip, ip, ip
  		"eor r12, r12;"
  	);
  	/*at this point the 5th round is done the results are in r0 - r5 then r6 - r12 can be clean*/

  ///////////// round  6 //////////////
  	asm(	/*	ARK	 the key must be in bitslice*/
 8001bb0:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8001bb2:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8001bb4:	f8dd 8098 	ldr.w	r8, [sp, #152]	; 0x98
 8001bb8:	f8dd 909c 	ldr.w	r9, [sp, #156]	; 0x9c
 8001bbc:	f8dd a0a0 	ldr.w	sl, [sp, #160]	; 0xa0
 8001bc0:	f8dd b0a4 	ldr.w	fp, [sp, #164]	; 0xa4
 8001bc4:	ea80 0006 	eor.w	r0, r0, r6
 8001bc8:	ea81 0107 	eor.w	r1, r1, r7
 8001bcc:	ea82 0208 	eor.w	r2, r2, r8
 8001bd0:	ea83 0309 	eor.w	r3, r3, r9
 8001bd4:	ea84 040a 	eor.w	r4, r4, sl
 8001bd8:	ea85 050b 	eor.w	r5, r5, fp
  		"eor r4, r4, r10;"
  		"eor r5, r5, r11;"
  		/*EN of ARK*/
  	);

  	asm(	/*		Sbox implementation in assembly		*/
 8001bdc:	ea04 0902 	and.w	r9, r4, r2
 8001be0:	ea69 0905 	orn	r9, r9, r5
 8001be4:	ea09 0903 	and.w	r9, r9, r3
 8001be8:	ea05 0a04 	and.w	sl, r5, r4
 8001bec:	ea63 0b00 	orn	fp, r3, r0
 8001bf0:	ea6a 0a0b 	orn	sl, sl, fp
 8001bf4:	ea01 0a0a 	and.w	sl, r1, sl
 8001bf8:	ea4a 0609 	orr.w	r6, sl, r9
 8001bfc:	ea00 0902 	and.w	r9, r0, r2
 8001c00:	ea62 0a03 	orn	sl, r2, r3
 8001c04:	ea69 090a 	orn	r9, r9, sl
 8001c08:	ea09 0905 	and.w	r9, r9, r5
 8001c0c:	ea45 0a04 	orr.w	sl, r5, r4
 8001c10:	ea6a 0a03 	orn	sl, sl, r3
 8001c14:	ea69 090a 	orn	r9, r9, sl
 8001c18:	ea40 0a03 	orr.w	sl, r0, r3
 8001c1c:	ea6a 0a01 	orn	sl, sl, r1
 8001c20:	ea69 070a 	orn	r7, r9, sl
 8001c24:	ea01 0903 	and.w	r9, r1, r3
 8001c28:	ea63 0a04 	orn	sl, r3, r4
 8001c2c:	ea69 090a 	orn	r9, r9, sl
 8001c30:	ea00 0909 	and.w	r9, r0, r9
 8001c34:	ea43 0a04 	orr.w	sl, r3, r4
 8001c38:	ea6a 0a02 	orn	sl, sl, r2
 8001c3c:	ea69 090a 	orn	r9, r9, sl
 8001c40:	ea40 0a02 	orr.w	sl, r0, r2
 8001c44:	ea4a 0a05 	orr.w	sl, sl, r5
 8001c48:	ea69 080a 	orn	r8, r9, sl
 8001c4c:	ea00 0904 	and.w	r9, r0, r4
 8001c50:	ea40 0a03 	orr.w	sl, r0, r3
 8001c54:	ea69 090a 	orn	r9, r9, sl
 8001c58:	ea09 0902 	and.w	r9, r9, r2
 8001c5c:	ea00 0a05 	and.w	sl, r0, r5
 8001c60:	ea62 0a0a 	orn	sl, r2, sl
 8001c64:	ea69 090a 	orn	r9, r9, sl
 8001c68:	ea01 0a03 	and.w	sl, r1, r3
 8001c6c:	ea60 0a0a 	orn	sl, r0, sl
 8001c70:	ea69 090a 	orn	r9, r9, sl
 8001c74:	ea8c 0c0c 	eor.w	ip, ip, ip
 8001c78:	ea44 0a02 	orr.w	sl, r4, r2
 8001c7c:	ea40 0b01 	orr.w	fp, r0, r1
 8001c80:	ea6a 0a0b 	orn	sl, sl, fp
 8001c84:	ea6c 0a0a 	orn	sl, ip, sl
 8001c88:	ea63 0b00 	orn	fp, r3, r0
 8001c8c:	ea6a 0a0b 	orn	sl, sl, fp
 8001c90:	ea04 0b05 	and.w	fp, r4, r5
 8001c94:	ea60 0b0b 	orn	fp, r0, fp
 8001c98:	ea6a 0a0b 	orn	sl, sl, fp
 8001c9c:	ea00 0c03 	and.w	ip, r0, r3
 8001ca0:	ea62 0b04 	orn	fp, r2, r4
 8001ca4:	ea6c 0c0b 	orn	ip, ip, fp
 8001ca8:	ea61 0c0c 	orn	ip, r1, ip
 8001cac:	ea01 0b00 	and.w	fp, r1, r0
 8001cb0:	ea4b 0b05 	orr.w	fp, fp, r5
 8001cb4:	ea0b 0b02 	and.w	fp, fp, r2
 8001cb8:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/* shift columns */
 8001cbc:	4630      	mov	r0, r6
 8001cbe:	ea4f 71f7 	mov.w	r1, r7, ror #31
 8001cc2:	ea4f 72b8 	mov.w	r2, r8, ror #30
 8001cc6:	ea4f 7379 	mov.w	r3, r9, ror #29
 8001cca:	ea4f 743a 	mov.w	r4, sl, ror #28
 8001cce:	ea4f 65fb 	mov.w	r5, fp, ror #27
  		"mov r4, r10, ror #28;"
  		"mov r5, r11, ror #27;"
  		/* shift columns end */
  	);

  	asm(/*		Sbox implementation in assembly		*/
 8001cd2:	ea04 0902 	and.w	r9, r4, r2
 8001cd6:	ea69 0905 	orn	r9, r9, r5
 8001cda:	ea09 0903 	and.w	r9, r9, r3
 8001cde:	ea05 0a04 	and.w	sl, r5, r4
 8001ce2:	ea63 0b00 	orn	fp, r3, r0
 8001ce6:	ea6a 0a0b 	orn	sl, sl, fp
 8001cea:	ea01 0a0a 	and.w	sl, r1, sl
 8001cee:	ea4a 0609 	orr.w	r6, sl, r9
 8001cf2:	ea00 0902 	and.w	r9, r0, r2
 8001cf6:	ea62 0a03 	orn	sl, r2, r3
 8001cfa:	ea69 090a 	orn	r9, r9, sl
 8001cfe:	ea09 0905 	and.w	r9, r9, r5
 8001d02:	ea45 0a04 	orr.w	sl, r5, r4
 8001d06:	ea6a 0a03 	orn	sl, sl, r3
 8001d0a:	ea69 090a 	orn	r9, r9, sl
 8001d0e:	ea40 0a03 	orr.w	sl, r0, r3
 8001d12:	ea6a 0a01 	orn	sl, sl, r1
 8001d16:	ea69 070a 	orn	r7, r9, sl
 8001d1a:	ea01 0903 	and.w	r9, r1, r3
 8001d1e:	ea63 0a04 	orn	sl, r3, r4
 8001d22:	ea69 090a 	orn	r9, r9, sl
 8001d26:	ea00 0909 	and.w	r9, r0, r9
 8001d2a:	ea43 0a04 	orr.w	sl, r3, r4
 8001d2e:	ea6a 0a02 	orn	sl, sl, r2
 8001d32:	ea69 090a 	orn	r9, r9, sl
 8001d36:	ea40 0a02 	orr.w	sl, r0, r2
 8001d3a:	ea4a 0a05 	orr.w	sl, sl, r5
 8001d3e:	ea69 080a 	orn	r8, r9, sl
 8001d42:	ea00 0904 	and.w	r9, r0, r4
 8001d46:	ea40 0a03 	orr.w	sl, r0, r3
 8001d4a:	ea69 090a 	orn	r9, r9, sl
 8001d4e:	ea09 0902 	and.w	r9, r9, r2
 8001d52:	ea00 0a05 	and.w	sl, r0, r5
 8001d56:	ea62 0a0a 	orn	sl, r2, sl
 8001d5a:	ea69 090a 	orn	r9, r9, sl
 8001d5e:	ea01 0a03 	and.w	sl, r1, r3
 8001d62:	ea60 0a0a 	orn	sl, r0, sl
 8001d66:	ea69 090a 	orn	r9, r9, sl
 8001d6a:	ea8c 0c0c 	eor.w	ip, ip, ip
 8001d6e:	ea44 0a02 	orr.w	sl, r4, r2
 8001d72:	ea40 0b01 	orr.w	fp, r0, r1
 8001d76:	ea6a 0a0b 	orn	sl, sl, fp
 8001d7a:	ea6c 0a0a 	orn	sl, ip, sl
 8001d7e:	ea63 0b00 	orn	fp, r3, r0
 8001d82:	ea6a 0a0b 	orn	sl, sl, fp
 8001d86:	ea04 0b05 	and.w	fp, r4, r5
 8001d8a:	ea60 0b0b 	orn	fp, r0, fp
 8001d8e:	ea6a 0a0b 	orn	sl, sl, fp
 8001d92:	ea00 0c03 	and.w	ip, r0, r3
 8001d96:	ea62 0b04 	orn	fp, r2, r4
 8001d9a:	ea6c 0c0b 	orn	ip, ip, fp
 8001d9e:	ea61 0c0c 	orn	ip, r1, ip
 8001da2:	ea01 0b00 	and.w	fp, r1, r0
 8001da6:	ea4b 0b05 	orr.w	fp, fp, r5
 8001daa:	ea0b 0b02 	and.w	fp, fp, r2
 8001dae:	ea6b 0b0c 	orn	fp, fp, ip
  		"and r11, r11, r2;"					//	r11	<= (((r1 and r0) or r5) and r2)
  		"orn r11, r11, r12;"				//	r11	<= not((((r1 and r0) or r5) and r2) or (not((not(((r0 and r3)) or (not(r2 or r4)))) or r1)))
  		/*		Sbox implementation assembly end	*/
  	);

  	asm(	/*		LAST KEY in bitslice representation		*/
 8001db2:	982a      	ldr	r0, [sp, #168]	; 0xa8
 8001db4:	992b      	ldr	r1, [sp, #172]	; 0xac
 8001db6:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8001db8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8001dba:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
 8001dbc:	9d2f      	ldr	r5, [sp, #188]	; 0xbc
 8001dbe:	ea80 0006 	eor.w	r0, r0, r6
 8001dc2:	ea81 0107 	eor.w	r1, r1, r7
 8001dc6:	ea82 0208 	eor.w	r2, r2, r8
 8001dca:	ea83 0309 	eor.w	r3, r3, r9
 8001dce:	ea84 040a 	eor.w	r4, r4, sl
 8001dd2:	ea85 050b 	eor.w	r5, r5, fp
 8001dd6:	ea8c 0c0c 	eor.w	ip, ip, ip
  		"eor r5, r5, r11;"
  		"eor r12, r12;"
  	);
  	/*at this point the 6th round is done the results are in r0 - r5 then r6 - r12 can be clean*/

  	stopE  = *ARM_CM_DWT_CYCCNT;
 8001dda:	4b14      	ldr	r3, [pc, #80]	; (8001e2c <main+0x18a4>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a14      	ldr	r2, [pc, #80]	; (8001e30 <main+0x18a8>)
 8001de0:	6013      	str	r3, [r2, #0]
  	deltaE = stopE - startE;
 8001de2:	4b13      	ldr	r3, [pc, #76]	; (8001e30 <main+0x18a8>)
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	4b13      	ldr	r3, [pc, #76]	; (8001e34 <main+0x18ac>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	461a      	mov	r2, r3
 8001dee:	4b12      	ldr	r3, [pc, #72]	; (8001e38 <main+0x18b0>)
 8001df0:	601a      	str	r2, [r3, #0]

  	//serial_out("Done! ", NULL, NULL, NULL, NULL, NULL, NULL, NULL);

  	serial_out("Bitslcie Clock cycles = ", NULL, NULL, NULL, NULL, NULL, NULL, &deltaB);
 8001df2:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <main+0x18b4>)
 8001df4:	9303      	str	r3, [sp, #12]
 8001df6:	2300      	movs	r3, #0
 8001df8:	9302      	str	r3, [sp, #8]
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	9301      	str	r3, [sp, #4]
 8001dfe:	2300      	movs	r3, #0
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	2300      	movs	r3, #0
 8001e04:	2200      	movs	r2, #0
 8001e06:	2100      	movs	r1, #0
 8001e08:	480d      	ldr	r0, [pc, #52]	; (8001e40 <main+0x18b8>)
 8001e0a:	f000 f947 	bl	800209c <serial_out>
  	serial_out("Encryption Clock cycles = ", NULL, NULL, NULL, NULL, NULL, NULL, &deltaE);
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	; (8001e38 <main+0x18b0>)
 8001e10:	9303      	str	r3, [sp, #12]
 8001e12:	2300      	movs	r3, #0
 8001e14:	9302      	str	r3, [sp, #8]
 8001e16:	2300      	movs	r3, #0
 8001e18:	9301      	str	r3, [sp, #4]
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	9300      	str	r3, [sp, #0]
 8001e1e:	2300      	movs	r3, #0
 8001e20:	2200      	movs	r2, #0
 8001e22:	2100      	movs	r1, #0
 8001e24:	4807      	ldr	r0, [pc, #28]	; (8001e44 <main+0x18bc>)
 8001e26:	f000 f939 	bl	800209c <serial_out>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001e2a:	e7fe      	b.n	8001e2a <main+0x18a2>
 8001e2c:	e0001004 	.word	0xe0001004
 8001e30:	20000130 	.word	0x20000130
 8001e34:	2000012c 	.word	0x2000012c
 8001e38:	2000008c 	.word	0x2000008c
 8001e3c:	20000090 	.word	0x20000090
 8001e40:	08005554 	.word	0x08005554
 8001e44:	08005570 	.word	0x08005570

08001e48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b096      	sub	sp, #88	; 0x58
 8001e4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e4e:	f107 0314 	add.w	r3, r7, #20
 8001e52:	2244      	movs	r2, #68	; 0x44
 8001e54:	2100      	movs	r1, #0
 8001e56:	4618      	mov	r0, r3
 8001e58:	f002 ff24 	bl	8004ca4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e5c:	463b      	mov	r3, r7
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	605a      	str	r2, [r3, #4]
 8001e64:	609a      	str	r2, [r3, #8]
 8001e66:	60da      	str	r2, [r3, #12]
 8001e68:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001e6a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001e6e:	f000 fe69 	bl	8002b44 <HAL_PWREx_ControlVoltageScaling>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001e78:	f000 fa2c 	bl	80022d4 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001e7c:	2310      	movs	r3, #16
 8001e7e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001e80:	2301      	movs	r3, #1
 8001e82:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001e88:	2360      	movs	r3, #96	; 0x60
 8001e8a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001e90:	2301      	movs	r3, #1
 8001e92:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001e94:	2301      	movs	r3, #1
 8001e96:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 8001e98:	2347      	movs	r3, #71	; 0x47
 8001e9a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 8001ea4:	2306      	movs	r3, #6
 8001ea6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	4618      	mov	r0, r3
 8001eae:	f000 feaf 	bl	8002c10 <HAL_RCC_OscConfig>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001eb8:	f000 fa0c 	bl	80022d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ebc:	230f      	movs	r3, #15
 8001ebe:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ec8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ecc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ed2:	463b      	mov	r3, r7
 8001ed4:	2102      	movs	r1, #2
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f001 fac0 	bl	800345c <HAL_RCC_ClockConfig>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001ee2:	f000 f9f7 	bl	80022d4 <Error_Handler>
  }
}
 8001ee6:	bf00      	nop
 8001ee8:	3758      	adds	r7, #88	; 0x58
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001ef4:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <MX_LPUART1_UART_Init+0x50>)
 8001ef6:	4a13      	ldr	r2, [pc, #76]	; (8001f44 <MX_LPUART1_UART_Init+0x54>)
 8001ef8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001efa:	4b11      	ldr	r3, [pc, #68]	; (8001f40 <MX_LPUART1_UART_Init+0x50>)
 8001efc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f00:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f02:	4b0f      	ldr	r3, [pc, #60]	; (8001f40 <MX_LPUART1_UART_Init+0x50>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001f08:	4b0d      	ldr	r3, [pc, #52]	; (8001f40 <MX_LPUART1_UART_Init+0x50>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001f0e:	4b0c      	ldr	r3, [pc, #48]	; (8001f40 <MX_LPUART1_UART_Init+0x50>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001f14:	4b0a      	ldr	r3, [pc, #40]	; (8001f40 <MX_LPUART1_UART_Init+0x50>)
 8001f16:	220c      	movs	r2, #12
 8001f18:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f1a:	4b09      	ldr	r3, [pc, #36]	; (8001f40 <MX_LPUART1_UART_Init+0x50>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f20:	4b07      	ldr	r3, [pc, #28]	; (8001f40 <MX_LPUART1_UART_Init+0x50>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f26:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <MX_LPUART1_UART_Init+0x50>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001f2c:	4804      	ldr	r0, [pc, #16]	; (8001f40 <MX_LPUART1_UART_Init+0x50>)
 8001f2e:	f002 f965 	bl	80041fc <HAL_UART_Init>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8001f38:	f000 f9cc 	bl	80022d4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001f3c:	bf00      	nop
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	200000a0 	.word	0x200000a0
 8001f44:	40008000 	.word	0x40008000

08001f48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b08a      	sub	sp, #40	; 0x28
 8001f4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f4e:	f107 0314 	add.w	r3, r7, #20
 8001f52:	2200      	movs	r2, #0
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	605a      	str	r2, [r3, #4]
 8001f58:	609a      	str	r2, [r3, #8]
 8001f5a:	60da      	str	r2, [r3, #12]
 8001f5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f5e:	4b4b      	ldr	r3, [pc, #300]	; (800208c <MX_GPIO_Init+0x144>)
 8001f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f62:	4a4a      	ldr	r2, [pc, #296]	; (800208c <MX_GPIO_Init+0x144>)
 8001f64:	f043 0304 	orr.w	r3, r3, #4
 8001f68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f6a:	4b48      	ldr	r3, [pc, #288]	; (800208c <MX_GPIO_Init+0x144>)
 8001f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f6e:	f003 0304 	and.w	r3, r3, #4
 8001f72:	613b      	str	r3, [r7, #16]
 8001f74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f76:	4b45      	ldr	r3, [pc, #276]	; (800208c <MX_GPIO_Init+0x144>)
 8001f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f7a:	4a44      	ldr	r2, [pc, #272]	; (800208c <MX_GPIO_Init+0x144>)
 8001f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f82:	4b42      	ldr	r3, [pc, #264]	; (800208c <MX_GPIO_Init+0x144>)
 8001f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f8e:	4b3f      	ldr	r3, [pc, #252]	; (800208c <MX_GPIO_Init+0x144>)
 8001f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f92:	4a3e      	ldr	r2, [pc, #248]	; (800208c <MX_GPIO_Init+0x144>)
 8001f94:	f043 0302 	orr.w	r3, r3, #2
 8001f98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f9a:	4b3c      	ldr	r3, [pc, #240]	; (800208c <MX_GPIO_Init+0x144>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	60bb      	str	r3, [r7, #8]
 8001fa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fa6:	4b39      	ldr	r3, [pc, #228]	; (800208c <MX_GPIO_Init+0x144>)
 8001fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001faa:	4a38      	ldr	r2, [pc, #224]	; (800208c <MX_GPIO_Init+0x144>)
 8001fac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fb2:	4b36      	ldr	r3, [pc, #216]	; (800208c <MX_GPIO_Init+0x144>)
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fba:	607b      	str	r3, [r7, #4]
 8001fbc:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001fbe:	f000 fe17 	bl	8002bf0 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc2:	4b32      	ldr	r3, [pc, #200]	; (800208c <MX_GPIO_Init+0x144>)
 8001fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc6:	4a31      	ldr	r2, [pc, #196]	; (800208c <MX_GPIO_Init+0x144>)
 8001fc8:	f043 0301 	orr.w	r3, r3, #1
 8001fcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fce:	4b2f      	ldr	r3, [pc, #188]	; (800208c <MX_GPIO_Init+0x144>)
 8001fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	603b      	str	r3, [r7, #0]
 8001fd8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8001fe0:	482b      	ldr	r0, [pc, #172]	; (8002090 <MX_GPIO_Init+0x148>)
 8001fe2:	f000 fd89 	bl	8002af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	2140      	movs	r1, #64	; 0x40
 8001fea:	482a      	ldr	r0, [pc, #168]	; (8002094 <MX_GPIO_Init+0x14c>)
 8001fec:	f000 fd84 	bl	8002af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ff0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ff4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ff6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001ffa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002000:	f107 0314 	add.w	r3, r7, #20
 8002004:	4619      	mov	r1, r3
 8002006:	4824      	ldr	r0, [pc, #144]	; (8002098 <MX_GPIO_Init+0x150>)
 8002008:	f000 fbe4 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800200c:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8002010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002012:	2301      	movs	r3, #1
 8002014:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800201e:	f107 0314 	add.w	r3, r7, #20
 8002022:	4619      	mov	r1, r3
 8002024:	481a      	ldr	r0, [pc, #104]	; (8002090 <MX_GPIO_Init+0x148>)
 8002026:	f000 fbd5 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800202a:	2320      	movs	r3, #32
 800202c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800202e:	2300      	movs	r3, #0
 8002030:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002036:	f107 0314 	add.w	r3, r7, #20
 800203a:	4619      	mov	r1, r3
 800203c:	4815      	ldr	r0, [pc, #84]	; (8002094 <MX_GPIO_Init+0x14c>)
 800203e:	f000 fbc9 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002042:	2340      	movs	r3, #64	; 0x40
 8002044:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002046:	2301      	movs	r3, #1
 8002048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204e:	2300      	movs	r3, #0
 8002050:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002052:	f107 0314 	add.w	r3, r7, #20
 8002056:	4619      	mov	r1, r3
 8002058:	480e      	ldr	r0, [pc, #56]	; (8002094 <MX_GPIO_Init+0x14c>)
 800205a:	f000 fbbb 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800205e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002062:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002064:	2302      	movs	r3, #2
 8002066:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002068:	2300      	movs	r3, #0
 800206a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206c:	2303      	movs	r3, #3
 800206e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002070:	230a      	movs	r3, #10
 8002072:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002074:	f107 0314 	add.w	r3, r7, #20
 8002078:	4619      	mov	r1, r3
 800207a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800207e:	f000 fba9 	bl	80027d4 <HAL_GPIO_Init>

}
 8002082:	bf00      	nop
 8002084:	3728      	adds	r7, #40	; 0x28
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40021000 	.word	0x40021000
 8002090:	48000400 	.word	0x48000400
 8002094:	48001800 	.word	0x48001800
 8002098:	48000800 	.word	0x48000800

0800209c <serial_out>:

/* USER CODE BEGIN 4 */
void serial_out(char *label, uint8_t *dat0, uint8_t *dat1, uint8_t *dat2, uint8_t *dat3, uint8_t *dat4, uint8_t *dat5, int *i){
 800209c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800209e:	b0cb      	sub	sp, #300	; 0x12c
 80020a0:	af18      	add	r7, sp, #96	; 0x60
 80020a2:	6578      	str	r0, [r7, #84]	; 0x54
 80020a4:	6539      	str	r1, [r7, #80]	; 0x50
 80020a6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80020a8:	64bb      	str	r3, [r7, #72]	; 0x48

	uint16_t sz = 0;
 80020aa:	2300      	movs	r3, #0
 80020ac:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
	char m[MAX_BUFF];

	if((label != NULL) && (dat0 != NULL) && (dat1 != NULL) && (dat2 != NULL) && (dat3 != NULL) && (dat4 != NULL) && (dat5 != NULL) && (i == NULL)){
 80020b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f000 80b4 	beq.w	8002220 <serial_out+0x184>
 80020b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	f000 80b0 	beq.w	8002220 <serial_out+0x184>
 80020c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f000 80ac 	beq.w	8002220 <serial_out+0x184>
 80020c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	f000 80a8 	beq.w	8002220 <serial_out+0x184>
 80020d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	f000 80a3 	beq.w	8002220 <serial_out+0x184>
 80020da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f000 809e 	beq.w	8002220 <serial_out+0x184>
 80020e4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f000 8099 	beq.w	8002220 <serial_out+0x184>
 80020ee:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f040 8094 	bne.w	8002220 <serial_out+0x184>
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
		label, dat0[3], dat0[2], dat0[1], dat0[0],
 80020f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020fa:	3303      	adds	r3, #3
 80020fc:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 80020fe:	469c      	mov	ip, r3
		label, dat0[3], dat0[2], dat0[1], dat0[0],
 8002100:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002102:	3302      	adds	r3, #2
 8002104:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 8002106:	647b      	str	r3, [r7, #68]	; 0x44
		label, dat0[3], dat0[2], dat0[1], dat0[0],
 8002108:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800210a:	3301      	adds	r3, #1
 800210c:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 800210e:	643b      	str	r3, [r7, #64]	; 0x40
		label, dat0[3], dat0[2], dat0[1], dat0[0],
 8002110:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002112:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 8002114:	63fb      	str	r3, [r7, #60]	; 0x3c
			   dat1[3], dat1[2], dat1[1], dat1[0],
 8002116:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002118:	3303      	adds	r3, #3
 800211a:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 800211c:	63bb      	str	r3, [r7, #56]	; 0x38
			   dat1[3], dat1[2], dat1[1], dat1[0],
 800211e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002120:	3302      	adds	r3, #2
 8002122:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 8002124:	637b      	str	r3, [r7, #52]	; 0x34
			   dat1[3], dat1[2], dat1[1], dat1[0],
 8002126:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002128:	3301      	adds	r3, #1
 800212a:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 800212c:	633b      	str	r3, [r7, #48]	; 0x30
			   dat1[3], dat1[2], dat1[1], dat1[0],
 800212e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002130:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 8002132:	62fb      	str	r3, [r7, #44]	; 0x2c
			   dat2[3], dat2[2], dat2[1], dat2[0],
 8002134:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002136:	3303      	adds	r3, #3
 8002138:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 800213a:	62bb      	str	r3, [r7, #40]	; 0x28
			   dat2[3], dat2[2], dat2[1], dat2[0],
 800213c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800213e:	3302      	adds	r3, #2
 8002140:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 8002142:	627b      	str	r3, [r7, #36]	; 0x24
			   dat2[3], dat2[2], dat2[1], dat2[0],
 8002144:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002146:	3301      	adds	r3, #1
 8002148:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 800214a:	623b      	str	r3, [r7, #32]
			   dat2[3], dat2[2], dat2[1], dat2[0],
 800214c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800214e:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 8002150:	61fb      	str	r3, [r7, #28]
			   dat3[3], dat3[2], dat3[1], dat3[0],
 8002152:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002156:	3303      	adds	r3, #3
 8002158:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 800215a:	61bb      	str	r3, [r7, #24]
			   dat3[3], dat3[2], dat3[1], dat3[0],
 800215c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002160:	3302      	adds	r3, #2
 8002162:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 8002164:	617b      	str	r3, [r7, #20]
			   dat3[3], dat3[2], dat3[1], dat3[0],
 8002166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800216a:	3301      	adds	r3, #1
 800216c:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 800216e:	613b      	str	r3, [r7, #16]
			   dat3[3], dat3[2], dat3[1], dat3[0],
 8002170:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002174:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 8002176:	60fb      	str	r3, [r7, #12]
			   dat4[3], dat4[2], dat4[1], dat4[0],
 8002178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800217c:	3303      	adds	r3, #3
 800217e:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 8002180:	60bb      	str	r3, [r7, #8]
			   dat4[3], dat4[2], dat4[1], dat4[0],
 8002182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002186:	3302      	adds	r3, #2
 8002188:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 800218a:	607b      	str	r3, [r7, #4]
			   dat4[3], dat4[2], dat4[1], dat4[0],
 800218c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002190:	3301      	adds	r3, #1
 8002192:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 8002194:	461e      	mov	r6, r3
			   dat4[3], dat4[2], dat4[1], dat4[0],
 8002196:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800219a:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 800219c:	461d      	mov	r5, r3
			   dat5[3], dat5[2], dat5[1], dat5[0] );
 800219e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80021a2:	3303      	adds	r3, #3
 80021a4:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 80021a6:	461c      	mov	r4, r3
			   dat5[3], dat5[2], dat5[1], dat5[0] );
 80021a8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80021ac:	3302      	adds	r3, #2
 80021ae:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 80021b0:	4619      	mov	r1, r3
			   dat5[3], dat5[2], dat5[1], dat5[0] );
 80021b2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80021b6:	3301      	adds	r3, #1
 80021b8:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 80021ba:	461a      	mov	r2, r3
			   dat5[3], dat5[2], dat5[1], dat5[0] );
 80021bc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80021c0:	781b      	ldrb	r3, [r3, #0]
		sprintf(m, "%s %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X %.2X%.2X%.2X%.2X \r\n",
 80021c2:	f107 0058 	add.w	r0, r7, #88	; 0x58
 80021c6:	9316      	str	r3, [sp, #88]	; 0x58
 80021c8:	9215      	str	r2, [sp, #84]	; 0x54
 80021ca:	9114      	str	r1, [sp, #80]	; 0x50
 80021cc:	9413      	str	r4, [sp, #76]	; 0x4c
 80021ce:	9512      	str	r5, [sp, #72]	; 0x48
 80021d0:	9611      	str	r6, [sp, #68]	; 0x44
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	9210      	str	r2, [sp, #64]	; 0x40
 80021d6:	68ba      	ldr	r2, [r7, #8]
 80021d8:	920f      	str	r2, [sp, #60]	; 0x3c
 80021da:	68fa      	ldr	r2, [r7, #12]
 80021dc:	920e      	str	r2, [sp, #56]	; 0x38
 80021de:	693a      	ldr	r2, [r7, #16]
 80021e0:	920d      	str	r2, [sp, #52]	; 0x34
 80021e2:	697a      	ldr	r2, [r7, #20]
 80021e4:	920c      	str	r2, [sp, #48]	; 0x30
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	920b      	str	r2, [sp, #44]	; 0x2c
 80021ea:	69fa      	ldr	r2, [r7, #28]
 80021ec:	920a      	str	r2, [sp, #40]	; 0x28
 80021ee:	6a3a      	ldr	r2, [r7, #32]
 80021f0:	9209      	str	r2, [sp, #36]	; 0x24
 80021f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021f4:	9208      	str	r2, [sp, #32]
 80021f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80021f8:	9207      	str	r2, [sp, #28]
 80021fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021fc:	9206      	str	r2, [sp, #24]
 80021fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002200:	9205      	str	r2, [sp, #20]
 8002202:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002204:	9204      	str	r2, [sp, #16]
 8002206:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002208:	9203      	str	r2, [sp, #12]
 800220a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800220c:	9202      	str	r2, [sp, #8]
 800220e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002210:	9201      	str	r2, [sp, #4]
 8002212:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	4663      	mov	r3, ip
 8002218:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800221a:	492a      	ldr	r1, [pc, #168]	; (80022c4 <serial_out+0x228>)
 800221c:	f002 fd4a 	bl	8004cb4 <siprintf>
	}

	if((label != NULL) && (i != NULL)){    // print string and integer //&& (dat0 = NULL) && (dat1 = NULL) && (dat2 = NULL) && (dat3 = NULL) && (dat4 = NULL) && (dat5 = NULL) && (i != NULL)){    // print string and integer
 8002220:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00c      	beq.n	8002240 <serial_out+0x1a4>
 8002226:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800222a:	2b00      	cmp	r3, #0
 800222c:	d008      	beq.n	8002240 <serial_out+0x1a4>
		sprintf(m, "%s %i \r\n", label, *i);
 800222e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8002238:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800223a:	4923      	ldr	r1, [pc, #140]	; (80022c8 <serial_out+0x22c>)
 800223c:	f002 fd3a 	bl	8004cb4 <siprintf>
	}

	if((label != NULL) && (dat0 == NULL) && (dat1 == NULL) && (dat2 == NULL) && (dat3 == NULL) && (dat4 == NULL) && (dat5 == NULL) && (i == NULL)){    // print the string label
 8002240:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002242:	2b00      	cmp	r3, #0
 8002244:	d01f      	beq.n	8002286 <serial_out+0x1ea>
 8002246:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002248:	2b00      	cmp	r3, #0
 800224a:	d11c      	bne.n	8002286 <serial_out+0x1ea>
 800224c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800224e:	2b00      	cmp	r3, #0
 8002250:	d119      	bne.n	8002286 <serial_out+0x1ea>
 8002252:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002254:	2b00      	cmp	r3, #0
 8002256:	d116      	bne.n	8002286 <serial_out+0x1ea>
 8002258:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d112      	bne.n	8002286 <serial_out+0x1ea>
 8002260:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002264:	2b00      	cmp	r3, #0
 8002266:	d10e      	bne.n	8002286 <serial_out+0x1ea>
 8002268:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10a      	bne.n	8002286 <serial_out+0x1ea>
 8002270:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002274:	2b00      	cmp	r3, #0
 8002276:	d106      	bne.n	8002286 <serial_out+0x1ea>
		sprintf(m, "%s \r\n", label);
 8002278:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800227c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800227e:	4913      	ldr	r1, [pc, #76]	; (80022cc <serial_out+0x230>)
 8002280:	4618      	mov	r0, r3
 8002282:	f002 fd17 	bl	8004cb4 <siprintf>
	}

	sz = 0;
 8002286:	2300      	movs	r3, #0
 8002288:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
	do{
		sz++;
 800228c:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8002290:	3301      	adds	r3, #1
 8002292:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
	}while(m[sz]!='\0');
 8002296:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 800229a:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800229e:	4413      	add	r3, r2
 80022a0:	f813 3c70 	ldrb.w	r3, [r3, #-112]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1f1      	bne.n	800228c <serial_out+0x1f0>

	HAL_UART_Transmit(&hlpuart1, (uint8_t *)m, sz, HAL_MAX_DELAY);
 80022a8:	f8b7 20c6 	ldrh.w	r2, [r7, #198]	; 0xc6
 80022ac:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80022b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022b4:	4806      	ldr	r0, [pc, #24]	; (80022d0 <serial_out+0x234>)
 80022b6:	f001 ffef 	bl	8004298 <HAL_UART_Transmit>
}
 80022ba:	bf00      	nop
 80022bc:	37cc      	adds	r7, #204	; 0xcc
 80022be:	46bd      	mov	sp, r7
 80022c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022c2:	bf00      	nop
 80022c4:	08005664 	.word	0x08005664
 80022c8:	080056d0 	.word	0x080056d0
 80022cc:	080056dc 	.word	0x080056dc
 80022d0:	200000a0 	.word	0x200000a0

080022d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022d8:	b672      	cpsid	i
}
 80022da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022dc:	e7fe      	b.n	80022dc <Error_Handler+0x8>
	...

080022e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022e6:	4b0f      	ldr	r3, [pc, #60]	; (8002324 <HAL_MspInit+0x44>)
 80022e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ea:	4a0e      	ldr	r2, [pc, #56]	; (8002324 <HAL_MspInit+0x44>)
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	6613      	str	r3, [r2, #96]	; 0x60
 80022f2:	4b0c      	ldr	r3, [pc, #48]	; (8002324 <HAL_MspInit+0x44>)
 80022f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	607b      	str	r3, [r7, #4]
 80022fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022fe:	4b09      	ldr	r3, [pc, #36]	; (8002324 <HAL_MspInit+0x44>)
 8002300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002302:	4a08      	ldr	r2, [pc, #32]	; (8002324 <HAL_MspInit+0x44>)
 8002304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002308:	6593      	str	r3, [r2, #88]	; 0x58
 800230a:	4b06      	ldr	r3, [pc, #24]	; (8002324 <HAL_MspInit+0x44>)
 800230c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800230e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002312:	603b      	str	r3, [r7, #0]
 8002314:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40021000 	.word	0x40021000

08002328 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b0ac      	sub	sp, #176	; 0xb0
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002330:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]
 8002338:	605a      	str	r2, [r3, #4]
 800233a:	609a      	str	r2, [r3, #8]
 800233c:	60da      	str	r2, [r3, #12]
 800233e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002340:	f107 0310 	add.w	r3, r7, #16
 8002344:	228c      	movs	r2, #140	; 0x8c
 8002346:	2100      	movs	r1, #0
 8002348:	4618      	mov	r0, r3
 800234a:	f002 fcab 	bl	8004ca4 <memset>
  if(huart->Instance==LPUART1)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a22      	ldr	r2, [pc, #136]	; (80023dc <HAL_UART_MspInit+0xb4>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d13d      	bne.n	80023d4 <HAL_UART_MspInit+0xac>
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002358:	2320      	movs	r3, #32
 800235a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800235c:	2300      	movs	r3, #0
 800235e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002360:	f107 0310 	add.w	r3, r7, #16
 8002364:	4618      	mov	r0, r3
 8002366:	f001 fa7f 	bl	8003868 <HAL_RCCEx_PeriphCLKConfig>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002370:	f7ff ffb0 	bl	80022d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002374:	4b1a      	ldr	r3, [pc, #104]	; (80023e0 <HAL_UART_MspInit+0xb8>)
 8002376:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002378:	4a19      	ldr	r2, [pc, #100]	; (80023e0 <HAL_UART_MspInit+0xb8>)
 800237a:	f043 0301 	orr.w	r3, r3, #1
 800237e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002380:	4b17      	ldr	r3, [pc, #92]	; (80023e0 <HAL_UART_MspInit+0xb8>)
 8002382:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800238c:	4b14      	ldr	r3, [pc, #80]	; (80023e0 <HAL_UART_MspInit+0xb8>)
 800238e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002390:	4a13      	ldr	r2, [pc, #76]	; (80023e0 <HAL_UART_MspInit+0xb8>)
 8002392:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002396:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002398:	4b11      	ldr	r3, [pc, #68]	; (80023e0 <HAL_UART_MspInit+0xb8>)
 800239a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a0:	60bb      	str	r3, [r7, #8]
 80023a2:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 80023a4:	f000 fc24 	bl	8002bf0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80023a8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80023ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b0:	2302      	movs	r3, #2
 80023b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023bc:	2303      	movs	r3, #3
 80023be:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80023c2:	2308      	movs	r3, #8
 80023c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023c8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80023cc:	4619      	mov	r1, r3
 80023ce:	4805      	ldr	r0, [pc, #20]	; (80023e4 <HAL_UART_MspInit+0xbc>)
 80023d0:	f000 fa00 	bl	80027d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80023d4:	bf00      	nop
 80023d6:	37b0      	adds	r7, #176	; 0xb0
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40008000 	.word	0x40008000
 80023e0:	40021000 	.word	0x40021000
 80023e4:	48001800 	.word	0x48001800

080023e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023ec:	e7fe      	b.n	80023ec <NMI_Handler+0x4>

080023ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023ee:	b480      	push	{r7}
 80023f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023f2:	e7fe      	b.n	80023f2 <HardFault_Handler+0x4>

080023f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023f8:	e7fe      	b.n	80023f8 <MemManage_Handler+0x4>

080023fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023fa:	b480      	push	{r7}
 80023fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023fe:	e7fe      	b.n	80023fe <BusFault_Handler+0x4>

08002400 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002404:	e7fe      	b.n	8002404 <UsageFault_Handler+0x4>

08002406 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002406:	b480      	push	{r7}
 8002408:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800240a:	bf00      	nop
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002418:	bf00      	nop
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002422:	b480      	push	{r7}
 8002424:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002426:	bf00      	nop
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002434:	f000 f8c8 	bl	80025c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002438:	bf00      	nop
 800243a:	bd80      	pop	{r7, pc}

0800243c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002444:	4a14      	ldr	r2, [pc, #80]	; (8002498 <_sbrk+0x5c>)
 8002446:	4b15      	ldr	r3, [pc, #84]	; (800249c <_sbrk+0x60>)
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002450:	4b13      	ldr	r3, [pc, #76]	; (80024a0 <_sbrk+0x64>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d102      	bne.n	800245e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002458:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <_sbrk+0x64>)
 800245a:	4a12      	ldr	r2, [pc, #72]	; (80024a4 <_sbrk+0x68>)
 800245c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800245e:	4b10      	ldr	r3, [pc, #64]	; (80024a0 <_sbrk+0x64>)
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4413      	add	r3, r2
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	429a      	cmp	r2, r3
 800246a:	d207      	bcs.n	800247c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800246c:	f002 fbe2 	bl	8004c34 <__errno>
 8002470:	4603      	mov	r3, r0
 8002472:	220c      	movs	r2, #12
 8002474:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002476:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800247a:	e009      	b.n	8002490 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800247c:	4b08      	ldr	r3, [pc, #32]	; (80024a0 <_sbrk+0x64>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002482:	4b07      	ldr	r3, [pc, #28]	; (80024a0 <_sbrk+0x64>)
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4413      	add	r3, r2
 800248a:	4a05      	ldr	r2, [pc, #20]	; (80024a0 <_sbrk+0x64>)
 800248c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800248e:	68fb      	ldr	r3, [r7, #12]
}
 8002490:	4618      	mov	r0, r3
 8002492:	3718      	adds	r7, #24
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20050000 	.word	0x20050000
 800249c:	00000400 	.word	0x00000400
 80024a0:	20000094 	.word	0x20000094
 80024a4:	20000148 	.word	0x20000148

080024a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80024ac:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <SystemInit+0x20>)
 80024ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024b2:	4a05      	ldr	r2, [pc, #20]	; (80024c8 <SystemInit+0x20>)
 80024b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	e000ed00 	.word	0xe000ed00

080024cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80024cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002504 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024d0:	f7ff ffea 	bl	80024a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024d4:	480c      	ldr	r0, [pc, #48]	; (8002508 <LoopForever+0x6>)
  ldr r1, =_edata
 80024d6:	490d      	ldr	r1, [pc, #52]	; (800250c <LoopForever+0xa>)
  ldr r2, =_sidata
 80024d8:	4a0d      	ldr	r2, [pc, #52]	; (8002510 <LoopForever+0xe>)
  movs r3, #0
 80024da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024dc:	e002      	b.n	80024e4 <LoopCopyDataInit>

080024de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024e2:	3304      	adds	r3, #4

080024e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024e8:	d3f9      	bcc.n	80024de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ea:	4a0a      	ldr	r2, [pc, #40]	; (8002514 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024ec:	4c0a      	ldr	r4, [pc, #40]	; (8002518 <LoopForever+0x16>)
  movs r3, #0
 80024ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024f0:	e001      	b.n	80024f6 <LoopFillZerobss>

080024f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024f4:	3204      	adds	r2, #4

080024f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024f8:	d3fb      	bcc.n	80024f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024fa:	f002 fba1 	bl	8004c40 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024fe:	f7fe f843 	bl	8000588 <main>

08002502 <LoopForever>:

LoopForever:
    b LoopForever
 8002502:	e7fe      	b.n	8002502 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002504:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002508:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800250c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002510:	08005770 	.word	0x08005770
  ldr r2, =_sbss
 8002514:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002518:	20000148 	.word	0x20000148

0800251c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800251c:	e7fe      	b.n	800251c <ADC1_2_IRQHandler>

0800251e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b082      	sub	sp, #8
 8002522:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002524:	2300      	movs	r3, #0
 8002526:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002528:	2003      	movs	r0, #3
 800252a:	f000 f91f 	bl	800276c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800252e:	2000      	movs	r0, #0
 8002530:	f000 f80e 	bl	8002550 <HAL_InitTick>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d002      	beq.n	8002540 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	71fb      	strb	r3, [r7, #7]
 800253e:	e001      	b.n	8002544 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002540:	f7ff fece 	bl	80022e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002544:	79fb      	ldrb	r3, [r7, #7]
}
 8002546:	4618      	mov	r0, r3
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
	...

08002550 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002558:	2300      	movs	r3, #0
 800255a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800255c:	4b17      	ldr	r3, [pc, #92]	; (80025bc <HAL_InitTick+0x6c>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d023      	beq.n	80025ac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002564:	4b16      	ldr	r3, [pc, #88]	; (80025c0 <HAL_InitTick+0x70>)
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	4b14      	ldr	r3, [pc, #80]	; (80025bc <HAL_InitTick+0x6c>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	4619      	mov	r1, r3
 800256e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002572:	fbb3 f3f1 	udiv	r3, r3, r1
 8002576:	fbb2 f3f3 	udiv	r3, r2, r3
 800257a:	4618      	mov	r0, r3
 800257c:	f000 f91d 	bl	80027ba <HAL_SYSTICK_Config>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d10f      	bne.n	80025a6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2b0f      	cmp	r3, #15
 800258a:	d809      	bhi.n	80025a0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800258c:	2200      	movs	r2, #0
 800258e:	6879      	ldr	r1, [r7, #4]
 8002590:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002594:	f000 f8f5 	bl	8002782 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002598:	4a0a      	ldr	r2, [pc, #40]	; (80025c4 <HAL_InitTick+0x74>)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6013      	str	r3, [r2, #0]
 800259e:	e007      	b.n	80025b0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	73fb      	strb	r3, [r7, #15]
 80025a4:	e004      	b.n	80025b0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	73fb      	strb	r3, [r7, #15]
 80025aa:	e001      	b.n	80025b0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80025b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20000008 	.word	0x20000008
 80025c0:	20000000 	.word	0x20000000
 80025c4:	20000004 	.word	0x20000004

080025c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025cc:	4b06      	ldr	r3, [pc, #24]	; (80025e8 <HAL_IncTick+0x20>)
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	461a      	mov	r2, r3
 80025d2:	4b06      	ldr	r3, [pc, #24]	; (80025ec <HAL_IncTick+0x24>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4413      	add	r3, r2
 80025d8:	4a04      	ldr	r2, [pc, #16]	; (80025ec <HAL_IncTick+0x24>)
 80025da:	6013      	str	r3, [r2, #0]
}
 80025dc:	bf00      	nop
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	20000008 	.word	0x20000008
 80025ec:	20000134 	.word	0x20000134

080025f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return uwTick;
 80025f4:	4b03      	ldr	r3, [pc, #12]	; (8002604 <HAL_GetTick+0x14>)
 80025f6:	681b      	ldr	r3, [r3, #0]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	20000134 	.word	0x20000134

08002608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002608:	b480      	push	{r7}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002618:	4b0c      	ldr	r3, [pc, #48]	; (800264c <__NVIC_SetPriorityGrouping+0x44>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002624:	4013      	ands	r3, r2
 8002626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800263a:	4a04      	ldr	r2, [pc, #16]	; (800264c <__NVIC_SetPriorityGrouping+0x44>)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	60d3      	str	r3, [r2, #12]
}
 8002640:	bf00      	nop
 8002642:	3714      	adds	r7, #20
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002654:	4b04      	ldr	r3, [pc, #16]	; (8002668 <__NVIC_GetPriorityGrouping+0x18>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	0a1b      	lsrs	r3, r3, #8
 800265a:	f003 0307 	and.w	r3, r3, #7
}
 800265e:	4618      	mov	r0, r3
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	6039      	str	r1, [r7, #0]
 8002676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267c:	2b00      	cmp	r3, #0
 800267e:	db0a      	blt.n	8002696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	b2da      	uxtb	r2, r3
 8002684:	490c      	ldr	r1, [pc, #48]	; (80026b8 <__NVIC_SetPriority+0x4c>)
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	0112      	lsls	r2, r2, #4
 800268c:	b2d2      	uxtb	r2, r2
 800268e:	440b      	add	r3, r1
 8002690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002694:	e00a      	b.n	80026ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	b2da      	uxtb	r2, r3
 800269a:	4908      	ldr	r1, [pc, #32]	; (80026bc <__NVIC_SetPriority+0x50>)
 800269c:	79fb      	ldrb	r3, [r7, #7]
 800269e:	f003 030f 	and.w	r3, r3, #15
 80026a2:	3b04      	subs	r3, #4
 80026a4:	0112      	lsls	r2, r2, #4
 80026a6:	b2d2      	uxtb	r2, r2
 80026a8:	440b      	add	r3, r1
 80026aa:	761a      	strb	r2, [r3, #24]
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	e000e100 	.word	0xe000e100
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b089      	sub	sp, #36	; 0x24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f003 0307 	and.w	r3, r3, #7
 80026d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	f1c3 0307 	rsb	r3, r3, #7
 80026da:	2b04      	cmp	r3, #4
 80026dc:	bf28      	it	cs
 80026de:	2304      	movcs	r3, #4
 80026e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	3304      	adds	r3, #4
 80026e6:	2b06      	cmp	r3, #6
 80026e8:	d902      	bls.n	80026f0 <NVIC_EncodePriority+0x30>
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	3b03      	subs	r3, #3
 80026ee:	e000      	b.n	80026f2 <NVIC_EncodePriority+0x32>
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	43da      	mvns	r2, r3
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	401a      	ands	r2, r3
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002708:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	fa01 f303 	lsl.w	r3, r1, r3
 8002712:	43d9      	mvns	r1, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002718:	4313      	orrs	r3, r2
         );
}
 800271a:	4618      	mov	r0, r3
 800271c:	3724      	adds	r7, #36	; 0x24
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
	...

08002728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3b01      	subs	r3, #1
 8002734:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002738:	d301      	bcc.n	800273e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800273a:	2301      	movs	r3, #1
 800273c:	e00f      	b.n	800275e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800273e:	4a0a      	ldr	r2, [pc, #40]	; (8002768 <SysTick_Config+0x40>)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3b01      	subs	r3, #1
 8002744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002746:	210f      	movs	r1, #15
 8002748:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800274c:	f7ff ff8e 	bl	800266c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002750:	4b05      	ldr	r3, [pc, #20]	; (8002768 <SysTick_Config+0x40>)
 8002752:	2200      	movs	r2, #0
 8002754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002756:	4b04      	ldr	r3, [pc, #16]	; (8002768 <SysTick_Config+0x40>)
 8002758:	2207      	movs	r2, #7
 800275a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	e000e010 	.word	0xe000e010

0800276c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7ff ff47 	bl	8002608 <__NVIC_SetPriorityGrouping>
}
 800277a:	bf00      	nop
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b086      	sub	sp, #24
 8002786:	af00      	add	r7, sp, #0
 8002788:	4603      	mov	r3, r0
 800278a:	60b9      	str	r1, [r7, #8]
 800278c:	607a      	str	r2, [r7, #4]
 800278e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002794:	f7ff ff5c 	bl	8002650 <__NVIC_GetPriorityGrouping>
 8002798:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	68b9      	ldr	r1, [r7, #8]
 800279e:	6978      	ldr	r0, [r7, #20]
 80027a0:	f7ff ff8e 	bl	80026c0 <NVIC_EncodePriority>
 80027a4:	4602      	mov	r2, r0
 80027a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027aa:	4611      	mov	r1, r2
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ff5d 	bl	800266c <__NVIC_SetPriority>
}
 80027b2:	bf00      	nop
 80027b4:	3718      	adds	r7, #24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b082      	sub	sp, #8
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7ff ffb0 	bl	8002728 <SysTick_Config>
 80027c8:	4603      	mov	r3, r0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
	...

080027d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b087      	sub	sp, #28
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027de:	2300      	movs	r3, #0
 80027e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027e2:	e166      	b.n	8002ab2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	2101      	movs	r1, #1
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	fa01 f303 	lsl.w	r3, r1, r3
 80027f0:	4013      	ands	r3, r2
 80027f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f000 8158 	beq.w	8002aac <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f003 0303 	and.w	r3, r3, #3
 8002804:	2b01      	cmp	r3, #1
 8002806:	d005      	beq.n	8002814 <HAL_GPIO_Init+0x40>
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f003 0303 	and.w	r3, r3, #3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d130      	bne.n	8002876 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	2203      	movs	r2, #3
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	4013      	ands	r3, r2
 800282a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	68da      	ldr	r2, [r3, #12]
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	4313      	orrs	r3, r2
 800283c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800284a:	2201      	movs	r2, #1
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	43db      	mvns	r3, r3
 8002854:	693a      	ldr	r2, [r7, #16]
 8002856:	4013      	ands	r3, r2
 8002858:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	091b      	lsrs	r3, r3, #4
 8002860:	f003 0201 	and.w	r2, r3, #1
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	fa02 f303 	lsl.w	r3, r2, r3
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	4313      	orrs	r3, r2
 800286e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f003 0303 	and.w	r3, r3, #3
 800287e:	2b03      	cmp	r3, #3
 8002880:	d017      	beq.n	80028b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	2203      	movs	r2, #3
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	43db      	mvns	r3, r3
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	4013      	ands	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f003 0303 	and.w	r3, r3, #3
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d123      	bne.n	8002906 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	08da      	lsrs	r2, r3, #3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	3208      	adds	r2, #8
 80028c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	f003 0307 	and.w	r3, r3, #7
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	220f      	movs	r2, #15
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	43db      	mvns	r3, r3
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	4013      	ands	r3, r2
 80028e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	691a      	ldr	r2, [r3, #16]
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	08da      	lsrs	r2, r3, #3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	3208      	adds	r2, #8
 8002900:	6939      	ldr	r1, [r7, #16]
 8002902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	2203      	movs	r2, #3
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	43db      	mvns	r3, r3
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	4013      	ands	r3, r2
 800291c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f003 0203 	and.w	r2, r3, #3
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	693a      	ldr	r2, [r7, #16]
 8002930:	4313      	orrs	r3, r2
 8002932:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	693a      	ldr	r2, [r7, #16]
 8002938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002942:	2b00      	cmp	r3, #0
 8002944:	f000 80b2 	beq.w	8002aac <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002948:	4b61      	ldr	r3, [pc, #388]	; (8002ad0 <HAL_GPIO_Init+0x2fc>)
 800294a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800294c:	4a60      	ldr	r2, [pc, #384]	; (8002ad0 <HAL_GPIO_Init+0x2fc>)
 800294e:	f043 0301 	orr.w	r3, r3, #1
 8002952:	6613      	str	r3, [r2, #96]	; 0x60
 8002954:	4b5e      	ldr	r3, [pc, #376]	; (8002ad0 <HAL_GPIO_Init+0x2fc>)
 8002956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002958:	f003 0301 	and.w	r3, r3, #1
 800295c:	60bb      	str	r3, [r7, #8]
 800295e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002960:	4a5c      	ldr	r2, [pc, #368]	; (8002ad4 <HAL_GPIO_Init+0x300>)
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	089b      	lsrs	r3, r3, #2
 8002966:	3302      	adds	r3, #2
 8002968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800296c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	f003 0303 	and.w	r3, r3, #3
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	220f      	movs	r2, #15
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	43db      	mvns	r3, r3
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	4013      	ands	r3, r2
 8002982:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800298a:	d02b      	beq.n	80029e4 <HAL_GPIO_Init+0x210>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a52      	ldr	r2, [pc, #328]	; (8002ad8 <HAL_GPIO_Init+0x304>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d025      	beq.n	80029e0 <HAL_GPIO_Init+0x20c>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4a51      	ldr	r2, [pc, #324]	; (8002adc <HAL_GPIO_Init+0x308>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d01f      	beq.n	80029dc <HAL_GPIO_Init+0x208>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4a50      	ldr	r2, [pc, #320]	; (8002ae0 <HAL_GPIO_Init+0x30c>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d019      	beq.n	80029d8 <HAL_GPIO_Init+0x204>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4a4f      	ldr	r2, [pc, #316]	; (8002ae4 <HAL_GPIO_Init+0x310>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d013      	beq.n	80029d4 <HAL_GPIO_Init+0x200>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a4e      	ldr	r2, [pc, #312]	; (8002ae8 <HAL_GPIO_Init+0x314>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d00d      	beq.n	80029d0 <HAL_GPIO_Init+0x1fc>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a4d      	ldr	r2, [pc, #308]	; (8002aec <HAL_GPIO_Init+0x318>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d007      	beq.n	80029cc <HAL_GPIO_Init+0x1f8>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a4c      	ldr	r2, [pc, #304]	; (8002af0 <HAL_GPIO_Init+0x31c>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d101      	bne.n	80029c8 <HAL_GPIO_Init+0x1f4>
 80029c4:	2307      	movs	r3, #7
 80029c6:	e00e      	b.n	80029e6 <HAL_GPIO_Init+0x212>
 80029c8:	2308      	movs	r3, #8
 80029ca:	e00c      	b.n	80029e6 <HAL_GPIO_Init+0x212>
 80029cc:	2306      	movs	r3, #6
 80029ce:	e00a      	b.n	80029e6 <HAL_GPIO_Init+0x212>
 80029d0:	2305      	movs	r3, #5
 80029d2:	e008      	b.n	80029e6 <HAL_GPIO_Init+0x212>
 80029d4:	2304      	movs	r3, #4
 80029d6:	e006      	b.n	80029e6 <HAL_GPIO_Init+0x212>
 80029d8:	2303      	movs	r3, #3
 80029da:	e004      	b.n	80029e6 <HAL_GPIO_Init+0x212>
 80029dc:	2302      	movs	r3, #2
 80029de:	e002      	b.n	80029e6 <HAL_GPIO_Init+0x212>
 80029e0:	2301      	movs	r3, #1
 80029e2:	e000      	b.n	80029e6 <HAL_GPIO_Init+0x212>
 80029e4:	2300      	movs	r3, #0
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	f002 0203 	and.w	r2, r2, #3
 80029ec:	0092      	lsls	r2, r2, #2
 80029ee:	4093      	lsls	r3, r2
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80029f6:	4937      	ldr	r1, [pc, #220]	; (8002ad4 <HAL_GPIO_Init+0x300>)
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	089b      	lsrs	r3, r3, #2
 80029fc:	3302      	adds	r3, #2
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a04:	4b3b      	ldr	r3, [pc, #236]	; (8002af4 <HAL_GPIO_Init+0x320>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	43db      	mvns	r3, r3
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	4013      	ands	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d003      	beq.n	8002a28 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002a20:	693a      	ldr	r2, [r7, #16]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a28:	4a32      	ldr	r2, [pc, #200]	; (8002af4 <HAL_GPIO_Init+0x320>)
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a2e:	4b31      	ldr	r3, [pc, #196]	; (8002af4 <HAL_GPIO_Init+0x320>)
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	43db      	mvns	r3, r3
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002a4a:	693a      	ldr	r2, [r7, #16]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a52:	4a28      	ldr	r2, [pc, #160]	; (8002af4 <HAL_GPIO_Init+0x320>)
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a58:	4b26      	ldr	r3, [pc, #152]	; (8002af4 <HAL_GPIO_Init+0x320>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	43db      	mvns	r3, r3
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	4013      	ands	r3, r2
 8002a66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d003      	beq.n	8002a7c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a7c:	4a1d      	ldr	r2, [pc, #116]	; (8002af4 <HAL_GPIO_Init+0x320>)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a82:	4b1c      	ldr	r3, [pc, #112]	; (8002af4 <HAL_GPIO_Init+0x320>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	43db      	mvns	r3, r3
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	4013      	ands	r3, r2
 8002a90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002aa6:	4a13      	ldr	r2, [pc, #76]	; (8002af4 <HAL_GPIO_Init+0x320>)
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	fa22 f303 	lsr.w	r3, r2, r3
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f47f ae91 	bne.w	80027e4 <HAL_GPIO_Init+0x10>
  }
}
 8002ac2:	bf00      	nop
 8002ac4:	bf00      	nop
 8002ac6:	371c      	adds	r7, #28
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	40010000 	.word	0x40010000
 8002ad8:	48000400 	.word	0x48000400
 8002adc:	48000800 	.word	0x48000800
 8002ae0:	48000c00 	.word	0x48000c00
 8002ae4:	48001000 	.word	0x48001000
 8002ae8:	48001400 	.word	0x48001400
 8002aec:	48001800 	.word	0x48001800
 8002af0:	48001c00 	.word	0x48001c00
 8002af4:	40010400 	.word	0x40010400

08002af8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	460b      	mov	r3, r1
 8002b02:	807b      	strh	r3, [r7, #2]
 8002b04:	4613      	mov	r3, r2
 8002b06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b08:	787b      	ldrb	r3, [r7, #1]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b0e:	887a      	ldrh	r2, [r7, #2]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b14:	e002      	b.n	8002b1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b16:	887a      	ldrh	r2, [r7, #2]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002b2c:	4b04      	ldr	r3, [pc, #16]	; (8002b40 <HAL_PWREx_GetVoltageRange+0x18>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	40007000 	.word	0x40007000

08002b44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b52:	d130      	bne.n	8002bb6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b54:	4b23      	ldr	r3, [pc, #140]	; (8002be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b60:	d038      	beq.n	8002bd4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b62:	4b20      	ldr	r3, [pc, #128]	; (8002be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b6a:	4a1e      	ldr	r2, [pc, #120]	; (8002be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b6c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b70:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b72:	4b1d      	ldr	r3, [pc, #116]	; (8002be8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2232      	movs	r2, #50	; 0x32
 8002b78:	fb02 f303 	mul.w	r3, r2, r3
 8002b7c:	4a1b      	ldr	r2, [pc, #108]	; (8002bec <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b82:	0c9b      	lsrs	r3, r3, #18
 8002b84:	3301      	adds	r3, #1
 8002b86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b88:	e002      	b.n	8002b90 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b90:	4b14      	ldr	r3, [pc, #80]	; (8002be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b92:	695b      	ldr	r3, [r3, #20]
 8002b94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b9c:	d102      	bne.n	8002ba4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1f2      	bne.n	8002b8a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ba4:	4b0f      	ldr	r3, [pc, #60]	; (8002be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ba6:	695b      	ldr	r3, [r3, #20]
 8002ba8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bb0:	d110      	bne.n	8002bd4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e00f      	b.n	8002bd6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002bb6:	4b0b      	ldr	r3, [pc, #44]	; (8002be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002bbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bc2:	d007      	beq.n	8002bd4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002bc4:	4b07      	ldr	r3, [pc, #28]	; (8002be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002bcc:	4a05      	ldr	r2, [pc, #20]	; (8002be4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bd2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3714      	adds	r7, #20
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	40007000 	.word	0x40007000
 8002be8:	20000000 	.word	0x20000000
 8002bec:	431bde83 	.word	0x431bde83

08002bf0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002bf4:	4b05      	ldr	r3, [pc, #20]	; (8002c0c <HAL_PWREx_EnableVddIO2+0x1c>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	4a04      	ldr	r2, [pc, #16]	; (8002c0c <HAL_PWREx_EnableVddIO2+0x1c>)
 8002bfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bfe:	6053      	str	r3, [r2, #4]
}
 8002c00:	bf00      	nop
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	40007000 	.word	0x40007000

08002c10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b088      	sub	sp, #32
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d102      	bne.n	8002c24 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	f000 bc16 	b.w	8003450 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c24:	4ba0      	ldr	r3, [pc, #640]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 030c 	and.w	r3, r3, #12
 8002c2c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c2e:	4b9e      	ldr	r3, [pc, #632]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	f003 0303 	and.w	r3, r3, #3
 8002c36:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0310 	and.w	r3, r3, #16
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	f000 80e4 	beq.w	8002e0e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d007      	beq.n	8002c5c <HAL_RCC_OscConfig+0x4c>
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	2b0c      	cmp	r3, #12
 8002c50:	f040 808b 	bne.w	8002d6a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	f040 8087 	bne.w	8002d6a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c5c:	4b92      	ldr	r3, [pc, #584]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0302 	and.w	r3, r3, #2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d005      	beq.n	8002c74 <HAL_RCC_OscConfig+0x64>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d101      	bne.n	8002c74 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e3ed      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a1a      	ldr	r2, [r3, #32]
 8002c78:	4b8b      	ldr	r3, [pc, #556]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0308 	and.w	r3, r3, #8
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d004      	beq.n	8002c8e <HAL_RCC_OscConfig+0x7e>
 8002c84:	4b88      	ldr	r3, [pc, #544]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c8c:	e005      	b.n	8002c9a <HAL_RCC_OscConfig+0x8a>
 8002c8e:	4b86      	ldr	r3, [pc, #536]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002c90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c94:	091b      	lsrs	r3, r3, #4
 8002c96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d223      	bcs.n	8002ce6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a1b      	ldr	r3, [r3, #32]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f000 fd80 	bl	80037a8 <RCC_SetFlashLatencyFromMSIRange>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e3ce      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cb2:	4b7d      	ldr	r3, [pc, #500]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a7c      	ldr	r2, [pc, #496]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002cb8:	f043 0308 	orr.w	r3, r3, #8
 8002cbc:	6013      	str	r3, [r2, #0]
 8002cbe:	4b7a      	ldr	r3, [pc, #488]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a1b      	ldr	r3, [r3, #32]
 8002cca:	4977      	ldr	r1, [pc, #476]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cd0:	4b75      	ldr	r3, [pc, #468]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	69db      	ldr	r3, [r3, #28]
 8002cdc:	021b      	lsls	r3, r3, #8
 8002cde:	4972      	ldr	r1, [pc, #456]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	604b      	str	r3, [r1, #4]
 8002ce4:	e025      	b.n	8002d32 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ce6:	4b70      	ldr	r3, [pc, #448]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a6f      	ldr	r2, [pc, #444]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002cec:	f043 0308 	orr.w	r3, r3, #8
 8002cf0:	6013      	str	r3, [r2, #0]
 8002cf2:	4b6d      	ldr	r3, [pc, #436]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	496a      	ldr	r1, [pc, #424]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d04:	4b68      	ldr	r3, [pc, #416]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	021b      	lsls	r3, r3, #8
 8002d12:	4965      	ldr	r1, [pc, #404]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d109      	bne.n	8002d32 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a1b      	ldr	r3, [r3, #32]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f000 fd40 	bl	80037a8 <RCC_SetFlashLatencyFromMSIRange>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e38e      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d32:	f000 fc75 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 8002d36:	4602      	mov	r2, r0
 8002d38:	4b5b      	ldr	r3, [pc, #364]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	091b      	lsrs	r3, r3, #4
 8002d3e:	f003 030f 	and.w	r3, r3, #15
 8002d42:	495a      	ldr	r1, [pc, #360]	; (8002eac <HAL_RCC_OscConfig+0x29c>)
 8002d44:	5ccb      	ldrb	r3, [r1, r3]
 8002d46:	f003 031f 	and.w	r3, r3, #31
 8002d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d4e:	4a58      	ldr	r2, [pc, #352]	; (8002eb0 <HAL_RCC_OscConfig+0x2a0>)
 8002d50:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d52:	4b58      	ldr	r3, [pc, #352]	; (8002eb4 <HAL_RCC_OscConfig+0x2a4>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7ff fbfa 	bl	8002550 <HAL_InitTick>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d60:	7bfb      	ldrb	r3, [r7, #15]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d052      	beq.n	8002e0c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002d66:	7bfb      	ldrb	r3, [r7, #15]
 8002d68:	e372      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d032      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d72:	4b4d      	ldr	r3, [pc, #308]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a4c      	ldr	r2, [pc, #304]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d7e:	f7ff fc37 	bl	80025f0 <HAL_GetTick>
 8002d82:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d84:	e008      	b.n	8002d98 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d86:	f7ff fc33 	bl	80025f0 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e35b      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d98:	4b43      	ldr	r3, [pc, #268]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0f0      	beq.n	8002d86 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002da4:	4b40      	ldr	r3, [pc, #256]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a3f      	ldr	r2, [pc, #252]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002daa:	f043 0308 	orr.w	r3, r3, #8
 8002dae:	6013      	str	r3, [r2, #0]
 8002db0:	4b3d      	ldr	r3, [pc, #244]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	493a      	ldr	r1, [pc, #232]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dc2:	4b39      	ldr	r3, [pc, #228]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	69db      	ldr	r3, [r3, #28]
 8002dce:	021b      	lsls	r3, r3, #8
 8002dd0:	4935      	ldr	r1, [pc, #212]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	604b      	str	r3, [r1, #4]
 8002dd6:	e01a      	b.n	8002e0e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002dd8:	4b33      	ldr	r3, [pc, #204]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a32      	ldr	r2, [pc, #200]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002dde:	f023 0301 	bic.w	r3, r3, #1
 8002de2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002de4:	f7ff fc04 	bl	80025f0 <HAL_GetTick>
 8002de8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002dea:	e008      	b.n	8002dfe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dec:	f7ff fc00 	bl	80025f0 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e328      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002dfe:	4b2a      	ldr	r3, [pc, #168]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d1f0      	bne.n	8002dec <HAL_RCC_OscConfig+0x1dc>
 8002e0a:	e000      	b.n	8002e0e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e0c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d073      	beq.n	8002f02 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	2b08      	cmp	r3, #8
 8002e1e:	d005      	beq.n	8002e2c <HAL_RCC_OscConfig+0x21c>
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	2b0c      	cmp	r3, #12
 8002e24:	d10e      	bne.n	8002e44 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	2b03      	cmp	r3, #3
 8002e2a:	d10b      	bne.n	8002e44 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e2c:	4b1e      	ldr	r3, [pc, #120]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d063      	beq.n	8002f00 <HAL_RCC_OscConfig+0x2f0>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d15f      	bne.n	8002f00 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e305      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e4c:	d106      	bne.n	8002e5c <HAL_RCC_OscConfig+0x24c>
 8002e4e:	4b16      	ldr	r3, [pc, #88]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a15      	ldr	r2, [pc, #84]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e58:	6013      	str	r3, [r2, #0]
 8002e5a:	e01d      	b.n	8002e98 <HAL_RCC_OscConfig+0x288>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e64:	d10c      	bne.n	8002e80 <HAL_RCC_OscConfig+0x270>
 8002e66:	4b10      	ldr	r3, [pc, #64]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a0f      	ldr	r2, [pc, #60]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002e6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e70:	6013      	str	r3, [r2, #0]
 8002e72:	4b0d      	ldr	r3, [pc, #52]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a0c      	ldr	r2, [pc, #48]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e7c:	6013      	str	r3, [r2, #0]
 8002e7e:	e00b      	b.n	8002e98 <HAL_RCC_OscConfig+0x288>
 8002e80:	4b09      	ldr	r3, [pc, #36]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a08      	ldr	r2, [pc, #32]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002e86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e8a:	6013      	str	r3, [r2, #0]
 8002e8c:	4b06      	ldr	r3, [pc, #24]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a05      	ldr	r2, [pc, #20]	; (8002ea8 <HAL_RCC_OscConfig+0x298>)
 8002e92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d01b      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea0:	f7ff fba6 	bl	80025f0 <HAL_GetTick>
 8002ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ea6:	e010      	b.n	8002eca <HAL_RCC_OscConfig+0x2ba>
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	080056e4 	.word	0x080056e4
 8002eb0:	20000000 	.word	0x20000000
 8002eb4:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eb8:	f7ff fb9a 	bl	80025f0 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	2b64      	cmp	r3, #100	; 0x64
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e2c2      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002eca:	4baf      	ldr	r3, [pc, #700]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d0f0      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x2a8>
 8002ed6:	e014      	b.n	8002f02 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed8:	f7ff fb8a 	bl	80025f0 <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee0:	f7ff fb86 	bl	80025f0 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b64      	cmp	r3, #100	; 0x64
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e2ae      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ef2:	4ba5      	ldr	r3, [pc, #660]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1f0      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x2d0>
 8002efe:	e000      	b.n	8002f02 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d060      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d005      	beq.n	8002f20 <HAL_RCC_OscConfig+0x310>
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	2b0c      	cmp	r3, #12
 8002f18:	d119      	bne.n	8002f4e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d116      	bne.n	8002f4e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f20:	4b99      	ldr	r3, [pc, #612]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d005      	beq.n	8002f38 <HAL_RCC_OscConfig+0x328>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e28b      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f38:	4b93      	ldr	r3, [pc, #588]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	061b      	lsls	r3, r3, #24
 8002f46:	4990      	ldr	r1, [pc, #576]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f4c:	e040      	b.n	8002fd0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d023      	beq.n	8002f9e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f56:	4b8c      	ldr	r3, [pc, #560]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a8b      	ldr	r2, [pc, #556]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f62:	f7ff fb45 	bl	80025f0 <HAL_GetTick>
 8002f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f68:	e008      	b.n	8002f7c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f6a:	f7ff fb41 	bl	80025f0 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d901      	bls.n	8002f7c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e269      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f7c:	4b82      	ldr	r3, [pc, #520]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d0f0      	beq.n	8002f6a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f88:	4b7f      	ldr	r3, [pc, #508]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	061b      	lsls	r3, r3, #24
 8002f96:	497c      	ldr	r1, [pc, #496]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	604b      	str	r3, [r1, #4]
 8002f9c:	e018      	b.n	8002fd0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f9e:	4b7a      	ldr	r3, [pc, #488]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a79      	ldr	r2, [pc, #484]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002fa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002faa:	f7ff fb21 	bl	80025f0 <HAL_GetTick>
 8002fae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fb0:	e008      	b.n	8002fc4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fb2:	f7ff fb1d 	bl	80025f0 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e245      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fc4:	4b70      	ldr	r3, [pc, #448]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d1f0      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0308 	and.w	r3, r3, #8
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d03c      	beq.n	8003056 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	695b      	ldr	r3, [r3, #20]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d01c      	beq.n	800301e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fe4:	4b68      	ldr	r3, [pc, #416]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002fe6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fea:	4a67      	ldr	r2, [pc, #412]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8002fec:	f043 0301 	orr.w	r3, r3, #1
 8002ff0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff4:	f7ff fafc 	bl	80025f0 <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ffa:	e008      	b.n	800300e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ffc:	f7ff faf8 	bl	80025f0 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e220      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800300e:	4b5e      	ldr	r3, [pc, #376]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8003010:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d0ef      	beq.n	8002ffc <HAL_RCC_OscConfig+0x3ec>
 800301c:	e01b      	b.n	8003056 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800301e:	4b5a      	ldr	r3, [pc, #360]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8003020:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003024:	4a58      	ldr	r2, [pc, #352]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8003026:	f023 0301 	bic.w	r3, r3, #1
 800302a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800302e:	f7ff fadf 	bl	80025f0 <HAL_GetTick>
 8003032:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003034:	e008      	b.n	8003048 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003036:	f7ff fadb 	bl	80025f0 <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	2b02      	cmp	r3, #2
 8003042:	d901      	bls.n	8003048 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e203      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003048:	4b4f      	ldr	r3, [pc, #316]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 800304a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1ef      	bne.n	8003036 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0304 	and.w	r3, r3, #4
 800305e:	2b00      	cmp	r3, #0
 8003060:	f000 80a6 	beq.w	80031b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003064:	2300      	movs	r3, #0
 8003066:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003068:	4b47      	ldr	r3, [pc, #284]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 800306a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800306c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d10d      	bne.n	8003090 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003074:	4b44      	ldr	r3, [pc, #272]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8003076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003078:	4a43      	ldr	r2, [pc, #268]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 800307a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800307e:	6593      	str	r3, [r2, #88]	; 0x58
 8003080:	4b41      	ldr	r3, [pc, #260]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8003082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003084:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003088:	60bb      	str	r3, [r7, #8]
 800308a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800308c:	2301      	movs	r3, #1
 800308e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003090:	4b3e      	ldr	r3, [pc, #248]	; (800318c <HAL_RCC_OscConfig+0x57c>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003098:	2b00      	cmp	r3, #0
 800309a:	d118      	bne.n	80030ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800309c:	4b3b      	ldr	r3, [pc, #236]	; (800318c <HAL_RCC_OscConfig+0x57c>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a3a      	ldr	r2, [pc, #232]	; (800318c <HAL_RCC_OscConfig+0x57c>)
 80030a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030a8:	f7ff faa2 	bl	80025f0 <HAL_GetTick>
 80030ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030ae:	e008      	b.n	80030c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030b0:	f7ff fa9e 	bl	80025f0 <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e1c6      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030c2:	4b32      	ldr	r3, [pc, #200]	; (800318c <HAL_RCC_OscConfig+0x57c>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d0f0      	beq.n	80030b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d108      	bne.n	80030e8 <HAL_RCC_OscConfig+0x4d8>
 80030d6:	4b2c      	ldr	r3, [pc, #176]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 80030d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030dc:	4a2a      	ldr	r2, [pc, #168]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 80030de:	f043 0301 	orr.w	r3, r3, #1
 80030e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030e6:	e024      	b.n	8003132 <HAL_RCC_OscConfig+0x522>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	2b05      	cmp	r3, #5
 80030ee:	d110      	bne.n	8003112 <HAL_RCC_OscConfig+0x502>
 80030f0:	4b25      	ldr	r3, [pc, #148]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 80030f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f6:	4a24      	ldr	r2, [pc, #144]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 80030f8:	f043 0304 	orr.w	r3, r3, #4
 80030fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003100:	4b21      	ldr	r3, [pc, #132]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8003102:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003106:	4a20      	ldr	r2, [pc, #128]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8003108:	f043 0301 	orr.w	r3, r3, #1
 800310c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003110:	e00f      	b.n	8003132 <HAL_RCC_OscConfig+0x522>
 8003112:	4b1d      	ldr	r3, [pc, #116]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8003114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003118:	4a1b      	ldr	r2, [pc, #108]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 800311a:	f023 0301 	bic.w	r3, r3, #1
 800311e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003122:	4b19      	ldr	r3, [pc, #100]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 8003124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003128:	4a17      	ldr	r2, [pc, #92]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 800312a:	f023 0304 	bic.w	r3, r3, #4
 800312e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d016      	beq.n	8003168 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800313a:	f7ff fa59 	bl	80025f0 <HAL_GetTick>
 800313e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003140:	e00a      	b.n	8003158 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003142:	f7ff fa55 	bl	80025f0 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003150:	4293      	cmp	r3, r2
 8003152:	d901      	bls.n	8003158 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e17b      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003158:	4b0b      	ldr	r3, [pc, #44]	; (8003188 <HAL_RCC_OscConfig+0x578>)
 800315a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d0ed      	beq.n	8003142 <HAL_RCC_OscConfig+0x532>
 8003166:	e01a      	b.n	800319e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003168:	f7ff fa42 	bl	80025f0 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800316e:	e00f      	b.n	8003190 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003170:	f7ff fa3e 	bl	80025f0 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	f241 3288 	movw	r2, #5000	; 0x1388
 800317e:	4293      	cmp	r3, r2
 8003180:	d906      	bls.n	8003190 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e164      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
 8003186:	bf00      	nop
 8003188:	40021000 	.word	0x40021000
 800318c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003190:	4ba8      	ldr	r3, [pc, #672]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 8003192:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1e8      	bne.n	8003170 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800319e:	7ffb      	ldrb	r3, [r7, #31]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d105      	bne.n	80031b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031a4:	4ba3      	ldr	r3, [pc, #652]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80031a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a8:	4aa2      	ldr	r2, [pc, #648]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80031aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031ae:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0320 	and.w	r3, r3, #32
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d03c      	beq.n	8003236 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d01c      	beq.n	80031fe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80031c4:	4b9b      	ldr	r3, [pc, #620]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80031c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031ca:	4a9a      	ldr	r2, [pc, #616]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80031cc:	f043 0301 	orr.w	r3, r3, #1
 80031d0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d4:	f7ff fa0c 	bl	80025f0 <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031dc:	f7ff fa08 	bl	80025f0 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e130      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031ee:	4b91      	ldr	r3, [pc, #580]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80031f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031f4:	f003 0302 	and.w	r3, r3, #2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d0ef      	beq.n	80031dc <HAL_RCC_OscConfig+0x5cc>
 80031fc:	e01b      	b.n	8003236 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80031fe:	4b8d      	ldr	r3, [pc, #564]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 8003200:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003204:	4a8b      	ldr	r2, [pc, #556]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 8003206:	f023 0301 	bic.w	r3, r3, #1
 800320a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800320e:	f7ff f9ef 	bl	80025f0 <HAL_GetTick>
 8003212:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003214:	e008      	b.n	8003228 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003216:	f7ff f9eb 	bl	80025f0 <HAL_GetTick>
 800321a:	4602      	mov	r2, r0
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	2b02      	cmp	r3, #2
 8003222:	d901      	bls.n	8003228 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003224:	2303      	movs	r3, #3
 8003226:	e113      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003228:	4b82      	ldr	r3, [pc, #520]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 800322a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d1ef      	bne.n	8003216 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323a:	2b00      	cmp	r3, #0
 800323c:	f000 8107 	beq.w	800344e <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003244:	2b02      	cmp	r3, #2
 8003246:	f040 80cb 	bne.w	80033e0 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800324a:	4b7a      	ldr	r3, [pc, #488]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	f003 0203 	and.w	r2, r3, #3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800325a:	429a      	cmp	r2, r3
 800325c:	d12c      	bne.n	80032b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003268:	3b01      	subs	r3, #1
 800326a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800326c:	429a      	cmp	r2, r3
 800326e:	d123      	bne.n	80032b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800327a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800327c:	429a      	cmp	r2, r3
 800327e:	d11b      	bne.n	80032b8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800328a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800328c:	429a      	cmp	r2, r3
 800328e:	d113      	bne.n	80032b8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800329a:	085b      	lsrs	r3, r3, #1
 800329c:	3b01      	subs	r3, #1
 800329e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d109      	bne.n	80032b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ae:	085b      	lsrs	r3, r3, #1
 80032b0:	3b01      	subs	r3, #1
 80032b2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d06d      	beq.n	8003394 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	2b0c      	cmp	r3, #12
 80032bc:	d068      	beq.n	8003390 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80032be:	4b5d      	ldr	r3, [pc, #372]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d105      	bne.n	80032d6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80032ca:	4b5a      	ldr	r3, [pc, #360]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e0ba      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80032da:	4b56      	ldr	r3, [pc, #344]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a55      	ldr	r2, [pc, #340]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80032e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032e4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80032e6:	f7ff f983 	bl	80025f0 <HAL_GetTick>
 80032ea:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032ec:	e008      	b.n	8003300 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ee:	f7ff f97f 	bl	80025f0 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d901      	bls.n	8003300 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e0a7      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003300:	4b4c      	ldr	r3, [pc, #304]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d1f0      	bne.n	80032ee <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800330c:	4b49      	ldr	r3, [pc, #292]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 800330e:	68da      	ldr	r2, [r3, #12]
 8003310:	4b49      	ldr	r3, [pc, #292]	; (8003438 <HAL_RCC_OscConfig+0x828>)
 8003312:	4013      	ands	r3, r2
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800331c:	3a01      	subs	r2, #1
 800331e:	0112      	lsls	r2, r2, #4
 8003320:	4311      	orrs	r1, r2
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003326:	0212      	lsls	r2, r2, #8
 8003328:	4311      	orrs	r1, r2
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800332e:	0852      	lsrs	r2, r2, #1
 8003330:	3a01      	subs	r2, #1
 8003332:	0552      	lsls	r2, r2, #21
 8003334:	4311      	orrs	r1, r2
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800333a:	0852      	lsrs	r2, r2, #1
 800333c:	3a01      	subs	r2, #1
 800333e:	0652      	lsls	r2, r2, #25
 8003340:	4311      	orrs	r1, r2
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003346:	06d2      	lsls	r2, r2, #27
 8003348:	430a      	orrs	r2, r1
 800334a:	493a      	ldr	r1, [pc, #232]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 800334c:	4313      	orrs	r3, r2
 800334e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003350:	4b38      	ldr	r3, [pc, #224]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a37      	ldr	r2, [pc, #220]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 8003356:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800335a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800335c:	4b35      	ldr	r3, [pc, #212]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	4a34      	ldr	r2, [pc, #208]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 8003362:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003366:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003368:	f7ff f942 	bl	80025f0 <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003370:	f7ff f93e 	bl	80025f0 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e066      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003382:	4b2c      	ldr	r3, [pc, #176]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d0f0      	beq.n	8003370 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800338e:	e05e      	b.n	800344e <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e05d      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003394:	4b27      	ldr	r3, [pc, #156]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d156      	bne.n	800344e <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80033a0:	4b24      	ldr	r3, [pc, #144]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a23      	ldr	r2, [pc, #140]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80033a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033aa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033ac:	4b21      	ldr	r3, [pc, #132]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	4a20      	ldr	r2, [pc, #128]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80033b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033b6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033b8:	f7ff f91a 	bl	80025f0 <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033c0:	f7ff f916 	bl	80025f0 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e03e      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033d2:	4b18      	ldr	r3, [pc, #96]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCC_OscConfig+0x7b0>
 80033de:	e036      	b.n	800344e <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	2b0c      	cmp	r3, #12
 80033e4:	d031      	beq.n	800344a <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033e6:	4b13      	ldr	r3, [pc, #76]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a12      	ldr	r2, [pc, #72]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80033ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033f0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80033f2:	4b10      	ldr	r3, [pc, #64]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d105      	bne.n	800340a <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80033fe:	4b0d      	ldr	r3, [pc, #52]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	4a0c      	ldr	r2, [pc, #48]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 8003404:	f023 0303 	bic.w	r3, r3, #3
 8003408:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800340a:	4b0a      	ldr	r3, [pc, #40]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	4a09      	ldr	r2, [pc, #36]	; (8003434 <HAL_RCC_OscConfig+0x824>)
 8003410:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003414:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003418:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800341a:	f7ff f8e9 	bl	80025f0 <HAL_GetTick>
 800341e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003420:	e00c      	b.n	800343c <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003422:	f7ff f8e5 	bl	80025f0 <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d905      	bls.n	800343c <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e00d      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
 8003434:	40021000 	.word	0x40021000
 8003438:	019d808c 	.word	0x019d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800343c:	4b06      	ldr	r3, [pc, #24]	; (8003458 <HAL_RCC_OscConfig+0x848>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1ec      	bne.n	8003422 <HAL_RCC_OscConfig+0x812>
 8003448:	e001      	b.n	800344e <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3720      	adds	r7, #32
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	40021000 	.word	0x40021000

0800345c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d101      	bne.n	8003470 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e0c8      	b.n	8003602 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003470:	4b66      	ldr	r3, [pc, #408]	; (800360c <HAL_RCC_ClockConfig+0x1b0>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	429a      	cmp	r2, r3
 800347c:	d910      	bls.n	80034a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800347e:	4b63      	ldr	r3, [pc, #396]	; (800360c <HAL_RCC_ClockConfig+0x1b0>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f023 0207 	bic.w	r2, r3, #7
 8003486:	4961      	ldr	r1, [pc, #388]	; (800360c <HAL_RCC_ClockConfig+0x1b0>)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	4313      	orrs	r3, r2
 800348c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800348e:	4b5f      	ldr	r3, [pc, #380]	; (800360c <HAL_RCC_ClockConfig+0x1b0>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	683a      	ldr	r2, [r7, #0]
 8003498:	429a      	cmp	r2, r3
 800349a:	d001      	beq.n	80034a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e0b0      	b.n	8003602 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d04c      	beq.n	8003546 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	2b03      	cmp	r3, #3
 80034b2:	d107      	bne.n	80034c4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034b4:	4b56      	ldr	r3, [pc, #344]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d121      	bne.n	8003504 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e09e      	b.n	8003602 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d107      	bne.n	80034dc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034cc:	4b50      	ldr	r3, [pc, #320]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d115      	bne.n	8003504 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e092      	b.n	8003602 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d107      	bne.n	80034f4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034e4:	4b4a      	ldr	r3, [pc, #296]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d109      	bne.n	8003504 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e086      	b.n	8003602 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034f4:	4b46      	ldr	r3, [pc, #280]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d101      	bne.n	8003504 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e07e      	b.n	8003602 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003504:	4b42      	ldr	r3, [pc, #264]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f023 0203 	bic.w	r2, r3, #3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	493f      	ldr	r1, [pc, #252]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 8003512:	4313      	orrs	r3, r2
 8003514:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003516:	f7ff f86b 	bl	80025f0 <HAL_GetTick>
 800351a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800351c:	e00a      	b.n	8003534 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800351e:	f7ff f867 	bl	80025f0 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	f241 3288 	movw	r2, #5000	; 0x1388
 800352c:	4293      	cmp	r3, r2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e066      	b.n	8003602 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003534:	4b36      	ldr	r3, [pc, #216]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f003 020c 	and.w	r2, r3, #12
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	429a      	cmp	r2, r3
 8003544:	d1eb      	bne.n	800351e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d008      	beq.n	8003564 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003552:	4b2f      	ldr	r3, [pc, #188]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	492c      	ldr	r1, [pc, #176]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 8003560:	4313      	orrs	r3, r2
 8003562:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003564:	4b29      	ldr	r3, [pc, #164]	; (800360c <HAL_RCC_ClockConfig+0x1b0>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0307 	and.w	r3, r3, #7
 800356c:	683a      	ldr	r2, [r7, #0]
 800356e:	429a      	cmp	r2, r3
 8003570:	d210      	bcs.n	8003594 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003572:	4b26      	ldr	r3, [pc, #152]	; (800360c <HAL_RCC_ClockConfig+0x1b0>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f023 0207 	bic.w	r2, r3, #7
 800357a:	4924      	ldr	r1, [pc, #144]	; (800360c <HAL_RCC_ClockConfig+0x1b0>)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	4313      	orrs	r3, r2
 8003580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003582:	4b22      	ldr	r3, [pc, #136]	; (800360c <HAL_RCC_ClockConfig+0x1b0>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	683a      	ldr	r2, [r7, #0]
 800358c:	429a      	cmp	r2, r3
 800358e:	d001      	beq.n	8003594 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e036      	b.n	8003602 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0304 	and.w	r3, r3, #4
 800359c:	2b00      	cmp	r3, #0
 800359e:	d008      	beq.n	80035b2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035a0:	4b1b      	ldr	r3, [pc, #108]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	4918      	ldr	r1, [pc, #96]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0308 	and.w	r3, r3, #8
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d009      	beq.n	80035d2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035be:	4b14      	ldr	r3, [pc, #80]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	00db      	lsls	r3, r3, #3
 80035cc:	4910      	ldr	r1, [pc, #64]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035d2:	f000 f825 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 80035d6:	4602      	mov	r2, r0
 80035d8:	4b0d      	ldr	r3, [pc, #52]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	091b      	lsrs	r3, r3, #4
 80035de:	f003 030f 	and.w	r3, r3, #15
 80035e2:	490c      	ldr	r1, [pc, #48]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80035e4:	5ccb      	ldrb	r3, [r1, r3]
 80035e6:	f003 031f 	and.w	r3, r3, #31
 80035ea:	fa22 f303 	lsr.w	r3, r2, r3
 80035ee:	4a0a      	ldr	r2, [pc, #40]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80035f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80035f2:	4b0a      	ldr	r3, [pc, #40]	; (800361c <HAL_RCC_ClockConfig+0x1c0>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7fe ffaa 	bl	8002550 <HAL_InitTick>
 80035fc:	4603      	mov	r3, r0
 80035fe:	72fb      	strb	r3, [r7, #11]

  return status;
 8003600:	7afb      	ldrb	r3, [r7, #11]
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	40022000 	.word	0x40022000
 8003610:	40021000 	.word	0x40021000
 8003614:	080056e4 	.word	0x080056e4
 8003618:	20000000 	.word	0x20000000
 800361c:	20000004 	.word	0x20000004

08003620 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003620:	b480      	push	{r7}
 8003622:	b089      	sub	sp, #36	; 0x24
 8003624:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003626:	2300      	movs	r3, #0
 8003628:	61fb      	str	r3, [r7, #28]
 800362a:	2300      	movs	r3, #0
 800362c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800362e:	4b3e      	ldr	r3, [pc, #248]	; (8003728 <HAL_RCC_GetSysClockFreq+0x108>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f003 030c 	and.w	r3, r3, #12
 8003636:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003638:	4b3b      	ldr	r3, [pc, #236]	; (8003728 <HAL_RCC_GetSysClockFreq+0x108>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	f003 0303 	and.w	r3, r3, #3
 8003640:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d005      	beq.n	8003654 <HAL_RCC_GetSysClockFreq+0x34>
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	2b0c      	cmp	r3, #12
 800364c:	d121      	bne.n	8003692 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2b01      	cmp	r3, #1
 8003652:	d11e      	bne.n	8003692 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003654:	4b34      	ldr	r3, [pc, #208]	; (8003728 <HAL_RCC_GetSysClockFreq+0x108>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0308 	and.w	r3, r3, #8
 800365c:	2b00      	cmp	r3, #0
 800365e:	d107      	bne.n	8003670 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003660:	4b31      	ldr	r3, [pc, #196]	; (8003728 <HAL_RCC_GetSysClockFreq+0x108>)
 8003662:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003666:	0a1b      	lsrs	r3, r3, #8
 8003668:	f003 030f 	and.w	r3, r3, #15
 800366c:	61fb      	str	r3, [r7, #28]
 800366e:	e005      	b.n	800367c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003670:	4b2d      	ldr	r3, [pc, #180]	; (8003728 <HAL_RCC_GetSysClockFreq+0x108>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	091b      	lsrs	r3, r3, #4
 8003676:	f003 030f 	and.w	r3, r3, #15
 800367a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800367c:	4a2b      	ldr	r2, [pc, #172]	; (800372c <HAL_RCC_GetSysClockFreq+0x10c>)
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003684:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d10d      	bne.n	80036a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003690:	e00a      	b.n	80036a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	2b04      	cmp	r3, #4
 8003696:	d102      	bne.n	800369e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003698:	4b25      	ldr	r3, [pc, #148]	; (8003730 <HAL_RCC_GetSysClockFreq+0x110>)
 800369a:	61bb      	str	r3, [r7, #24]
 800369c:	e004      	b.n	80036a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	2b08      	cmp	r3, #8
 80036a2:	d101      	bne.n	80036a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80036a4:	4b23      	ldr	r3, [pc, #140]	; (8003734 <HAL_RCC_GetSysClockFreq+0x114>)
 80036a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	2b0c      	cmp	r3, #12
 80036ac:	d134      	bne.n	8003718 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80036ae:	4b1e      	ldr	r3, [pc, #120]	; (8003728 <HAL_RCC_GetSysClockFreq+0x108>)
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	f003 0303 	and.w	r3, r3, #3
 80036b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d003      	beq.n	80036c6 <HAL_RCC_GetSysClockFreq+0xa6>
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	2b03      	cmp	r3, #3
 80036c2:	d003      	beq.n	80036cc <HAL_RCC_GetSysClockFreq+0xac>
 80036c4:	e005      	b.n	80036d2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80036c6:	4b1a      	ldr	r3, [pc, #104]	; (8003730 <HAL_RCC_GetSysClockFreq+0x110>)
 80036c8:	617b      	str	r3, [r7, #20]
      break;
 80036ca:	e005      	b.n	80036d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80036cc:	4b19      	ldr	r3, [pc, #100]	; (8003734 <HAL_RCC_GetSysClockFreq+0x114>)
 80036ce:	617b      	str	r3, [r7, #20]
      break;
 80036d0:	e002      	b.n	80036d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	617b      	str	r3, [r7, #20]
      break;
 80036d6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036d8:	4b13      	ldr	r3, [pc, #76]	; (8003728 <HAL_RCC_GetSysClockFreq+0x108>)
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	091b      	lsrs	r3, r3, #4
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	3301      	adds	r3, #1
 80036e4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80036e6:	4b10      	ldr	r3, [pc, #64]	; (8003728 <HAL_RCC_GetSysClockFreq+0x108>)
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	0a1b      	lsrs	r3, r3, #8
 80036ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	fb02 f203 	mul.w	r2, r2, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036fc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036fe:	4b0a      	ldr	r3, [pc, #40]	; (8003728 <HAL_RCC_GetSysClockFreq+0x108>)
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	0e5b      	lsrs	r3, r3, #25
 8003704:	f003 0303 	and.w	r3, r3, #3
 8003708:	3301      	adds	r3, #1
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	fbb2 f3f3 	udiv	r3, r2, r3
 8003716:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003718:	69bb      	ldr	r3, [r7, #24]
}
 800371a:	4618      	mov	r0, r3
 800371c:	3724      	adds	r7, #36	; 0x24
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	40021000 	.word	0x40021000
 800372c:	080056fc 	.word	0x080056fc
 8003730:	00f42400 	.word	0x00f42400
 8003734:	007a1200 	.word	0x007a1200

08003738 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800373c:	4b03      	ldr	r3, [pc, #12]	; (800374c <HAL_RCC_GetHCLKFreq+0x14>)
 800373e:	681b      	ldr	r3, [r3, #0]
}
 8003740:	4618      	mov	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	20000000 	.word	0x20000000

08003750 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003754:	f7ff fff0 	bl	8003738 <HAL_RCC_GetHCLKFreq>
 8003758:	4602      	mov	r2, r0
 800375a:	4b06      	ldr	r3, [pc, #24]	; (8003774 <HAL_RCC_GetPCLK1Freq+0x24>)
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	0a1b      	lsrs	r3, r3, #8
 8003760:	f003 0307 	and.w	r3, r3, #7
 8003764:	4904      	ldr	r1, [pc, #16]	; (8003778 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003766:	5ccb      	ldrb	r3, [r1, r3]
 8003768:	f003 031f 	and.w	r3, r3, #31
 800376c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003770:	4618      	mov	r0, r3
 8003772:	bd80      	pop	{r7, pc}
 8003774:	40021000 	.word	0x40021000
 8003778:	080056f4 	.word	0x080056f4

0800377c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003780:	f7ff ffda 	bl	8003738 <HAL_RCC_GetHCLKFreq>
 8003784:	4602      	mov	r2, r0
 8003786:	4b06      	ldr	r3, [pc, #24]	; (80037a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	0adb      	lsrs	r3, r3, #11
 800378c:	f003 0307 	and.w	r3, r3, #7
 8003790:	4904      	ldr	r1, [pc, #16]	; (80037a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003792:	5ccb      	ldrb	r3, [r1, r3]
 8003794:	f003 031f 	and.w	r3, r3, #31
 8003798:	fa22 f303 	lsr.w	r3, r2, r3
}
 800379c:	4618      	mov	r0, r3
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	40021000 	.word	0x40021000
 80037a4:	080056f4 	.word	0x080056f4

080037a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80037b0:	2300      	movs	r3, #0
 80037b2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80037b4:	4b2a      	ldr	r3, [pc, #168]	; (8003860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d003      	beq.n	80037c8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80037c0:	f7ff f9b2 	bl	8002b28 <HAL_PWREx_GetVoltageRange>
 80037c4:	6178      	str	r0, [r7, #20]
 80037c6:	e014      	b.n	80037f2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80037c8:	4b25      	ldr	r3, [pc, #148]	; (8003860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037cc:	4a24      	ldr	r2, [pc, #144]	; (8003860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037d2:	6593      	str	r3, [r2, #88]	; 0x58
 80037d4:	4b22      	ldr	r3, [pc, #136]	; (8003860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037dc:	60fb      	str	r3, [r7, #12]
 80037de:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80037e0:	f7ff f9a2 	bl	8002b28 <HAL_PWREx_GetVoltageRange>
 80037e4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80037e6:	4b1e      	ldr	r3, [pc, #120]	; (8003860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ea:	4a1d      	ldr	r2, [pc, #116]	; (8003860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037f0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037f8:	d10b      	bne.n	8003812 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2b80      	cmp	r3, #128	; 0x80
 80037fe:	d919      	bls.n	8003834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2ba0      	cmp	r3, #160	; 0xa0
 8003804:	d902      	bls.n	800380c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003806:	2302      	movs	r3, #2
 8003808:	613b      	str	r3, [r7, #16]
 800380a:	e013      	b.n	8003834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800380c:	2301      	movs	r3, #1
 800380e:	613b      	str	r3, [r7, #16]
 8003810:	e010      	b.n	8003834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2b80      	cmp	r3, #128	; 0x80
 8003816:	d902      	bls.n	800381e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003818:	2303      	movs	r3, #3
 800381a:	613b      	str	r3, [r7, #16]
 800381c:	e00a      	b.n	8003834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2b80      	cmp	r3, #128	; 0x80
 8003822:	d102      	bne.n	800382a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003824:	2302      	movs	r3, #2
 8003826:	613b      	str	r3, [r7, #16]
 8003828:	e004      	b.n	8003834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2b70      	cmp	r3, #112	; 0x70
 800382e:	d101      	bne.n	8003834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003830:	2301      	movs	r3, #1
 8003832:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003834:	4b0b      	ldr	r3, [pc, #44]	; (8003864 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f023 0207 	bic.w	r2, r3, #7
 800383c:	4909      	ldr	r1, [pc, #36]	; (8003864 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	4313      	orrs	r3, r2
 8003842:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003844:	4b07      	ldr	r3, [pc, #28]	; (8003864 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0307 	and.w	r3, r3, #7
 800384c:	693a      	ldr	r2, [r7, #16]
 800384e:	429a      	cmp	r2, r3
 8003850:	d001      	beq.n	8003856 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e000      	b.n	8003858 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3718      	adds	r7, #24
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	40021000 	.word	0x40021000
 8003864:	40022000 	.word	0x40022000

08003868 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b086      	sub	sp, #24
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003870:	2300      	movs	r3, #0
 8003872:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003874:	2300      	movs	r3, #0
 8003876:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003880:	2b00      	cmp	r3, #0
 8003882:	d041      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003888:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800388c:	d02a      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800388e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003892:	d824      	bhi.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003894:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003898:	d008      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x44>
 800389a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800389e:	d81e      	bhi.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x76>
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00a      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x52>
 80038a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038a8:	d010      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80038aa:	e018      	b.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80038ac:	4b86      	ldr	r3, [pc, #536]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	4a85      	ldr	r2, [pc, #532]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038b6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038b8:	e015      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	3304      	adds	r3, #4
 80038be:	2100      	movs	r1, #0
 80038c0:	4618      	mov	r0, r3
 80038c2:	f000 facd 	bl	8003e60 <RCCEx_PLLSAI1_Config>
 80038c6:	4603      	mov	r3, r0
 80038c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038ca:	e00c      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	3320      	adds	r3, #32
 80038d0:	2100      	movs	r1, #0
 80038d2:	4618      	mov	r0, r3
 80038d4:	f000 fbb6 	bl	8004044 <RCCEx_PLLSAI2_Config>
 80038d8:	4603      	mov	r3, r0
 80038da:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038dc:	e003      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	74fb      	strb	r3, [r7, #19]
      break;
 80038e2:	e000      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80038e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038e6:	7cfb      	ldrb	r3, [r7, #19]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10b      	bne.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038ec:	4b76      	ldr	r3, [pc, #472]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038fa:	4973      	ldr	r1, [pc, #460]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038fc:	4313      	orrs	r3, r2
 80038fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003902:	e001      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003904:	7cfb      	ldrb	r3, [r7, #19]
 8003906:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d041      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003918:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800391c:	d02a      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800391e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003922:	d824      	bhi.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003924:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003928:	d008      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800392a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800392e:	d81e      	bhi.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00a      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003934:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003938:	d010      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800393a:	e018      	b.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800393c:	4b62      	ldr	r3, [pc, #392]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	4a61      	ldr	r2, [pc, #388]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003942:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003946:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003948:	e015      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	3304      	adds	r3, #4
 800394e:	2100      	movs	r1, #0
 8003950:	4618      	mov	r0, r3
 8003952:	f000 fa85 	bl	8003e60 <RCCEx_PLLSAI1_Config>
 8003956:	4603      	mov	r3, r0
 8003958:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800395a:	e00c      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3320      	adds	r3, #32
 8003960:	2100      	movs	r1, #0
 8003962:	4618      	mov	r0, r3
 8003964:	f000 fb6e 	bl	8004044 <RCCEx_PLLSAI2_Config>
 8003968:	4603      	mov	r3, r0
 800396a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800396c:	e003      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	74fb      	strb	r3, [r7, #19]
      break;
 8003972:	e000      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003974:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003976:	7cfb      	ldrb	r3, [r7, #19]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d10b      	bne.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800397c:	4b52      	ldr	r3, [pc, #328]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800397e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003982:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800398a:	494f      	ldr	r1, [pc, #316]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800398c:	4313      	orrs	r3, r2
 800398e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003992:	e001      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003994:	7cfb      	ldrb	r3, [r7, #19]
 8003996:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f000 80a0 	beq.w	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039a6:	2300      	movs	r3, #0
 80039a8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039aa:	4b47      	ldr	r3, [pc, #284]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x152>
 80039b6:	2301      	movs	r3, #1
 80039b8:	e000      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80039ba:	2300      	movs	r3, #0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00d      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039c0:	4b41      	ldr	r3, [pc, #260]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039c4:	4a40      	ldr	r2, [pc, #256]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039ca:	6593      	str	r3, [r2, #88]	; 0x58
 80039cc:	4b3e      	ldr	r3, [pc, #248]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039d4:	60bb      	str	r3, [r7, #8]
 80039d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039d8:	2301      	movs	r3, #1
 80039da:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039dc:	4b3b      	ldr	r3, [pc, #236]	; (8003acc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a3a      	ldr	r2, [pc, #232]	; (8003acc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80039e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039e6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039e8:	f7fe fe02 	bl	80025f0 <HAL_GetTick>
 80039ec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039ee:	e009      	b.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039f0:	f7fe fdfe 	bl	80025f0 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d902      	bls.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	74fb      	strb	r3, [r7, #19]
        break;
 8003a02:	e005      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a04:	4b31      	ldr	r3, [pc, #196]	; (8003acc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d0ef      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003a10:	7cfb      	ldrb	r3, [r7, #19]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d15c      	bne.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a16:	4b2c      	ldr	r3, [pc, #176]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a20:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d01f      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d019      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a34:	4b24      	ldr	r3, [pc, #144]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a3e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a40:	4b21      	ldr	r3, [pc, #132]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a46:	4a20      	ldr	r2, [pc, #128]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a50:	4b1d      	ldr	r3, [pc, #116]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a56:	4a1c      	ldr	r2, [pc, #112]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a60:	4a19      	ldr	r2, [pc, #100]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	f003 0301 	and.w	r3, r3, #1
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d016      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a72:	f7fe fdbd 	bl	80025f0 <HAL_GetTick>
 8003a76:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a78:	e00b      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a7a:	f7fe fdb9 	bl	80025f0 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d902      	bls.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	74fb      	strb	r3, [r7, #19]
            break;
 8003a90:	e006      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a92:	4b0d      	ldr	r3, [pc, #52]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a98:	f003 0302 	and.w	r3, r3, #2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d0ec      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003aa0:	7cfb      	ldrb	r3, [r7, #19]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d10c      	bne.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003aa6:	4b08      	ldr	r3, [pc, #32]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab6:	4904      	ldr	r1, [pc, #16]	; (8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003abe:	e009      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ac0:	7cfb      	ldrb	r3, [r7, #19]
 8003ac2:	74bb      	strb	r3, [r7, #18]
 8003ac4:	e006      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003ac6:	bf00      	nop
 8003ac8:	40021000 	.word	0x40021000
 8003acc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ad0:	7cfb      	ldrb	r3, [r7, #19]
 8003ad2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ad4:	7c7b      	ldrb	r3, [r7, #17]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d105      	bne.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ada:	4ba6      	ldr	r3, [pc, #664]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ade:	4aa5      	ldr	r2, [pc, #660]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ae0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ae4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d00a      	beq.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003af2:	4ba0      	ldr	r3, [pc, #640]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003af8:	f023 0203 	bic.w	r2, r3, #3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b00:	499c      	ldr	r1, [pc, #624]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0302 	and.w	r3, r3, #2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00a      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b14:	4b97      	ldr	r3, [pc, #604]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b1a:	f023 020c 	bic.w	r2, r3, #12
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b22:	4994      	ldr	r1, [pc, #592]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0304 	and.w	r3, r3, #4
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d00a      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b36:	4b8f      	ldr	r3, [pc, #572]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b3c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b44:	498b      	ldr	r1, [pc, #556]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0308 	and.w	r3, r3, #8
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00a      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b58:	4b86      	ldr	r3, [pc, #536]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b66:	4983      	ldr	r1, [pc, #524]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0310 	and.w	r3, r3, #16
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00a      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b7a:	4b7e      	ldr	r3, [pc, #504]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b88:	497a      	ldr	r1, [pc, #488]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0320 	and.w	r3, r3, #32
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00a      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b9c:	4b75      	ldr	r3, [pc, #468]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003baa:	4972      	ldr	r1, [pc, #456]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00a      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003bbe:	4b6d      	ldr	r3, [pc, #436]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bcc:	4969      	ldr	r1, [pc, #420]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00a      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003be0:	4b64      	ldr	r3, [pc, #400]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bee:	4961      	ldr	r1, [pc, #388]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00a      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c02:	4b5c      	ldr	r3, [pc, #368]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c08:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c10:	4958      	ldr	r1, [pc, #352]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00a      	beq.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c24:	4b53      	ldr	r3, [pc, #332]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c2a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c32:	4950      	ldr	r1, [pc, #320]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c34:	4313      	orrs	r3, r2
 8003c36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d00a      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c46:	4b4b      	ldr	r3, [pc, #300]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c54:	4947      	ldr	r1, [pc, #284]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d00a      	beq.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c68:	4b42      	ldr	r3, [pc, #264]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c6e:	f023 0203 	bic.w	r2, r3, #3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c76:	493f      	ldr	r1, [pc, #252]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d028      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c8a:	4b3a      	ldr	r3, [pc, #232]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c90:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c98:	4936      	ldr	r1, [pc, #216]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ca8:	d106      	bne.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003caa:	4b32      	ldr	r3, [pc, #200]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	4a31      	ldr	r2, [pc, #196]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003cb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cb4:	60d3      	str	r3, [r2, #12]
 8003cb6:	e011      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cbc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003cc0:	d10c      	bne.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3304      	adds	r3, #4
 8003cc6:	2101      	movs	r1, #1
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f000 f8c9 	bl	8003e60 <RCCEx_PLLSAI1_Config>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003cd2:	7cfb      	ldrb	r3, [r7, #19]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8003cd8:	7cfb      	ldrb	r3, [r7, #19]
 8003cda:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d028      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003ce8:	4b22      	ldr	r3, [pc, #136]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cf6:	491f      	ldr	r1, [pc, #124]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d06:	d106      	bne.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d08:	4b1a      	ldr	r3, [pc, #104]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	4a19      	ldr	r2, [pc, #100]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003d0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d12:	60d3      	str	r3, [r2, #12]
 8003d14:	e011      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d1a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d1e:	d10c      	bne.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	3304      	adds	r3, #4
 8003d24:	2101      	movs	r1, #1
 8003d26:	4618      	mov	r0, r3
 8003d28:	f000 f89a 	bl	8003e60 <RCCEx_PLLSAI1_Config>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d30:	7cfb      	ldrb	r3, [r7, #19]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8003d36:	7cfb      	ldrb	r3, [r7, #19]
 8003d38:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d02a      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d46:	4b0b      	ldr	r3, [pc, #44]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d4c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d54:	4907      	ldr	r1, [pc, #28]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d60:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d64:	d108      	bne.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d66:	4b03      	ldr	r3, [pc, #12]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	4a02      	ldr	r2, [pc, #8]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003d6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d70:	60d3      	str	r3, [r2, #12]
 8003d72:	e013      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x534>
 8003d74:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d7c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d80:	d10c      	bne.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	3304      	adds	r3, #4
 8003d86:	2101      	movs	r1, #1
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f000 f869 	bl	8003e60 <RCCEx_PLLSAI1_Config>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d92:	7cfb      	ldrb	r3, [r7, #19]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d001      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8003d98:	7cfb      	ldrb	r3, [r7, #19]
 8003d9a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d02f      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003da8:	4b2c      	ldr	r3, [pc, #176]	; (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dae:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003db6:	4929      	ldr	r1, [pc, #164]	; (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dc2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003dc6:	d10d      	bne.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	3304      	adds	r3, #4
 8003dcc:	2102      	movs	r1, #2
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f000 f846 	bl	8003e60 <RCCEx_PLLSAI1_Config>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003dd8:	7cfb      	ldrb	r3, [r7, #19]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d014      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003dde:	7cfb      	ldrb	r3, [r7, #19]
 8003de0:	74bb      	strb	r3, [r7, #18]
 8003de2:	e011      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003de8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003dec:	d10c      	bne.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	3320      	adds	r3, #32
 8003df2:	2102      	movs	r1, #2
 8003df4:	4618      	mov	r0, r3
 8003df6:	f000 f925 	bl	8004044 <RCCEx_PLLSAI2_Config>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003dfe:	7cfb      	ldrb	r3, [r7, #19]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d001      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003e04:	7cfb      	ldrb	r3, [r7, #19]
 8003e06:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00b      	beq.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003e14:	4b11      	ldr	r3, [pc, #68]	; (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e1a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e24:	490d      	ldr	r1, [pc, #52]	; (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00b      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e38:	4b08      	ldr	r3, [pc, #32]	; (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e3e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e48:	4904      	ldr	r1, [pc, #16]	; (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003e50:	7cbb      	ldrb	r3, [r7, #18]
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3718      	adds	r7, #24
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	40021000 	.word	0x40021000

08003e60 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e6e:	4b74      	ldr	r3, [pc, #464]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	f003 0303 	and.w	r3, r3, #3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d018      	beq.n	8003eac <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003e7a:	4b71      	ldr	r3, [pc, #452]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	f003 0203 	and.w	r2, r3, #3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d10d      	bne.n	8003ea6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
       ||
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d009      	beq.n	8003ea6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003e92:	4b6b      	ldr	r3, [pc, #428]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	091b      	lsrs	r3, r3, #4
 8003e98:	f003 0307 	and.w	r3, r3, #7
 8003e9c:	1c5a      	adds	r2, r3, #1
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
       ||
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d047      	beq.n	8003f36 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	73fb      	strb	r3, [r7, #15]
 8003eaa:	e044      	b.n	8003f36 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2b03      	cmp	r3, #3
 8003eb2:	d018      	beq.n	8003ee6 <RCCEx_PLLSAI1_Config+0x86>
 8003eb4:	2b03      	cmp	r3, #3
 8003eb6:	d825      	bhi.n	8003f04 <RCCEx_PLLSAI1_Config+0xa4>
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d002      	beq.n	8003ec2 <RCCEx_PLLSAI1_Config+0x62>
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d009      	beq.n	8003ed4 <RCCEx_PLLSAI1_Config+0x74>
 8003ec0:	e020      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ec2:	4b5f      	ldr	r3, [pc, #380]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0302 	and.w	r3, r3, #2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d11d      	bne.n	8003f0a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ed2:	e01a      	b.n	8003f0a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ed4:	4b5a      	ldr	r3, [pc, #360]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d116      	bne.n	8003f0e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ee4:	e013      	b.n	8003f0e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ee6:	4b56      	ldr	r3, [pc, #344]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10f      	bne.n	8003f12 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ef2:	4b53      	ldr	r3, [pc, #332]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d109      	bne.n	8003f12 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f02:	e006      	b.n	8003f12 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	73fb      	strb	r3, [r7, #15]
      break;
 8003f08:	e004      	b.n	8003f14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f0a:	bf00      	nop
 8003f0c:	e002      	b.n	8003f14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f0e:	bf00      	nop
 8003f10:	e000      	b.n	8003f14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f12:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f14:	7bfb      	ldrb	r3, [r7, #15]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d10d      	bne.n	8003f36 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f1a:	4b49      	ldr	r3, [pc, #292]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6819      	ldr	r1, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	011b      	lsls	r3, r3, #4
 8003f2e:	430b      	orrs	r3, r1
 8003f30:	4943      	ldr	r1, [pc, #268]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f36:	7bfb      	ldrb	r3, [r7, #15]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d17c      	bne.n	8004036 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003f3c:	4b40      	ldr	r3, [pc, #256]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a3f      	ldr	r2, [pc, #252]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f42:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f48:	f7fe fb52 	bl	80025f0 <HAL_GetTick>
 8003f4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f4e:	e009      	b.n	8003f64 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f50:	f7fe fb4e 	bl	80025f0 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d902      	bls.n	8003f64 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	73fb      	strb	r3, [r7, #15]
        break;
 8003f62:	e005      	b.n	8003f70 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f64:	4b36      	ldr	r3, [pc, #216]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1ef      	bne.n	8003f50 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d15f      	bne.n	8004036 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d110      	bne.n	8003f9e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f7c:	4b30      	ldr	r3, [pc, #192]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f7e:	691b      	ldr	r3, [r3, #16]
 8003f80:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003f84:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	6892      	ldr	r2, [r2, #8]
 8003f8c:	0211      	lsls	r1, r2, #8
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	68d2      	ldr	r2, [r2, #12]
 8003f92:	06d2      	lsls	r2, r2, #27
 8003f94:	430a      	orrs	r2, r1
 8003f96:	492a      	ldr	r1, [pc, #168]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	610b      	str	r3, [r1, #16]
 8003f9c:	e027      	b.n	8003fee <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d112      	bne.n	8003fca <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fa4:	4b26      	ldr	r3, [pc, #152]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003fac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	6892      	ldr	r2, [r2, #8]
 8003fb4:	0211      	lsls	r1, r2, #8
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	6912      	ldr	r2, [r2, #16]
 8003fba:	0852      	lsrs	r2, r2, #1
 8003fbc:	3a01      	subs	r2, #1
 8003fbe:	0552      	lsls	r2, r2, #21
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	491f      	ldr	r1, [pc, #124]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	610b      	str	r3, [r1, #16]
 8003fc8:	e011      	b.n	8003fee <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fca:	4b1d      	ldr	r3, [pc, #116]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003fd2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	6892      	ldr	r2, [r2, #8]
 8003fda:	0211      	lsls	r1, r2, #8
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	6952      	ldr	r2, [r2, #20]
 8003fe0:	0852      	lsrs	r2, r2, #1
 8003fe2:	3a01      	subs	r2, #1
 8003fe4:	0652      	lsls	r2, r2, #25
 8003fe6:	430a      	orrs	r2, r1
 8003fe8:	4915      	ldr	r1, [pc, #84]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003fee:	4b14      	ldr	r3, [pc, #80]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a13      	ldr	r2, [pc, #76]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ff4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003ff8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ffa:	f7fe faf9 	bl	80025f0 <HAL_GetTick>
 8003ffe:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004000:	e009      	b.n	8004016 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004002:	f7fe faf5 	bl	80025f0 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b02      	cmp	r3, #2
 800400e:	d902      	bls.n	8004016 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	73fb      	strb	r3, [r7, #15]
          break;
 8004014:	e005      	b.n	8004022 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004016:	4b0a      	ldr	r3, [pc, #40]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d0ef      	beq.n	8004002 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004022:	7bfb      	ldrb	r3, [r7, #15]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d106      	bne.n	8004036 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004028:	4b05      	ldr	r3, [pc, #20]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 800402a:	691a      	ldr	r2, [r3, #16]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	699b      	ldr	r3, [r3, #24]
 8004030:	4903      	ldr	r1, [pc, #12]	; (8004040 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004032:	4313      	orrs	r3, r2
 8004034:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004036:	7bfb      	ldrb	r3, [r7, #15]
}
 8004038:	4618      	mov	r0, r3
 800403a:	3710      	adds	r7, #16
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40021000 	.word	0x40021000

08004044 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800404e:	2300      	movs	r3, #0
 8004050:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004052:	4b69      	ldr	r3, [pc, #420]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	f003 0303 	and.w	r3, r3, #3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d018      	beq.n	8004090 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800405e:	4b66      	ldr	r3, [pc, #408]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	f003 0203 	and.w	r2, r3, #3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	429a      	cmp	r2, r3
 800406c:	d10d      	bne.n	800408a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
       ||
 8004072:	2b00      	cmp	r3, #0
 8004074:	d009      	beq.n	800408a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004076:	4b60      	ldr	r3, [pc, #384]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	091b      	lsrs	r3, r3, #4
 800407c:	f003 0307 	and.w	r3, r3, #7
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
       ||
 8004086:	429a      	cmp	r2, r3
 8004088:	d047      	beq.n	800411a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	73fb      	strb	r3, [r7, #15]
 800408e:	e044      	b.n	800411a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2b03      	cmp	r3, #3
 8004096:	d018      	beq.n	80040ca <RCCEx_PLLSAI2_Config+0x86>
 8004098:	2b03      	cmp	r3, #3
 800409a:	d825      	bhi.n	80040e8 <RCCEx_PLLSAI2_Config+0xa4>
 800409c:	2b01      	cmp	r3, #1
 800409e:	d002      	beq.n	80040a6 <RCCEx_PLLSAI2_Config+0x62>
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d009      	beq.n	80040b8 <RCCEx_PLLSAI2_Config+0x74>
 80040a4:	e020      	b.n	80040e8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80040a6:	4b54      	ldr	r3, [pc, #336]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d11d      	bne.n	80040ee <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040b6:	e01a      	b.n	80040ee <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80040b8:	4b4f      	ldr	r3, [pc, #316]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d116      	bne.n	80040f2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040c8:	e013      	b.n	80040f2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80040ca:	4b4b      	ldr	r3, [pc, #300]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d10f      	bne.n	80040f6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80040d6:	4b48      	ldr	r3, [pc, #288]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d109      	bne.n	80040f6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80040e6:	e006      	b.n	80040f6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	73fb      	strb	r3, [r7, #15]
      break;
 80040ec:	e004      	b.n	80040f8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80040ee:	bf00      	nop
 80040f0:	e002      	b.n	80040f8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80040f2:	bf00      	nop
 80040f4:	e000      	b.n	80040f8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80040f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80040f8:	7bfb      	ldrb	r3, [r7, #15]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d10d      	bne.n	800411a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80040fe:	4b3e      	ldr	r3, [pc, #248]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6819      	ldr	r1, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	3b01      	subs	r3, #1
 8004110:	011b      	lsls	r3, r3, #4
 8004112:	430b      	orrs	r3, r1
 8004114:	4938      	ldr	r1, [pc, #224]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004116:	4313      	orrs	r3, r2
 8004118:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800411a:	7bfb      	ldrb	r3, [r7, #15]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d166      	bne.n	80041ee <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004120:	4b35      	ldr	r3, [pc, #212]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a34      	ldr	r2, [pc, #208]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004126:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800412a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800412c:	f7fe fa60 	bl	80025f0 <HAL_GetTick>
 8004130:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004132:	e009      	b.n	8004148 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004134:	f7fe fa5c 	bl	80025f0 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b02      	cmp	r3, #2
 8004140:	d902      	bls.n	8004148 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	73fb      	strb	r3, [r7, #15]
        break;
 8004146:	e005      	b.n	8004154 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004148:	4b2b      	ldr	r3, [pc, #172]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1ef      	bne.n	8004134 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004154:	7bfb      	ldrb	r3, [r7, #15]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d149      	bne.n	80041ee <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d110      	bne.n	8004182 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004160:	4b25      	ldr	r3, [pc, #148]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004162:	695b      	ldr	r3, [r3, #20]
 8004164:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004168:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	6892      	ldr	r2, [r2, #8]
 8004170:	0211      	lsls	r1, r2, #8
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	68d2      	ldr	r2, [r2, #12]
 8004176:	06d2      	lsls	r2, r2, #27
 8004178:	430a      	orrs	r2, r1
 800417a:	491f      	ldr	r1, [pc, #124]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800417c:	4313      	orrs	r3, r2
 800417e:	614b      	str	r3, [r1, #20]
 8004180:	e011      	b.n	80041a6 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004182:	4b1d      	ldr	r3, [pc, #116]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004184:	695b      	ldr	r3, [r3, #20]
 8004186:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800418a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6892      	ldr	r2, [r2, #8]
 8004192:	0211      	lsls	r1, r2, #8
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	6912      	ldr	r2, [r2, #16]
 8004198:	0852      	lsrs	r2, r2, #1
 800419a:	3a01      	subs	r2, #1
 800419c:	0652      	lsls	r2, r2, #25
 800419e:	430a      	orrs	r2, r1
 80041a0:	4915      	ldr	r1, [pc, #84]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80041a6:	4b14      	ldr	r3, [pc, #80]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a13      	ldr	r2, [pc, #76]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80041ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041b0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b2:	f7fe fa1d 	bl	80025f0 <HAL_GetTick>
 80041b6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80041b8:	e009      	b.n	80041ce <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80041ba:	f7fe fa19 	bl	80025f0 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d902      	bls.n	80041ce <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	73fb      	strb	r3, [r7, #15]
          break;
 80041cc:	e005      	b.n	80041da <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80041ce:	4b0a      	ldr	r3, [pc, #40]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d0ef      	beq.n	80041ba <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80041da:	7bfb      	ldrb	r3, [r7, #15]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d106      	bne.n	80041ee <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80041e0:	4b05      	ldr	r3, [pc, #20]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80041e2:	695a      	ldr	r2, [r3, #20]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	695b      	ldr	r3, [r3, #20]
 80041e8:	4903      	ldr	r1, [pc, #12]	; (80041f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80041ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	40021000 	.word	0x40021000

080041fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e040      	b.n	8004290 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004212:	2b00      	cmp	r3, #0
 8004214:	d106      	bne.n	8004224 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f7fe f882 	bl	8002328 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2224      	movs	r2, #36	; 0x24
 8004228:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0201 	bic.w	r2, r2, #1
 8004238:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f8c0 	bl	80043c0 <UART_SetConfig>
 8004240:	4603      	mov	r3, r0
 8004242:	2b01      	cmp	r3, #1
 8004244:	d101      	bne.n	800424a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e022      	b.n	8004290 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 fb3e 	bl	80048d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004266:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	689a      	ldr	r2, [r3, #8]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004276:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f042 0201 	orr.w	r2, r2, #1
 8004286:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 fbc5 	bl	8004a18 <UART_CheckIdleState>
 800428e:	4603      	mov	r3, r0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3708      	adds	r7, #8
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b08a      	sub	sp, #40	; 0x28
 800429c:	af02      	add	r7, sp, #8
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	603b      	str	r3, [r7, #0]
 80042a4:	4613      	mov	r3, r2
 80042a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042ac:	2b20      	cmp	r3, #32
 80042ae:	f040 8082 	bne.w	80043b6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d002      	beq.n	80042be <HAL_UART_Transmit+0x26>
 80042b8:	88fb      	ldrh	r3, [r7, #6]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d101      	bne.n	80042c2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e07a      	b.n	80043b8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d101      	bne.n	80042d0 <HAL_UART_Transmit+0x38>
 80042cc:	2302      	movs	r3, #2
 80042ce:	e073      	b.n	80043b8 <HAL_UART_Transmit+0x120>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2200      	movs	r2, #0
 80042dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2221      	movs	r2, #33	; 0x21
 80042e4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042e6:	f7fe f983 	bl	80025f0 <HAL_GetTick>
 80042ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	88fa      	ldrh	r2, [r7, #6]
 80042f0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	88fa      	ldrh	r2, [r7, #6]
 80042f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004304:	d108      	bne.n	8004318 <HAL_UART_Transmit+0x80>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d104      	bne.n	8004318 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800430e:	2300      	movs	r3, #0
 8004310:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	61bb      	str	r3, [r7, #24]
 8004316:	e003      	b.n	8004320 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800431c:	2300      	movs	r3, #0
 800431e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004328:	e02d      	b.n	8004386 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	9300      	str	r3, [sp, #0]
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	2200      	movs	r2, #0
 8004332:	2180      	movs	r1, #128	; 0x80
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 fbb8 	bl	8004aaa <UART_WaitOnFlagUntilTimeout>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e039      	b.n	80043b8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d10b      	bne.n	8004362 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	881a      	ldrh	r2, [r3, #0]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004356:	b292      	uxth	r2, r2
 8004358:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	3302      	adds	r3, #2
 800435e:	61bb      	str	r3, [r7, #24]
 8004360:	e008      	b.n	8004374 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004362:	69fb      	ldr	r3, [r7, #28]
 8004364:	781a      	ldrb	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	b292      	uxth	r2, r2
 800436c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	3301      	adds	r3, #1
 8004372:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800437a:	b29b      	uxth	r3, r3
 800437c:	3b01      	subs	r3, #1
 800437e:	b29a      	uxth	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800438c:	b29b      	uxth	r3, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	d1cb      	bne.n	800432a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	2200      	movs	r2, #0
 800439a:	2140      	movs	r1, #64	; 0x40
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	f000 fb84 	bl	8004aaa <UART_WaitOnFlagUntilTimeout>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d001      	beq.n	80043ac <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e005      	b.n	80043b8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2220      	movs	r2, #32
 80043b0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80043b2:	2300      	movs	r3, #0
 80043b4:	e000      	b.n	80043b8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80043b6:	2302      	movs	r3, #2
  }
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3720      	adds	r7, #32
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043c0:	b5b0      	push	{r4, r5, r7, lr}
 80043c2:	b088      	sub	sp, #32
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80043c8:	2300      	movs	r3, #0
 80043ca:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	689a      	ldr	r2, [r3, #8]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	431a      	orrs	r2, r3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	69db      	ldr	r3, [r3, #28]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	4bad      	ldr	r3, [pc, #692]	; (80046a0 <UART_SetConfig+0x2e0>)
 80043ec:	4013      	ands	r3, r2
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	6812      	ldr	r2, [r2, #0]
 80043f2:	69f9      	ldr	r1, [r7, #28]
 80043f4:	430b      	orrs	r3, r1
 80043f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	430a      	orrs	r2, r1
 800440c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4aa2      	ldr	r2, [pc, #648]	; (80046a4 <UART_SetConfig+0x2e4>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d004      	beq.n	8004428 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a1b      	ldr	r3, [r3, #32]
 8004422:	69fa      	ldr	r2, [r7, #28]
 8004424:	4313      	orrs	r3, r2
 8004426:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	69fa      	ldr	r2, [r7, #28]
 8004438:	430a      	orrs	r2, r1
 800443a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a99      	ldr	r2, [pc, #612]	; (80046a8 <UART_SetConfig+0x2e8>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d121      	bne.n	800448a <UART_SetConfig+0xca>
 8004446:	4b99      	ldr	r3, [pc, #612]	; (80046ac <UART_SetConfig+0x2ec>)
 8004448:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800444c:	f003 0303 	and.w	r3, r3, #3
 8004450:	2b03      	cmp	r3, #3
 8004452:	d817      	bhi.n	8004484 <UART_SetConfig+0xc4>
 8004454:	a201      	add	r2, pc, #4	; (adr r2, 800445c <UART_SetConfig+0x9c>)
 8004456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800445a:	bf00      	nop
 800445c:	0800446d 	.word	0x0800446d
 8004460:	08004479 	.word	0x08004479
 8004464:	08004473 	.word	0x08004473
 8004468:	0800447f 	.word	0x0800447f
 800446c:	2301      	movs	r3, #1
 800446e:	76fb      	strb	r3, [r7, #27]
 8004470:	e0e7      	b.n	8004642 <UART_SetConfig+0x282>
 8004472:	2302      	movs	r3, #2
 8004474:	76fb      	strb	r3, [r7, #27]
 8004476:	e0e4      	b.n	8004642 <UART_SetConfig+0x282>
 8004478:	2304      	movs	r3, #4
 800447a:	76fb      	strb	r3, [r7, #27]
 800447c:	e0e1      	b.n	8004642 <UART_SetConfig+0x282>
 800447e:	2308      	movs	r3, #8
 8004480:	76fb      	strb	r3, [r7, #27]
 8004482:	e0de      	b.n	8004642 <UART_SetConfig+0x282>
 8004484:	2310      	movs	r3, #16
 8004486:	76fb      	strb	r3, [r7, #27]
 8004488:	e0db      	b.n	8004642 <UART_SetConfig+0x282>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a88      	ldr	r2, [pc, #544]	; (80046b0 <UART_SetConfig+0x2f0>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d132      	bne.n	80044fa <UART_SetConfig+0x13a>
 8004494:	4b85      	ldr	r3, [pc, #532]	; (80046ac <UART_SetConfig+0x2ec>)
 8004496:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800449a:	f003 030c 	and.w	r3, r3, #12
 800449e:	2b0c      	cmp	r3, #12
 80044a0:	d828      	bhi.n	80044f4 <UART_SetConfig+0x134>
 80044a2:	a201      	add	r2, pc, #4	; (adr r2, 80044a8 <UART_SetConfig+0xe8>)
 80044a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a8:	080044dd 	.word	0x080044dd
 80044ac:	080044f5 	.word	0x080044f5
 80044b0:	080044f5 	.word	0x080044f5
 80044b4:	080044f5 	.word	0x080044f5
 80044b8:	080044e9 	.word	0x080044e9
 80044bc:	080044f5 	.word	0x080044f5
 80044c0:	080044f5 	.word	0x080044f5
 80044c4:	080044f5 	.word	0x080044f5
 80044c8:	080044e3 	.word	0x080044e3
 80044cc:	080044f5 	.word	0x080044f5
 80044d0:	080044f5 	.word	0x080044f5
 80044d4:	080044f5 	.word	0x080044f5
 80044d8:	080044ef 	.word	0x080044ef
 80044dc:	2300      	movs	r3, #0
 80044de:	76fb      	strb	r3, [r7, #27]
 80044e0:	e0af      	b.n	8004642 <UART_SetConfig+0x282>
 80044e2:	2302      	movs	r3, #2
 80044e4:	76fb      	strb	r3, [r7, #27]
 80044e6:	e0ac      	b.n	8004642 <UART_SetConfig+0x282>
 80044e8:	2304      	movs	r3, #4
 80044ea:	76fb      	strb	r3, [r7, #27]
 80044ec:	e0a9      	b.n	8004642 <UART_SetConfig+0x282>
 80044ee:	2308      	movs	r3, #8
 80044f0:	76fb      	strb	r3, [r7, #27]
 80044f2:	e0a6      	b.n	8004642 <UART_SetConfig+0x282>
 80044f4:	2310      	movs	r3, #16
 80044f6:	76fb      	strb	r3, [r7, #27]
 80044f8:	e0a3      	b.n	8004642 <UART_SetConfig+0x282>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a6d      	ldr	r2, [pc, #436]	; (80046b4 <UART_SetConfig+0x2f4>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d120      	bne.n	8004546 <UART_SetConfig+0x186>
 8004504:	4b69      	ldr	r3, [pc, #420]	; (80046ac <UART_SetConfig+0x2ec>)
 8004506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800450a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800450e:	2b30      	cmp	r3, #48	; 0x30
 8004510:	d013      	beq.n	800453a <UART_SetConfig+0x17a>
 8004512:	2b30      	cmp	r3, #48	; 0x30
 8004514:	d814      	bhi.n	8004540 <UART_SetConfig+0x180>
 8004516:	2b20      	cmp	r3, #32
 8004518:	d009      	beq.n	800452e <UART_SetConfig+0x16e>
 800451a:	2b20      	cmp	r3, #32
 800451c:	d810      	bhi.n	8004540 <UART_SetConfig+0x180>
 800451e:	2b00      	cmp	r3, #0
 8004520:	d002      	beq.n	8004528 <UART_SetConfig+0x168>
 8004522:	2b10      	cmp	r3, #16
 8004524:	d006      	beq.n	8004534 <UART_SetConfig+0x174>
 8004526:	e00b      	b.n	8004540 <UART_SetConfig+0x180>
 8004528:	2300      	movs	r3, #0
 800452a:	76fb      	strb	r3, [r7, #27]
 800452c:	e089      	b.n	8004642 <UART_SetConfig+0x282>
 800452e:	2302      	movs	r3, #2
 8004530:	76fb      	strb	r3, [r7, #27]
 8004532:	e086      	b.n	8004642 <UART_SetConfig+0x282>
 8004534:	2304      	movs	r3, #4
 8004536:	76fb      	strb	r3, [r7, #27]
 8004538:	e083      	b.n	8004642 <UART_SetConfig+0x282>
 800453a:	2308      	movs	r3, #8
 800453c:	76fb      	strb	r3, [r7, #27]
 800453e:	e080      	b.n	8004642 <UART_SetConfig+0x282>
 8004540:	2310      	movs	r3, #16
 8004542:	76fb      	strb	r3, [r7, #27]
 8004544:	e07d      	b.n	8004642 <UART_SetConfig+0x282>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a5b      	ldr	r2, [pc, #364]	; (80046b8 <UART_SetConfig+0x2f8>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d120      	bne.n	8004592 <UART_SetConfig+0x1d2>
 8004550:	4b56      	ldr	r3, [pc, #344]	; (80046ac <UART_SetConfig+0x2ec>)
 8004552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004556:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800455a:	2bc0      	cmp	r3, #192	; 0xc0
 800455c:	d013      	beq.n	8004586 <UART_SetConfig+0x1c6>
 800455e:	2bc0      	cmp	r3, #192	; 0xc0
 8004560:	d814      	bhi.n	800458c <UART_SetConfig+0x1cc>
 8004562:	2b80      	cmp	r3, #128	; 0x80
 8004564:	d009      	beq.n	800457a <UART_SetConfig+0x1ba>
 8004566:	2b80      	cmp	r3, #128	; 0x80
 8004568:	d810      	bhi.n	800458c <UART_SetConfig+0x1cc>
 800456a:	2b00      	cmp	r3, #0
 800456c:	d002      	beq.n	8004574 <UART_SetConfig+0x1b4>
 800456e:	2b40      	cmp	r3, #64	; 0x40
 8004570:	d006      	beq.n	8004580 <UART_SetConfig+0x1c0>
 8004572:	e00b      	b.n	800458c <UART_SetConfig+0x1cc>
 8004574:	2300      	movs	r3, #0
 8004576:	76fb      	strb	r3, [r7, #27]
 8004578:	e063      	b.n	8004642 <UART_SetConfig+0x282>
 800457a:	2302      	movs	r3, #2
 800457c:	76fb      	strb	r3, [r7, #27]
 800457e:	e060      	b.n	8004642 <UART_SetConfig+0x282>
 8004580:	2304      	movs	r3, #4
 8004582:	76fb      	strb	r3, [r7, #27]
 8004584:	e05d      	b.n	8004642 <UART_SetConfig+0x282>
 8004586:	2308      	movs	r3, #8
 8004588:	76fb      	strb	r3, [r7, #27]
 800458a:	e05a      	b.n	8004642 <UART_SetConfig+0x282>
 800458c:	2310      	movs	r3, #16
 800458e:	76fb      	strb	r3, [r7, #27]
 8004590:	e057      	b.n	8004642 <UART_SetConfig+0x282>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a49      	ldr	r2, [pc, #292]	; (80046bc <UART_SetConfig+0x2fc>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d125      	bne.n	80045e8 <UART_SetConfig+0x228>
 800459c:	4b43      	ldr	r3, [pc, #268]	; (80046ac <UART_SetConfig+0x2ec>)
 800459e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045aa:	d017      	beq.n	80045dc <UART_SetConfig+0x21c>
 80045ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045b0:	d817      	bhi.n	80045e2 <UART_SetConfig+0x222>
 80045b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045b6:	d00b      	beq.n	80045d0 <UART_SetConfig+0x210>
 80045b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045bc:	d811      	bhi.n	80045e2 <UART_SetConfig+0x222>
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <UART_SetConfig+0x20a>
 80045c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045c6:	d006      	beq.n	80045d6 <UART_SetConfig+0x216>
 80045c8:	e00b      	b.n	80045e2 <UART_SetConfig+0x222>
 80045ca:	2300      	movs	r3, #0
 80045cc:	76fb      	strb	r3, [r7, #27]
 80045ce:	e038      	b.n	8004642 <UART_SetConfig+0x282>
 80045d0:	2302      	movs	r3, #2
 80045d2:	76fb      	strb	r3, [r7, #27]
 80045d4:	e035      	b.n	8004642 <UART_SetConfig+0x282>
 80045d6:	2304      	movs	r3, #4
 80045d8:	76fb      	strb	r3, [r7, #27]
 80045da:	e032      	b.n	8004642 <UART_SetConfig+0x282>
 80045dc:	2308      	movs	r3, #8
 80045de:	76fb      	strb	r3, [r7, #27]
 80045e0:	e02f      	b.n	8004642 <UART_SetConfig+0x282>
 80045e2:	2310      	movs	r3, #16
 80045e4:	76fb      	strb	r3, [r7, #27]
 80045e6:	e02c      	b.n	8004642 <UART_SetConfig+0x282>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a2d      	ldr	r2, [pc, #180]	; (80046a4 <UART_SetConfig+0x2e4>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d125      	bne.n	800463e <UART_SetConfig+0x27e>
 80045f2:	4b2e      	ldr	r3, [pc, #184]	; (80046ac <UART_SetConfig+0x2ec>)
 80045f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80045fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004600:	d017      	beq.n	8004632 <UART_SetConfig+0x272>
 8004602:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004606:	d817      	bhi.n	8004638 <UART_SetConfig+0x278>
 8004608:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800460c:	d00b      	beq.n	8004626 <UART_SetConfig+0x266>
 800460e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004612:	d811      	bhi.n	8004638 <UART_SetConfig+0x278>
 8004614:	2b00      	cmp	r3, #0
 8004616:	d003      	beq.n	8004620 <UART_SetConfig+0x260>
 8004618:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800461c:	d006      	beq.n	800462c <UART_SetConfig+0x26c>
 800461e:	e00b      	b.n	8004638 <UART_SetConfig+0x278>
 8004620:	2300      	movs	r3, #0
 8004622:	76fb      	strb	r3, [r7, #27]
 8004624:	e00d      	b.n	8004642 <UART_SetConfig+0x282>
 8004626:	2302      	movs	r3, #2
 8004628:	76fb      	strb	r3, [r7, #27]
 800462a:	e00a      	b.n	8004642 <UART_SetConfig+0x282>
 800462c:	2304      	movs	r3, #4
 800462e:	76fb      	strb	r3, [r7, #27]
 8004630:	e007      	b.n	8004642 <UART_SetConfig+0x282>
 8004632:	2308      	movs	r3, #8
 8004634:	76fb      	strb	r3, [r7, #27]
 8004636:	e004      	b.n	8004642 <UART_SetConfig+0x282>
 8004638:	2310      	movs	r3, #16
 800463a:	76fb      	strb	r3, [r7, #27]
 800463c:	e001      	b.n	8004642 <UART_SetConfig+0x282>
 800463e:	2310      	movs	r3, #16
 8004640:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a17      	ldr	r2, [pc, #92]	; (80046a4 <UART_SetConfig+0x2e4>)
 8004648:	4293      	cmp	r3, r2
 800464a:	f040 8087 	bne.w	800475c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800464e:	7efb      	ldrb	r3, [r7, #27]
 8004650:	2b08      	cmp	r3, #8
 8004652:	d837      	bhi.n	80046c4 <UART_SetConfig+0x304>
 8004654:	a201      	add	r2, pc, #4	; (adr r2, 800465c <UART_SetConfig+0x29c>)
 8004656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800465a:	bf00      	nop
 800465c:	08004681 	.word	0x08004681
 8004660:	080046c5 	.word	0x080046c5
 8004664:	08004689 	.word	0x08004689
 8004668:	080046c5 	.word	0x080046c5
 800466c:	0800468f 	.word	0x0800468f
 8004670:	080046c5 	.word	0x080046c5
 8004674:	080046c5 	.word	0x080046c5
 8004678:	080046c5 	.word	0x080046c5
 800467c:	08004697 	.word	0x08004697
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004680:	f7ff f866 	bl	8003750 <HAL_RCC_GetPCLK1Freq>
 8004684:	6178      	str	r0, [r7, #20]
        break;
 8004686:	e022      	b.n	80046ce <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004688:	4b0d      	ldr	r3, [pc, #52]	; (80046c0 <UART_SetConfig+0x300>)
 800468a:	617b      	str	r3, [r7, #20]
        break;
 800468c:	e01f      	b.n	80046ce <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800468e:	f7fe ffc7 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 8004692:	6178      	str	r0, [r7, #20]
        break;
 8004694:	e01b      	b.n	80046ce <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004696:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800469a:	617b      	str	r3, [r7, #20]
        break;
 800469c:	e017      	b.n	80046ce <UART_SetConfig+0x30e>
 800469e:	bf00      	nop
 80046a0:	efff69f3 	.word	0xefff69f3
 80046a4:	40008000 	.word	0x40008000
 80046a8:	40013800 	.word	0x40013800
 80046ac:	40021000 	.word	0x40021000
 80046b0:	40004400 	.word	0x40004400
 80046b4:	40004800 	.word	0x40004800
 80046b8:	40004c00 	.word	0x40004c00
 80046bc:	40005000 	.word	0x40005000
 80046c0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80046c4:	2300      	movs	r3, #0
 80046c6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	76bb      	strb	r3, [r7, #26]
        break;
 80046cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f000 80f1 	beq.w	80048b8 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685a      	ldr	r2, [r3, #4]
 80046da:	4613      	mov	r3, r2
 80046dc:	005b      	lsls	r3, r3, #1
 80046de:	4413      	add	r3, r2
 80046e0:	697a      	ldr	r2, [r7, #20]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d305      	bcc.n	80046f2 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80046ec:	697a      	ldr	r2, [r7, #20]
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d902      	bls.n	80046f8 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	76bb      	strb	r3, [r7, #26]
 80046f6:	e0df      	b.n	80048b8 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	4618      	mov	r0, r3
 80046fc:	f04f 0100 	mov.w	r1, #0
 8004700:	f04f 0200 	mov.w	r2, #0
 8004704:	f04f 0300 	mov.w	r3, #0
 8004708:	020b      	lsls	r3, r1, #8
 800470a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800470e:	0202      	lsls	r2, r0, #8
 8004710:	6879      	ldr	r1, [r7, #4]
 8004712:	6849      	ldr	r1, [r1, #4]
 8004714:	0849      	lsrs	r1, r1, #1
 8004716:	4608      	mov	r0, r1
 8004718:	f04f 0100 	mov.w	r1, #0
 800471c:	1814      	adds	r4, r2, r0
 800471e:	eb43 0501 	adc.w	r5, r3, r1
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	461a      	mov	r2, r3
 8004728:	f04f 0300 	mov.w	r3, #0
 800472c:	4620      	mov	r0, r4
 800472e:	4629      	mov	r1, r5
 8004730:	f7fb fdae 	bl	8000290 <__aeabi_uldivmod>
 8004734:	4602      	mov	r2, r0
 8004736:	460b      	mov	r3, r1
 8004738:	4613      	mov	r3, r2
 800473a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004742:	d308      	bcc.n	8004756 <UART_SetConfig+0x396>
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800474a:	d204      	bcs.n	8004756 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	693a      	ldr	r2, [r7, #16]
 8004752:	60da      	str	r2, [r3, #12]
 8004754:	e0b0      	b.n	80048b8 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	76bb      	strb	r3, [r7, #26]
 800475a:	e0ad      	b.n	80048b8 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	69db      	ldr	r3, [r3, #28]
 8004760:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004764:	d15b      	bne.n	800481e <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8004766:	7efb      	ldrb	r3, [r7, #27]
 8004768:	2b08      	cmp	r3, #8
 800476a:	d828      	bhi.n	80047be <UART_SetConfig+0x3fe>
 800476c:	a201      	add	r2, pc, #4	; (adr r2, 8004774 <UART_SetConfig+0x3b4>)
 800476e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004772:	bf00      	nop
 8004774:	08004799 	.word	0x08004799
 8004778:	080047a1 	.word	0x080047a1
 800477c:	080047a9 	.word	0x080047a9
 8004780:	080047bf 	.word	0x080047bf
 8004784:	080047af 	.word	0x080047af
 8004788:	080047bf 	.word	0x080047bf
 800478c:	080047bf 	.word	0x080047bf
 8004790:	080047bf 	.word	0x080047bf
 8004794:	080047b7 	.word	0x080047b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004798:	f7fe ffda 	bl	8003750 <HAL_RCC_GetPCLK1Freq>
 800479c:	6178      	str	r0, [r7, #20]
        break;
 800479e:	e013      	b.n	80047c8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047a0:	f7fe ffec 	bl	800377c <HAL_RCC_GetPCLK2Freq>
 80047a4:	6178      	str	r0, [r7, #20]
        break;
 80047a6:	e00f      	b.n	80047c8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047a8:	4b49      	ldr	r3, [pc, #292]	; (80048d0 <UART_SetConfig+0x510>)
 80047aa:	617b      	str	r3, [r7, #20]
        break;
 80047ac:	e00c      	b.n	80047c8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047ae:	f7fe ff37 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 80047b2:	6178      	str	r0, [r7, #20]
        break;
 80047b4:	e008      	b.n	80047c8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047ba:	617b      	str	r3, [r7, #20]
        break;
 80047bc:	e004      	b.n	80047c8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80047be:	2300      	movs	r3, #0
 80047c0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	76bb      	strb	r3, [r7, #26]
        break;
 80047c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d074      	beq.n	80048b8 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	005a      	lsls	r2, r3, #1
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	085b      	lsrs	r3, r3, #1
 80047d8:	441a      	add	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	2b0f      	cmp	r3, #15
 80047e8:	d916      	bls.n	8004818 <UART_SetConfig+0x458>
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047f0:	d212      	bcs.n	8004818 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	f023 030f 	bic.w	r3, r3, #15
 80047fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	085b      	lsrs	r3, r3, #1
 8004800:	b29b      	uxth	r3, r3
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	b29a      	uxth	r2, r3
 8004808:	89fb      	ldrh	r3, [r7, #14]
 800480a:	4313      	orrs	r3, r2
 800480c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	89fa      	ldrh	r2, [r7, #14]
 8004814:	60da      	str	r2, [r3, #12]
 8004816:	e04f      	b.n	80048b8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	76bb      	strb	r3, [r7, #26]
 800481c:	e04c      	b.n	80048b8 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800481e:	7efb      	ldrb	r3, [r7, #27]
 8004820:	2b08      	cmp	r3, #8
 8004822:	d828      	bhi.n	8004876 <UART_SetConfig+0x4b6>
 8004824:	a201      	add	r2, pc, #4	; (adr r2, 800482c <UART_SetConfig+0x46c>)
 8004826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800482a:	bf00      	nop
 800482c:	08004851 	.word	0x08004851
 8004830:	08004859 	.word	0x08004859
 8004834:	08004861 	.word	0x08004861
 8004838:	08004877 	.word	0x08004877
 800483c:	08004867 	.word	0x08004867
 8004840:	08004877 	.word	0x08004877
 8004844:	08004877 	.word	0x08004877
 8004848:	08004877 	.word	0x08004877
 800484c:	0800486f 	.word	0x0800486f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004850:	f7fe ff7e 	bl	8003750 <HAL_RCC_GetPCLK1Freq>
 8004854:	6178      	str	r0, [r7, #20]
        break;
 8004856:	e013      	b.n	8004880 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004858:	f7fe ff90 	bl	800377c <HAL_RCC_GetPCLK2Freq>
 800485c:	6178      	str	r0, [r7, #20]
        break;
 800485e:	e00f      	b.n	8004880 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004860:	4b1b      	ldr	r3, [pc, #108]	; (80048d0 <UART_SetConfig+0x510>)
 8004862:	617b      	str	r3, [r7, #20]
        break;
 8004864:	e00c      	b.n	8004880 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004866:	f7fe fedb 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 800486a:	6178      	str	r0, [r7, #20]
        break;
 800486c:	e008      	b.n	8004880 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800486e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004872:	617b      	str	r3, [r7, #20]
        break;
 8004874:	e004      	b.n	8004880 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8004876:	2300      	movs	r3, #0
 8004878:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	76bb      	strb	r3, [r7, #26]
        break;
 800487e:	bf00      	nop
    }

    if (pclk != 0U)
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d018      	beq.n	80048b8 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	085a      	lsrs	r2, r3, #1
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	441a      	add	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	fbb2 f3f3 	udiv	r3, r2, r3
 8004898:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	2b0f      	cmp	r3, #15
 800489e:	d909      	bls.n	80048b4 <UART_SetConfig+0x4f4>
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048a6:	d205      	bcs.n	80048b4 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	60da      	str	r2, [r3, #12]
 80048b2:	e001      	b.n	80048b8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80048c4:	7ebb      	ldrb	r3, [r7, #26]
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3720      	adds	r7, #32
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bdb0      	pop	{r4, r5, r7, pc}
 80048ce:	bf00      	nop
 80048d0:	00f42400 	.word	0x00f42400

080048d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00a      	beq.n	80048fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00a      	beq.n	8004920 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	430a      	orrs	r2, r1
 800491e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004924:	f003 0304 	and.w	r3, r3, #4
 8004928:	2b00      	cmp	r3, #0
 800492a:	d00a      	beq.n	8004942 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	430a      	orrs	r2, r1
 8004940:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00a      	beq.n	8004964 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	430a      	orrs	r2, r1
 8004962:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004968:	f003 0310 	and.w	r3, r3, #16
 800496c:	2b00      	cmp	r3, #0
 800496e:	d00a      	beq.n	8004986 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	430a      	orrs	r2, r1
 8004984:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498a:	f003 0320 	and.w	r3, r3, #32
 800498e:	2b00      	cmp	r3, #0
 8004990:	d00a      	beq.n	80049a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	430a      	orrs	r2, r1
 80049a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d01a      	beq.n	80049ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	430a      	orrs	r2, r1
 80049c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049d2:	d10a      	bne.n	80049ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00a      	beq.n	8004a0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	430a      	orrs	r2, r1
 8004a0a:	605a      	str	r2, [r3, #4]
  }
}
 8004a0c:	bf00      	nop
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af02      	add	r7, sp, #8
 8004a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a28:	f7fd fde2 	bl	80025f0 <HAL_GetTick>
 8004a2c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0308 	and.w	r3, r3, #8
 8004a38:	2b08      	cmp	r3, #8
 8004a3a:	d10e      	bne.n	8004a5a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a40:	9300      	str	r3, [sp, #0]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f82d 	bl	8004aaa <UART_WaitOnFlagUntilTimeout>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d001      	beq.n	8004a5a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e023      	b.n	8004aa2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0304 	and.w	r3, r3, #4
 8004a64:	2b04      	cmp	r3, #4
 8004a66:	d10e      	bne.n	8004a86 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a68:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a6c:	9300      	str	r3, [sp, #0]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f817 	bl	8004aaa <UART_WaitOnFlagUntilTimeout>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d001      	beq.n	8004a86 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a82:	2303      	movs	r3, #3
 8004a84:	e00d      	b.n	8004aa2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2220      	movs	r2, #32
 8004a8a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2220      	movs	r2, #32
 8004a90:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}

08004aaa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004aaa:	b580      	push	{r7, lr}
 8004aac:	b09c      	sub	sp, #112	; 0x70
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	60f8      	str	r0, [r7, #12]
 8004ab2:	60b9      	str	r1, [r7, #8]
 8004ab4:	603b      	str	r3, [r7, #0]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004aba:	e0a5      	b.n	8004c08 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004abc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004abe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ac2:	f000 80a1 	beq.w	8004c08 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ac6:	f7fd fd93 	bl	80025f0 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d302      	bcc.n	8004adc <UART_WaitOnFlagUntilTimeout+0x32>
 8004ad6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d13e      	bne.n	8004b5a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ae4:	e853 3f00 	ldrex	r3, [r3]
 8004ae8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004aea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004aec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004af0:	667b      	str	r3, [r7, #100]	; 0x64
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	461a      	mov	r2, r3
 8004af8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004afa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004afc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004afe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004b00:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004b02:	e841 2300 	strex	r3, r2, [r1]
 8004b06:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004b08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d1e6      	bne.n	8004adc <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	3308      	adds	r3, #8
 8004b14:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b18:	e853 3f00 	ldrex	r3, [r3]
 8004b1c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b20:	f023 0301 	bic.w	r3, r3, #1
 8004b24:	663b      	str	r3, [r7, #96]	; 0x60
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	3308      	adds	r3, #8
 8004b2c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004b2e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004b30:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b32:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004b34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b36:	e841 2300 	strex	r3, r2, [r1]
 8004b3a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004b3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d1e5      	bne.n	8004b0e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2220      	movs	r2, #32
 8004b46:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e067      	b.n	8004c2a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0304 	and.w	r3, r3, #4
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d04f      	beq.n	8004c08 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	69db      	ldr	r3, [r3, #28]
 8004b6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b76:	d147      	bne.n	8004c08 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b80:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b8a:	e853 3f00 	ldrex	r3, [r3]
 8004b8e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b92:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004b96:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ba0:	637b      	str	r3, [r7, #52]	; 0x34
 8004ba2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ba6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ba8:	e841 2300 	strex	r3, r2, [r1]
 8004bac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d1e6      	bne.n	8004b82 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	3308      	adds	r3, #8
 8004bba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	e853 3f00 	ldrex	r3, [r3]
 8004bc2:	613b      	str	r3, [r7, #16]
   return(result);
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	f023 0301 	bic.w	r3, r3, #1
 8004bca:	66bb      	str	r3, [r7, #104]	; 0x68
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	3308      	adds	r3, #8
 8004bd2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004bd4:	623a      	str	r2, [r7, #32]
 8004bd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd8:	69f9      	ldr	r1, [r7, #28]
 8004bda:	6a3a      	ldr	r2, [r7, #32]
 8004bdc:	e841 2300 	strex	r3, r2, [r1]
 8004be0:	61bb      	str	r3, [r7, #24]
   return(result);
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1e5      	bne.n	8004bb4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2220      	movs	r2, #32
 8004bec:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2220      	movs	r2, #32
 8004bf2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e010      	b.n	8004c2a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	69da      	ldr	r2, [r3, #28]
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	4013      	ands	r3, r2
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	bf0c      	ite	eq
 8004c18:	2301      	moveq	r3, #1
 8004c1a:	2300      	movne	r3, #0
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	461a      	mov	r2, r3
 8004c20:	79fb      	ldrb	r3, [r7, #7]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	f43f af4a 	beq.w	8004abc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3770      	adds	r7, #112	; 0x70
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
	...

08004c34 <__errno>:
 8004c34:	4b01      	ldr	r3, [pc, #4]	; (8004c3c <__errno+0x8>)
 8004c36:	6818      	ldr	r0, [r3, #0]
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	2000000c 	.word	0x2000000c

08004c40 <__libc_init_array>:
 8004c40:	b570      	push	{r4, r5, r6, lr}
 8004c42:	4d0d      	ldr	r5, [pc, #52]	; (8004c78 <__libc_init_array+0x38>)
 8004c44:	4c0d      	ldr	r4, [pc, #52]	; (8004c7c <__libc_init_array+0x3c>)
 8004c46:	1b64      	subs	r4, r4, r5
 8004c48:	10a4      	asrs	r4, r4, #2
 8004c4a:	2600      	movs	r6, #0
 8004c4c:	42a6      	cmp	r6, r4
 8004c4e:	d109      	bne.n	8004c64 <__libc_init_array+0x24>
 8004c50:	4d0b      	ldr	r5, [pc, #44]	; (8004c80 <__libc_init_array+0x40>)
 8004c52:	4c0c      	ldr	r4, [pc, #48]	; (8004c84 <__libc_init_array+0x44>)
 8004c54:	f000 fc4e 	bl	80054f4 <_init>
 8004c58:	1b64      	subs	r4, r4, r5
 8004c5a:	10a4      	asrs	r4, r4, #2
 8004c5c:	2600      	movs	r6, #0
 8004c5e:	42a6      	cmp	r6, r4
 8004c60:	d105      	bne.n	8004c6e <__libc_init_array+0x2e>
 8004c62:	bd70      	pop	{r4, r5, r6, pc}
 8004c64:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c68:	4798      	blx	r3
 8004c6a:	3601      	adds	r6, #1
 8004c6c:	e7ee      	b.n	8004c4c <__libc_init_array+0xc>
 8004c6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c72:	4798      	blx	r3
 8004c74:	3601      	adds	r6, #1
 8004c76:	e7f2      	b.n	8004c5e <__libc_init_array+0x1e>
 8004c78:	08005768 	.word	0x08005768
 8004c7c:	08005768 	.word	0x08005768
 8004c80:	08005768 	.word	0x08005768
 8004c84:	0800576c 	.word	0x0800576c

08004c88 <memcpy>:
 8004c88:	440a      	add	r2, r1
 8004c8a:	4291      	cmp	r1, r2
 8004c8c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004c90:	d100      	bne.n	8004c94 <memcpy+0xc>
 8004c92:	4770      	bx	lr
 8004c94:	b510      	push	{r4, lr}
 8004c96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c9e:	4291      	cmp	r1, r2
 8004ca0:	d1f9      	bne.n	8004c96 <memcpy+0xe>
 8004ca2:	bd10      	pop	{r4, pc}

08004ca4 <memset>:
 8004ca4:	4402      	add	r2, r0
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d100      	bne.n	8004cae <memset+0xa>
 8004cac:	4770      	bx	lr
 8004cae:	f803 1b01 	strb.w	r1, [r3], #1
 8004cb2:	e7f9      	b.n	8004ca8 <memset+0x4>

08004cb4 <siprintf>:
 8004cb4:	b40e      	push	{r1, r2, r3}
 8004cb6:	b500      	push	{lr}
 8004cb8:	b09c      	sub	sp, #112	; 0x70
 8004cba:	ab1d      	add	r3, sp, #116	; 0x74
 8004cbc:	9002      	str	r0, [sp, #8]
 8004cbe:	9006      	str	r0, [sp, #24]
 8004cc0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004cc4:	4809      	ldr	r0, [pc, #36]	; (8004cec <siprintf+0x38>)
 8004cc6:	9107      	str	r1, [sp, #28]
 8004cc8:	9104      	str	r1, [sp, #16]
 8004cca:	4909      	ldr	r1, [pc, #36]	; (8004cf0 <siprintf+0x3c>)
 8004ccc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cd0:	9105      	str	r1, [sp, #20]
 8004cd2:	6800      	ldr	r0, [r0, #0]
 8004cd4:	9301      	str	r3, [sp, #4]
 8004cd6:	a902      	add	r1, sp, #8
 8004cd8:	f000 f868 	bl	8004dac <_svfiprintf_r>
 8004cdc:	9b02      	ldr	r3, [sp, #8]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	701a      	strb	r2, [r3, #0]
 8004ce2:	b01c      	add	sp, #112	; 0x70
 8004ce4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ce8:	b003      	add	sp, #12
 8004cea:	4770      	bx	lr
 8004cec:	2000000c 	.word	0x2000000c
 8004cf0:	ffff0208 	.word	0xffff0208

08004cf4 <__ssputs_r>:
 8004cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cf8:	688e      	ldr	r6, [r1, #8]
 8004cfa:	429e      	cmp	r6, r3
 8004cfc:	4682      	mov	sl, r0
 8004cfe:	460c      	mov	r4, r1
 8004d00:	4690      	mov	r8, r2
 8004d02:	461f      	mov	r7, r3
 8004d04:	d838      	bhi.n	8004d78 <__ssputs_r+0x84>
 8004d06:	898a      	ldrh	r2, [r1, #12]
 8004d08:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004d0c:	d032      	beq.n	8004d74 <__ssputs_r+0x80>
 8004d0e:	6825      	ldr	r5, [r4, #0]
 8004d10:	6909      	ldr	r1, [r1, #16]
 8004d12:	eba5 0901 	sub.w	r9, r5, r1
 8004d16:	6965      	ldr	r5, [r4, #20]
 8004d18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004d20:	3301      	adds	r3, #1
 8004d22:	444b      	add	r3, r9
 8004d24:	106d      	asrs	r5, r5, #1
 8004d26:	429d      	cmp	r5, r3
 8004d28:	bf38      	it	cc
 8004d2a:	461d      	movcc	r5, r3
 8004d2c:	0553      	lsls	r3, r2, #21
 8004d2e:	d531      	bpl.n	8004d94 <__ssputs_r+0xa0>
 8004d30:	4629      	mov	r1, r5
 8004d32:	f000 fb39 	bl	80053a8 <_malloc_r>
 8004d36:	4606      	mov	r6, r0
 8004d38:	b950      	cbnz	r0, 8004d50 <__ssputs_r+0x5c>
 8004d3a:	230c      	movs	r3, #12
 8004d3c:	f8ca 3000 	str.w	r3, [sl]
 8004d40:	89a3      	ldrh	r3, [r4, #12]
 8004d42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d46:	81a3      	strh	r3, [r4, #12]
 8004d48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d50:	6921      	ldr	r1, [r4, #16]
 8004d52:	464a      	mov	r2, r9
 8004d54:	f7ff ff98 	bl	8004c88 <memcpy>
 8004d58:	89a3      	ldrh	r3, [r4, #12]
 8004d5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004d5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d62:	81a3      	strh	r3, [r4, #12]
 8004d64:	6126      	str	r6, [r4, #16]
 8004d66:	6165      	str	r5, [r4, #20]
 8004d68:	444e      	add	r6, r9
 8004d6a:	eba5 0509 	sub.w	r5, r5, r9
 8004d6e:	6026      	str	r6, [r4, #0]
 8004d70:	60a5      	str	r5, [r4, #8]
 8004d72:	463e      	mov	r6, r7
 8004d74:	42be      	cmp	r6, r7
 8004d76:	d900      	bls.n	8004d7a <__ssputs_r+0x86>
 8004d78:	463e      	mov	r6, r7
 8004d7a:	4632      	mov	r2, r6
 8004d7c:	6820      	ldr	r0, [r4, #0]
 8004d7e:	4641      	mov	r1, r8
 8004d80:	f000 faa8 	bl	80052d4 <memmove>
 8004d84:	68a3      	ldr	r3, [r4, #8]
 8004d86:	6822      	ldr	r2, [r4, #0]
 8004d88:	1b9b      	subs	r3, r3, r6
 8004d8a:	4432      	add	r2, r6
 8004d8c:	60a3      	str	r3, [r4, #8]
 8004d8e:	6022      	str	r2, [r4, #0]
 8004d90:	2000      	movs	r0, #0
 8004d92:	e7db      	b.n	8004d4c <__ssputs_r+0x58>
 8004d94:	462a      	mov	r2, r5
 8004d96:	f000 fb61 	bl	800545c <_realloc_r>
 8004d9a:	4606      	mov	r6, r0
 8004d9c:	2800      	cmp	r0, #0
 8004d9e:	d1e1      	bne.n	8004d64 <__ssputs_r+0x70>
 8004da0:	6921      	ldr	r1, [r4, #16]
 8004da2:	4650      	mov	r0, sl
 8004da4:	f000 fab0 	bl	8005308 <_free_r>
 8004da8:	e7c7      	b.n	8004d3a <__ssputs_r+0x46>
	...

08004dac <_svfiprintf_r>:
 8004dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004db0:	4698      	mov	r8, r3
 8004db2:	898b      	ldrh	r3, [r1, #12]
 8004db4:	061b      	lsls	r3, r3, #24
 8004db6:	b09d      	sub	sp, #116	; 0x74
 8004db8:	4607      	mov	r7, r0
 8004dba:	460d      	mov	r5, r1
 8004dbc:	4614      	mov	r4, r2
 8004dbe:	d50e      	bpl.n	8004dde <_svfiprintf_r+0x32>
 8004dc0:	690b      	ldr	r3, [r1, #16]
 8004dc2:	b963      	cbnz	r3, 8004dde <_svfiprintf_r+0x32>
 8004dc4:	2140      	movs	r1, #64	; 0x40
 8004dc6:	f000 faef 	bl	80053a8 <_malloc_r>
 8004dca:	6028      	str	r0, [r5, #0]
 8004dcc:	6128      	str	r0, [r5, #16]
 8004dce:	b920      	cbnz	r0, 8004dda <_svfiprintf_r+0x2e>
 8004dd0:	230c      	movs	r3, #12
 8004dd2:	603b      	str	r3, [r7, #0]
 8004dd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004dd8:	e0d1      	b.n	8004f7e <_svfiprintf_r+0x1d2>
 8004dda:	2340      	movs	r3, #64	; 0x40
 8004ddc:	616b      	str	r3, [r5, #20]
 8004dde:	2300      	movs	r3, #0
 8004de0:	9309      	str	r3, [sp, #36]	; 0x24
 8004de2:	2320      	movs	r3, #32
 8004de4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004de8:	f8cd 800c 	str.w	r8, [sp, #12]
 8004dec:	2330      	movs	r3, #48	; 0x30
 8004dee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004f98 <_svfiprintf_r+0x1ec>
 8004df2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004df6:	f04f 0901 	mov.w	r9, #1
 8004dfa:	4623      	mov	r3, r4
 8004dfc:	469a      	mov	sl, r3
 8004dfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e02:	b10a      	cbz	r2, 8004e08 <_svfiprintf_r+0x5c>
 8004e04:	2a25      	cmp	r2, #37	; 0x25
 8004e06:	d1f9      	bne.n	8004dfc <_svfiprintf_r+0x50>
 8004e08:	ebba 0b04 	subs.w	fp, sl, r4
 8004e0c:	d00b      	beq.n	8004e26 <_svfiprintf_r+0x7a>
 8004e0e:	465b      	mov	r3, fp
 8004e10:	4622      	mov	r2, r4
 8004e12:	4629      	mov	r1, r5
 8004e14:	4638      	mov	r0, r7
 8004e16:	f7ff ff6d 	bl	8004cf4 <__ssputs_r>
 8004e1a:	3001      	adds	r0, #1
 8004e1c:	f000 80aa 	beq.w	8004f74 <_svfiprintf_r+0x1c8>
 8004e20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e22:	445a      	add	r2, fp
 8004e24:	9209      	str	r2, [sp, #36]	; 0x24
 8004e26:	f89a 3000 	ldrb.w	r3, [sl]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f000 80a2 	beq.w	8004f74 <_svfiprintf_r+0x1c8>
 8004e30:	2300      	movs	r3, #0
 8004e32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e3a:	f10a 0a01 	add.w	sl, sl, #1
 8004e3e:	9304      	str	r3, [sp, #16]
 8004e40:	9307      	str	r3, [sp, #28]
 8004e42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e46:	931a      	str	r3, [sp, #104]	; 0x68
 8004e48:	4654      	mov	r4, sl
 8004e4a:	2205      	movs	r2, #5
 8004e4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e50:	4851      	ldr	r0, [pc, #324]	; (8004f98 <_svfiprintf_r+0x1ec>)
 8004e52:	f7fb f9cd 	bl	80001f0 <memchr>
 8004e56:	9a04      	ldr	r2, [sp, #16]
 8004e58:	b9d8      	cbnz	r0, 8004e92 <_svfiprintf_r+0xe6>
 8004e5a:	06d0      	lsls	r0, r2, #27
 8004e5c:	bf44      	itt	mi
 8004e5e:	2320      	movmi	r3, #32
 8004e60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e64:	0711      	lsls	r1, r2, #28
 8004e66:	bf44      	itt	mi
 8004e68:	232b      	movmi	r3, #43	; 0x2b
 8004e6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e6e:	f89a 3000 	ldrb.w	r3, [sl]
 8004e72:	2b2a      	cmp	r3, #42	; 0x2a
 8004e74:	d015      	beq.n	8004ea2 <_svfiprintf_r+0xf6>
 8004e76:	9a07      	ldr	r2, [sp, #28]
 8004e78:	4654      	mov	r4, sl
 8004e7a:	2000      	movs	r0, #0
 8004e7c:	f04f 0c0a 	mov.w	ip, #10
 8004e80:	4621      	mov	r1, r4
 8004e82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e86:	3b30      	subs	r3, #48	; 0x30
 8004e88:	2b09      	cmp	r3, #9
 8004e8a:	d94e      	bls.n	8004f2a <_svfiprintf_r+0x17e>
 8004e8c:	b1b0      	cbz	r0, 8004ebc <_svfiprintf_r+0x110>
 8004e8e:	9207      	str	r2, [sp, #28]
 8004e90:	e014      	b.n	8004ebc <_svfiprintf_r+0x110>
 8004e92:	eba0 0308 	sub.w	r3, r0, r8
 8004e96:	fa09 f303 	lsl.w	r3, r9, r3
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	9304      	str	r3, [sp, #16]
 8004e9e:	46a2      	mov	sl, r4
 8004ea0:	e7d2      	b.n	8004e48 <_svfiprintf_r+0x9c>
 8004ea2:	9b03      	ldr	r3, [sp, #12]
 8004ea4:	1d19      	adds	r1, r3, #4
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	9103      	str	r1, [sp, #12]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	bfbb      	ittet	lt
 8004eae:	425b      	neglt	r3, r3
 8004eb0:	f042 0202 	orrlt.w	r2, r2, #2
 8004eb4:	9307      	strge	r3, [sp, #28]
 8004eb6:	9307      	strlt	r3, [sp, #28]
 8004eb8:	bfb8      	it	lt
 8004eba:	9204      	strlt	r2, [sp, #16]
 8004ebc:	7823      	ldrb	r3, [r4, #0]
 8004ebe:	2b2e      	cmp	r3, #46	; 0x2e
 8004ec0:	d10c      	bne.n	8004edc <_svfiprintf_r+0x130>
 8004ec2:	7863      	ldrb	r3, [r4, #1]
 8004ec4:	2b2a      	cmp	r3, #42	; 0x2a
 8004ec6:	d135      	bne.n	8004f34 <_svfiprintf_r+0x188>
 8004ec8:	9b03      	ldr	r3, [sp, #12]
 8004eca:	1d1a      	adds	r2, r3, #4
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	9203      	str	r2, [sp, #12]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	bfb8      	it	lt
 8004ed4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004ed8:	3402      	adds	r4, #2
 8004eda:	9305      	str	r3, [sp, #20]
 8004edc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004fa8 <_svfiprintf_r+0x1fc>
 8004ee0:	7821      	ldrb	r1, [r4, #0]
 8004ee2:	2203      	movs	r2, #3
 8004ee4:	4650      	mov	r0, sl
 8004ee6:	f7fb f983 	bl	80001f0 <memchr>
 8004eea:	b140      	cbz	r0, 8004efe <_svfiprintf_r+0x152>
 8004eec:	2340      	movs	r3, #64	; 0x40
 8004eee:	eba0 000a 	sub.w	r0, r0, sl
 8004ef2:	fa03 f000 	lsl.w	r0, r3, r0
 8004ef6:	9b04      	ldr	r3, [sp, #16]
 8004ef8:	4303      	orrs	r3, r0
 8004efa:	3401      	adds	r4, #1
 8004efc:	9304      	str	r3, [sp, #16]
 8004efe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f02:	4826      	ldr	r0, [pc, #152]	; (8004f9c <_svfiprintf_r+0x1f0>)
 8004f04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004f08:	2206      	movs	r2, #6
 8004f0a:	f7fb f971 	bl	80001f0 <memchr>
 8004f0e:	2800      	cmp	r0, #0
 8004f10:	d038      	beq.n	8004f84 <_svfiprintf_r+0x1d8>
 8004f12:	4b23      	ldr	r3, [pc, #140]	; (8004fa0 <_svfiprintf_r+0x1f4>)
 8004f14:	bb1b      	cbnz	r3, 8004f5e <_svfiprintf_r+0x1b2>
 8004f16:	9b03      	ldr	r3, [sp, #12]
 8004f18:	3307      	adds	r3, #7
 8004f1a:	f023 0307 	bic.w	r3, r3, #7
 8004f1e:	3308      	adds	r3, #8
 8004f20:	9303      	str	r3, [sp, #12]
 8004f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f24:	4433      	add	r3, r6
 8004f26:	9309      	str	r3, [sp, #36]	; 0x24
 8004f28:	e767      	b.n	8004dfa <_svfiprintf_r+0x4e>
 8004f2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f2e:	460c      	mov	r4, r1
 8004f30:	2001      	movs	r0, #1
 8004f32:	e7a5      	b.n	8004e80 <_svfiprintf_r+0xd4>
 8004f34:	2300      	movs	r3, #0
 8004f36:	3401      	adds	r4, #1
 8004f38:	9305      	str	r3, [sp, #20]
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	f04f 0c0a 	mov.w	ip, #10
 8004f40:	4620      	mov	r0, r4
 8004f42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f46:	3a30      	subs	r2, #48	; 0x30
 8004f48:	2a09      	cmp	r2, #9
 8004f4a:	d903      	bls.n	8004f54 <_svfiprintf_r+0x1a8>
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d0c5      	beq.n	8004edc <_svfiprintf_r+0x130>
 8004f50:	9105      	str	r1, [sp, #20]
 8004f52:	e7c3      	b.n	8004edc <_svfiprintf_r+0x130>
 8004f54:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f58:	4604      	mov	r4, r0
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e7f0      	b.n	8004f40 <_svfiprintf_r+0x194>
 8004f5e:	ab03      	add	r3, sp, #12
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	462a      	mov	r2, r5
 8004f64:	4b0f      	ldr	r3, [pc, #60]	; (8004fa4 <_svfiprintf_r+0x1f8>)
 8004f66:	a904      	add	r1, sp, #16
 8004f68:	4638      	mov	r0, r7
 8004f6a:	f3af 8000 	nop.w
 8004f6e:	1c42      	adds	r2, r0, #1
 8004f70:	4606      	mov	r6, r0
 8004f72:	d1d6      	bne.n	8004f22 <_svfiprintf_r+0x176>
 8004f74:	89ab      	ldrh	r3, [r5, #12]
 8004f76:	065b      	lsls	r3, r3, #25
 8004f78:	f53f af2c 	bmi.w	8004dd4 <_svfiprintf_r+0x28>
 8004f7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f7e:	b01d      	add	sp, #116	; 0x74
 8004f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f84:	ab03      	add	r3, sp, #12
 8004f86:	9300      	str	r3, [sp, #0]
 8004f88:	462a      	mov	r2, r5
 8004f8a:	4b06      	ldr	r3, [pc, #24]	; (8004fa4 <_svfiprintf_r+0x1f8>)
 8004f8c:	a904      	add	r1, sp, #16
 8004f8e:	4638      	mov	r0, r7
 8004f90:	f000 f87a 	bl	8005088 <_printf_i>
 8004f94:	e7eb      	b.n	8004f6e <_svfiprintf_r+0x1c2>
 8004f96:	bf00      	nop
 8004f98:	0800572c 	.word	0x0800572c
 8004f9c:	08005736 	.word	0x08005736
 8004fa0:	00000000 	.word	0x00000000
 8004fa4:	08004cf5 	.word	0x08004cf5
 8004fa8:	08005732 	.word	0x08005732

08004fac <_printf_common>:
 8004fac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fb0:	4616      	mov	r6, r2
 8004fb2:	4699      	mov	r9, r3
 8004fb4:	688a      	ldr	r2, [r1, #8]
 8004fb6:	690b      	ldr	r3, [r1, #16]
 8004fb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	bfb8      	it	lt
 8004fc0:	4613      	movlt	r3, r2
 8004fc2:	6033      	str	r3, [r6, #0]
 8004fc4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004fc8:	4607      	mov	r7, r0
 8004fca:	460c      	mov	r4, r1
 8004fcc:	b10a      	cbz	r2, 8004fd2 <_printf_common+0x26>
 8004fce:	3301      	adds	r3, #1
 8004fd0:	6033      	str	r3, [r6, #0]
 8004fd2:	6823      	ldr	r3, [r4, #0]
 8004fd4:	0699      	lsls	r1, r3, #26
 8004fd6:	bf42      	ittt	mi
 8004fd8:	6833      	ldrmi	r3, [r6, #0]
 8004fda:	3302      	addmi	r3, #2
 8004fdc:	6033      	strmi	r3, [r6, #0]
 8004fde:	6825      	ldr	r5, [r4, #0]
 8004fe0:	f015 0506 	ands.w	r5, r5, #6
 8004fe4:	d106      	bne.n	8004ff4 <_printf_common+0x48>
 8004fe6:	f104 0a19 	add.w	sl, r4, #25
 8004fea:	68e3      	ldr	r3, [r4, #12]
 8004fec:	6832      	ldr	r2, [r6, #0]
 8004fee:	1a9b      	subs	r3, r3, r2
 8004ff0:	42ab      	cmp	r3, r5
 8004ff2:	dc26      	bgt.n	8005042 <_printf_common+0x96>
 8004ff4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ff8:	1e13      	subs	r3, r2, #0
 8004ffa:	6822      	ldr	r2, [r4, #0]
 8004ffc:	bf18      	it	ne
 8004ffe:	2301      	movne	r3, #1
 8005000:	0692      	lsls	r2, r2, #26
 8005002:	d42b      	bmi.n	800505c <_printf_common+0xb0>
 8005004:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005008:	4649      	mov	r1, r9
 800500a:	4638      	mov	r0, r7
 800500c:	47c0      	blx	r8
 800500e:	3001      	adds	r0, #1
 8005010:	d01e      	beq.n	8005050 <_printf_common+0xa4>
 8005012:	6823      	ldr	r3, [r4, #0]
 8005014:	68e5      	ldr	r5, [r4, #12]
 8005016:	6832      	ldr	r2, [r6, #0]
 8005018:	f003 0306 	and.w	r3, r3, #6
 800501c:	2b04      	cmp	r3, #4
 800501e:	bf08      	it	eq
 8005020:	1aad      	subeq	r5, r5, r2
 8005022:	68a3      	ldr	r3, [r4, #8]
 8005024:	6922      	ldr	r2, [r4, #16]
 8005026:	bf0c      	ite	eq
 8005028:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800502c:	2500      	movne	r5, #0
 800502e:	4293      	cmp	r3, r2
 8005030:	bfc4      	itt	gt
 8005032:	1a9b      	subgt	r3, r3, r2
 8005034:	18ed      	addgt	r5, r5, r3
 8005036:	2600      	movs	r6, #0
 8005038:	341a      	adds	r4, #26
 800503a:	42b5      	cmp	r5, r6
 800503c:	d11a      	bne.n	8005074 <_printf_common+0xc8>
 800503e:	2000      	movs	r0, #0
 8005040:	e008      	b.n	8005054 <_printf_common+0xa8>
 8005042:	2301      	movs	r3, #1
 8005044:	4652      	mov	r2, sl
 8005046:	4649      	mov	r1, r9
 8005048:	4638      	mov	r0, r7
 800504a:	47c0      	blx	r8
 800504c:	3001      	adds	r0, #1
 800504e:	d103      	bne.n	8005058 <_printf_common+0xac>
 8005050:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005058:	3501      	adds	r5, #1
 800505a:	e7c6      	b.n	8004fea <_printf_common+0x3e>
 800505c:	18e1      	adds	r1, r4, r3
 800505e:	1c5a      	adds	r2, r3, #1
 8005060:	2030      	movs	r0, #48	; 0x30
 8005062:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005066:	4422      	add	r2, r4
 8005068:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800506c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005070:	3302      	adds	r3, #2
 8005072:	e7c7      	b.n	8005004 <_printf_common+0x58>
 8005074:	2301      	movs	r3, #1
 8005076:	4622      	mov	r2, r4
 8005078:	4649      	mov	r1, r9
 800507a:	4638      	mov	r0, r7
 800507c:	47c0      	blx	r8
 800507e:	3001      	adds	r0, #1
 8005080:	d0e6      	beq.n	8005050 <_printf_common+0xa4>
 8005082:	3601      	adds	r6, #1
 8005084:	e7d9      	b.n	800503a <_printf_common+0x8e>
	...

08005088 <_printf_i>:
 8005088:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800508c:	460c      	mov	r4, r1
 800508e:	4691      	mov	r9, r2
 8005090:	7e27      	ldrb	r7, [r4, #24]
 8005092:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005094:	2f78      	cmp	r7, #120	; 0x78
 8005096:	4680      	mov	r8, r0
 8005098:	469a      	mov	sl, r3
 800509a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800509e:	d807      	bhi.n	80050b0 <_printf_i+0x28>
 80050a0:	2f62      	cmp	r7, #98	; 0x62
 80050a2:	d80a      	bhi.n	80050ba <_printf_i+0x32>
 80050a4:	2f00      	cmp	r7, #0
 80050a6:	f000 80d8 	beq.w	800525a <_printf_i+0x1d2>
 80050aa:	2f58      	cmp	r7, #88	; 0x58
 80050ac:	f000 80a3 	beq.w	80051f6 <_printf_i+0x16e>
 80050b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80050b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80050b8:	e03a      	b.n	8005130 <_printf_i+0xa8>
 80050ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80050be:	2b15      	cmp	r3, #21
 80050c0:	d8f6      	bhi.n	80050b0 <_printf_i+0x28>
 80050c2:	a001      	add	r0, pc, #4	; (adr r0, 80050c8 <_printf_i+0x40>)
 80050c4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80050c8:	08005121 	.word	0x08005121
 80050cc:	08005135 	.word	0x08005135
 80050d0:	080050b1 	.word	0x080050b1
 80050d4:	080050b1 	.word	0x080050b1
 80050d8:	080050b1 	.word	0x080050b1
 80050dc:	080050b1 	.word	0x080050b1
 80050e0:	08005135 	.word	0x08005135
 80050e4:	080050b1 	.word	0x080050b1
 80050e8:	080050b1 	.word	0x080050b1
 80050ec:	080050b1 	.word	0x080050b1
 80050f0:	080050b1 	.word	0x080050b1
 80050f4:	08005241 	.word	0x08005241
 80050f8:	08005165 	.word	0x08005165
 80050fc:	08005223 	.word	0x08005223
 8005100:	080050b1 	.word	0x080050b1
 8005104:	080050b1 	.word	0x080050b1
 8005108:	08005263 	.word	0x08005263
 800510c:	080050b1 	.word	0x080050b1
 8005110:	08005165 	.word	0x08005165
 8005114:	080050b1 	.word	0x080050b1
 8005118:	080050b1 	.word	0x080050b1
 800511c:	0800522b 	.word	0x0800522b
 8005120:	680b      	ldr	r3, [r1, #0]
 8005122:	1d1a      	adds	r2, r3, #4
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	600a      	str	r2, [r1, #0]
 8005128:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800512c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005130:	2301      	movs	r3, #1
 8005132:	e0a3      	b.n	800527c <_printf_i+0x1f4>
 8005134:	6825      	ldr	r5, [r4, #0]
 8005136:	6808      	ldr	r0, [r1, #0]
 8005138:	062e      	lsls	r6, r5, #24
 800513a:	f100 0304 	add.w	r3, r0, #4
 800513e:	d50a      	bpl.n	8005156 <_printf_i+0xce>
 8005140:	6805      	ldr	r5, [r0, #0]
 8005142:	600b      	str	r3, [r1, #0]
 8005144:	2d00      	cmp	r5, #0
 8005146:	da03      	bge.n	8005150 <_printf_i+0xc8>
 8005148:	232d      	movs	r3, #45	; 0x2d
 800514a:	426d      	negs	r5, r5
 800514c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005150:	485e      	ldr	r0, [pc, #376]	; (80052cc <_printf_i+0x244>)
 8005152:	230a      	movs	r3, #10
 8005154:	e019      	b.n	800518a <_printf_i+0x102>
 8005156:	f015 0f40 	tst.w	r5, #64	; 0x40
 800515a:	6805      	ldr	r5, [r0, #0]
 800515c:	600b      	str	r3, [r1, #0]
 800515e:	bf18      	it	ne
 8005160:	b22d      	sxthne	r5, r5
 8005162:	e7ef      	b.n	8005144 <_printf_i+0xbc>
 8005164:	680b      	ldr	r3, [r1, #0]
 8005166:	6825      	ldr	r5, [r4, #0]
 8005168:	1d18      	adds	r0, r3, #4
 800516a:	6008      	str	r0, [r1, #0]
 800516c:	0628      	lsls	r0, r5, #24
 800516e:	d501      	bpl.n	8005174 <_printf_i+0xec>
 8005170:	681d      	ldr	r5, [r3, #0]
 8005172:	e002      	b.n	800517a <_printf_i+0xf2>
 8005174:	0669      	lsls	r1, r5, #25
 8005176:	d5fb      	bpl.n	8005170 <_printf_i+0xe8>
 8005178:	881d      	ldrh	r5, [r3, #0]
 800517a:	4854      	ldr	r0, [pc, #336]	; (80052cc <_printf_i+0x244>)
 800517c:	2f6f      	cmp	r7, #111	; 0x6f
 800517e:	bf0c      	ite	eq
 8005180:	2308      	moveq	r3, #8
 8005182:	230a      	movne	r3, #10
 8005184:	2100      	movs	r1, #0
 8005186:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800518a:	6866      	ldr	r6, [r4, #4]
 800518c:	60a6      	str	r6, [r4, #8]
 800518e:	2e00      	cmp	r6, #0
 8005190:	bfa2      	ittt	ge
 8005192:	6821      	ldrge	r1, [r4, #0]
 8005194:	f021 0104 	bicge.w	r1, r1, #4
 8005198:	6021      	strge	r1, [r4, #0]
 800519a:	b90d      	cbnz	r5, 80051a0 <_printf_i+0x118>
 800519c:	2e00      	cmp	r6, #0
 800519e:	d04d      	beq.n	800523c <_printf_i+0x1b4>
 80051a0:	4616      	mov	r6, r2
 80051a2:	fbb5 f1f3 	udiv	r1, r5, r3
 80051a6:	fb03 5711 	mls	r7, r3, r1, r5
 80051aa:	5dc7      	ldrb	r7, [r0, r7]
 80051ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80051b0:	462f      	mov	r7, r5
 80051b2:	42bb      	cmp	r3, r7
 80051b4:	460d      	mov	r5, r1
 80051b6:	d9f4      	bls.n	80051a2 <_printf_i+0x11a>
 80051b8:	2b08      	cmp	r3, #8
 80051ba:	d10b      	bne.n	80051d4 <_printf_i+0x14c>
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	07df      	lsls	r7, r3, #31
 80051c0:	d508      	bpl.n	80051d4 <_printf_i+0x14c>
 80051c2:	6923      	ldr	r3, [r4, #16]
 80051c4:	6861      	ldr	r1, [r4, #4]
 80051c6:	4299      	cmp	r1, r3
 80051c8:	bfde      	ittt	le
 80051ca:	2330      	movle	r3, #48	; 0x30
 80051cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80051d0:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80051d4:	1b92      	subs	r2, r2, r6
 80051d6:	6122      	str	r2, [r4, #16]
 80051d8:	f8cd a000 	str.w	sl, [sp]
 80051dc:	464b      	mov	r3, r9
 80051de:	aa03      	add	r2, sp, #12
 80051e0:	4621      	mov	r1, r4
 80051e2:	4640      	mov	r0, r8
 80051e4:	f7ff fee2 	bl	8004fac <_printf_common>
 80051e8:	3001      	adds	r0, #1
 80051ea:	d14c      	bne.n	8005286 <_printf_i+0x1fe>
 80051ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80051f0:	b004      	add	sp, #16
 80051f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051f6:	4835      	ldr	r0, [pc, #212]	; (80052cc <_printf_i+0x244>)
 80051f8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80051fc:	6823      	ldr	r3, [r4, #0]
 80051fe:	680e      	ldr	r6, [r1, #0]
 8005200:	061f      	lsls	r7, r3, #24
 8005202:	f856 5b04 	ldr.w	r5, [r6], #4
 8005206:	600e      	str	r6, [r1, #0]
 8005208:	d514      	bpl.n	8005234 <_printf_i+0x1ac>
 800520a:	07d9      	lsls	r1, r3, #31
 800520c:	bf44      	itt	mi
 800520e:	f043 0320 	orrmi.w	r3, r3, #32
 8005212:	6023      	strmi	r3, [r4, #0]
 8005214:	b91d      	cbnz	r5, 800521e <_printf_i+0x196>
 8005216:	6823      	ldr	r3, [r4, #0]
 8005218:	f023 0320 	bic.w	r3, r3, #32
 800521c:	6023      	str	r3, [r4, #0]
 800521e:	2310      	movs	r3, #16
 8005220:	e7b0      	b.n	8005184 <_printf_i+0xfc>
 8005222:	6823      	ldr	r3, [r4, #0]
 8005224:	f043 0320 	orr.w	r3, r3, #32
 8005228:	6023      	str	r3, [r4, #0]
 800522a:	2378      	movs	r3, #120	; 0x78
 800522c:	4828      	ldr	r0, [pc, #160]	; (80052d0 <_printf_i+0x248>)
 800522e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005232:	e7e3      	b.n	80051fc <_printf_i+0x174>
 8005234:	065e      	lsls	r6, r3, #25
 8005236:	bf48      	it	mi
 8005238:	b2ad      	uxthmi	r5, r5
 800523a:	e7e6      	b.n	800520a <_printf_i+0x182>
 800523c:	4616      	mov	r6, r2
 800523e:	e7bb      	b.n	80051b8 <_printf_i+0x130>
 8005240:	680b      	ldr	r3, [r1, #0]
 8005242:	6826      	ldr	r6, [r4, #0]
 8005244:	6960      	ldr	r0, [r4, #20]
 8005246:	1d1d      	adds	r5, r3, #4
 8005248:	600d      	str	r5, [r1, #0]
 800524a:	0635      	lsls	r5, r6, #24
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	d501      	bpl.n	8005254 <_printf_i+0x1cc>
 8005250:	6018      	str	r0, [r3, #0]
 8005252:	e002      	b.n	800525a <_printf_i+0x1d2>
 8005254:	0671      	lsls	r1, r6, #25
 8005256:	d5fb      	bpl.n	8005250 <_printf_i+0x1c8>
 8005258:	8018      	strh	r0, [r3, #0]
 800525a:	2300      	movs	r3, #0
 800525c:	6123      	str	r3, [r4, #16]
 800525e:	4616      	mov	r6, r2
 8005260:	e7ba      	b.n	80051d8 <_printf_i+0x150>
 8005262:	680b      	ldr	r3, [r1, #0]
 8005264:	1d1a      	adds	r2, r3, #4
 8005266:	600a      	str	r2, [r1, #0]
 8005268:	681e      	ldr	r6, [r3, #0]
 800526a:	6862      	ldr	r2, [r4, #4]
 800526c:	2100      	movs	r1, #0
 800526e:	4630      	mov	r0, r6
 8005270:	f7fa ffbe 	bl	80001f0 <memchr>
 8005274:	b108      	cbz	r0, 800527a <_printf_i+0x1f2>
 8005276:	1b80      	subs	r0, r0, r6
 8005278:	6060      	str	r0, [r4, #4]
 800527a:	6863      	ldr	r3, [r4, #4]
 800527c:	6123      	str	r3, [r4, #16]
 800527e:	2300      	movs	r3, #0
 8005280:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005284:	e7a8      	b.n	80051d8 <_printf_i+0x150>
 8005286:	6923      	ldr	r3, [r4, #16]
 8005288:	4632      	mov	r2, r6
 800528a:	4649      	mov	r1, r9
 800528c:	4640      	mov	r0, r8
 800528e:	47d0      	blx	sl
 8005290:	3001      	adds	r0, #1
 8005292:	d0ab      	beq.n	80051ec <_printf_i+0x164>
 8005294:	6823      	ldr	r3, [r4, #0]
 8005296:	079b      	lsls	r3, r3, #30
 8005298:	d413      	bmi.n	80052c2 <_printf_i+0x23a>
 800529a:	68e0      	ldr	r0, [r4, #12]
 800529c:	9b03      	ldr	r3, [sp, #12]
 800529e:	4298      	cmp	r0, r3
 80052a0:	bfb8      	it	lt
 80052a2:	4618      	movlt	r0, r3
 80052a4:	e7a4      	b.n	80051f0 <_printf_i+0x168>
 80052a6:	2301      	movs	r3, #1
 80052a8:	4632      	mov	r2, r6
 80052aa:	4649      	mov	r1, r9
 80052ac:	4640      	mov	r0, r8
 80052ae:	47d0      	blx	sl
 80052b0:	3001      	adds	r0, #1
 80052b2:	d09b      	beq.n	80051ec <_printf_i+0x164>
 80052b4:	3501      	adds	r5, #1
 80052b6:	68e3      	ldr	r3, [r4, #12]
 80052b8:	9903      	ldr	r1, [sp, #12]
 80052ba:	1a5b      	subs	r3, r3, r1
 80052bc:	42ab      	cmp	r3, r5
 80052be:	dcf2      	bgt.n	80052a6 <_printf_i+0x21e>
 80052c0:	e7eb      	b.n	800529a <_printf_i+0x212>
 80052c2:	2500      	movs	r5, #0
 80052c4:	f104 0619 	add.w	r6, r4, #25
 80052c8:	e7f5      	b.n	80052b6 <_printf_i+0x22e>
 80052ca:	bf00      	nop
 80052cc:	0800573d 	.word	0x0800573d
 80052d0:	0800574e 	.word	0x0800574e

080052d4 <memmove>:
 80052d4:	4288      	cmp	r0, r1
 80052d6:	b510      	push	{r4, lr}
 80052d8:	eb01 0402 	add.w	r4, r1, r2
 80052dc:	d902      	bls.n	80052e4 <memmove+0x10>
 80052de:	4284      	cmp	r4, r0
 80052e0:	4623      	mov	r3, r4
 80052e2:	d807      	bhi.n	80052f4 <memmove+0x20>
 80052e4:	1e43      	subs	r3, r0, #1
 80052e6:	42a1      	cmp	r1, r4
 80052e8:	d008      	beq.n	80052fc <memmove+0x28>
 80052ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80052f2:	e7f8      	b.n	80052e6 <memmove+0x12>
 80052f4:	4402      	add	r2, r0
 80052f6:	4601      	mov	r1, r0
 80052f8:	428a      	cmp	r2, r1
 80052fa:	d100      	bne.n	80052fe <memmove+0x2a>
 80052fc:	bd10      	pop	{r4, pc}
 80052fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005302:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005306:	e7f7      	b.n	80052f8 <memmove+0x24>

08005308 <_free_r>:
 8005308:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800530a:	2900      	cmp	r1, #0
 800530c:	d048      	beq.n	80053a0 <_free_r+0x98>
 800530e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005312:	9001      	str	r0, [sp, #4]
 8005314:	2b00      	cmp	r3, #0
 8005316:	f1a1 0404 	sub.w	r4, r1, #4
 800531a:	bfb8      	it	lt
 800531c:	18e4      	addlt	r4, r4, r3
 800531e:	f000 f8d3 	bl	80054c8 <__malloc_lock>
 8005322:	4a20      	ldr	r2, [pc, #128]	; (80053a4 <_free_r+0x9c>)
 8005324:	9801      	ldr	r0, [sp, #4]
 8005326:	6813      	ldr	r3, [r2, #0]
 8005328:	4615      	mov	r5, r2
 800532a:	b933      	cbnz	r3, 800533a <_free_r+0x32>
 800532c:	6063      	str	r3, [r4, #4]
 800532e:	6014      	str	r4, [r2, #0]
 8005330:	b003      	add	sp, #12
 8005332:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005336:	f000 b8cd 	b.w	80054d4 <__malloc_unlock>
 800533a:	42a3      	cmp	r3, r4
 800533c:	d90b      	bls.n	8005356 <_free_r+0x4e>
 800533e:	6821      	ldr	r1, [r4, #0]
 8005340:	1862      	adds	r2, r4, r1
 8005342:	4293      	cmp	r3, r2
 8005344:	bf04      	itt	eq
 8005346:	681a      	ldreq	r2, [r3, #0]
 8005348:	685b      	ldreq	r3, [r3, #4]
 800534a:	6063      	str	r3, [r4, #4]
 800534c:	bf04      	itt	eq
 800534e:	1852      	addeq	r2, r2, r1
 8005350:	6022      	streq	r2, [r4, #0]
 8005352:	602c      	str	r4, [r5, #0]
 8005354:	e7ec      	b.n	8005330 <_free_r+0x28>
 8005356:	461a      	mov	r2, r3
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	b10b      	cbz	r3, 8005360 <_free_r+0x58>
 800535c:	42a3      	cmp	r3, r4
 800535e:	d9fa      	bls.n	8005356 <_free_r+0x4e>
 8005360:	6811      	ldr	r1, [r2, #0]
 8005362:	1855      	adds	r5, r2, r1
 8005364:	42a5      	cmp	r5, r4
 8005366:	d10b      	bne.n	8005380 <_free_r+0x78>
 8005368:	6824      	ldr	r4, [r4, #0]
 800536a:	4421      	add	r1, r4
 800536c:	1854      	adds	r4, r2, r1
 800536e:	42a3      	cmp	r3, r4
 8005370:	6011      	str	r1, [r2, #0]
 8005372:	d1dd      	bne.n	8005330 <_free_r+0x28>
 8005374:	681c      	ldr	r4, [r3, #0]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	6053      	str	r3, [r2, #4]
 800537a:	4421      	add	r1, r4
 800537c:	6011      	str	r1, [r2, #0]
 800537e:	e7d7      	b.n	8005330 <_free_r+0x28>
 8005380:	d902      	bls.n	8005388 <_free_r+0x80>
 8005382:	230c      	movs	r3, #12
 8005384:	6003      	str	r3, [r0, #0]
 8005386:	e7d3      	b.n	8005330 <_free_r+0x28>
 8005388:	6825      	ldr	r5, [r4, #0]
 800538a:	1961      	adds	r1, r4, r5
 800538c:	428b      	cmp	r3, r1
 800538e:	bf04      	itt	eq
 8005390:	6819      	ldreq	r1, [r3, #0]
 8005392:	685b      	ldreq	r3, [r3, #4]
 8005394:	6063      	str	r3, [r4, #4]
 8005396:	bf04      	itt	eq
 8005398:	1949      	addeq	r1, r1, r5
 800539a:	6021      	streq	r1, [r4, #0]
 800539c:	6054      	str	r4, [r2, #4]
 800539e:	e7c7      	b.n	8005330 <_free_r+0x28>
 80053a0:	b003      	add	sp, #12
 80053a2:	bd30      	pop	{r4, r5, pc}
 80053a4:	20000098 	.word	0x20000098

080053a8 <_malloc_r>:
 80053a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053aa:	1ccd      	adds	r5, r1, #3
 80053ac:	f025 0503 	bic.w	r5, r5, #3
 80053b0:	3508      	adds	r5, #8
 80053b2:	2d0c      	cmp	r5, #12
 80053b4:	bf38      	it	cc
 80053b6:	250c      	movcc	r5, #12
 80053b8:	2d00      	cmp	r5, #0
 80053ba:	4606      	mov	r6, r0
 80053bc:	db01      	blt.n	80053c2 <_malloc_r+0x1a>
 80053be:	42a9      	cmp	r1, r5
 80053c0:	d903      	bls.n	80053ca <_malloc_r+0x22>
 80053c2:	230c      	movs	r3, #12
 80053c4:	6033      	str	r3, [r6, #0]
 80053c6:	2000      	movs	r0, #0
 80053c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053ca:	f000 f87d 	bl	80054c8 <__malloc_lock>
 80053ce:	4921      	ldr	r1, [pc, #132]	; (8005454 <_malloc_r+0xac>)
 80053d0:	680a      	ldr	r2, [r1, #0]
 80053d2:	4614      	mov	r4, r2
 80053d4:	b99c      	cbnz	r4, 80053fe <_malloc_r+0x56>
 80053d6:	4f20      	ldr	r7, [pc, #128]	; (8005458 <_malloc_r+0xb0>)
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	b923      	cbnz	r3, 80053e6 <_malloc_r+0x3e>
 80053dc:	4621      	mov	r1, r4
 80053de:	4630      	mov	r0, r6
 80053e0:	f000 f862 	bl	80054a8 <_sbrk_r>
 80053e4:	6038      	str	r0, [r7, #0]
 80053e6:	4629      	mov	r1, r5
 80053e8:	4630      	mov	r0, r6
 80053ea:	f000 f85d 	bl	80054a8 <_sbrk_r>
 80053ee:	1c43      	adds	r3, r0, #1
 80053f0:	d123      	bne.n	800543a <_malloc_r+0x92>
 80053f2:	230c      	movs	r3, #12
 80053f4:	6033      	str	r3, [r6, #0]
 80053f6:	4630      	mov	r0, r6
 80053f8:	f000 f86c 	bl	80054d4 <__malloc_unlock>
 80053fc:	e7e3      	b.n	80053c6 <_malloc_r+0x1e>
 80053fe:	6823      	ldr	r3, [r4, #0]
 8005400:	1b5b      	subs	r3, r3, r5
 8005402:	d417      	bmi.n	8005434 <_malloc_r+0x8c>
 8005404:	2b0b      	cmp	r3, #11
 8005406:	d903      	bls.n	8005410 <_malloc_r+0x68>
 8005408:	6023      	str	r3, [r4, #0]
 800540a:	441c      	add	r4, r3
 800540c:	6025      	str	r5, [r4, #0]
 800540e:	e004      	b.n	800541a <_malloc_r+0x72>
 8005410:	6863      	ldr	r3, [r4, #4]
 8005412:	42a2      	cmp	r2, r4
 8005414:	bf0c      	ite	eq
 8005416:	600b      	streq	r3, [r1, #0]
 8005418:	6053      	strne	r3, [r2, #4]
 800541a:	4630      	mov	r0, r6
 800541c:	f000 f85a 	bl	80054d4 <__malloc_unlock>
 8005420:	f104 000b 	add.w	r0, r4, #11
 8005424:	1d23      	adds	r3, r4, #4
 8005426:	f020 0007 	bic.w	r0, r0, #7
 800542a:	1ac2      	subs	r2, r0, r3
 800542c:	d0cc      	beq.n	80053c8 <_malloc_r+0x20>
 800542e:	1a1b      	subs	r3, r3, r0
 8005430:	50a3      	str	r3, [r4, r2]
 8005432:	e7c9      	b.n	80053c8 <_malloc_r+0x20>
 8005434:	4622      	mov	r2, r4
 8005436:	6864      	ldr	r4, [r4, #4]
 8005438:	e7cc      	b.n	80053d4 <_malloc_r+0x2c>
 800543a:	1cc4      	adds	r4, r0, #3
 800543c:	f024 0403 	bic.w	r4, r4, #3
 8005440:	42a0      	cmp	r0, r4
 8005442:	d0e3      	beq.n	800540c <_malloc_r+0x64>
 8005444:	1a21      	subs	r1, r4, r0
 8005446:	4630      	mov	r0, r6
 8005448:	f000 f82e 	bl	80054a8 <_sbrk_r>
 800544c:	3001      	adds	r0, #1
 800544e:	d1dd      	bne.n	800540c <_malloc_r+0x64>
 8005450:	e7cf      	b.n	80053f2 <_malloc_r+0x4a>
 8005452:	bf00      	nop
 8005454:	20000098 	.word	0x20000098
 8005458:	2000009c 	.word	0x2000009c

0800545c <_realloc_r>:
 800545c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800545e:	4607      	mov	r7, r0
 8005460:	4614      	mov	r4, r2
 8005462:	460e      	mov	r6, r1
 8005464:	b921      	cbnz	r1, 8005470 <_realloc_r+0x14>
 8005466:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800546a:	4611      	mov	r1, r2
 800546c:	f7ff bf9c 	b.w	80053a8 <_malloc_r>
 8005470:	b922      	cbnz	r2, 800547c <_realloc_r+0x20>
 8005472:	f7ff ff49 	bl	8005308 <_free_r>
 8005476:	4625      	mov	r5, r4
 8005478:	4628      	mov	r0, r5
 800547a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800547c:	f000 f830 	bl	80054e0 <_malloc_usable_size_r>
 8005480:	42a0      	cmp	r0, r4
 8005482:	d20f      	bcs.n	80054a4 <_realloc_r+0x48>
 8005484:	4621      	mov	r1, r4
 8005486:	4638      	mov	r0, r7
 8005488:	f7ff ff8e 	bl	80053a8 <_malloc_r>
 800548c:	4605      	mov	r5, r0
 800548e:	2800      	cmp	r0, #0
 8005490:	d0f2      	beq.n	8005478 <_realloc_r+0x1c>
 8005492:	4631      	mov	r1, r6
 8005494:	4622      	mov	r2, r4
 8005496:	f7ff fbf7 	bl	8004c88 <memcpy>
 800549a:	4631      	mov	r1, r6
 800549c:	4638      	mov	r0, r7
 800549e:	f7ff ff33 	bl	8005308 <_free_r>
 80054a2:	e7e9      	b.n	8005478 <_realloc_r+0x1c>
 80054a4:	4635      	mov	r5, r6
 80054a6:	e7e7      	b.n	8005478 <_realloc_r+0x1c>

080054a8 <_sbrk_r>:
 80054a8:	b538      	push	{r3, r4, r5, lr}
 80054aa:	4d06      	ldr	r5, [pc, #24]	; (80054c4 <_sbrk_r+0x1c>)
 80054ac:	2300      	movs	r3, #0
 80054ae:	4604      	mov	r4, r0
 80054b0:	4608      	mov	r0, r1
 80054b2:	602b      	str	r3, [r5, #0]
 80054b4:	f7fc ffc2 	bl	800243c <_sbrk>
 80054b8:	1c43      	adds	r3, r0, #1
 80054ba:	d102      	bne.n	80054c2 <_sbrk_r+0x1a>
 80054bc:	682b      	ldr	r3, [r5, #0]
 80054be:	b103      	cbz	r3, 80054c2 <_sbrk_r+0x1a>
 80054c0:	6023      	str	r3, [r4, #0]
 80054c2:	bd38      	pop	{r3, r4, r5, pc}
 80054c4:	20000138 	.word	0x20000138

080054c8 <__malloc_lock>:
 80054c8:	4801      	ldr	r0, [pc, #4]	; (80054d0 <__malloc_lock+0x8>)
 80054ca:	f000 b811 	b.w	80054f0 <__retarget_lock_acquire_recursive>
 80054ce:	bf00      	nop
 80054d0:	20000140 	.word	0x20000140

080054d4 <__malloc_unlock>:
 80054d4:	4801      	ldr	r0, [pc, #4]	; (80054dc <__malloc_unlock+0x8>)
 80054d6:	f000 b80c 	b.w	80054f2 <__retarget_lock_release_recursive>
 80054da:	bf00      	nop
 80054dc:	20000140 	.word	0x20000140

080054e0 <_malloc_usable_size_r>:
 80054e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054e4:	1f18      	subs	r0, r3, #4
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	bfbc      	itt	lt
 80054ea:	580b      	ldrlt	r3, [r1, r0]
 80054ec:	18c0      	addlt	r0, r0, r3
 80054ee:	4770      	bx	lr

080054f0 <__retarget_lock_acquire_recursive>:
 80054f0:	4770      	bx	lr

080054f2 <__retarget_lock_release_recursive>:
 80054f2:	4770      	bx	lr

080054f4 <_init>:
 80054f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054f6:	bf00      	nop
 80054f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054fa:	bc08      	pop	{r3}
 80054fc:	469e      	mov	lr, r3
 80054fe:	4770      	bx	lr

08005500 <_fini>:
 8005500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005502:	bf00      	nop
 8005504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005506:	bc08      	pop	{r3}
 8005508:	469e      	mov	lr, r3
 800550a:	4770      	bx	lr
