$date
	Tue Sep 19 17:13:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_4b_test $end
$var reg 1 ! clk $end
$upscope $end
$scope module shift_4b_test $end
$var reg 4 " x [3:0] $end
$upscope $end
$scope module shift_4b_test $end
$var reg 4 # y [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 #
b1000 "
0!
$end
#5
1!
#10
0!
b10 #
b100 "
#15
1!
#20
0!
b100 #
b10 "
#25
1!
#30
0!
b1000 #
b1 "
#35
1!
#40
0!
