$date
	Fri Oct 05 18:04:18 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_you $end
$var wire 1 ! y $end
$var reg 1 " a0 $end
$var reg 1 # a1 $end
$var reg 1 $ s $end
$scope module t1 $end
$var wire 1 " a0 $end
$var wire 1 # a1 $end
$var wire 1 $ s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1!
1"
#2
0!
0"
1#
#3
1!
1"
#4
0!
0"
0#
1$
#5
1"
#6
1!
0"
1#
#7
1"
#8
0!
0"
0#
0$
#9
