#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Dec 28 09:04:04 2018
# Process ID: 11240
# Log file: D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/vivado.log
# Journal file: D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/regWriteData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regWriteData
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/regWriteAddress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regWriteAddress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/nextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/nextCondition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nextCondition
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/Jext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/insROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/Dtrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dtrigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/dataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/ALU_dataB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_dataB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/ALU_dataA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_dataA
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/ALU_dataA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 9b26b6c5eecf4539953024e596e17a77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.srcs/sources_1/new/ALU_dataA.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.insROM
Compiling module xil_defaultlib.Dtrigger
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.nextCondition
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.Jext
Compiling module xil_defaultlib.regWriteAddress
Compiling module xil_defaultlib.regWriteData
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ALU_dataA
Compiling module xil_defaultlib.ALU_dataB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataRAM
Compiling module xil_defaultlib.nextPC
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3957393825 -regid "210766071_0_0_148" -xml D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.sim/sim_1/behav/xsim.dir..."
    (file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 28 09:04:49 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 743.430 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_sim/CPU_sim.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROE
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 766.027 ; gain = 22.598
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 789.242 ; gain = 5.262
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 28 09:08:14 2018...
