<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/bf_time_pcm_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/bf_time_pcm_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/bf_time_pcm_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/bf_time_pcm_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="master_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="master_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="master_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="master_master_limiter" />
 <file
   path="simulation/submodules/bf_time_pcm_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/bf_time_pcm_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="mic_if_avalon_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="mic_if_avalon_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="master_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="mic_if_avalon_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="master_master_translator" />
 <file
   path="simulation/submodules/bf_time_pcm_master_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="simulation/submodules/bf_time_pcm_master_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo" />
 <file
   path="simulation/submodules/bf_time_pcm_master_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/bf_time_pcm_avalon_st_jtag_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/bf_time_pcm_avalon_st_jtag_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="simulation/submodules/jtag_uart_sender.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_sender" />
 <file
   path="simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/bf_time_pcm_audio_subsys_i2c_sda.v"
   type="VERILOG"
   library="i2c_sda" />
 <file
   path="simulation/submodules/bf_time_pcm_audio_subsys_i2c_scl.v"
   type="VERILOG"
   library="i2c_scl" />
 <file
   path="simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v"
   type="VERILOG"
   library="mm_bridge" />
 <file
   path="simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="mm_bridge" />
 <file
   path="simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="mm_bridge" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="mm_bridge" />
 <file
   path="simulation/submodules/AUDIO_IF.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/AUDIO_ADC.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/AUDIO_DAC.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/audio_fifo.qip"
   type="OTHER"
   library="audio" />
 <file
   path="simulation/submodules/audio_fifo.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/audio_external.v"
   type="VERILOG"
   library="audio" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/bf_time_pcm_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/bf_time_pcm_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/bf_time_pcm_sw.v"
   type="VERILOG"
   library="sw" />
 <file path="simulation/submodules/SEG7_IF.v" type="VERILOG" library="seg7" />
 <file
   path="simulation/submodules/pwm_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="pwm_ctrl" />
 <file
   path="simulation/submodules/delay_chain.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="simulation/submodules/mic_channel.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="simulation/submodules/mic_cic.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="simulation/submodules/mic_clk_gen.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="simulation/submodules/mic_hiu.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="simulation/submodules/mic_if.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="simulation/submodules/mic_inp_if.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="simulation/submodules/mic_sum.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="simulation/submodules/mic_pcm_to_av_st.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="simulation/submodules/mic_round_sat.sv"
   type="SYSTEM_VERILOG"
   library="mic_if" />
 <file
   path="simulation/submodules/bf_time_pcm_master.v"
   type="VERILOG"
   library="master" />
 <file
   path="simulation/submodules/bf_time_pcm_led.v"
   type="VERILOG"
   library="led" />
 <file
   path="simulation/submodules/bf_time_pcm_key.v"
   type="VERILOG"
   library="key" />
 <file
   path="simulation/submodules/bf_time_pcm_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="simulation/submodules/bf_time_pcm_data_format_adapter_0_state_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="simulation/submodules/bf_time_pcm_data_format_adapter_0_data_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="simulation/submodules/bf_time_pcm_avalon_st_jtag.v"
   type="VERILOG"
   library="avalon_st_jtag" />
 <file
   path="simulation/submodules/bf_time_pcm_audio_subsys.v"
   type="VERILOG"
   library="audio_subsys" />
 <file path="simulation/bf_time_pcm.v" type="VERILOG" />
 <topLevel name="bf_time_pcm" />
 <deviceFamily name="cyclonev" />
</simPackage>
