{/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time48/hex_7seg_decoder.v} {1 {vlog -work work -stats=none {/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time48/hex_7seg_decoder.v}
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module hex_7seg_decoder
-- Compiling module tb_hex_7seg_decoder

Top level modules:
	tb_hex_7seg_decoder

} {} {}}
