/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [25:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~((in_data[131] | celloutsig_1_1z[2]) & in_data[153]);
  assign celloutsig_1_12z = ~((in_data[186] | celloutsig_1_4z[5]) & in_data[153]);
  assign celloutsig_1_1z = { in_data[100:97], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } + in_data[147:141];
  assign celloutsig_1_19z = { celloutsig_1_10z[5:3], celloutsig_1_10z[6:1], 1'h0, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z } + { in_data[173:169], celloutsig_1_12z, celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_4z };
  reg [5:0] _05_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 6'h00;
    else _05_ <= celloutsig_0_0z[12:7];
  assign out_data[5:0] = _05_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_1_1z[1:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_3z = { in_data[138:134], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } < { in_data[156:151], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[158:153], celloutsig_1_3z } != in_data[142:136];
  assign celloutsig_1_15z = - { celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[146:141], celloutsig_1_4z } !== { celloutsig_1_1z[5:0], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[61:48] | in_data[87:74];
  assign celloutsig_1_4z = { in_data[130:125], celloutsig_1_2z } | { celloutsig_1_1z[6:2], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_3z = & in_data[79:74];
  assign celloutsig_1_0z = ^ in_data[107:99];
  assign celloutsig_1_2z = ^ in_data[138:135];
  assign celloutsig_1_14z = ^ { in_data[169], celloutsig_1_12z, _00_, celloutsig_1_10z[6:1], 1'h0 };
  assign celloutsig_1_18z = ^ { celloutsig_1_4z[6], celloutsig_1_15z };
  assign celloutsig_1_10z[6:1] = celloutsig_1_4z[6:1] ^ { celloutsig_1_1z[6:2], celloutsig_1_8z };
  assign celloutsig_1_10z[0] = 1'h0;
  assign { out_data[128], out_data[121:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z };
endmodule
