INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workplace/vivado file/Mario/Mario.sim/sim_1/synth/func/xsim/toptop_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_area
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workplace/vivado file/Mario/Mario.srcs/sim_1/new/first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptop
