{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463404469233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463404469235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 10:14:29 2016 " "Processing started: Mon May 16 10:14:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463404469235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404469235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio4 -c prueba_generic " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio4 -c prueba_generic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404469235 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1463404469660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_1-flujo " "Found design unit 1: MUX_4_1-flujo" {  } { { "MUX_4_1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/MUX_4_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483749 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/MUX_4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT_7SEG-interna " "Found design unit 1: CONT_7SEG-interna" {  } { { "CONT_7SEG.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT_7SEG.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483750 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT_7SEG " "Found entity 1: CONT_7SEG" {  } { { "CONT_7SEG.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT_7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df_hz_pll_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df_hz_pll_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF_HZ_PLL_TB-test " "Found design unit 1: DF_HZ_PLL_TB-test" {  } { { "DF_HZ_PLL_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483754 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF_HZ_PLL_TB " "Found entity 1: DF_HZ_PLL_TB" {  } { { "DF_HZ_PLL_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df_hz_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df_hz_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF_HZ_PLL-beh " "Found design unit 1: DF_HZ_PLL-beh" {  } { { "DF_HZ_PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483755 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF_HZ_PLL " "Found entity 1: DF_HZ_PLL" {  } { { "DF_HZ_PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_PLL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df_hz_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df_hz_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF_HZ_TB-test " "Found design unit 1: DF_HZ_TB-test" {  } { { "DF_HZ_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483757 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF_HZ_TB " "Found entity 1: DF_HZ_TB" {  } { { "DF_HZ_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df_hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df_hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF_HZ-beh " "Found design unit 1: DF_HZ-beh" {  } { { "DF_HZ.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483758 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF_HZ " "Found entity 1: DF_HZ" {  } { { "DF_HZ.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DF_HZ.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_HEX_7SEG-DECOD " "Found design unit 1: DEC_HEX_7SEG-DECOD" {  } { { "DEC_HEX_7SEG.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DEC_HEX_7SEG.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483759 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC_HEX_7SEG " "Found entity 1: DEC_HEX_7SEG" {  } { { "DEC_HEX_7SEG.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/DEC_HEX_7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4_updown_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4_updown_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT4_UPDOWN_TB-tb " "Found design unit 1: CONT4_UPDOWN_TB-tb" {  } { { "CONT4_UPDOWN_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT4_UPDOWN_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483761 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT4_UPDOWN_TB " "Found entity 1: CONT4_UPDOWN_TB" {  } { { "CONT4_UPDOWN_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT4_UPDOWN_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D-flow " "Found design unit 1: FF_D-flow" {  } { { "FF_D.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/FF_D.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483762 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D " "Found entity 1: FF_D" {  } { { "FF_D.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/FF_D.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_4-shift " "Found design unit 1: LFSR_4-shift" {  } { { "LFSR_4.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/LFSR_4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483763 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_4 " "Found entity 1: LFSR_4" {  } { { "LFSR_4.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/LFSR_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_4_TB-test " "Found design unit 1: LFSR_4_TB-test" {  } { { "LFSR_4_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/LFSR_4_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483764 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_4_TB " "Found entity 1: LFSR_4_TB" {  } { { "LFSR_4_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/LFSR_4_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4_updown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4_updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT4_UPDOWN-beh " "Found design unit 1: CONT4_UPDOWN-beh" {  } { { "CONT4_UPDOWN.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT4_UPDOWN.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483766 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT4_UPDOWN " "Found entity 1: CONT4_UPDOWN" {  } { { "CONT4_UPDOWN.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT4_UPDOWN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/PLL/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483770 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/PLL/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_TB-test " "Found design unit 1: PLL_TB-test" {  } { { "PLL_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/PLL_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483771 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_TB " "Found entity 1: PLL_TB" {  } { { "PLL_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/PLL_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont7v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont7v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT7V2-beh " "Found design unit 1: CONT7V2-beh" {  } { { "CONT7V2.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT7V2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483773 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT7V2 " "Found entity 1: CONT7V2" {  } { { "CONT7V2.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT7V2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont7v2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont7v2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT7V2_TB-test " "Found design unit 1: CONT7V2_TB-test" {  } { { "CONT7V2_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT7V2_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483774 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT7V2_TB " "Found entity 1: CONT7V2_TB" {  } { { "CONT7V2_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT7V2_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463404483774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404483774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONT7V2 " "Elaborating entity \"CONT7V2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463404483824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT_7SEG CONT_7SEG:s7SEG1 " "Elaborating entity \"CONT_7SEG\" for hierarchy \"CONT_7SEG:s7SEG1\"" {  } { { "CONT7V2.vhd" "s7SEG1" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT7V2.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463404483843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_1 CONT_7SEG:s7SEG1\|MUX_4_1:\\CONT_7SEG:3:MUX " "Elaborating entity \"MUX_4_1\" for hierarchy \"CONT_7SEG:s7SEG1\|MUX_4_1:\\CONT_7SEG:3:MUX\"" {  } { { "CONT_7SEG.vhd" "\\CONT_7SEG:3:MUX" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT_7SEG.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463404483866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_HEX_7SEG CONT_7SEG:s7SEG1\|DEC_HEX_7SEG:DEC " "Elaborating entity \"DEC_HEX_7SEG\" for hierarchy \"CONT_7SEG:s7SEG1\|DEC_HEX_7SEG:DEC\"" {  } { { "CONT_7SEG.vhd" "DEC" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT_7SEG.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463404483950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_4 LFSR_4:LFSR1 " "Elaborating entity \"LFSR_4\" for hierarchy \"LFSR_4:LFSR1\"" {  } { { "CONT7V2.vhd" "LFSR1" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT7V2.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463404483950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D LFSR_4:LFSR1\|FF_D:\\LFSR:3:i32:bit32 " "Elaborating entity \"FF_D\" for hierarchy \"LFSR_4:LFSR1\|FF_D:\\LFSR:3:i32:bit32\"" {  } { { "LFSR_4.vhd" "\\LFSR:3:i32:bit32" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/LFSR_4.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463404484003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT4_UPDOWN CONT4_UPDOWN:CONT1 " "Elaborating entity \"CONT4_UPDOWN\" for hierarchy \"CONT4_UPDOWN:CONT1\"" {  } { { "CONT7V2.vhd" "CONT1" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT7V2.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463404484043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DF_HZ DF_HZ:DF1 " "Elaborating entity \"DF_HZ\" for hierarchy \"DF_HZ:DF1\"" {  } { { "CONT7V2.vhd" "DF1" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/CONT7V2.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463404484053 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FF_D.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio4/FF_D.vhd" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1463404484751 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1463404484751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1463404484907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1463404485564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463404485564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1463404485682 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1463404485682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1463404485682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1463404485682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463404485735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 10:14:45 2016 " "Processing ended: Mon May 16 10:14:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463404485735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463404485735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463404485735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463404485735 ""}
