

module OR_gate_tb;

    reg A;
    reg B;
    wire Y;

    // Instantiate the OR gate
    or_gate uut (
        .A(A),
        .B(B),
        .Y(Y)
    );

    initial begin
        // Test all possible combinations
        A = 0; B = 0;
        #10;

        A = 0; B = 1;
        #10;

        A = 1; B = 0;
        #10;

        A = 1; B = 1;
        #10;

        $finish;
    end

    initial begin
        $monitor("Time=%0t | A=%b B=%b | Y=%b", $time, A, B, Y);
    end

endmodule