[06/01 09:48:32      0s] 
[06/01 09:48:32      0s] Cadence Innovus(TM) Implementation System.
[06/01 09:48:32      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/01 09:48:32      0s] 
[06/01 09:48:32      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[06/01 09:48:32      0s] Options:	
[06/01 09:48:32      0s] Date:		Wed Jun  1 09:48:32 2022
[06/01 09:48:32      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (1core*12cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[06/01 09:48:32      0s] OS:		CentOS Linux release 7.7.1908 (Core)
[06/01 09:48:32      0s] 
[06/01 09:48:32      0s] License:
[06/01 09:48:33      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[06/01 09:48:33      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/01 09:49:00     24s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[06/01 09:49:00     24s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[06/01 09:49:00     24s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[06/01 09:49:00     24s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[06/01 09:49:00     24s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[06/01 09:49:00     24s] @(#)CDS: CPE v17.11-s095
[06/01 09:49:00     24s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[06/01 09:49:00     24s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[06/01 09:49:00     24s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/01 09:49:00     24s] @(#)CDS: RCDB 11.10
[06/01 09:49:00     24s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (1core*12cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[06/01 09:49:00     24s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_30483_localhost.localdomain_ms22.4_O3pmzr.

[06/01 09:49:00     24s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[06/01 09:49:02     25s] 
[06/01 09:49:02     25s] **INFO:  MMMC transition support version v31-84 
[06/01 09:49:02     25s] 
[06/01 09:49:02     25s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/01 09:49:02     25s] <CMD> suppressMessage ENCEXT-2799
[06/01 09:49:02     26s] <CMD> getDrawView
[06/01 09:49:02     26s] <CMD> loadWorkspace -name Physical
[06/01 09:49:02     26s] <CMD> win
[06/01 09:50:08     37s] <CMD> set ::DelayCal::PersistentAaeDataExist 1
[06/01 09:50:08     37s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[06/01 09:50:08     37s] <CMD> set conf_ioOri R0
[06/01 09:50:08     37s] <CMD> set conf_row_height 1.4
[06/01 09:50:08     37s] <CMD> set dbRestoreDbVersion 17.11-s080_1
[06/01 09:50:08     37s] <CMD> set dbgSavedDesignHasNewPreserves 1
[06/01 09:50:08     37s] <CMD> set dcgHonorSignalNetNDR 1
[06/01 09:50:08     37s] <CMD> set defHierChar /
[06/01 09:50:08     37s] Set Default Input Pin Transition as 0.1 ps.
[06/01 09:50:08     37s] <CMD> set delaycal_input_transition_delay 0.1ps
[06/01 09:50:08     37s] <CMD> set distributed_client_message_echo 1
[06/01 09:50:08     37s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[06/01 09:50:08     37s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[06/01 09:50:08     37s] <CMD> set edi_pe::pegEnablePreRouteDelayedExtraction 0
[06/01 09:50:08     37s] <CMD> set enc_enable_print_mode_command_reset_options 1
[06/01 09:50:08     37s] <CMD> set floorplan_default_site FreePDK45_38x28_10R_NP_162NW_34O
[06/01 09:50:08     37s] <CMD> set fpIsMaxIoHeight 0
[06/01 09:50:08     37s] <CMD> set fp_core_height 67.2
[06/01 09:50:08     37s] <CMD> set fp_core_to_bottom 5.04
[06/01 09:50:08     37s] <CMD> set fp_core_to_left 5.13
[06/01 09:50:08     37s] <CMD> set fp_core_to_right 5.13
[06/01 09:50:08     37s] <CMD> set fp_core_to_top 5.04
[06/01 09:50:08     37s] <CMD> set fp_core_width 70.11
[06/01 09:50:08     37s] <CMD> set gpsPrivate::oigCGFixOutOfCoreChannels 1
[06/01 09:50:08     37s] <CMD> set gpsPrivate::oigPBAwareTopoMode 23
[06/01 09:50:08     37s] <CMD> set gpsPrivate::oigTopoBCMode 0
[06/01 09:50:08     37s] <CMD> set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
[06/01 09:50:08     37s] <CMD> set gpsPrivate::oigUseNewMaxBufDistAPI 1
[06/01 09:50:08     37s] <CMD> set ilmFlattenSetting 1
[06/01 09:50:08     37s] <CMD> set init_gnd_net gnd
[06/01 09:50:08     37s] <CMD> set init_lef_file /home/ms22.4/cap6/ex_6.1/SUM_route.dat/libs/lef/NangateOpenCellLibrary.lef
[06/01 09:50:08     37s] <CMD> set init_mmmc_file /home/ms22.4/cap6/ex_6.1/SUM_route.dat/viewDefinition.tcl
[06/01 09:50:08     37s] <CMD> set init_oa_search_lib {}
[06/01 09:50:08     37s] <CMD> set init_pwr_net vdd
[06/01 09:50:08     37s] <CMD> set init_verilog /home/ms22.4/cap6/ex_6.1/SUM_route.dat/SUM.v.bin
[06/01 09:50:08     37s] <CMD> set latch_time_borrow_mode max_borrow
[06/01 09:50:08     37s] <CMD> set pegDefaultResScaleFactor 1
[06/01 09:50:08     37s] <CMD> set pegDetailResScaleFactor 1
[06/01 09:50:08     37s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[06/01 09:50:08     37s] <CMD> set soft_stack_size_limit 128
[06/01 09:50:08     37s] <CMD> set spgLimitedSearchRadius 1
[06/01 09:50:08     37s] <CMD> set trgGlbOverflowPctV 0.0637755
[06/01 09:50:08     37s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[06/01 09:50:08     37s] <CMD> set_global lib_build_asynch_de_assert_arc "true"
[06/01 09:50:08     37s] <CMD> set_global report_precision "3"
[06/01 09:50:08     37s] <CMD> set_global timing_collection_result_display_limit "100"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_efficient_collection_handling "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_slack_on_timing_point "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_si_debug "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_inferred_clock_gating_end_point_backward_compatible_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_arrival_window_property_backward_compatible_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_path_collection_ignore_unsupported_argument "true"
[06/01 09:50:08     37s] <CMD> set_global timing_allow_input_delay_on_clock_source "false"
[06/01 09:50:08     37s] <CMD> set_global timing_apply_default_primary_input_assertion "true"
[06/01 09:50:08     37s] <CMD> set_global timing_build_all_hierarchical_pins "false"
[06/01 09:50:08     37s] <CMD> set_global timing_case_analysis_for_sequential_propagation "false"
[06/01 09:50:08     37s] <CMD> set_global timing_case_analysis_for_icg_propagation "false"
[06/01 09:50:08     37s] <CMD> set_global timing_clock_phase_propagation "both"
[06/01 09:50:08     37s] <CMD> set_global timing_cppr_threshold_ps "20"
[06/01 09:50:08     37s] <CMD> set_global timing_pba_exhaustive_path_nworst_limit "10000"
[06/01 09:50:08     37s] <CMD> set_global timing_cppr_transition_sense "normal"
[06/01 09:50:08     37s] <CMD> set_global timing_collection_all_fanin_fanout_traversal_mode "flat"
[06/01 09:50:08     37s] <CMD> set_global timing_cppr_self_loop_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_cppr_remove_clock_to_data_crp "false"
[06/01 09:50:08     37s] <CMD> set_global timing_cppr_skip_clock_reconvergence "false"
[06/01 09:50:08     37s] <CMD> set_global timing_default_opcond_per_lib "true"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_bus_contention_check "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_clockperiod_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_floating_bus_check "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_inferred_clock_gating_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_tristate_clock_gating "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_efficient_inter_power_domain_analysis "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_internal_inout_cell_paths "true"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_internal_inout_net_arcs "true"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_lib_pulsewidth_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_library_data_to_data_checks "true"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_nochange_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_recovery_removal_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_set_case_analysis "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_skew_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_test_signal_arc "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_tristate_disable_arcs "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_user_data_to_data_checks "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_default_delay_arc "true"
[06/01 09:50:08     37s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/01 09:50:08     37s] <CMD> set_global timing_enable_power_ground_constants "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_case_analysis_conflict_warning "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_preset_clear_arcs "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_si_cppr "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_uncertainty_for_pulsewidth_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_ignore_missing_check_arcs "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_write_effective_capacitance "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_improved_waveform_cache "true"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_write_asymmetric_lvf "true"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_slew_propagation_mode "worst_slew"
[06/01 09:50:08     37s] <CMD> set_global timing_io_use_clock_network_latency "ideal"
[06/01 09:50:08     37s] <CMD> set_global timing_path_groups_for_clocks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_reduce_multi_drive_net_arcs "true"
[06/01 09:50:08     37s] <CMD> set_global timing_reduce_multi_drive_net_arcs_threshold "10000"
[06/01 09:50:08     37s] <CMD> set_global timing_remove_clock_reconvergence_pessimism "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_timing_window_pessimism_removal "false"
[06/01 09:50:08     37s] <CMD> set_global timing_self_loop_paths_no_skew "false"
[06/01 09:50:08     37s] <CMD> set_global timing_self_loop_paths_no_skew_max_depth "10"
[06/01 09:50:08     37s] <CMD> set_global timing_pba_coverage_mode_depth_limit "10"
[06/01 09:50:08     37s] <CMD> set_global _timing_max_char_pin_name_limit_write_sdc "2000000"
[06/01 09:50:08     37s] <CMD> set_global timing_self_loop_paths_no_skew_max_slack "0"
[06/01 09:50:08     37s] <CMD> set_global timing_set_scaling_for_negative_checks "default"
[06/01 09:50:08     37s] <CMD> set_global timing_set_scaling_for_negative_delays "default"
[06/01 09:50:08     37s] <CMD> set_global timing_use_latch_time_borrow "true"
[06/01 09:50:08     37s] <CMD> set_global write_global_slack_worst_trigger_path_on_clocks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_non_sequential_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_clock_gating_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_data_through_clock_gating "true"
[06/01 09:50:08     37s] <CMD> set_global aocv_chip_size "1e+30"
[06/01 09:50:08     37s] <CMD> set_global aocv_core_size "1e+30"
[06/01 09:50:08     37s] <CMD> set_global timing_dynamic_loop_breaking "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_mmmc_loop_handling "true"
[06/01 09:50:08     37s] <CMD> set_global timing_propagate_latch_data_uncertainty "false"
[06/01 09:50:08     37s] <CMD> set_global timing_allow_useful_skew_latency_per_view "false"
[06/01 09:50:08     37s] <CMD> set_global timing_suppress_ilm_constraint_mismatches "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_report_header_info "false"
[06/01 09:50:08     37s] <CMD> set_global timing_hier_object_name_compatibility "true"
[06/01 09:50:08     37s] <CMD> set_global timing_max_gclock_latency_loops "2"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_new_path_exception_overwriting "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_simultaneous_setup_hold_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_null_collection_return_compatibility "false"
[06/01 09:50:08     37s] <CMD> set_global timing_collection_support_downgrade "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_get_object_escaped_name_backward_compatible "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_use_worst_parallel_cell_arc "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_generated_clock_info "true"
[06/01 09:50:08     37s] <CMD> set_global timing_warn_precision_setting_masks_violation "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_group_based_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_filter_user_paths_from_group "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_worst_interclock_skew "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_markers "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_efficiency_improvements "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_mt_reporting_cmd_global "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_bidi_output_timing_checks "true"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_timing_model_latch_inferencing "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_multifrequency_latch_analysis "false"
[06/01 09:50:08     37s] <CMD> set_global timing_ignore_lumped_rc_assertions "false"
[06/01 09:50:08     37s] <CMD> set_global timing_library_genclk_use_group_name "false"
[06/01 09:50:08     37s] <CMD> set_global timing_library_zero_negative_timing_check_arcs "false"
[06/01 09:50:08     37s] <CMD> set_global timing_prefix_module_name_with_library_genclk "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_minmax_delay_segmentation "true"
[06/01 09:50:08     37s] <CMD> set_global timing_twf_include_clock_groups "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_constraint_use_report_timing_format "false"
[06/01 09:50:08     37s] <CMD> set_global timing_defer_mmmc_object_updates "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_genclk_edge_based_source_latency "true"
[06/01 09:50:08     37s] <CMD> set_global timing_set_clock_source_to_output_as_data "false"
[06/01 09:50:08     37s] <CMD> set_global latch_time_borrow_mode "max_borrow"
[06/01 09:50:08     37s] <CMD> set_global timing_use_latch_early_launch_edge "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_timing_header_detail_info "default"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_recompute_noise "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_recompute_use_incr_slew "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_warning_on_partially_search_failure "true"
[06/01 09:50:08     37s] <CMD> set_global timing_get_of_objects_hier_compatibility "false"
[06/01 09:50:08     37s] <CMD> set_global timing_suppress_escape_characters "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_pessimistic_cppr_for_reconvergent_clock_paths "false"
[06/01 09:50:08     37s] <CMD> set_global timing_multifrequency_clock_rounding_factor "1e-05"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_clock_path_derate "0"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_drv_reports_on_constant_nets "false"
[06/01 09:50:08     37s] <CMD> set_global timing_use_incremental_si_transition "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_all_fanin_fanout_levels_compatibility "true"
[06/01 09:50:08     37s] <CMD> set_global timing_clock_source_use_driving_cell "true"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_netlist_constants "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_unconstrained_paths "false"
[06/01 09:50:08     37s] <CMD> set_global timing_resolve_driver_conflicts "aggressive"
[06/01 09:50:08     37s] <CMD> set_global timing_write_sdf_no_escape_backslash_control "false"
[06/01 09:50:08     37s] <CMD> set_global timing_apply_exceptions_to_data_check_related_pin "false"
[06/01 09:50:08     37s] <CMD> set_global timing_sdf_adjust_negative_setuphold "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_library_tiehi_tielo "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_uncertainty_for_clock_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_create_clock_default_propagated "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_retime_clock_path_slew_propagation "true"
[06/01 09:50:08     37s] <CMD> set_global timing_ssta_generate_sta_timing_report_format "false"
[06/01 09:50:08     37s] <CMD> set_global timing_ipd_derate_flow_use_path_segment_delay_difference "false"
[06/01 09:50:08     37s] <CMD> set_global timing_driving_cell_override_library "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_use_min_max_clock_slew_for_check "true"
[06/01 09:50:08     37s] <CMD> set_global timing_ssta_enable_nsigma_enumeration "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_compatibility_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_backward_compatible_report_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_efficient_reporting "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_efficient_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_multithreading "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_get_property_alias_access "true"
[06/01 09:50:08     37s] <CMD> set_global _timing_constraint_efficient_clock_for_write_sdc "true"
[06/01 09:50:08     37s] <CMD> set_global _timing_report_enable_efficient_mt_voltage_column "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_disable_report_timing_rename_warning "true"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_property_keywords_with_filter_expression "true"
[06/01 09:50:08     37s] <CMD> set_global timing_multi_voltage_enable_user_ipd_assertion "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_property_case_value_support_rise_fall "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_write_exception_line_limit "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_efficient_pattern_match "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_multi_pass "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_aocv_mode "none"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_case_analysis_in_library "true"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_consider_design_level_drv "true"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_gating_as_nochange_arc "true"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_improved_characterization_point_selection "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_enable_cppr "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_clock_style_backward_compatible "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_include_latency_and_uncertainty "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_include_applied_load_in_characterization_range "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_include_applied_slew_in_characterization_range "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_rise_fall_cap_range "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_internal_power_ground_rails "true"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_disable_cycle_adjustment "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_mcp_through_internal_pin "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_si_aware "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_d2d_check_as_non_seq_check "true"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_enable_waveform_propagation "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_disable_3d_arcs "true"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_enable_ndw_writing "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_write_waveforms "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_enable_concurrent_extraction "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_enable_spatial_derate_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_enable_parallel_arc_reduction "true"
[06/01 09:50:08     37s] <CMD> set_global timing_generated_clocks_inherit_ideal_latency "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_timing_window_pessimism_removal "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_multi_drive_net_reduction_with_assertions "none"
[06/01 09:50:08     37s] <CMD> set_global timing_ssta_report_endpoint_description "false"
[06/01 09:50:08     37s] <CMD> set_global locv_inter_clock_use_worst_derate "false"
[06/01 09:50:08     37s] <CMD> set_global locv_stage_count_with_IO "true"
[06/01 09:50:08     37s] <CMD> set_global timing_aocv_analysis_mode "launch_capture"
[06/01 09:50:08     37s] <CMD> set_global timing_apply_check_derate_to_external_output_delay "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_sdf_retain_arc_merging "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_clock_phase_based_rise_fall_derating "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_derating_for_pulsewidth_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_collection_variable_assignment_compatibility "true"
[06/01 09:50:08     37s] <CMD> set_global timing_property_is_clock_gating_compatibility "true"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_backward_compatible_auto_validation "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_multi_threaded_reporting "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_sdc_compatible_data_check_mcp "false"
[06/01 09:50:08     37s] <CMD> set_global timing_continue_on_mmmc_creation_error "false"
[06/01 09:50:08     37s] <CMD> set_global timing_aocv_stage_count_recalculate_on_timing_reset "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_backward_compatible_input_output_delay "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_backward_compatible_max_paths_reporting "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_apply_annotation_value "0"
[06/01 09:50:08     37s] <CMD> set_global _timing_enable_backward_compatible_latch_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_retimed_paths_limit "0"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_ssta_clock_only "false"
[06/01 09:50:08     37s] <CMD> set_global timing_library_infer_cap_range_from_ccs_receiver_model "false"
[06/01 09:50:08     37s] <CMD> set_global timing_library_ccs_receiver_weight_K "1"
[06/01 09:50:08     37s] <CMD> set_global timing_read_library_without_sensitivity "false"
[06/01 09:50:08     37s] <CMD> set_global timing_read_library_without_ecsm "false"
[06/01 09:50:08     37s] <CMD> set_global timing_consider_false_path_in_timing_window "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_physical_branch_point "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_aocv_slack_based "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_transition_sense_based_branch_point "true"
[06/01 09:50:08     37s] <CMD> set_global timing_derate_aocv_reference_point "1"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_efficient_property_writing_in_sdc "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_logging "false"
[06/01 09:50:08     37s] <CMD> set_global timing_property_correct_binding_mechanism "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_disable_min_max_input_delay_worst_casing "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_constraint_efficient_block_write_sdc "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_efficient_get_collection "true"
[06/01 09:50:08     37s] <CMD> set_global _timing_constraint_lib_cell_support_for_driving_cell "false"
[06/01 09:50:08     37s] <CMD> set_global timing_derate_ocv_reference_point "1"
[06/01 09:50:08     37s] <CMD> set_global timing_all_registers_include_icg_cells "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_tcl_lists_with_collections "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_smart_ilm_constraint_messages "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_max_path_limit_crossed "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_ideal_clock_latency_arc "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_efficient_get_objects "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_efficient_non_regexp_token_based_search "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_efficient_non_regexp_token_based_filter "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_efficient_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_stage_evaluation_high_fanout_net_compatibility "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_output_as_clock_port "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_aocv_accurate_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_tw_propagation_for_non_si_views "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_rc_mode_constraints_reader "false"
[06/01 09:50:08     37s] <CMD> set_global timing_derate_aocv_dynamic_delays "true"
[06/01 09:50:08     37s] <CMD> set_global timing_aocv_derate_mode "aocv_multiplicative"
[06/01 09:50:08     37s] <CMD> set_global timing_spatial_derate_distance_mode "bounding_box"
[06/01 09:50:08     37s] <CMD> set_global timing_spatial_derate_chip_size "1e+30"
[06/01 09:50:08     37s] <CMD> set_global timing_socv_sigma_spatial_multiplier "1"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_efficient_timing_update "true"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_efficient_pins_filter_collection "true"
[06/01 09:50:08     37s] <CMD> set_global timing_derate_dynamic_compatibility "true"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_report_invalid_begin_end_points "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_detailed_report_invalid_begin_end_points "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_skip_path_exception_ordering "false"
[06/01 09:50:08     37s] <CMD> set_global timing_collection_preserve_db_collection "true"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_efficient_all_register_flow "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_backward_compatible_setspace_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_parallel_arcs "true"
[06/01 09:50:08     37s] <CMD> set_global timing_continue_on_error "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_get_objects_nocase_without_regexp "true"
[06/01 09:50:08     37s] <CMD> set_global timing_skip_clock_mesh_cppr_common_point "false"
[06/01 09:50:08     37s] <CMD> set_global timing_skip_non_sdc_commands_from_sdc_file "false"
[06/01 09:50:08     37s] <CMD> set_global timing_property_exclude_clock_edge_adjustment_in_arrival "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_mt_get_pins_filter "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_mt_get_nets "true"
[06/01 09:50:08     37s] <CMD> set_global _timing_report_constraint_use_default_frequency_for_zero_activity "true"
[06/01 09:50:08     37s] <CMD> set_global _timing_report_constraint_efficient_timing_update "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_drv_limit_override "false"
[06/01 09:50:08     37s] <CMD> set_global timing_check_timing_report_all_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_inter_power_domain_generate_configurations "true"
[06/01 09:50:08     37s] <CMD> set_global timing_inter_power_domain_write_crossing_combinations "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_only_simultaneous_transparent_latches "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_drv_per_frequency "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_constraint_backward_compatible_elrf_assertion_flow "true"
[06/01 09:50:08     37s] <CMD> set_global _timing_constraint_skip_compression_for_differential_exceptions "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_constraint_improved_path_resetting_flow "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_max_transition_check_using_nsigma_slew "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_constraint_support_drive_cell_set_load_on_black_box_pins "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_constraint_reset_net_frequency_with_reset_timing "true"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_efficient_path_exception_resetting "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_efficient_threading_mode_for_get_objects "0"
[06/01 09:50:08     37s] <CMD> set_global timing_socv_statistical_min_max_mode "mean_and_three_sigma_bounded"
[06/01 09:50:08     37s] <CMD> set_global _timing_enable_backward_compatible_socv_parallel_arcs "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_enable_backward_compatible_socv_separate_sensitivities "false"
[06/01 09:50:08     37s] <CMD> set_global timing_set_nsigma_multiplier "3"
[06/01 09:50:08     37s] <CMD> set_global timing_socv_analysis_nsigma_multiplier "3"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_cppr_random_adjustment "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_get_ports_for_current_instance "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_verbose_ssta_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_socv_summary_mean_sigma "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_efficient_lib_pin "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_backward_compatible_timing_derate_mode "true"
[06/01 09:50:08     37s] <CMD> set_global write_global_slack_report_time_unit_backward_compatible_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_get_objects_regexp_compatibility "false"
[06/01 09:50:08     37s] <CMD> set_global timing_aocv_use_cell_depth_for_net "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_backward_compatible_minmax_delay_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_early_late_data_slews_for_setuphold_mode_checks "false"
[06/01 09:50:08     37s] <CMD> set_global timing_property_defined_clocks_compatibility_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_backward_compatible_delay_constraint_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_path_delay_to_unconstrained_endpoints_compatibility "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_spatial_derate_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_backward_compatible_spatial_derate_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_clock2clock_clockgating_check "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_auto_column_width "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_clock_unrolling "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_simultaneous_switching_derate "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_genclk_combinational_blocking "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_skip_reconvergent_clock_path "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_latch_thru_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_cppr_propagate_thru_latches "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_backward_compatible_path_adjust_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_constraint_development_mode "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_enable_backward_compatible_aocv_slack_based_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_case_analysis_precedence_backward_compatibility "true"
[06/01 09:50:08     37s] <CMD> set_global timing_case_analysis_propagation "true"
[06/01 09:50:08     37s] <CMD> set_global timing_latch_disabled_arc_compatibility "true"
[06/01 09:50:08     37s] <CMD> set_global timing_abstracted_model_flow_filter_zero_sdf "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_latch_setup_paths "true"
[06/01 09:50:08     37s] <CMD> set_global timing_aocv_enable_slack_based_efficient_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_backward_compatible_timing_derate_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_aocv_backward_compatible_slack_based_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_aocv_efficient_accurate_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_socv_preserve_variation_with_annotations "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_latch_borrow_mode_for_si_snalysis "true"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_exhaustive_validation_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_skew_in_reports "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_hierarchical_get_nets_support "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_backward_compatible_clock2clock_path_exception_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_pulsed_latch "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_novus_header "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_validate_unconstrained_paths "true"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_new_efficient_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_efficient_session_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_continue_on_global_eol_error "true"
[06/01 09:50:08     37s] <CMD> set_global _timing_report_get_arcs_use_default_syntech_arc "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_latency_through_clock_gating "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_clock_gating_backward_compatibility "true"
[06/01 09:50:08     37s] <CMD> set_global timing_use_clock_pin_attribute_for_clock_net_marking "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_append_to_collection_compatibility_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_retime_formatting_mode "manual"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_backward_compatible_cppr_branch_pin_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_backward_compatible_number_alignment "true"
[06/01 09:50:08     37s] <CMD> set_global novus_get_property_error_suppress_rise_fall "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_backward_compatible_cppr_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_clock_object_in_from_to "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_flag_field_symbols "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_efficient_unconstrained_report_timing "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_mvdd_multithreading "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_efficient_mvdd_flow "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_mvdd_flow "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_backward_compatible_nsigma_multiplier "true"
[06/01 09:50:08     37s] <CMD> set_global timing_socv_view_based_nsigma_multiplier_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_separate_device_slew_effect_sensitivities "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_constraint_extended_cell_em_flow "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_group_path_resetting "false"
[06/01 09:50:08     37s] <CMD> set_global auto_wire_load_selection "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_constraint_format_compatibility "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_constraint_enable_drv_on_ideal_network "true"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_path_exceptions_from_to_precedence "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_constraint_enable_extended_drv_format "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_search_path "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_drv_per_frequency_per_input_slew "false"
[06/01 09:50:08     37s] <CMD> set_global timing_property_build_hier_pin "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_path_exception_to_pin_compatibility "false"
[06/01 09:50:08     37s] <CMD> set_global timing_coverage_mode_acceptable_worst_slack_threshold_ps "-1"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_data_to_data_check_retiming "true"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_multi_dimensional_filter "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_unique_pins_multiple_capture_clock_paths "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_exhaustive_enable_design_coverage "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_exhaustive_max_paths_limit "20000000"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_exhaustive_depth_bounded_by_gba "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_get_objects_bus_name_compatibility "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_efficient_exhaustive_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_aocv_efficient_exhaustive_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_socv_rc_variation_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_disable_clock_gating_merged_constraint "true"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_exhaustive_enable_violation_only_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_backward_compatible_mt_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_write_sdc_dump_compressed_timing_derate "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_write_sdc_dump_compressed_max_transition "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_automated_path_peeling "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_ipd_paths_only "false"
[06/01 09:50:08     37s] <CMD> set_global timing_multi_voltage_enable_capture_clock_ipd_path "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_ipd_post_cppr_point "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_write_sdc_dump_compressed_max_capacitance "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_aocv_efficient_distance_derate "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_efficient_adaptive_eco_db "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_efficient_adaptive_eco_db_threshold "20"
[06/01 09:50:08     37s] <CMD> set_global _timing_socv_enable_backward_compatible_mode "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_socv_enable_backward_compatible_accurate_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_backward_compatible_socv_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_socv_enable_backward_compatible_analysis_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_efficient_clock_path_pba "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_memory_efficiency_level "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_lru_clear_level_for_pba_cache "4"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_maximum_time_limit "0"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_coverage_enable_incr_depth_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_property_return_null_collection_with_quiet "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_disable_message_limit "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_separate_data_to_data_arcs "false"
[06/01 09:50:08     37s] <CMD> set_global timing_all_registers_identify_macros_using_is_macro_cell "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_exhaustive_mode_compatibility "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_max_path_nworst_limit_warning "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_multi_pass_socv "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_property_transition_assertion_lib_compatibilty "true"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_reset_path_exception_backward_compatible_flow "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_use_valid_start_end_points "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_constraint_backward_compatible_inexistent_clock_in_group_behavior "true"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_socv_multi_dimensional_filter "false"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_backward_compatible_max_delay_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_backward_compatible_tw_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_constraints_enable_efficient_constraint_timing_update "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_enable_property_mapper_priority "false"
[06/01 09:50:08     37s] <CMD> set_global _timing_constraint_efficient_path_exception_ordering "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_backward_compatible_pin_load_lookup "true"
[06/01 09:50:08     37s] <CMD> set_global timing_disable_backward_compatible_timing_reset_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_new_latch_thru_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_net_backward_compatible_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_efficient_exhaustive_mode_writing "false"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_pin_sequence_support "false"
[06/01 09:50:08     37s] <CMD> set_global timing_use_correct_el_for_latch_early_launch_path "true"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_required_time_pessimism_removal "true"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_efficient_cone_marking "false"
[06/01 09:50:08     37s] <CMD> set_global timing_report_backward_compatible_early_launch_latch_mode "true"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_coverage_return_incremental_path_collection "true"
[06/01 09:50:08     37s] <CMD> set_global timing_inter_power_domain_always_report_clock_style_paths "true"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_coverage_assert_last_pba_slack "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_coverage_enable_auto_incr_depth_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_retimed_source_insertion_delay "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_report_launch_clock_path "true"
[06/01 09:50:08     37s] <CMD> set_global timing_constraint_enable_transition_for_block_scope "false"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_check_arcs_as_lvf "true"
[06/01 09:50:08     37s] <CMD> set_global timing_extract_model_generated_clock_pin_name_compatibility "true"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_reset_gba_input_slew_sigma "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_is_memory_cell_library_attribute "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_coverage_enable_user_slack_credit "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_new_max_borrow_mode "false"
[06/01 09:50:08     37s] <CMD> set_global timing_enable_efficient_get_pins_filter_mode "0"
[06/01 09:50:08     37s] <CMD> set_global timing_report_enable_verbose_ssta_mode_for_skewness "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_exhaustive_coverage_analysis "false"
[06/01 09:50:08     37s] <CMD> set_global timing_path_based_enable_new_socv_efficient_mode "false"
[06/01 09:50:08     37s] <CMD> set_global _allow_line_number_display_for_error_warn_messages "true"
[06/01 09:50:08     37s] <CMD> set_global _scale_capacitance_to_1ff "true"
[06/01 09:50:08     37s] <CMD> set_global _scale_time_to_100fs "true"
[06/01 09:50:08     37s] <CMD> set_global _scale_leakage_power_to_1pw "true"
[06/01 09:50:08     37s] <CMD> set_global _timing_combine_tlf_non_unate_arcs "true"
[06/01 09:50:08     37s] <CMD> set_global _timing_library_switch_on_undeclared_arcs_function "false"
[06/01 09:50:08     37s] <CMD> set_global _map_2007_03_low_power_to_2004_06 "true"
[06/01 09:50:11     37s] <CMD> init_design
[06/01 09:50:11     37s] #% Begin Load MMMC data ... (date=06/01 09:50:11, mem=420.2M)
[06/01 09:50:11     37s] **ERROR: (TCLCMD-989):	cannot open SDC file '/home/ms22.4/cap6/ex_6.1/SUM_route.dat/libs/mmmc/SUM.sdc' for mode 'coherent-synthesis'
<CMD> set ::DelayCal::PersistentAaeDataExist 1
[06/01 09:54:29     92s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[06/01 09:54:29     92s] <CMD> set conf_ioOri R0
[06/01 09:54:29     92s] <CMD> set conf_row_height 1.4
[06/01 09:54:29     92s] <CMD> set dbRestoreDbVersion 17.11-s080_1
[06/01 09:54:29     92s] <CMD> set dbgSavedDesignHasNewPreserves 1
[06/01 09:54:29     92s] <CMD> set dcgHonorSignalNetNDR 1
[06/01 09:54:29     92s] <CMD> set defHierChar /
[06/01 09:54:29     92s] Set Default Input Pin Transition as 0.1 ps.
[06/01 09:54:29     92s] <CMD> set delaycal_input_transition_delay 0.1ps
[06/01 09:54:29     92s] <CMD> set distributed_client_message_echo 1
[06/01 09:54:29     92s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[06/01 09:54:29     92s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[06/01 09:54:29     92s] <CMD> set edi_pe::pegEnablePreRouteDelayedExtraction 0
[06/01 09:54:29     92s] <CMD> set enc_enable_print_mode_command_reset_options 1
[06/01 09:54:29     92s] <CMD> set floorplan_default_site FreePDK45_38x28_10R_NP_162NW_34O
[06/01 09:54:29     92s] <CMD> set fpIsMaxIoHeight 0
[06/01 09:54:29     92s] <CMD> set fp_core_height 25.2
[06/01 09:54:29     92s] <CMD> set fp_core_to_bottom 5.04
[06/01 09:54:29     92s] <CMD> set fp_core_to_left 5.13
[06/01 09:54:29     92s] <CMD> set fp_core_to_right 5.13
[06/01 09:54:29     92s] <CMD> set fp_core_to_top 5.04
[06/01 09:54:29     92s] <CMD> set fp_core_width 26.79
[06/01 09:54:29     92s] <CMD> set gpsPrivate::oigCGFixOutOfCoreChannels 1
[06/01 09:54:29     92s] <CMD> set gpsPrivate::oigPBAwareTopoMode 23
[06/01 09:54:29     92s] <CMD> set gpsPrivate::oigTopoBCMode 0
[06/01 09:54:29     92s] <CMD> set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
[06/01 09:54:29     92s] <CMD> set gpsPrivate::oigUseNewMaxBufDistAPI 1
[06/01 09:54:29     92s] <CMD> set ilmFlattenSetting 1
[06/01 09:54:29     92s] <CMD> set init_gnd_net gnd
[06/01 09:54:29     92s] <CMD> set init_lef_file /home/ms22.4/cap6/ex_6.3/BOOTHMUL_NBIT8.dat/libs/lef/NangateOpenCellLibrary.lef
[06/01 09:54:29     92s] <CMD> set init_mmmc_file /home/ms22.4/cap6/ex_6.3/BOOTHMUL_NBIT8.dat/viewDefinition.tcl
[06/01 09:54:29     92s] <CMD> set init_oa_search_lib {}
[06/01 09:54:29     92s] <CMD> set init_pwr_net vdd
[06/01 09:54:29     92s] <CMD> set init_verilog /home/ms22.4/cap6/ex_6.3/BOOTHMUL_NBIT8.dat/BOOTHMUL_NBIT8.v.bin
[06/01 09:54:29     92s] <CMD> set latch_time_borrow_mode max_borrow
[06/01 09:54:29     92s] <CMD> set pegDefaultResScaleFactor 1
[06/01 09:54:29     92s] <CMD> set pegDetailResScaleFactor 1
[06/01 09:54:29     92s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[06/01 09:54:29     92s] <CMD> set soft_stack_size_limit 128
[06/01 09:54:29     92s] <CMD> set spgLimitedSearchRadius 1
[06/01 09:54:29     92s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[06/01 09:54:29     92s] <CMD> set_global lib_build_asynch_de_assert_arc "true"
[06/01 09:54:29     92s] <CMD> set_global report_precision "3"
[06/01 09:54:29     92s] <CMD> set_global timing_collection_result_display_limit "100"
[06/01 09:54:29     92s] <CMD> set_global timing_report_enable_efficient_collection_handling "true"
[06/01 09:54:29     92s] <CMD> set_global timing_report_slack_on_timing_point "false"
[06/01 09:54:29     92s] <CMD> set_global timing_report_enable_si_debug "false"
[06/01 09:54:29     92s] <CMD> set_global timing_report_inferred_clock_gating_end_point_backward_compatible_mode "true"
[06/01 09:54:29     92s] <CMD> set_global timing_report_arrival_window_property_backward_compatible_mode "true"
[06/01 09:54:29     92s] <CMD> set_global timing_report_path_collection_ignore_unsupported_argument "true"
[06/01 09:54:29     92s] <CMD> set_global timing_allow_input_delay_on_clock_source "false"
[06/01 09:54:29     92s] <CMD> set_global timing_apply_default_primary_input_assertion "true"
[06/01 09:54:29     92s] <CMD> set_global timing_build_all_hierarchical_pins "false"
[06/01 09:54:29     92s] <CMD> set_global timing_case_analysis_for_sequential_propagation "false"
[06/01 09:54:29     92s] <CMD> set_global timing_case_analysis_for_icg_propagation "false"
[06/01 09:54:29     92s] <CMD> set_global timing_clock_phase_propagation "both"
[06/01 09:54:29     92s] <CMD> set_global timing_cppr_threshold_ps "20"
[06/01 09:54:29     92s] <CMD> set_global timing_pba_exhaustive_path_nworst_limit "10000"
[06/01 09:54:29     92s] <CMD> set_global timing_cppr_transition_sense "normal"
[06/01 09:54:29     92s] <CMD> set_global timing_collection_all_fanin_fanout_traversal_mode "flat"
[06/01 09:54:29     92s] <CMD> set_global timing_cppr_self_loop_mode "true"
[06/01 09:54:29     92s] <CMD> set_global timing_cppr_remove_clock_to_data_crp "false"
[06/01 09:54:29     92s] <CMD> set_global timing_cppr_skip_clock_reconvergence "false"
[06/01 09:54:29     92s] <CMD> set_global timing_default_opcond_per_lib "true"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_bus_contention_check "false"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_clockperiod_checks "false"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_floating_bus_check "false"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_inferred_clock_gating_checks "false"
[06/01 09:54:29     92s] <CMD> set_global timing_enable_tristate_clock_gating "false"
[06/01 09:54:29     92s] <CMD> set_global timing_enable_efficient_inter_power_domain_analysis "false"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_internal_inout_cell_paths "true"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_internal_inout_net_arcs "true"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_lib_pulsewidth_checks "false"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_library_data_to_data_checks "true"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_nochange_checks "false"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_recovery_removal_checks "false"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_set_case_analysis "false"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_skew_checks "false"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_test_signal_arc "false"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_tristate_disable_arcs "false"
[06/01 09:54:29     92s] <CMD> set_global timing_disable_user_data_to_data_checks "true"
[06/01 09:54:29     92s] <CMD> set_global timing_enable_default_delay_arc "true"
[06/01 09:54:29     92s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/01 09:54:29     93s] <CMD> set_global timing_enable_power_ground_constants "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_case_analysis_conflict_warning "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_preset_clear_arcs "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_si_cppr "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_uncertainty_for_pulsewidth_checks "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_ignore_missing_check_arcs "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_write_effective_capacitance "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_improved_waveform_cache "true"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_write_asymmetric_lvf "true"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_slew_propagation_mode "worst_slew"
[06/01 09:54:29     93s] <CMD> set_global timing_io_use_clock_network_latency "ideal"
[06/01 09:54:29     93s] <CMD> set_global timing_path_groups_for_clocks "false"
[06/01 09:54:29     93s] <CMD> set_global timing_reduce_multi_drive_net_arcs "true"
[06/01 09:54:29     93s] <CMD> set_global timing_reduce_multi_drive_net_arcs_threshold "10000"
[06/01 09:54:29     93s] <CMD> set_global timing_remove_clock_reconvergence_pessimism "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_timing_window_pessimism_removal "false"
[06/01 09:54:29     93s] <CMD> set_global timing_self_loop_paths_no_skew "false"
[06/01 09:54:29     93s] <CMD> set_global timing_self_loop_paths_no_skew_max_depth "10"
[06/01 09:54:29     93s] <CMD> set_global timing_pba_coverage_mode_depth_limit "10"
[06/01 09:54:29     93s] <CMD> set_global _timing_max_char_pin_name_limit_write_sdc "2000000"
[06/01 09:54:29     93s] <CMD> set_global timing_self_loop_paths_no_skew_max_slack "0"
[06/01 09:54:29     93s] <CMD> set_global timing_set_scaling_for_negative_checks "default"
[06/01 09:54:29     93s] <CMD> set_global timing_set_scaling_for_negative_delays "default"
[06/01 09:54:29     93s] <CMD> set_global timing_use_latch_time_borrow "true"
[06/01 09:54:29     93s] <CMD> set_global write_global_slack_worst_trigger_path_on_clocks "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_non_sequential_checks "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_clock_gating_checks "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_data_through_clock_gating "true"
[06/01 09:54:29     93s] <CMD> set_global aocv_chip_size "1e+30"
[06/01 09:54:29     93s] <CMD> set_global aocv_core_size "1e+30"
[06/01 09:54:29     93s] <CMD> set_global timing_dynamic_loop_breaking "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_mmmc_loop_handling "true"
[06/01 09:54:29     93s] <CMD> set_global timing_propagate_latch_data_uncertainty "false"
[06/01 09:54:29     93s] <CMD> set_global timing_allow_useful_skew_latency_per_view "false"
[06/01 09:54:29     93s] <CMD> set_global timing_suppress_ilm_constraint_mismatches "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_report_header_info "false"
[06/01 09:54:29     93s] <CMD> set_global timing_hier_object_name_compatibility "true"
[06/01 09:54:29     93s] <CMD> set_global timing_max_gclock_latency_loops "2"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_new_path_exception_overwriting "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_simultaneous_setup_hold_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_null_collection_return_compatibility "false"
[06/01 09:54:29     93s] <CMD> set_global timing_collection_support_downgrade "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_get_object_escaped_name_backward_compatible "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_use_worst_parallel_cell_arc "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_generated_clock_info "true"
[06/01 09:54:29     93s] <CMD> set_global timing_warn_precision_setting_masks_violation "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_group_based_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_filter_user_paths_from_group "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_worst_interclock_skew "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_markers "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_efficiency_improvements "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_mt_reporting_cmd_global "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_bidi_output_timing_checks "true"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_timing_model_latch_inferencing "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_multifrequency_latch_analysis "false"
[06/01 09:54:29     93s] <CMD> set_global timing_ignore_lumped_rc_assertions "false"
[06/01 09:54:29     93s] <CMD> set_global timing_library_genclk_use_group_name "false"
[06/01 09:54:29     93s] <CMD> set_global timing_library_zero_negative_timing_check_arcs "false"
[06/01 09:54:29     93s] <CMD> set_global timing_prefix_module_name_with_library_genclk "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_minmax_delay_segmentation "true"
[06/01 09:54:29     93s] <CMD> set_global timing_twf_include_clock_groups "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_constraint_use_report_timing_format "false"
[06/01 09:54:29     93s] <CMD> set_global timing_defer_mmmc_object_updates "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_genclk_edge_based_source_latency "true"
[06/01 09:54:29     93s] <CMD> set_global timing_set_clock_source_to_output_as_data "false"
[06/01 09:54:29     93s] <CMD> set_global latch_time_borrow_mode "max_borrow"
[06/01 09:54:29     93s] <CMD> set_global timing_use_latch_early_launch_edge "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_timing_header_detail_info "default"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_recompute_noise "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_recompute_use_incr_slew "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_warning_on_partially_search_failure "true"
[06/01 09:54:29     93s] <CMD> set_global timing_get_of_objects_hier_compatibility "false"
[06/01 09:54:29     93s] <CMD> set_global timing_suppress_escape_characters "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_pessimistic_cppr_for_reconvergent_clock_paths "false"
[06/01 09:54:29     93s] <CMD> set_global timing_multifrequency_clock_rounding_factor "1e-05"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_clock_path_derate "0"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_drv_reports_on_constant_nets "false"
[06/01 09:54:29     93s] <CMD> set_global timing_use_incremental_si_transition "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_all_fanin_fanout_levels_compatibility "true"
[06/01 09:54:29     93s] <CMD> set_global timing_clock_source_use_driving_cell "true"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_netlist_constants "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_unconstrained_paths "false"
[06/01 09:54:29     93s] <CMD> set_global timing_resolve_driver_conflicts "aggressive"
[06/01 09:54:29     93s] <CMD> set_global timing_write_sdf_no_escape_backslash_control "false"
[06/01 09:54:29     93s] <CMD> set_global timing_apply_exceptions_to_data_check_related_pin "false"
[06/01 09:54:29     93s] <CMD> set_global timing_sdf_adjust_negative_setuphold "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_library_tiehi_tielo "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_uncertainty_for_clock_checks "false"
[06/01 09:54:29     93s] <CMD> set_global timing_create_clock_default_propagated "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_retime_clock_path_slew_propagation "true"
[06/01 09:54:29     93s] <CMD> set_global timing_ssta_generate_sta_timing_report_format "false"
[06/01 09:54:29     93s] <CMD> set_global timing_ipd_derate_flow_use_path_segment_delay_difference "false"
[06/01 09:54:29     93s] <CMD> set_global timing_driving_cell_override_library "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_use_min_max_clock_slew_for_check "true"
[06/01 09:54:29     93s] <CMD> set_global timing_ssta_enable_nsigma_enumeration "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_compatibility_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_backward_compatible_report_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_efficient_reporting "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_efficient_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_multithreading "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_get_property_alias_access "true"
[06/01 09:54:29     93s] <CMD> set_global _timing_constraint_efficient_clock_for_write_sdc "true"
[06/01 09:54:29     93s] <CMD> set_global _timing_report_enable_efficient_mt_voltage_column "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_disable_report_timing_rename_warning "true"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_property_keywords_with_filter_expression "true"
[06/01 09:54:29     93s] <CMD> set_global timing_multi_voltage_enable_user_ipd_assertion "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_property_case_value_support_rise_fall "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_write_exception_line_limit "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_efficient_pattern_match "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_multi_pass "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_aocv_mode "none"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_case_analysis_in_library "true"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_consider_design_level_drv "true"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_gating_as_nochange_arc "true"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_improved_characterization_point_selection "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_enable_cppr "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_clock_style_backward_compatible "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_include_latency_and_uncertainty "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_include_applied_load_in_characterization_range "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_include_applied_slew_in_characterization_range "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_rise_fall_cap_range "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_internal_power_ground_rails "true"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_disable_cycle_adjustment "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_mcp_through_internal_pin "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_si_aware "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_d2d_check_as_non_seq_check "true"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_enable_waveform_propagation "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_disable_3d_arcs "true"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_enable_ndw_writing "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_write_waveforms "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_enable_concurrent_extraction "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_enable_spatial_derate_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_enable_parallel_arc_reduction "true"
[06/01 09:54:29     93s] <CMD> set_global timing_generated_clocks_inherit_ideal_latency "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_timing_window_pessimism_removal "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_multi_drive_net_reduction_with_assertions "none"
[06/01 09:54:29     93s] <CMD> set_global timing_ssta_report_endpoint_description "false"
[06/01 09:54:29     93s] <CMD> set_global locv_inter_clock_use_worst_derate "false"
[06/01 09:54:29     93s] <CMD> set_global locv_stage_count_with_IO "true"
[06/01 09:54:29     93s] <CMD> set_global timing_aocv_analysis_mode "launch_capture"
[06/01 09:54:29     93s] <CMD> set_global timing_apply_check_derate_to_external_output_delay "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_sdf_retain_arc_merging "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_clock_phase_based_rise_fall_derating "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_derating_for_pulsewidth_checks "false"
[06/01 09:54:29     93s] <CMD> set_global timing_collection_variable_assignment_compatibility "true"
[06/01 09:54:29     93s] <CMD> set_global timing_property_is_clock_gating_compatibility "true"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_backward_compatible_auto_validation "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_multi_threaded_reporting "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_sdc_compatible_data_check_mcp "false"
[06/01 09:54:29     93s] <CMD> set_global timing_continue_on_mmmc_creation_error "false"
[06/01 09:54:29     93s] <CMD> set_global timing_aocv_stage_count_recalculate_on_timing_reset "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_backward_compatible_input_output_delay "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_backward_compatible_max_paths_reporting "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_apply_annotation_value "0"
[06/01 09:54:29     93s] <CMD> set_global _timing_enable_backward_compatible_latch_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_retimed_paths_limit "0"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_ssta_clock_only "false"
[06/01 09:54:29     93s] <CMD> set_global timing_library_infer_cap_range_from_ccs_receiver_model "false"
[06/01 09:54:29     93s] <CMD> set_global timing_library_ccs_receiver_weight_K "1"
[06/01 09:54:29     93s] <CMD> set_global timing_read_library_without_sensitivity "false"
[06/01 09:54:29     93s] <CMD> set_global timing_read_library_without_ecsm "false"
[06/01 09:54:29     93s] <CMD> set_global timing_consider_false_path_in_timing_window "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_physical_branch_point "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_aocv_slack_based "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_transition_sense_based_branch_point "true"
[06/01 09:54:29     93s] <CMD> set_global timing_derate_aocv_reference_point "1"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_efficient_property_writing_in_sdc "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_logging "false"
[06/01 09:54:29     93s] <CMD> set_global timing_property_correct_binding_mechanism "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_disable_min_max_input_delay_worst_casing "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_constraint_efficient_block_write_sdc "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_efficient_get_collection "true"
[06/01 09:54:29     93s] <CMD> set_global _timing_constraint_lib_cell_support_for_driving_cell "false"
[06/01 09:54:29     93s] <CMD> set_global timing_derate_ocv_reference_point "1"
[06/01 09:54:29     93s] <CMD> set_global timing_all_registers_include_icg_cells "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_tcl_lists_with_collections "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_smart_ilm_constraint_messages "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_max_path_limit_crossed "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_ideal_clock_latency_arc "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_efficient_get_objects "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_efficient_non_regexp_token_based_search "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_efficient_non_regexp_token_based_filter "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_efficient_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_stage_evaluation_high_fanout_net_compatibility "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_output_as_clock_port "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_aocv_accurate_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_tw_propagation_for_non_si_views "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_rc_mode_constraints_reader "false"
[06/01 09:54:29     93s] <CMD> set_global timing_derate_aocv_dynamic_delays "true"
[06/01 09:54:29     93s] <CMD> set_global timing_aocv_derate_mode "aocv_multiplicative"
[06/01 09:54:29     93s] <CMD> set_global timing_spatial_derate_distance_mode "bounding_box"
[06/01 09:54:29     93s] <CMD> set_global timing_spatial_derate_chip_size "1e+30"
[06/01 09:54:29     93s] <CMD> set_global timing_socv_sigma_spatial_multiplier "1"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_efficient_timing_update "true"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_efficient_pins_filter_collection "true"
[06/01 09:54:29     93s] <CMD> set_global timing_derate_dynamic_compatibility "true"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_report_invalid_begin_end_points "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_detailed_report_invalid_begin_end_points "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_skip_path_exception_ordering "false"
[06/01 09:54:29     93s] <CMD> set_global timing_collection_preserve_db_collection "true"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_efficient_all_register_flow "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_backward_compatible_setspace_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_parallel_arcs "true"
[06/01 09:54:29     93s] <CMD> set_global timing_continue_on_error "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_get_objects_nocase_without_regexp "true"
[06/01 09:54:29     93s] <CMD> set_global timing_skip_clock_mesh_cppr_common_point "false"
[06/01 09:54:29     93s] <CMD> set_global timing_skip_non_sdc_commands_from_sdc_file "false"
[06/01 09:54:29     93s] <CMD> set_global timing_property_exclude_clock_edge_adjustment_in_arrival "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_mt_get_pins_filter "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_mt_get_nets "true"
[06/01 09:54:29     93s] <CMD> set_global _timing_report_constraint_use_default_frequency_for_zero_activity "true"
[06/01 09:54:29     93s] <CMD> set_global _timing_report_constraint_efficient_timing_update "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_drv_limit_override "false"
[06/01 09:54:29     93s] <CMD> set_global timing_check_timing_report_all_checks "false"
[06/01 09:54:29     93s] <CMD> set_global timing_inter_power_domain_generate_configurations "true"
[06/01 09:54:29     93s] <CMD> set_global timing_inter_power_domain_write_crossing_combinations "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_only_simultaneous_transparent_latches "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_drv_per_frequency "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_constraint_backward_compatible_elrf_assertion_flow "true"
[06/01 09:54:29     93s] <CMD> set_global _timing_constraint_skip_compression_for_differential_exceptions "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_constraint_improved_path_resetting_flow "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_max_transition_check_using_nsigma_slew "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_constraint_support_drive_cell_set_load_on_black_box_pins "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_constraint_reset_net_frequency_with_reset_timing "true"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_efficient_path_exception_resetting "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_efficient_threading_mode_for_get_objects "0"
[06/01 09:54:29     93s] <CMD> set_global timing_socv_statistical_min_max_mode "mean_and_three_sigma_bounded"
[06/01 09:54:29     93s] <CMD> set_global _timing_enable_backward_compatible_socv_parallel_arcs "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_enable_backward_compatible_socv_separate_sensitivities "false"
[06/01 09:54:29     93s] <CMD> set_global timing_set_nsigma_multiplier "3"
[06/01 09:54:29     93s] <CMD> set_global timing_socv_analysis_nsigma_multiplier "3"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_cppr_random_adjustment "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_get_ports_for_current_instance "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_verbose_ssta_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_socv_summary_mean_sigma "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_efficient_lib_pin "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_backward_compatible_timing_derate_mode "true"
[06/01 09:54:29     93s] <CMD> set_global write_global_slack_report_time_unit_backward_compatible_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_get_objects_regexp_compatibility "false"
[06/01 09:54:29     93s] <CMD> set_global timing_aocv_use_cell_depth_for_net "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_backward_compatible_minmax_delay_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_early_late_data_slews_for_setuphold_mode_checks "false"
[06/01 09:54:29     93s] <CMD> set_global timing_property_defined_clocks_compatibility_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_backward_compatible_delay_constraint_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_path_delay_to_unconstrained_endpoints_compatibility "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_spatial_derate_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_backward_compatible_spatial_derate_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_clock2clock_clockgating_check "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_auto_column_width "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_clock_unrolling "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_simultaneous_switching_derate "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_genclk_combinational_blocking "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_skip_reconvergent_clock_path "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_latch_thru_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_cppr_propagate_thru_latches "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_backward_compatible_path_adjust_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_constraint_development_mode "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_enable_backward_compatible_aocv_slack_based_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_case_analysis_precedence_backward_compatibility "true"
[06/01 09:54:29     93s] <CMD> set_global timing_case_analysis_propagation "true"
[06/01 09:54:29     93s] <CMD> set_global timing_latch_disabled_arc_compatibility "true"
[06/01 09:54:29     93s] <CMD> set_global timing_abstracted_model_flow_filter_zero_sdf "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_latch_setup_paths "true"
[06/01 09:54:29     93s] <CMD> set_global timing_aocv_enable_slack_based_efficient_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_backward_compatible_timing_derate_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_aocv_backward_compatible_slack_based_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_aocv_efficient_accurate_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_socv_preserve_variation_with_annotations "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_latch_borrow_mode_for_si_snalysis "true"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_exhaustive_validation_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_skew_in_reports "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_hierarchical_get_nets_support "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_backward_compatible_clock2clock_path_exception_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_pulsed_latch "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_novus_header "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_validate_unconstrained_paths "true"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_new_efficient_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_efficient_session_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_continue_on_global_eol_error "true"
[06/01 09:54:29     93s] <CMD> set_global _timing_report_get_arcs_use_default_syntech_arc "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_latency_through_clock_gating "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_clock_gating_backward_compatibility "true"
[06/01 09:54:29     93s] <CMD> set_global timing_use_clock_pin_attribute_for_clock_net_marking "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_append_to_collection_compatibility_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_retime_formatting_mode "manual"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_backward_compatible_cppr_branch_pin_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_backward_compatible_number_alignment "true"
[06/01 09:54:29     93s] <CMD> set_global novus_get_property_error_suppress_rise_fall "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_backward_compatible_cppr_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_clock_object_in_from_to "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_flag_field_symbols "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_efficient_unconstrained_report_timing "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_mvdd_multithreading "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_efficient_mvdd_flow "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_mvdd_flow "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_backward_compatible_nsigma_multiplier "true"
[06/01 09:54:29     93s] <CMD> set_global timing_socv_view_based_nsigma_multiplier_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_separate_device_slew_effect_sensitivities "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_constraint_extended_cell_em_flow "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_group_path_resetting "false"
[06/01 09:54:29     93s] <CMD> set_global auto_wire_load_selection "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_constraint_format_compatibility "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_constraint_enable_drv_on_ideal_network "true"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_path_exceptions_from_to_precedence "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_constraint_enable_extended_drv_format "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_search_path "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_drv_per_frequency_per_input_slew "false"
[06/01 09:54:29     93s] <CMD> set_global timing_property_build_hier_pin "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_path_exception_to_pin_compatibility "false"
[06/01 09:54:29     93s] <CMD> set_global timing_coverage_mode_acceptable_worst_slack_threshold_ps "-1"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_data_to_data_check_retiming "true"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_multi_dimensional_filter "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_unique_pins_multiple_capture_clock_paths "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_exhaustive_enable_design_coverage "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_exhaustive_max_paths_limit "20000000"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_exhaustive_depth_bounded_by_gba "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_get_objects_bus_name_compatibility "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_efficient_exhaustive_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_aocv_efficient_exhaustive_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_socv_rc_variation_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_disable_clock_gating_merged_constraint "true"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_exhaustive_enable_violation_only_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_backward_compatible_mt_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_write_sdc_dump_compressed_timing_derate "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_write_sdc_dump_compressed_max_transition "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_automated_path_peeling "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_ipd_paths_only "false"
[06/01 09:54:29     93s] <CMD> set_global timing_multi_voltage_enable_capture_clock_ipd_path "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_ipd_post_cppr_point "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_write_sdc_dump_compressed_max_capacitance "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_aocv_efficient_distance_derate "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_efficient_adaptive_eco_db "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_efficient_adaptive_eco_db_threshold "20"
[06/01 09:54:29     93s] <CMD> set_global _timing_socv_enable_backward_compatible_mode "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_socv_enable_backward_compatible_accurate_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_backward_compatible_socv_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_socv_enable_backward_compatible_analysis_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_efficient_clock_path_pba "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_memory_efficiency_level "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_lru_clear_level_for_pba_cache "4"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_maximum_time_limit "0"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_coverage_enable_incr_depth_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_property_return_null_collection_with_quiet "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_disable_message_limit "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_separate_data_to_data_arcs "false"
[06/01 09:54:29     93s] <CMD> set_global timing_all_registers_identify_macros_using_is_macro_cell "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_exhaustive_mode_compatibility "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_max_path_nworst_limit_warning "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_multi_pass_socv "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_property_transition_assertion_lib_compatibilty "true"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_reset_path_exception_backward_compatible_flow "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_use_valid_start_end_points "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_constraint_backward_compatible_inexistent_clock_in_group_behavior "true"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_socv_multi_dimensional_filter "false"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_backward_compatible_max_delay_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_backward_compatible_tw_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_constraints_enable_efficient_constraint_timing_update "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_enable_property_mapper_priority "false"
[06/01 09:54:29     93s] <CMD> set_global _timing_constraint_efficient_path_exception_ordering "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_backward_compatible_pin_load_lookup "true"
[06/01 09:54:29     93s] <CMD> set_global timing_disable_backward_compatible_timing_reset_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_new_latch_thru_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_net_backward_compatible_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_efficient_exhaustive_mode_writing "false"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_pin_sequence_support "false"
[06/01 09:54:29     93s] <CMD> set_global timing_use_correct_el_for_latch_early_launch_path "true"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_required_time_pessimism_removal "true"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_efficient_cone_marking "false"
[06/01 09:54:29     93s] <CMD> set_global timing_report_backward_compatible_early_launch_latch_mode "true"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_coverage_return_incremental_path_collection "true"
[06/01 09:54:29     93s] <CMD> set_global timing_inter_power_domain_always_report_clock_style_paths "true"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_coverage_assert_last_pba_slack "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_coverage_enable_auto_incr_depth_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_retimed_source_insertion_delay "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_report_launch_clock_path "true"
[06/01 09:54:29     93s] <CMD> set_global timing_constraint_enable_transition_for_block_scope "false"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_check_arcs_as_lvf "true"
[06/01 09:54:29     93s] <CMD> set_global timing_extract_model_generated_clock_pin_name_compatibility "true"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_reset_gba_input_slew_sigma "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_is_memory_cell_library_attribute "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_coverage_enable_user_slack_credit "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_new_max_borrow_mode "false"
[06/01 09:54:29     93s] <CMD> set_global timing_enable_efficient_get_pins_filter_mode "0"
[06/01 09:54:29     93s] <CMD> set_global timing_report_enable_verbose_ssta_mode_for_skewness "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_exhaustive_coverage_analysis "false"
[06/01 09:54:29     93s] <CMD> set_global timing_path_based_enable_new_socv_efficient_mode "false"
[06/01 09:54:29     93s] <CMD> set_global _allow_line_number_display_for_error_warn_messages "true"
[06/01 09:54:29     93s] <CMD> set_global _scale_capacitance_to_1ff "true"
[06/01 09:54:29     93s] <CMD> set_global _scale_time_to_100fs "true"
[06/01 09:54:29     93s] <CMD> set_global _scale_leakage_power_to_1pw "true"
[06/01 09:54:29     93s] <CMD> set_global _timing_combine_tlf_non_unate_arcs "true"
[06/01 09:54:29     93s] <CMD> set_global _timing_library_switch_on_undeclared_arcs_function "false"
[06/01 09:54:29     93s] <CMD> set_global _map_2007_03_low_power_to_2004_06 "true"
[06/01 09:54:30     93s] <CMD> init_design
[06/01 09:54:30     93s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/01 09:54:30     93s] % Begin Load MMMC data ... (date=06/01 09:54:30, mem=422.3M)
[06/01 09:54:30     93s] Extraction setup Started 
[06/01 09:54:30     93s] Extraction setup Started 
[06/01 09:54:30     93s] Extraction setup Started 
[06/01 09:54:30     93s] Extraction setup Started 
[06/01 09:54:30     93s] Extraction setup Started 
[06/01 09:54:30     93s] Extraction setup Started 
[06/01 09:54:30     93s] % End Load MMMC data ... (date=06/01 09:54:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=422.5M, current mem=422.5M)
[06/01 09:54:30     93s] 
[06/01 09:54:30     93s] Loading LEF file /home/ms22.4/cap6/ex_6.3/BOOTHMUL_NBIT8.dat/libs/lef/NangateOpenCellLibrary.lef ...
[06/01 09:54:30     93s] Set DBUPerIGU to M2 pitch 380.
[06/01 09:54:31     93s] 
[06/01 09:54:31     93s] viaInitial starts at Wed Jun  1 09:54:31 2022
viaInitial ends at Wed Jun  1 09:54:31 2022
Loading view definition file from /home/ms22.4/cap6/ex_6.3/BOOTHMUL_NBIT8.dat/viewDefinition.tcl
[06/01 09:54:31     93s] Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/01 09:54:31     93s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/01 09:54:33     96s] Read 134 cells in library 'NangateOpenCellLibrary' 
[06/01 09:54:33     96s] *** End library_loading (cpu=0.05min, real=0.03min, mem=22.9M, fe_cpu=1.60min, fe_real=6.02min, fe_mem=536.3M) ***
[06/01 09:54:33     96s] % Begin Load netlist data ... (date=06/01 09:54:33, mem=517.4M)
[06/01 09:54:33     96s] *** Begin netlist parsing (mem=536.3M) ***
[06/01 09:54:33     96s] Created 134 new cells from 1 timing libraries.
[06/01 09:54:33     96s] Reading netlist ...
[06/01 09:54:33     96s] Backslashed names will retain backslash and a trailing blank character.
[06/01 09:54:33     96s] Reading verilogBinary netlist '/home/ms22.4/cap6/ex_6.3/BOOTHMUL_NBIT8.dat/BOOTHMUL_NBIT8.v.bin'
[06/01 09:54:33     96s] Reading binary database version 1
[06/01 09:54:33     96s] 
[06/01 09:54:33     96s] *** Memory Usage v#1 (Current mem = 544.270M, initial mem = 179.684M) ***
[06/01 09:54:33     96s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=544.3M) ***
[06/01 09:54:33     96s] % End Load netlist data ... (date=06/01 09:54:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=517.4M, current mem=445.4M)
[06/01 09:54:33     96s] Top level cell is BOOTHMUL_NBIT8.
[06/01 09:54:34     96s] Hooked 134 DB cells to tlib cells.
[06/01 09:54:34     96s] Starting recursive module instantiation check.
[06/01 09:54:34     96s] No recursion found.
[06/01 09:54:34     96s] Building hierarchical netlist for Cell BOOTHMUL_NBIT8 ...
[06/01 09:54:34     96s] *** Netlist is unique.
[06/01 09:54:34     96s] ** info: there are 145 modules.
[06/01 09:54:34     96s] ** info: there are 240 stdCell insts.
[06/01 09:54:34     96s] 
[06/01 09:54:34     96s] *** Memory Usage v#1 (Current mem = 562.027M, initial mem = 179.684M) ***
[06/01 09:54:34     96s] *info: set bottom ioPad orient R0
[06/01 09:54:34     96s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/01 09:54:34     96s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/01 09:54:34     96s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/01 09:54:34     96s] Set Default Net Delay as 1000 ps.
[06/01 09:54:34     96s] Set Default Net Load as 0.5 pF. 
[06/01 09:54:34     96s] Set Default Input Pin Transition as 0.1 ps.
[06/01 09:54:35     97s] Extraction setup Started 
[06/01 09:54:35     97s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/01 09:54:35     97s] Reading Capacitance Table File /home/ms22.4/cap6/ex_6.3/BOOTHMUL_NBIT8.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
[06/01 09:54:35     97s] Cap table was created using Encounter 08.10-p004_1.
[06/01 09:54:35     97s] Process name: master_techFreePDK45.
[06/01 09:54:35     97s] Importing multi-corner RC tables ... 
[06/01 09:54:35     97s] Summary of Active RC-Corners : 
[06/01 09:54:35     97s]  
[06/01 09:54:35     97s]  Analysis View: default
[06/01 09:54:35     97s]     RC-Corner Name        : standard
[06/01 09:54:35     97s]     RC-Corner Index       : 0
[06/01 09:54:35     97s]     RC-Corner Temperature : 300 Celsius
[06/01 09:54:35     97s]     RC-Corner Cap Table   : '/home/ms22.4/cap6/ex_6.3/BOOTHMUL_NBIT8.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
[06/01 09:54:35     97s]     RC-Corner PreRoute Res Factor         : 1
[06/01 09:54:35     97s]     RC-Corner PreRoute Cap Factor         : 1
[06/01 09:54:35     97s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/01 09:54:35     97s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/01 09:54:35     97s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/01 09:54:35     97s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/01 09:54:35     97s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/01 09:54:35     97s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/01 09:54:35     97s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/01 09:54:35     97s] *Info: initialize multi-corner CTS.
[06/01 09:54:35     97s] Reading timing constraints file '/home/ms22.4/cap6/ex_6.3/BOOTHMUL_NBIT8.dat/libs/mmmc/boothmul.sdc' ...
[06/01 09:54:35     97s] Current (total cpu=0:01:37, real=0:06:03, peak res=572.6M, current mem=572.6M)
[06/01 09:54:35     97s] INFO (CTE): Constraints read successfully.
[06/01 09:54:35     97s] WARNING (CTE-25): Line: 8 of File /home/ms22.4/cap6/ex_6.3/BOOTHMUL_NBIT8.dat/libs/mmmc/boothmul.sdc : Skipped unsupported command: set_units
[06/01 09:54:35     97s] 
[06/01 09:54:35     97s] 
[06/01 09:54:35     97s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=580.8M, current mem=580.8M)
[06/01 09:54:35     97s] Current (total cpu=0:01:37, real=0:06:03, peak res=580.8M, current mem=580.8M)
[06/01 09:54:35     97s] Creating Cell Server ...(0, 1, 1, 1)
[06/01 09:54:35     97s] Summary for sequential cells identification: 
[06/01 09:54:35     97s]   Identified SBFF number: 16
[06/01 09:54:35     97s]   Identified MBFF number: 0
[06/01 09:54:35     97s]   Identified SB Latch number: 0
[06/01 09:54:35     97s]   Identified MB Latch number: 0
[06/01 09:54:35     97s]   Not identified SBFF number: 0
[06/01 09:54:35     97s]   Not identified MBFF number: 0
[06/01 09:54:35     97s]   Not identified SB Latch number: 0
[06/01 09:54:35     97s]   Not identified MB Latch number: 0
[06/01 09:54:35     97s]   Number of sequential cells which are not FFs: 13
[06/01 09:54:35     97s] Total number of combinational cells: 99
[06/01 09:54:35     97s] Total number of sequential cells: 29
[06/01 09:54:35     97s] Total number of tristate cells: 6
[06/01 09:54:35     97s] Total number of level shifter cells: 0
[06/01 09:54:35     97s] Total number of power gating cells: 0
[06/01 09:54:35     97s] Total number of isolation cells: 0
[06/01 09:54:35     97s] Total number of power switch cells: 0
[06/01 09:54:35     97s] Total number of pulse generator cells: 0
[06/01 09:54:35     97s] Total number of always on buffers: 0
[06/01 09:54:35     97s] Total number of retention cells: 0
[06/01 09:54:35     97s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/01 09:54:35     97s] Total number of usable buffers: 9
[06/01 09:54:35     97s] List of unusable buffers:
[06/01 09:54:35     97s] Total number of unusable buffers: 0
[06/01 09:54:35     97s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/01 09:54:35     97s] Total number of usable inverters: 6
[06/01 09:54:35     97s] List of unusable inverters:
[06/01 09:54:35     97s] Total number of unusable inverters: 0
[06/01 09:54:35     97s] List of identified usable delay cells:
[06/01 09:54:35     97s] Total number of identified usable delay cells: 0
[06/01 09:54:35     97s] List of identified unusable delay cells:
[06/01 09:54:35     97s] Total number of identified unusable delay cells: 0
[06/01 09:54:35     97s] Creating Cell Server, finished. 
[06/01 09:54:35     97s] 
[06/01 09:54:35     97s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/01 09:54:35     97s] Deleting Cell Server ...
[06/01 09:54:35     97s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/01 09:54:43     98s] <CMD> pan 5.519 10.004
[06/01 09:54:51    100s] <CMD> selectObject IO_Pin {A[7]}
[06/01 09:54:56    101s] <CMD> pan -0.270 -0.853
[06/01 09:54:59    101s] <CMD> pan -2.490 -6.277
[06/01 09:55:00    101s] <CMD> deselectAll
[06/01 09:55:49    107s] <CMD> setDrawView ameba
[06/01 09:55:49    108s] <CMD> setDrawView fplan
[06/01 09:55:51    108s] <CMD> setDrawView ameba
[06/01 09:55:52    108s] <CMD> setDrawView fplan
[06/01 09:57:39    124s] <CMD> set defHierChar /
[06/01 09:57:39    124s] Set Default Input Pin Transition as 0.1 ps.
[06/01 09:57:39    124s] <CMD> set delaycal_input_transition_delay 0.1ps
[06/01 09:57:39    124s] <CMD> set fpIsMaxIoHeight 0
[06/01 09:57:39    124s] <CMD> set init_gnd_net gnd
[06/01 09:57:39    124s] <CMD> set init_mmmc_file Default.view
[06/01 09:57:39    124s] <CMD> set init_oa_search_lib {}
[06/01 09:57:39    124s] <CMD> set init_pwr_net vdd
[06/01 09:57:39    124s] <CMD> set init_verilog ./netlist/boothmul.v
[06/01 09:57:39    124s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[06/01 09:57:41    124s] <CMD> init_design
[06/01 09:57:41    124s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/01 09:57:41    124s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[06/01 09:57:41    124s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/01 09:57:57    127s] 
[06/01 09:57:57    127s] *** Memory Usage v#1 (Current mem = 692.363M, initial mem = 179.684M) ***
[06/01 09:57:57    127s] 
[06/01 09:57:57    127s] *** Summary of all messages that are not suppressed in this session:
[06/01 09:57:57    127s] Severity  ID               Count  Summary                                  
[06/01 09:57:57    127s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[06/01 09:57:57    127s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[06/01 09:57:57    127s] ERROR     TCLCMD-989           1  cannot open SDC file '%s' for mode '%s'  
[06/01 09:57:57    127s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/01 09:57:57    127s] *** Message Summary: 23 warning(s), 1 error(s)
[06/01 09:57:57    127s] 
[06/01 09:57:57    127s] --- Ending "Innovus" (totcpu=0:02:07, real=0:09:25, mem=692.4M) ---
