/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [34:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [4:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [25:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_6z;
  wire [29:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_6z ? in_data[134] : celloutsig_1_3z[6];
  assign celloutsig_0_8z = ~(celloutsig_0_2z & celloutsig_0_3z);
  assign celloutsig_0_17z = ~(celloutsig_0_0z[0] & celloutsig_0_3z);
  assign celloutsig_0_21z = ~(celloutsig_0_11z[20] & celloutsig_0_7z[6]);
  assign celloutsig_0_2z = ~(in_data[21] & celloutsig_0_0z[4]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_2z[4]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z & celloutsig_1_2z[1]);
  assign celloutsig_0_19z = ~celloutsig_0_7z[22];
  assign celloutsig_0_15z = celloutsig_0_7z[21:5] + { celloutsig_0_11z[13:0], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_2z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 18'h00000;
    else _00_ <= { celloutsig_0_1z[21:5], celloutsig_0_3z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[136:131] === in_data[114:109];
  assign celloutsig_0_12z = ! in_data[66:58];
  assign celloutsig_0_18z = ! celloutsig_0_15z[12:0];
  assign celloutsig_0_23z = ! { in_data[67:64], celloutsig_0_3z, _00_, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_1_1z = { in_data[131:98], celloutsig_1_0z } < { in_data[128:96], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_22z = celloutsig_0_1z[18:11] != in_data[82:75];
  assign celloutsig_1_19z = { in_data[107:105], celloutsig_1_10z } !== { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_9z = celloutsig_0_0z[3:1] !== { celloutsig_0_1z[8], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_1z = { in_data[38:18], celloutsig_0_0z } | { in_data[55:50], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_14z[1:0], celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_22z } | { celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_21z };
  assign celloutsig_0_3z = | in_data[10:8];
  assign celloutsig_0_13z = celloutsig_0_12z & celloutsig_0_11z[15];
  assign celloutsig_0_16z = celloutsig_0_14z[3] & celloutsig_0_0z[0];
  assign celloutsig_1_10z = | { celloutsig_1_9z, celloutsig_1_5z[0], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_3z[5:2], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z } >> in_data[131:125];
  assign celloutsig_0_7z = { celloutsig_0_0z[4:1], celloutsig_0_1z } >> { in_data[84:62], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } >> { celloutsig_1_2z[3:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = { _00_[3:2], celloutsig_0_2z } <<< celloutsig_0_0z[3:1];
  assign celloutsig_0_11z = { celloutsig_0_7z[23:1], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } <<< { celloutsig_0_0z[4:3], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_6z = celloutsig_0_1z[21:11] >>> _00_[12:2];
  assign celloutsig_0_0z = in_data[34:30] ^ in_data[13:9];
  assign celloutsig_1_9z = ~((celloutsig_1_2z[2] & celloutsig_1_7z) | celloutsig_1_7z);
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 5'h00;
    else if (clkin_data[96]) celloutsig_0_14z = celloutsig_0_6z[8:4];
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 4'h0;
    else if (!clkin_data[128]) celloutsig_1_5z = { celloutsig_1_2z[4:2], celloutsig_1_1z };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
