#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Mar 27 08:29:27 2024
# Process ID: 13240
# Current directory: C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15212 C:\Users\USER\Desktop\IC_Compete_Sync\112_IC_Contest_Preround\Verilog\IC_Contest_112\IC_Contest_112.xpr
# Log file: C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/vivado.log
# Journal file: C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112\vivado.jou
# Running On: LAPTOP-2P71OMBV, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1506.023 ; gain = 395.562
add_files -norecurse -scan_for_includes {C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/Bicubic.v C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM.v C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ResultSRAM.v}
import_files -norecurse {C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/Bicubic.v C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM.v C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ResultSRAM.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/pattern1 C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/pattern3 C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/pattern2}
import_files -fileset sim_1 -norecurse {C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/pattern1 C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/pattern3 C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/pattern2}
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/tb.sv
import_files -fileset sim_1 -norecurse C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/Bicubic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bicubic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/ImgROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImgROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/ResultSRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResultSRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sim_1/imports/2024_grad_cell/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/Bicubic.v" Line 1. Module Bicubic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/Bicubic.v" Line 1. Module Bicubic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImgROM_default
Compiling module xil_defaultlib.ResultSRAM_default
Compiling module xil_defaultlib.Bicubic
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe6bfb0ebe]
[1] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14cd490) [0x7ff7761802b0]
[2] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14d05ae) [0x7ff7761833ce]
[3] (OPENSSL_Applink+0x13f0af) [0x7ff774b809af]
[4] (OPENSSL_Applink+0x13f76d) [0x7ff774b8106d]
[5] (OPENSSL_Applink+0x140a0d) [0x7ff774b8230d]
[6] (OPENSSL_Applink+0x137bd0) [0x7ff774b794d0]
[7] (OPENSSL_Applink+0x1368a1) [0x7ff774b781a1]
[8] (OPENSSL_Applink+0x80c65) [0x7ff774ac2565]
[9] (OPENSSL_Applink+0xf46b3) [0x7ff774b35fb3]
[10] (ISIMC::VhdlCompiler::saveParserDump+0xccfc1) [0x7ff774a193c1]
[11] (XSIM::OutputFileNames::operator=+0x9474) [0x7ff7746345f4]
[12] (boost::serialization::singleton_module::unlock+0x42a9) [0x7ff77464e269]
[13] (boost::serialization::singleton_module::unlock+0x1ffe) [0x7ff77464bfbe]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x1684c2c) [0x7ff776337a4c]
[15] (BaseThreadInitThunk+0x14) [0x7ffe6b717344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1550.379 ; gain = 31.387
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/Bicubic.v" Line 1. Module Bicubic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/Bicubic.v" Line 1. Module Bicubic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImgROM_default
Compiling module xil_defaultlib.ResultSRAM_default
Compiling module xil_defaultlib.Bicubic
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe6bfb0ebe]
[1] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14cd490) [0x7ff7761802b0]
[2] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14d05ae) [0x7ff7761833ce]
[3] (OPENSSL_Applink+0x13f0af) [0x7ff774b809af]
[4] (OPENSSL_Applink+0x13f76d) [0x7ff774b8106d]
[5] (OPENSSL_Applink+0x140a0d) [0x7ff774b8230d]
[6] (OPENSSL_Applink+0x137bd0) [0x7ff774b794d0]
[7] (OPENSSL_Applink+0x1368a1) [0x7ff774b781a1]
[8] (OPENSSL_Applink+0x80c65) [0x7ff774ac2565]
[9] (OPENSSL_Applink+0xf46b3) [0x7ff774b35fb3]
[10] (ISIMC::VhdlCompiler::saveParserDump+0xccfc1) [0x7ff774a193c1]
[11] (XSIM::OutputFileNames::operator=+0x9474) [0x7ff7746345f4]
[12] (boost::serialization::singleton_module::unlock+0x42a9) [0x7ff77464e269]
[13] (boost::serialization::singleton_module::unlock+0x1ffe) [0x7ff77464bfbe]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x1684c2c) [0x7ff776337a4c]
[15] (BaseThreadInitThunk+0x14) [0x7ffe6b717344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/Bicubic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bicubic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/ImgROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImgROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/ResultSRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResultSRAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImgROM_default
Compiling module xil_defaultlib.ResultSRAM_default
Compiling module xil_defaultlib.Bicubic
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe6bfb0ebe]
[1] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14cd490) [0x7ff7761802b0]
[2] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14d05ae) [0x7ff7761833ce]
[3] (OPENSSL_Applink+0x13f0af) [0x7ff774b809af]
[4] (OPENSSL_Applink+0x13f76d) [0x7ff774b8106d]
[5] (OPENSSL_Applink+0x140a0d) [0x7ff774b8230d]
[6] (OPENSSL_Applink+0x137bd0) [0x7ff774b794d0]
[7] (OPENSSL_Applink+0x1368a1) [0x7ff774b781a1]
[8] (OPENSSL_Applink+0x80c65) [0x7ff774ac2565]
[9] (OPENSSL_Applink+0xf46b3) [0x7ff774b35fb3]
[10] (ISIMC::VhdlCompiler::saveParserDump+0xccfc1) [0x7ff774a193c1]
[11] (XSIM::OutputFileNames::operator=+0x9474) [0x7ff7746345f4]
[12] (boost::serialization::singleton_module::unlock+0x42a9) [0x7ff77464e269]
[13] (boost::serialization::singleton_module::unlock+0x1ffe) [0x7ff77464bfbe]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x1684c2c) [0x7ff776337a4c]
[15] (BaseThreadInitThunk+0x14) [0x7ffe6b717344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse -scan_for_includes {C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM_slow.lib C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ResultSRAM_slow.lib C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM_slow.db C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ResultSRAM_slow.db C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM.rcf}
import_files -norecurse {C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM_slow.lib C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ResultSRAM_slow.lib C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM_slow.db C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ResultSRAM_slow.db C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM.rcf}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImgROM_default
Compiling module xil_defaultlib.ResultSRAM_default
Compiling module xil_defaultlib.Bicubic
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe6bfb0ebe]
[1] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14cd490) [0x7ff7761802b0]
[2] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14d05ae) [0x7ff7761833ce]
[3] (OPENSSL_Applink+0x13f0af) [0x7ff774b809af]
[4] (OPENSSL_Applink+0x13f76d) [0x7ff774b8106d]
[5] (OPENSSL_Applink+0x140a0d) [0x7ff774b8230d]
[6] (OPENSSL_Applink+0x137bd0) [0x7ff774b794d0]
[7] (OPENSSL_Applink+0x1368a1) [0x7ff774b781a1]
[8] (OPENSSL_Applink+0x80c65) [0x7ff774ac2565]
[9] (OPENSSL_Applink+0xf46b3) [0x7ff774b35fb3]
[10] (ISIMC::VhdlCompiler::saveParserDump+0xccfc1) [0x7ff774a193c1]
[11] (XSIM::OutputFileNames::operator=+0x9474) [0x7ff7746345f4]
[12] (boost::serialization::singleton_module::unlock+0x42a9) [0x7ff77464e269]
[13] (boost::serialization::singleton_module::unlock+0x1ffe) [0x7ff77464bfbe]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x1684c2c) [0x7ff776337a4c]
[15] (BaseThreadInitThunk+0x14) [0x7ffe6b717344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/Bicubic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bicubic
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'u_ImgROM' is not declared under prefix 'u_Bicubic' [C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sim_1/imports/2024_grad_cell/tb.sv:258]
ERROR: [VRFC 10-2991] 'u_ResultSRAM' is not declared under prefix 'u_Bicubic' [C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sim_1/imports/2024_grad_cell/tb.sv:277]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/Bicubic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bicubic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/ImgROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImgROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/ResultSRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResultSRAM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImgROM_default
Compiling module xil_defaultlib.ResultSRAM_default
Compiling module xil_defaultlib.Bicubic
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe6bfb0ebe]
[1] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14cd490) [0x7ff7761802b0]
[2] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14d05ae) [0x7ff7761833ce]
[3] (OPENSSL_Applink+0x13f0af) [0x7ff774b809af]
[4] (OPENSSL_Applink+0x13f76d) [0x7ff774b8106d]
[5] (OPENSSL_Applink+0x140a0d) [0x7ff774b8230d]
[6] (OPENSSL_Applink+0x137bd0) [0x7ff774b794d0]
[7] (OPENSSL_Applink+0x1368a1) [0x7ff774b781a1]
[8] (OPENSSL_Applink+0x80c65) [0x7ff774ac2565]
[9] (OPENSSL_Applink+0xf46b3) [0x7ff774b35fb3]
[10] (ISIMC::VhdlCompiler::saveParserDump+0xccfc1) [0x7ff774a193c1]
[11] (XSIM::OutputFileNames::operator=+0x9474) [0x7ff7746345f4]
[12] (boost::serialization::singleton_module::unlock+0x42a9) [0x7ff77464e269]
[13] (boost::serialization::singleton_module::unlock+0x1ffe) [0x7ff77464bfbe]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x1684c2c) [0x7ff776337a4c]
[15] (BaseThreadInitThunk+0x14) [0x7ffe6b717344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.379 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM_slow.lib C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ResultSRAM_slow.lib C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM_slow.db C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ResultSRAM_slow.db C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM.rcf}
import_files -fileset sim_1 -norecurse {C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM_slow.lib C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ResultSRAM_slow.lib C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM_slow.db C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ResultSRAM_slow.db C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/ImgROM.rcf}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM.rcf'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImgROM_default
Compiling module xil_defaultlib.ResultSRAM_default
Compiling module xil_defaultlib.Bicubic
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe6bfb0ebe]
[1] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14cd490) [0x7ff7761802b0]
[2] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14d05ae) [0x7ff7761833ce]
[3] (OPENSSL_Applink+0x13f0af) [0x7ff774b809af]
[4] (OPENSSL_Applink+0x13f76d) [0x7ff774b8106d]
[5] (OPENSSL_Applink+0x140a0d) [0x7ff774b8230d]
[6] (OPENSSL_Applink+0x137bd0) [0x7ff774b794d0]
[7] (OPENSSL_Applink+0x1368a1) [0x7ff774b781a1]
[8] (OPENSSL_Applink+0x80c65) [0x7ff774ac2565]
[9] (OPENSSL_Applink+0xf46b3) [0x7ff774b35fb3]
[10] (ISIMC::VhdlCompiler::saveParserDump+0xccfc1) [0x7ff774a193c1]
[11] (XSIM::OutputFileNames::operator=+0x9474) [0x7ff7746345f4]
[12] (boost::serialization::singleton_module::unlock+0x42a9) [0x7ff77464e269]
[13] (boost::serialization::singleton_module::unlock+0x1ffe) [0x7ff77464bfbe]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x1684c2c) [0x7ff776337a4c]
[15] (BaseThreadInitThunk+0x14) [0x7ffe6b717344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.379 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM.rcf'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sim_1/imports/2024_grad_cell/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'u_Bicubic' is not declared [C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sim_1/imports/2024_grad_cell/tb.sv:258]
ERROR: [VRFC 10-2989] 'u_Bicubic' is not declared [C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sim_1/imports/2024_grad_cell/tb.sv:277]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM.rcf'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/Bicubic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bicubic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/ImgROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImgROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/ResultSRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResultSRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sim_1/imports/2024_grad_cell/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImgROM_default
Compiling module xil_defaultlib.ResultSRAM_default
Compiling module xil_defaultlib.Bicubic
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe6bfb0ebe]
[1] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14cd490) [0x7ff7761802b0]
[2] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14d05ae) [0x7ff7761833ce]
[3] (OPENSSL_Applink+0x13f0af) [0x7ff774b809af]
[4] (OPENSSL_Applink+0x13f76d) [0x7ff774b8106d]
[5] (OPENSSL_Applink+0x140a0d) [0x7ff774b8230d]
[6] (OPENSSL_Applink+0x137bd0) [0x7ff774b794d0]
[7] (OPENSSL_Applink+0x1368a1) [0x7ff774b781a1]
[8] (OPENSSL_Applink+0x80c65) [0x7ff774ac2565]
[9] (OPENSSL_Applink+0xf46b3) [0x7ff774b35fb3]
[10] (ISIMC::VhdlCompiler::saveParserDump+0xccfc1) [0x7ff774a193c1]
[11] (XSIM::OutputFileNames::operator=+0x9474) [0x7ff7746345f4]
[12] (boost::serialization::singleton_module::unlock+0x42a9) [0x7ff77464e269]
[13] (boost::serialization::singleton_module::unlock+0x1ffe) [0x7ff77464bfbe]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x1684c2c) [0x7ff776337a4c]
[15] (BaseThreadInitThunk+0x14) [0x7ffe6b717344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.379 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sim_1/imports/2024_grad_cell/tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sim_1/imports/2024_grad_cell/tb.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/tb2.sv
import_files -fileset sim_1 -norecurse C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/2024_grad_cell/tb2.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM.rcf'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sim_1/imports/2024_grad_cell/tb2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImgROM_default
Compiling module xil_defaultlib.ResultSRAM_default
Compiling module xil_defaultlib.Bicubic
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe6bfb0ebe]
[1] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14cd490) [0x7ff7c9fa02b0]
[2] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14d05ae) [0x7ff7c9fa33ce]
[3] (OPENSSL_Applink+0x13f0af) [0x7ff7c89a09af]
[4] (OPENSSL_Applink+0x13f76d) [0x7ff7c89a106d]
[5] (OPENSSL_Applink+0x140a0d) [0x7ff7c89a230d]
[6] (OPENSSL_Applink+0x137bd0) [0x7ff7c89994d0]
[7] (OPENSSL_Applink+0x1368a1) [0x7ff7c89981a1]
[8] (OPENSSL_Applink+0x80c65) [0x7ff7c88e2565]
[9] (OPENSSL_Applink+0xf46b3) [0x7ff7c8955fb3]
[10] (ISIMC::VhdlCompiler::saveParserDump+0xccfc1) [0x7ff7c88393c1]
[11] (XSIM::OutputFileNames::operator=+0x9474) [0x7ff7c84545f4]
[12] (boost::serialization::singleton_module::unlock+0x42a9) [0x7ff7c846e269]
[13] (boost::serialization::singleton_module::unlock+0x1ffe) [0x7ff7c846bfbe]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x1684c2c) [0x7ff7ca157a4c]
[15] (BaseThreadInitThunk+0x14) [0x7ffe6b717344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1555.449 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM.rcf'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImgROM_default
Compiling module xil_defaultlib.ResultSRAM_default
Compiling module xil_defaultlib.Bicubic
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe6bfb0ebe]
[1] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14cd490) [0x7ff7c9fa02b0]
[2] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14d05ae) [0x7ff7c9fa33ce]
[3] (OPENSSL_Applink+0x13f0af) [0x7ff7c89a09af]
[4] (OPENSSL_Applink+0x13f76d) [0x7ff7c89a106d]
[5] (OPENSSL_Applink+0x140a0d) [0x7ff7c89a230d]
[6] (OPENSSL_Applink+0x137bd0) [0x7ff7c89994d0]
[7] (OPENSSL_Applink+0x1368a1) [0x7ff7c89981a1]
[8] (OPENSSL_Applink+0x80c65) [0x7ff7c88e2565]
[9] (OPENSSL_Applink+0xf46b3) [0x7ff7c8955fb3]
[10] (ISIMC::VhdlCompiler::saveParserDump+0xccfc1) [0x7ff7c88393c1]
[11] (XSIM::OutputFileNames::operator=+0x9474) [0x7ff7c84545f4]
[12] (boost::serialization::singleton_module::unlock+0x42a9) [0x7ff7c846e269]
[13] (boost::serialization::singleton_module::unlock+0x1ffe) [0x7ff7c846bfbe]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x1684c2c) [0x7ff7ca157a4c]
[15] (BaseThreadInitThunk+0x14) [0x7ffe6b717344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.449 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM.rcf'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/Bicubic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bicubic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/ImgROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImgROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sources_1/imports/2024_grad_cell/ResultSRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResultSRAM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImgROM_default
Compiling module xil_defaultlib.ResultSRAM_default
Compiling module xil_defaultlib.Bicubic
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe6bfb0ebe]
[1] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14cd490) [0x7ff7c9fa02b0]
[2] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14d05ae) [0x7ff7c9fa33ce]
[3] (OPENSSL_Applink+0x13f0af) [0x7ff7c89a09af]
[4] (OPENSSL_Applink+0x13f76d) [0x7ff7c89a106d]
[5] (OPENSSL_Applink+0x140a0d) [0x7ff7c89a230d]
[6] (OPENSSL_Applink+0x137bd0) [0x7ff7c89994d0]
[7] (OPENSSL_Applink+0x1368a1) [0x7ff7c89981a1]
[8] (OPENSSL_Applink+0x80c65) [0x7ff7c88e2565]
[9] (OPENSSL_Applink+0xf46b3) [0x7ff7c8955fb3]
[10] (ISIMC::VhdlCompiler::saveParserDump+0xccfc1) [0x7ff7c88393c1]
[11] (XSIM::OutputFileNames::operator=+0x9474) [0x7ff7c84545f4]
[12] (boost::serialization::singleton_module::unlock+0x42a9) [0x7ff7c846e269]
[13] (boost::serialization::singleton_module::unlock+0x1ffe) [0x7ff7c846bfbe]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x1684c2c) [0x7ff7ca157a4c]
[15] (BaseThreadInitThunk+0x14) [0x7ffe6b717344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1573.547 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern1'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern3'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/pattern2'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.lib'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ResultSRAM_slow.db'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/ImgROM.rcf'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.srcs/sim_1/imports/2024_grad_cell/tb2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImgROM_default
Compiling module xil_defaultlib.ResultSRAM_default
Compiling module xil_defaultlib.Bicubic
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffe6bfb0ebe]
[1] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14cd490) [0x7ff7c9fa02b0]
[2] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x14d05ae) [0x7ff7c9fa33ce]
[3] (OPENSSL_Applink+0x13f0af) [0x7ff7c89a09af]
[4] (OPENSSL_Applink+0x13f76d) [0x7ff7c89a106d]
[5] (OPENSSL_Applink+0x140a0d) [0x7ff7c89a230d]
[6] (OPENSSL_Applink+0x137bd0) [0x7ff7c89994d0]
[7] (OPENSSL_Applink+0x1368a1) [0x7ff7c89981a1]
[8] (OPENSSL_Applink+0x80c65) [0x7ff7c88e2565]
[9] (OPENSSL_Applink+0xf46b3) [0x7ff7c8955fb3]
[10] (ISIMC::VhdlCompiler::saveParserDump+0xccfc1) [0x7ff7c88393c1]
[11] (XSIM::OutputFileNames::operator=+0x9474) [0x7ff7c84545f4]
[12] (boost::serialization::singleton_module::unlock+0x42a9) [0x7ff7c846e269]
[13] (boost::serialization::singleton_module::unlock+0x1ffe) [0x7ff7c846bfbe]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x1684c2c) [0x7ff7ca157a4c]
[15] (BaseThreadInitThunk+0x14) [0x7ffe6b717344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/IC_Compete_Sync/112_IC_Contest_Preround/Verilog/IC_Contest_112/IC_Contest_112.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1573.547 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 29 10:07:35 2024...
