// Seed: 3917076939
module module_0;
  wire id_2;
  wire id_3;
  module_2(
      id_3, id_2, id_2, id_3, id_3, id_2, id_3, id_3
  );
  assign id_1 = id_1 > id_2 - 1;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input wand id_2,
    input wor id_3,
    input tri1 id_4,
    output wand id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input wire id_9,
    input wor id_10,
    input wor id_11,
    output tri0 id_12
);
  supply1 id_14 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8 = id_5;
endmodule
