Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Aug 27 22:01:01 2018
| Host         : LAPTOP-G7PT2HG2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.646        0.000                      0                  196        0.122        0.000                      0                  196        3.000        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0        8.646        0.000                      0                  196        0.122        0.000                      0                  196       12.000        0.000                       0                   119  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.767ns  (logic 3.518ns (22.312%)  route 12.249ns (77.688%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 23.517 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.567    -0.945    my_timing/clk_out2
    SLICE_X13Y39         FDCE                                         r  my_timing/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  my_timing/vcount_out_reg[1]/Q
                         net (fo=32, routed)          1.254     0.765    my_timing/vs_reg[1]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.150     0.915 r  my_timing/g0_b0_i_15/O
                         net (fo=2, routed)           0.600     1.515    my_timing/g0_b0_i_15_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.341     1.856 r  my_timing/g0_b0_i_18/O
                         net (fo=1, routed)           0.428     2.284    my_timing/g0_b0_i_18_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.331     2.615 r  my_timing/g0_b0_i_12/O
                         net (fo=1, routed)           0.609     3.224    my_timing/g0_b0_i_12_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.348 r  my_timing/g0_b0_i_9/O
                         net (fo=3, routed)           0.462     3.810    my_timing/g0_b0_i_9_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.934 r  my_timing/g0_b0_i_6/O
                         net (fo=2, routed)           0.464     4.398    my_timing/g0_b0_i_6_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.124     4.522 r  my_timing/g0_b0_i_1/O
                         net (fo=7, routed)           0.838     5.361    my_timing/GOSC/x[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I0_O)        0.153     5.514 f  my_timing/g0_b4/O
                         net (fo=2, routed)           0.706     6.220    my_timing/g0_b4_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.331     6.551 r  my_timing/g0_b0_i_9__0/O
                         net (fo=1, routed)           0.427     6.978    my_timing/g0_b0_i_9__0_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  my_timing/g0_b0_i_7__0/O
                         net (fo=18, routed)          0.597     7.699    my_timing/r_reg[3]_16
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.124     7.823 r  my_timing/g0_b0_i_4__0/O
                         net (fo=107, routed)         1.510     9.333    my_timing/GOSC/sel[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     9.457 r  my_timing/g15_b1/O
                         net (fo=1, routed)           0.815    10.272    my_timing/g15_b1_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.396 r  my_timing/r[3]_i_185/O
                         net (fo=1, routed)           0.000    10.396    my_timing/r[3]_i_185_n_0
    SLICE_X1Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    10.613 r  my_timing/r_reg[3]_i_77/O
                         net (fo=1, routed)           0.853    11.466    my_timing/r_reg[3]_i_77_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I3_O)        0.299    11.765 r  my_timing/r[3]_i_37/O
                         net (fo=1, routed)           0.433    12.198    my_timing/GOSC/Pixels[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  my_timing/r[3]_i_14/O
                         net (fo=1, routed)           0.783    13.104    my_timing/r[3]_i_14_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124    13.228 r  my_timing/r[3]_i_4/O
                         net (fo=1, routed)           0.679    13.907    my_timing/r[3]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.031 r  my_timing/r[3]_i_1/O
                         net (fo=12, routed)          0.792    14.823    my_timing_n_55
    SLICE_X6Y36          FDSE                                         r  g_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.512    23.517    pclk
    SLICE_X6Y36          FDSE                                         r  g_reg[0]/C
                         clock pessimism              0.564    24.080    
                         clock uncertainty           -0.087    23.993    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    23.469    g_reg[0]
  -------------------------------------------------------------------
                         required time                         23.469    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.767ns  (logic 3.518ns (22.312%)  route 12.249ns (77.688%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 23.517 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.567    -0.945    my_timing/clk_out2
    SLICE_X13Y39         FDCE                                         r  my_timing/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  my_timing/vcount_out_reg[1]/Q
                         net (fo=32, routed)          1.254     0.765    my_timing/vs_reg[1]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.150     0.915 r  my_timing/g0_b0_i_15/O
                         net (fo=2, routed)           0.600     1.515    my_timing/g0_b0_i_15_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.341     1.856 r  my_timing/g0_b0_i_18/O
                         net (fo=1, routed)           0.428     2.284    my_timing/g0_b0_i_18_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.331     2.615 r  my_timing/g0_b0_i_12/O
                         net (fo=1, routed)           0.609     3.224    my_timing/g0_b0_i_12_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.348 r  my_timing/g0_b0_i_9/O
                         net (fo=3, routed)           0.462     3.810    my_timing/g0_b0_i_9_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.934 r  my_timing/g0_b0_i_6/O
                         net (fo=2, routed)           0.464     4.398    my_timing/g0_b0_i_6_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.124     4.522 r  my_timing/g0_b0_i_1/O
                         net (fo=7, routed)           0.838     5.361    my_timing/GOSC/x[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I0_O)        0.153     5.514 f  my_timing/g0_b4/O
                         net (fo=2, routed)           0.706     6.220    my_timing/g0_b4_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.331     6.551 r  my_timing/g0_b0_i_9__0/O
                         net (fo=1, routed)           0.427     6.978    my_timing/g0_b0_i_9__0_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  my_timing/g0_b0_i_7__0/O
                         net (fo=18, routed)          0.597     7.699    my_timing/r_reg[3]_16
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.124     7.823 r  my_timing/g0_b0_i_4__0/O
                         net (fo=107, routed)         1.510     9.333    my_timing/GOSC/sel[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     9.457 r  my_timing/g15_b1/O
                         net (fo=1, routed)           0.815    10.272    my_timing/g15_b1_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.396 r  my_timing/r[3]_i_185/O
                         net (fo=1, routed)           0.000    10.396    my_timing/r[3]_i_185_n_0
    SLICE_X1Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    10.613 r  my_timing/r_reg[3]_i_77/O
                         net (fo=1, routed)           0.853    11.466    my_timing/r_reg[3]_i_77_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I3_O)        0.299    11.765 r  my_timing/r[3]_i_37/O
                         net (fo=1, routed)           0.433    12.198    my_timing/GOSC/Pixels[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  my_timing/r[3]_i_14/O
                         net (fo=1, routed)           0.783    13.104    my_timing/r[3]_i_14_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124    13.228 r  my_timing/r[3]_i_4/O
                         net (fo=1, routed)           0.679    13.907    my_timing/r[3]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.031 r  my_timing/r[3]_i_1/O
                         net (fo=12, routed)          0.792    14.823    my_timing_n_55
    SLICE_X6Y36          FDSE                                         r  r_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.512    23.517    pclk
    SLICE_X6Y36          FDSE                                         r  r_reg[3]/C
                         clock pessimism              0.564    24.080    
                         clock uncertainty           -0.087    23.993    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    23.469    r_reg[3]
  -------------------------------------------------------------------
                         required time                         23.469    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.718ns  (logic 3.518ns (22.382%)  route 12.200ns (77.618%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 23.518 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.567    -0.945    my_timing/clk_out2
    SLICE_X13Y39         FDCE                                         r  my_timing/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  my_timing/vcount_out_reg[1]/Q
                         net (fo=32, routed)          1.254     0.765    my_timing/vs_reg[1]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.150     0.915 r  my_timing/g0_b0_i_15/O
                         net (fo=2, routed)           0.600     1.515    my_timing/g0_b0_i_15_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.341     1.856 r  my_timing/g0_b0_i_18/O
                         net (fo=1, routed)           0.428     2.284    my_timing/g0_b0_i_18_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.331     2.615 r  my_timing/g0_b0_i_12/O
                         net (fo=1, routed)           0.609     3.224    my_timing/g0_b0_i_12_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.348 r  my_timing/g0_b0_i_9/O
                         net (fo=3, routed)           0.462     3.810    my_timing/g0_b0_i_9_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.934 r  my_timing/g0_b0_i_6/O
                         net (fo=2, routed)           0.464     4.398    my_timing/g0_b0_i_6_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.124     4.522 r  my_timing/g0_b0_i_1/O
                         net (fo=7, routed)           0.838     5.361    my_timing/GOSC/x[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I0_O)        0.153     5.514 f  my_timing/g0_b4/O
                         net (fo=2, routed)           0.706     6.220    my_timing/g0_b4_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.331     6.551 r  my_timing/g0_b0_i_9__0/O
                         net (fo=1, routed)           0.427     6.978    my_timing/g0_b0_i_9__0_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  my_timing/g0_b0_i_7__0/O
                         net (fo=18, routed)          0.597     7.699    my_timing/r_reg[3]_16
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.124     7.823 r  my_timing/g0_b0_i_4__0/O
                         net (fo=107, routed)         1.510     9.333    my_timing/GOSC/sel[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     9.457 r  my_timing/g15_b1/O
                         net (fo=1, routed)           0.815    10.272    my_timing/g15_b1_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.396 r  my_timing/r[3]_i_185/O
                         net (fo=1, routed)           0.000    10.396    my_timing/r[3]_i_185_n_0
    SLICE_X1Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    10.613 r  my_timing/r_reg[3]_i_77/O
                         net (fo=1, routed)           0.853    11.466    my_timing/r_reg[3]_i_77_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I3_O)        0.299    11.765 r  my_timing/r[3]_i_37/O
                         net (fo=1, routed)           0.433    12.198    my_timing/GOSC/Pixels[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  my_timing/r[3]_i_14/O
                         net (fo=1, routed)           0.783    13.104    my_timing/r[3]_i_14_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124    13.228 r  my_timing/r[3]_i_4/O
                         net (fo=1, routed)           0.679    13.907    my_timing/r[3]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.031 r  my_timing/r[3]_i_1/O
                         net (fo=12, routed)          0.742    14.774    my_timing_n_55
    SLICE_X6Y37          FDSE                                         r  r_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.513    23.518    pclk
    SLICE_X6Y37          FDSE                                         r  r_reg[2]/C
                         clock pessimism              0.564    24.081    
                         clock uncertainty           -0.087    23.994    
    SLICE_X6Y37          FDSE (Setup_fdse_C_S)       -0.524    23.470    r_reg[2]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                         -14.774    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 3.518ns (22.536%)  route 12.093ns (77.464%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.567    -0.945    my_timing/clk_out2
    SLICE_X13Y39         FDCE                                         r  my_timing/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  my_timing/vcount_out_reg[1]/Q
                         net (fo=32, routed)          1.254     0.765    my_timing/vs_reg[1]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.150     0.915 r  my_timing/g0_b0_i_15/O
                         net (fo=2, routed)           0.600     1.515    my_timing/g0_b0_i_15_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.341     1.856 r  my_timing/g0_b0_i_18/O
                         net (fo=1, routed)           0.428     2.284    my_timing/g0_b0_i_18_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.331     2.615 r  my_timing/g0_b0_i_12/O
                         net (fo=1, routed)           0.609     3.224    my_timing/g0_b0_i_12_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.348 r  my_timing/g0_b0_i_9/O
                         net (fo=3, routed)           0.462     3.810    my_timing/g0_b0_i_9_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.934 r  my_timing/g0_b0_i_6/O
                         net (fo=2, routed)           0.464     4.398    my_timing/g0_b0_i_6_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.124     4.522 r  my_timing/g0_b0_i_1/O
                         net (fo=7, routed)           0.838     5.361    my_timing/GOSC/x[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I0_O)        0.153     5.514 f  my_timing/g0_b4/O
                         net (fo=2, routed)           0.706     6.220    my_timing/g0_b4_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.331     6.551 r  my_timing/g0_b0_i_9__0/O
                         net (fo=1, routed)           0.427     6.978    my_timing/g0_b0_i_9__0_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  my_timing/g0_b0_i_7__0/O
                         net (fo=18, routed)          0.597     7.699    my_timing/r_reg[3]_16
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.124     7.823 r  my_timing/g0_b0_i_4__0/O
                         net (fo=107, routed)         1.510     9.333    my_timing/GOSC/sel[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     9.457 r  my_timing/g15_b1/O
                         net (fo=1, routed)           0.815    10.272    my_timing/g15_b1_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.396 r  my_timing/r[3]_i_185/O
                         net (fo=1, routed)           0.000    10.396    my_timing/r[3]_i_185_n_0
    SLICE_X1Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    10.613 r  my_timing/r_reg[3]_i_77/O
                         net (fo=1, routed)           0.853    11.466    my_timing/r_reg[3]_i_77_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I3_O)        0.299    11.765 r  my_timing/r[3]_i_37/O
                         net (fo=1, routed)           0.433    12.198    my_timing/GOSC/Pixels[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  my_timing/r[3]_i_14/O
                         net (fo=1, routed)           0.783    13.104    my_timing/r[3]_i_14_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124    13.228 r  my_timing/r[3]_i_4/O
                         net (fo=1, routed)           0.679    13.907    my_timing/r[3]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.031 r  my_timing/r[3]_i_1/O
                         net (fo=12, routed)          0.635    14.666    my_timing_n_55
    SLICE_X6Y38          FDSE                                         r  g_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.514    23.519    pclk
    SLICE_X6Y38          FDSE                                         r  g_reg[1]/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X6Y38          FDSE (Setup_fdse_C_S)       -0.524    23.471    g_reg[1]
  -------------------------------------------------------------------
                         required time                         23.471    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 3.518ns (22.536%)  route 12.093ns (77.464%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.567    -0.945    my_timing/clk_out2
    SLICE_X13Y39         FDCE                                         r  my_timing/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  my_timing/vcount_out_reg[1]/Q
                         net (fo=32, routed)          1.254     0.765    my_timing/vs_reg[1]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.150     0.915 r  my_timing/g0_b0_i_15/O
                         net (fo=2, routed)           0.600     1.515    my_timing/g0_b0_i_15_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.341     1.856 r  my_timing/g0_b0_i_18/O
                         net (fo=1, routed)           0.428     2.284    my_timing/g0_b0_i_18_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.331     2.615 r  my_timing/g0_b0_i_12/O
                         net (fo=1, routed)           0.609     3.224    my_timing/g0_b0_i_12_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.348 r  my_timing/g0_b0_i_9/O
                         net (fo=3, routed)           0.462     3.810    my_timing/g0_b0_i_9_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.934 r  my_timing/g0_b0_i_6/O
                         net (fo=2, routed)           0.464     4.398    my_timing/g0_b0_i_6_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.124     4.522 r  my_timing/g0_b0_i_1/O
                         net (fo=7, routed)           0.838     5.361    my_timing/GOSC/x[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I0_O)        0.153     5.514 f  my_timing/g0_b4/O
                         net (fo=2, routed)           0.706     6.220    my_timing/g0_b4_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.331     6.551 r  my_timing/g0_b0_i_9__0/O
                         net (fo=1, routed)           0.427     6.978    my_timing/g0_b0_i_9__0_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  my_timing/g0_b0_i_7__0/O
                         net (fo=18, routed)          0.597     7.699    my_timing/r_reg[3]_16
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.124     7.823 r  my_timing/g0_b0_i_4__0/O
                         net (fo=107, routed)         1.510     9.333    my_timing/GOSC/sel[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     9.457 r  my_timing/g15_b1/O
                         net (fo=1, routed)           0.815    10.272    my_timing/g15_b1_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.396 r  my_timing/r[3]_i_185/O
                         net (fo=1, routed)           0.000    10.396    my_timing/r[3]_i_185_n_0
    SLICE_X1Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    10.613 r  my_timing/r_reg[3]_i_77/O
                         net (fo=1, routed)           0.853    11.466    my_timing/r_reg[3]_i_77_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I3_O)        0.299    11.765 r  my_timing/r[3]_i_37/O
                         net (fo=1, routed)           0.433    12.198    my_timing/GOSC/Pixels[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  my_timing/r[3]_i_14/O
                         net (fo=1, routed)           0.783    13.104    my_timing/r[3]_i_14_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124    13.228 r  my_timing/r[3]_i_4/O
                         net (fo=1, routed)           0.679    13.907    my_timing/r[3]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.031 r  my_timing/r[3]_i_1/O
                         net (fo=12, routed)          0.635    14.666    my_timing_n_55
    SLICE_X6Y38          FDSE                                         r  g_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.514    23.519    pclk
    SLICE_X6Y38          FDSE                                         r  g_reg[2]/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X6Y38          FDSE (Setup_fdse_C_S)       -0.524    23.471    g_reg[2]
  -------------------------------------------------------------------
                         required time                         23.471    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 3.518ns (22.536%)  route 12.093ns (77.464%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.567    -0.945    my_timing/clk_out2
    SLICE_X13Y39         FDCE                                         r  my_timing/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  my_timing/vcount_out_reg[1]/Q
                         net (fo=32, routed)          1.254     0.765    my_timing/vs_reg[1]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.150     0.915 r  my_timing/g0_b0_i_15/O
                         net (fo=2, routed)           0.600     1.515    my_timing/g0_b0_i_15_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.341     1.856 r  my_timing/g0_b0_i_18/O
                         net (fo=1, routed)           0.428     2.284    my_timing/g0_b0_i_18_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.331     2.615 r  my_timing/g0_b0_i_12/O
                         net (fo=1, routed)           0.609     3.224    my_timing/g0_b0_i_12_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.348 r  my_timing/g0_b0_i_9/O
                         net (fo=3, routed)           0.462     3.810    my_timing/g0_b0_i_9_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.934 r  my_timing/g0_b0_i_6/O
                         net (fo=2, routed)           0.464     4.398    my_timing/g0_b0_i_6_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.124     4.522 r  my_timing/g0_b0_i_1/O
                         net (fo=7, routed)           0.838     5.361    my_timing/GOSC/x[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I0_O)        0.153     5.514 f  my_timing/g0_b4/O
                         net (fo=2, routed)           0.706     6.220    my_timing/g0_b4_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.331     6.551 r  my_timing/g0_b0_i_9__0/O
                         net (fo=1, routed)           0.427     6.978    my_timing/g0_b0_i_9__0_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  my_timing/g0_b0_i_7__0/O
                         net (fo=18, routed)          0.597     7.699    my_timing/r_reg[3]_16
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.124     7.823 r  my_timing/g0_b0_i_4__0/O
                         net (fo=107, routed)         1.510     9.333    my_timing/GOSC/sel[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     9.457 r  my_timing/g15_b1/O
                         net (fo=1, routed)           0.815    10.272    my_timing/g15_b1_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.396 r  my_timing/r[3]_i_185/O
                         net (fo=1, routed)           0.000    10.396    my_timing/r[3]_i_185_n_0
    SLICE_X1Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    10.613 r  my_timing/r_reg[3]_i_77/O
                         net (fo=1, routed)           0.853    11.466    my_timing/r_reg[3]_i_77_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I3_O)        0.299    11.765 r  my_timing/r[3]_i_37/O
                         net (fo=1, routed)           0.433    12.198    my_timing/GOSC/Pixels[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  my_timing/r[3]_i_14/O
                         net (fo=1, routed)           0.783    13.104    my_timing/r[3]_i_14_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124    13.228 r  my_timing/r[3]_i_4/O
                         net (fo=1, routed)           0.679    13.907    my_timing/r[3]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.031 r  my_timing/r[3]_i_1/O
                         net (fo=12, routed)          0.635    14.666    my_timing_n_55
    SLICE_X6Y38          FDSE                                         r  g_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.514    23.519    pclk
    SLICE_X6Y38          FDSE                                         r  g_reg[3]/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X6Y38          FDSE (Setup_fdse_C_S)       -0.524    23.471    g_reg[3]
  -------------------------------------------------------------------
                         required time                         23.471    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 3.518ns (22.536%)  route 12.093ns (77.464%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.567    -0.945    my_timing/clk_out2
    SLICE_X13Y39         FDCE                                         r  my_timing/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  my_timing/vcount_out_reg[1]/Q
                         net (fo=32, routed)          1.254     0.765    my_timing/vs_reg[1]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.150     0.915 r  my_timing/g0_b0_i_15/O
                         net (fo=2, routed)           0.600     1.515    my_timing/g0_b0_i_15_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.341     1.856 r  my_timing/g0_b0_i_18/O
                         net (fo=1, routed)           0.428     2.284    my_timing/g0_b0_i_18_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.331     2.615 r  my_timing/g0_b0_i_12/O
                         net (fo=1, routed)           0.609     3.224    my_timing/g0_b0_i_12_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.348 r  my_timing/g0_b0_i_9/O
                         net (fo=3, routed)           0.462     3.810    my_timing/g0_b0_i_9_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.934 r  my_timing/g0_b0_i_6/O
                         net (fo=2, routed)           0.464     4.398    my_timing/g0_b0_i_6_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.124     4.522 r  my_timing/g0_b0_i_1/O
                         net (fo=7, routed)           0.838     5.361    my_timing/GOSC/x[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I0_O)        0.153     5.514 f  my_timing/g0_b4/O
                         net (fo=2, routed)           0.706     6.220    my_timing/g0_b4_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.331     6.551 r  my_timing/g0_b0_i_9__0/O
                         net (fo=1, routed)           0.427     6.978    my_timing/g0_b0_i_9__0_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  my_timing/g0_b0_i_7__0/O
                         net (fo=18, routed)          0.597     7.699    my_timing/r_reg[3]_16
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.124     7.823 r  my_timing/g0_b0_i_4__0/O
                         net (fo=107, routed)         1.510     9.333    my_timing/GOSC/sel[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     9.457 r  my_timing/g15_b1/O
                         net (fo=1, routed)           0.815    10.272    my_timing/g15_b1_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.396 r  my_timing/r[3]_i_185/O
                         net (fo=1, routed)           0.000    10.396    my_timing/r[3]_i_185_n_0
    SLICE_X1Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    10.613 r  my_timing/r_reg[3]_i_77/O
                         net (fo=1, routed)           0.853    11.466    my_timing/r_reg[3]_i_77_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I3_O)        0.299    11.765 r  my_timing/r[3]_i_37/O
                         net (fo=1, routed)           0.433    12.198    my_timing/GOSC/Pixels[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  my_timing/r[3]_i_14/O
                         net (fo=1, routed)           0.783    13.104    my_timing/r[3]_i_14_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124    13.228 r  my_timing/r[3]_i_4/O
                         net (fo=1, routed)           0.679    13.907    my_timing/r[3]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.031 r  my_timing/r[3]_i_1/O
                         net (fo=12, routed)          0.635    14.666    my_timing_n_55
    SLICE_X6Y38          FDSE                                         r  r_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.514    23.519    pclk
    SLICE_X6Y38          FDSE                                         r  r_reg[1]/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X6Y38          FDSE (Setup_fdse_C_S)       -0.524    23.471    r_reg[1]
  -------------------------------------------------------------------
                         required time                         23.471    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.900ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 3.518ns (22.536%)  route 12.093ns (77.464%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.567    -0.945    my_timing/clk_out2
    SLICE_X13Y39         FDCE                                         r  my_timing/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  my_timing/vcount_out_reg[1]/Q
                         net (fo=32, routed)          1.254     0.765    my_timing/vs_reg[1]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.150     0.915 r  my_timing/g0_b0_i_15/O
                         net (fo=2, routed)           0.600     1.515    my_timing/g0_b0_i_15_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.341     1.856 r  my_timing/g0_b0_i_18/O
                         net (fo=1, routed)           0.428     2.284    my_timing/g0_b0_i_18_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.331     2.615 r  my_timing/g0_b0_i_12/O
                         net (fo=1, routed)           0.609     3.224    my_timing/g0_b0_i_12_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.348 r  my_timing/g0_b0_i_9/O
                         net (fo=3, routed)           0.462     3.810    my_timing/g0_b0_i_9_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.934 r  my_timing/g0_b0_i_6/O
                         net (fo=2, routed)           0.464     4.398    my_timing/g0_b0_i_6_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.124     4.522 r  my_timing/g0_b0_i_1/O
                         net (fo=7, routed)           0.838     5.361    my_timing/GOSC/x[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I0_O)        0.153     5.514 f  my_timing/g0_b4/O
                         net (fo=2, routed)           0.706     6.220    my_timing/g0_b4_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.331     6.551 r  my_timing/g0_b0_i_9__0/O
                         net (fo=1, routed)           0.427     6.978    my_timing/g0_b0_i_9__0_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  my_timing/g0_b0_i_7__0/O
                         net (fo=18, routed)          0.597     7.699    my_timing/r_reg[3]_16
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.124     7.823 r  my_timing/g0_b0_i_4__0/O
                         net (fo=107, routed)         1.510     9.333    my_timing/GOSC/sel[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     9.457 r  my_timing/g15_b1/O
                         net (fo=1, routed)           0.815    10.272    my_timing/g15_b1_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.396 r  my_timing/r[3]_i_185/O
                         net (fo=1, routed)           0.000    10.396    my_timing/r[3]_i_185_n_0
    SLICE_X1Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    10.613 r  my_timing/r_reg[3]_i_77/O
                         net (fo=1, routed)           0.853    11.466    my_timing/r_reg[3]_i_77_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I3_O)        0.299    11.765 r  my_timing/r[3]_i_37/O
                         net (fo=1, routed)           0.433    12.198    my_timing/GOSC/Pixels[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  my_timing/r[3]_i_14/O
                         net (fo=1, routed)           0.783    13.104    my_timing/r[3]_i_14_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124    13.228 r  my_timing/r[3]_i_4/O
                         net (fo=1, routed)           0.679    13.907    my_timing/r[3]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.031 r  my_timing/r[3]_i_1/O
                         net (fo=12, routed)          0.635    14.666    my_timing_n_55
    SLICE_X7Y38          FDSE                                         r  r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.514    23.519    pclk
    SLICE_X7Y38          FDSE                                         r  r_reg[0]/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X7Y38          FDSE (Setup_fdse_C_S)       -0.429    23.566    r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.566    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                  8.900    

Slack (MET) :             8.950ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.929ns  (logic 3.518ns (22.085%)  route 12.411ns (77.915%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.567    -0.945    my_timing/clk_out2
    SLICE_X13Y39         FDCE                                         r  my_timing/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  my_timing/vcount_out_reg[1]/Q
                         net (fo=32, routed)          1.254     0.765    my_timing/vs_reg[1]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.150     0.915 r  my_timing/g0_b0_i_15/O
                         net (fo=2, routed)           0.600     1.515    my_timing/g0_b0_i_15_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.341     1.856 r  my_timing/g0_b0_i_18/O
                         net (fo=1, routed)           0.428     2.284    my_timing/g0_b0_i_18_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.331     2.615 r  my_timing/g0_b0_i_12/O
                         net (fo=1, routed)           0.609     3.224    my_timing/g0_b0_i_12_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.348 r  my_timing/g0_b0_i_9/O
                         net (fo=3, routed)           0.462     3.810    my_timing/g0_b0_i_9_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.934 r  my_timing/g0_b0_i_6/O
                         net (fo=2, routed)           0.464     4.398    my_timing/g0_b0_i_6_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.124     4.522 r  my_timing/g0_b0_i_1/O
                         net (fo=7, routed)           0.838     5.361    my_timing/GOSC/x[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I0_O)        0.153     5.514 f  my_timing/g0_b4/O
                         net (fo=2, routed)           0.706     6.220    my_timing/g0_b4_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.331     6.551 r  my_timing/g0_b0_i_9__0/O
                         net (fo=1, routed)           0.427     6.978    my_timing/g0_b0_i_9__0_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  my_timing/g0_b0_i_7__0/O
                         net (fo=18, routed)          0.597     7.699    my_timing/r_reg[3]_16
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.124     7.823 r  my_timing/g0_b0_i_4__0/O
                         net (fo=107, routed)         1.510     9.333    my_timing/GOSC/sel[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     9.457 r  my_timing/g15_b1/O
                         net (fo=1, routed)           0.815    10.272    my_timing/g15_b1_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.396 r  my_timing/r[3]_i_185/O
                         net (fo=1, routed)           0.000    10.396    my_timing/r[3]_i_185_n_0
    SLICE_X1Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    10.613 r  my_timing/r_reg[3]_i_77/O
                         net (fo=1, routed)           0.853    11.466    my_timing/r_reg[3]_i_77_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I3_O)        0.299    11.765 r  my_timing/r[3]_i_37/O
                         net (fo=1, routed)           0.433    12.198    my_timing/GOSC/Pixels[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  my_timing/r[3]_i_14/O
                         net (fo=1, routed)           0.783    13.104    my_timing/r[3]_i_14_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124    13.228 r  my_timing/r[3]_i_4/O
                         net (fo=1, routed)           0.679    13.907    my_timing/r[3]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.031 r  my_timing/r[3]_i_1/O
                         net (fo=12, routed)          0.953    14.985    my_timing_n_55
    SLICE_X0Y35          FDRE                                         r  b_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.514    23.519    pclk
    SLICE_X0Y35          FDRE                                         r  b_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.061    23.934    b_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         23.934    
                         arrival time                         -14.985    
  -------------------------------------------------------------------
                         slack                                  8.950    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.912ns  (logic 3.518ns (22.109%)  route 12.394ns (77.891%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.567    -0.945    my_timing/clk_out2
    SLICE_X13Y39         FDCE                                         r  my_timing/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.489 f  my_timing/vcount_out_reg[1]/Q
                         net (fo=32, routed)          1.254     0.765    my_timing/vs_reg[1]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.150     0.915 r  my_timing/g0_b0_i_15/O
                         net (fo=2, routed)           0.600     1.515    my_timing/g0_b0_i_15_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I0_O)        0.341     1.856 r  my_timing/g0_b0_i_18/O
                         net (fo=1, routed)           0.428     2.284    my_timing/g0_b0_i_18_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.331     2.615 r  my_timing/g0_b0_i_12/O
                         net (fo=1, routed)           0.609     3.224    my_timing/g0_b0_i_12_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.348 r  my_timing/g0_b0_i_9/O
                         net (fo=3, routed)           0.462     3.810    my_timing/g0_b0_i_9_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.934 r  my_timing/g0_b0_i_6/O
                         net (fo=2, routed)           0.464     4.398    my_timing/g0_b0_i_6_n_0
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.124     4.522 r  my_timing/g0_b0_i_1/O
                         net (fo=7, routed)           0.838     5.361    my_timing/GOSC/x[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I0_O)        0.153     5.514 f  my_timing/g0_b4/O
                         net (fo=2, routed)           0.706     6.220    my_timing/g0_b4_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.331     6.551 r  my_timing/g0_b0_i_9__0/O
                         net (fo=1, routed)           0.427     6.978    my_timing/g0_b0_i_9__0_n_0
    SLICE_X8Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  my_timing/g0_b0_i_7__0/O
                         net (fo=18, routed)          0.597     7.699    my_timing/r_reg[3]_16
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.124     7.823 r  my_timing/g0_b0_i_4__0/O
                         net (fo=107, routed)         1.510     9.333    my_timing/GOSC/sel[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     9.457 r  my_timing/g15_b1/O
                         net (fo=1, routed)           0.815    10.272    my_timing/g15_b1_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.396 r  my_timing/r[3]_i_185/O
                         net (fo=1, routed)           0.000    10.396    my_timing/r[3]_i_185_n_0
    SLICE_X1Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    10.613 r  my_timing/r_reg[3]_i_77/O
                         net (fo=1, routed)           0.853    11.466    my_timing/r_reg[3]_i_77_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I3_O)        0.299    11.765 r  my_timing/r[3]_i_37/O
                         net (fo=1, routed)           0.433    12.198    my_timing/GOSC/Pixels[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124    12.322 f  my_timing/r[3]_i_14/O
                         net (fo=1, routed)           0.783    13.104    my_timing/r[3]_i_14_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124    13.228 r  my_timing/r[3]_i_4/O
                         net (fo=1, routed)           0.679    13.907    my_timing/r[3]_i_4_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    14.031 r  my_timing/r[3]_i_1/O
                         net (fo=12, routed)          0.937    14.968    my_timing_n_55
    SLICE_X0Y35          FDRE                                         r  b_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         1.514    23.519    pclk
    SLICE_X0Y35          FDRE                                         r  b_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    24.082    
                         clock uncertainty           -0.087    23.995    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.058    23.937    b_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         23.937    
                         arrival time                         -14.968    
  -------------------------------------------------------------------
                         slack                                  8.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.271    -1.036    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y42         FDCE                                         r  myClk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.895 r  myClk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.839    myClk/inst/seq_reg2[0]
    SLICE_X35Y42         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.496    -1.302    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y42         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.036    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.075    -0.961    myClk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.271    -1.036    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y42         FDCE                                         r  myClk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.908 r  myClk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.853    myClk/inst/seq_reg2[6]
    SLICE_X35Y42         FDCE                                         r  myClk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.496    -1.302    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y42         FDCE                                         r  myClk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.036    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)        -0.006    -1.042    myClk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.042    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.921%)  route 0.149ns (44.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.564    -0.617    my_timing/clk_out2
    SLICE_X13Y38         FDCE                                         r  my_timing/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  my_timing/vcount_out_reg[5]/Q
                         net (fo=66, routed)          0.149    -0.327    my_timing/vs_reg[5]
    SLICE_X12Y38         LUT5 (Prop_lut5_I3_O)        0.048    -0.279 r  my_timing/vcount_out[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    my_timing/vcount_out[8]_i_1_n_0
    SLICE_X12Y38         FDCE                                         r  my_timing/vcount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.834    -0.856    my_timing/clk_out2
    SLICE_X12Y38         FDCE                                         r  my_timing/vcount_out_reg[8]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X12Y38         FDCE (Hold_fdce_C_D)         0.131    -0.473    my_timing/vcount_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.526%)  route 0.149ns (44.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.564    -0.617    my_timing/clk_out2
    SLICE_X13Y38         FDCE                                         r  my_timing/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  my_timing/vcount_out_reg[5]/Q
                         net (fo=66, routed)          0.149    -0.327    my_timing/vs_reg[5]
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.282 r  my_timing/vcount_out[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    my_timing/vcount_out[7]_i_1_n_0
    SLICE_X12Y38         FDCE                                         r  my_timing/vcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.834    -0.856    my_timing/clk_out2
    SLICE_X12Y38         FDCE                                         r  my_timing/vcount_out_reg[7]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X12Y38         FDCE (Hold_fdce_C_D)         0.120    -0.484    my_timing/vcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Game_bg/Prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Game_bg/Prescaler_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.164%)  route 0.138ns (39.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.616    Game_bg/clk_out2
    SLICE_X12Y42         FDCE                                         r  Game_bg/Prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.452 f  Game_bg/Prescaler_reg[5]/Q
                         net (fo=7, routed)           0.138    -0.314    Game_bg/Prescaler_reg__0[5]
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.269 r  Game_bg/Prescaler[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Game_bg/p_0_in[4]
    SLICE_X12Y41         FDCE                                         r  Game_bg/Prescaler_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.835    -0.855    Game_bg/clk_out2
    SLICE_X12Y41         FDCE                                         r  Game_bg/Prescaler_reg[4]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X12Y41         FDCE (Hold_fdce_C_D)         0.121    -0.479    Game_bg/Prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Game_bg/Prescaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Game_bg/Prescaler_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.820%)  route 0.140ns (40.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.616    Game_bg/clk_out2
    SLICE_X12Y42         FDCE                                         r  Game_bg/Prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.452 f  Game_bg/Prescaler_reg[5]/Q
                         net (fo=7, routed)           0.140    -0.312    Game_bg/Prescaler_reg__0[5]
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.267 r  Game_bg/Prescaler[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Game_bg/p_0_in[2]
    SLICE_X12Y41         FDCE                                         r  Game_bg/Prescaler_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.835    -0.855    Game_bg/clk_out2
    SLICE_X12Y41         FDCE                                         r  Game_bg/Prescaler_reg[2]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X12Y41         FDCE (Hold_fdce_C_D)         0.120    -0.480    Game_bg/Prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.590%)  route 0.102ns (29.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.564    -0.617    my_timing/clk_out2
    SLICE_X12Y38         FDCE                                         r  my_timing/vcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.148    -0.469 r  my_timing/vcount_out_reg[8]/Q
                         net (fo=30, routed)          0.102    -0.367    my_timing/vs_reg[7]
    SLICE_X12Y38         LUT6 (Prop_lut6_I2_O)        0.098    -0.269 r  my_timing/vcount_out[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    my_timing/vcount_out[10]_i_2_n_0
    SLICE_X12Y38         FDCE                                         r  my_timing/vcount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.834    -0.856    my_timing/clk_out2
    SLICE_X12Y38         FDCE                                         r  my_timing/vcount_out_reg[10]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X12Y38         FDCE (Hold_fdce_C_D)         0.121    -0.496    my_timing/vcount_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.271    -1.036    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y42         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.908 r  myClk/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.788    myClk/inst/seq_reg2[1]
    SLICE_X35Y42         FDCE                                         r  myClk/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.496    -1.302    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y42         FDCE                                         r  myClk/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.266    -1.036    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.017    -1.019    myClk/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.019    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Game_bg/Prescaler_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Game_bg/Prescaler_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.380%)  route 0.168ns (44.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.616    Game_bg/clk_out2
    SLICE_X12Y41         FDCE                                         r  Game_bg/Prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.452 f  Game_bg/Prescaler_reg[4]/Q
                         net (fo=7, routed)           0.168    -0.284    Game_bg/Prescaler_reg__0[4]
    SLICE_X12Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  Game_bg/Prescaler[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    Game_bg/Prescaler[0]_i_1_n_0
    SLICE_X12Y42         FDCE                                         r  Game_bg/Prescaler_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.835    -0.855    Game_bg/clk_out2
    SLICE_X12Y42         FDCE                                         r  Game_bg/Prescaler_reg[0]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X12Y42         FDCE (Hold_fdce_C_D)         0.121    -0.479    Game_bg/Prescaler_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Game_bg/Timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Game_bg/Timer_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.831%)  route 0.117ns (32.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.564    -0.617    Game_bg/clk_out2
    SLICE_X8Y39          FDCE                                         r  Game_bg/Timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.148    -0.469 r  Game_bg/Timer_reg[1]/Q
                         net (fo=10, routed)          0.117    -0.353    Game_bg/Timer_reg__0[1]
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.098    -0.255 r  Game_bg/Timer[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    Game_bg/Timer0[2]
    SLICE_X8Y39          FDPE                                         r  Game_bg/Timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=108, routed)         0.834    -0.856    Game_bg/clk_out2
    SLICE_X8Y39          FDPE                                         r  Game_bg/Timer_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X8Y39          FDPE (Hold_fdpe_C_D)         0.121    -0.496    Game_bg/Timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    myClk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      myClk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X2Y38      MyCar/xpos_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X2Y37      MyCar/xpos_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X2Y37      MyCar/xpos_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X4Y37      MyCar/xpos_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X2Y38      MyCar/xpos_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X4Y37      MyCar/xpos_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      MyCar/xpos_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      MyCar/xpos_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      MyCar/xpos_reg[5]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      MyCar/xpos_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      MyCar/xpos_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      MyCar/xpos_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y34      MyCar/ypos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X0Y34      MyCar/ypos_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y33      MyCar/ypos_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X0Y34      MyCar/ypos_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      MyCar/xpos_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      MyCar/xpos_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      MyCar/xpos_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      MyCar/xpos_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      MyCar/xpos_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      MyCar/xpos_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y43     MyCar2/xpos_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X15Y45     MyCar2/xpos_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y45     MyCar2/xpos_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X14Y45     MyCar2/xpos_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    myClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT



