--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Data\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml four_char_example.twx four_char_example.ncd -o
four_char_example.twr four_char_example.pcf -ucf four_char_example.ucf

Design file:              four_char_example.ncd
Physical constraint file: four_char_example.pcf
Device,package,speed:     xc6slx4,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rstn        |    3.776(R)|      SLOW  |    0.122(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
digit_select<0>|        11.284(R)|      SLOW  |         5.064(R)|      FAST  |clk_BUFGP         |   0.000|
digit_select<1>|        11.137(R)|      SLOW  |         5.044(R)|      FAST  |clk_BUFGP         |   0.000|
digit_select<2>|         9.836(R)|      SLOW  |         4.350(R)|      FAST  |clk_BUFGP         |   0.000|
digit_select<3>|        10.391(R)|      SLOW  |         4.740(R)|      FAST  |clk_BUFGP         |   0.000|
segments<0>    |         9.159(R)|      SLOW  |         3.647(R)|      FAST  |clk_BUFGP         |   0.000|
segments<2>    |         9.091(R)|      SLOW  |         3.629(R)|      FAST  |clk_BUFGP         |   0.000|
segments<3>    |         9.521(R)|      SLOW  |         3.908(R)|      FAST  |clk_BUFGP         |   0.000|
segments<4>    |         9.270(R)|      SLOW  |         3.798(R)|      FAST  |clk_BUFGP         |   0.000|
segments<5>    |         8.896(R)|      SLOW  |         3.530(R)|      FAST  |clk_BUFGP         |   0.000|
segments<6>    |         9.022(R)|      SLOW  |         3.494(R)|      FAST  |clk_BUFGP         |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.284|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jul 16 21:33:09 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 205 MB



