{"config":{"lang":["zh","en"],"separator":"[\\s\\u200b\\u3000\\-\u3001\u3002\uff0c\uff0e\uff1f\uff01\uff1b]+","pipeline":["stemmer"],"fields":{"title":{"boost":1000.0},"text":{"boost":1.0},"tags":{"boost":1000000.0}}},"docs":[{"location":"","title":"\ud83c\udfce\ufe0f Automotive Functional Safety &amp; Software Architecture Knowledge Base","text":"![ISO 26262](https://img.shields.io/badge/ISO_26262-ASIL_D-DC143C?style=for-the-badge&amp;logo=iso&amp;logoColor=white) ![ISO 21434](https://img.shields.io/badge/ISO_21434-Cybersecurity-2E8B57?style=for-the-badge&amp;logo=security&amp;logoColor=white) ![AUTOSAR](https://img.shields.io/badge/AUTOSAR-CP_|_AP-0066CC?style=for-the-badge&amp;logo=autodesk&amp;logoColor=white) ![ASPICE](https://img.shields.io/badge/ASPICE-CL3-FF8C00?style=for-the-badge&amp;logo=checkmarx&amp;logoColor=white) ![ISO 14229](https://img.shields.io/badge/ISO_14229-UDS_Diagnostics-6A5ACD?style=for-the-badge&amp;logo=buffer&amp;logoColor=white) ![UN R155/R156](https://img.shields.io/badge/UN_ECE-R155_|_R156-4169E1?style=for-the-badge&amp;logo=united-nations&amp;logoColor=white)    **Enterprise-Grade Knowledge Repository for Automotive E/E Architecture, Functional Safety, and ASPICE-Compliant Software Development**  *Architecting the Future of Software-Defined Vehicles*  ---  [![Documentation](https://img.shields.io/badge/docs-comprehensive-brightgreen?style=flat-square)](./docs) [![Mermaid Diagrams](https://img.shields.io/badge/diagrams-mermaid.js-FF3670?style=flat-square)](https://mermaid.js.org/) [![License](https://img.shields.io/badge/license-proprietary-red?style=flat-square)]() [![Last Updated](https://img.shields.io/badge/updated-2026.01-blue?style=flat-square)]()"},{"location":"#executive-summary","title":"\ud83c\udfaf Executive Summary","text":"<p>\u672c\u77e5\u8bc6\u5e93\u4e3a \u9ad8\u7ea7\u6c7d\u8f66\u8f6f\u4ef6\u67b6\u6784\u5e08\u3001\u529f\u80fd\u5b89\u5168\u5de5\u7a0b\u5e08 \u548c E/E \u7cfb\u7edf\u5de5\u7a0b\u5e08 \u63d0\u4f9b\u4ece\u6cd5\u89c4\u5408\u89c4\u5230\u4ee3\u7801\u5b9e\u73b0\u7684\u5168\u6808\u6280\u672f\u8d44\u4ea7\u3002</p> <p>\u8986\u76d6 V-Model \u5168\u751f\u547d\u5468\u671f\uff0c\u4ece UN ECE \u6cd5\u89c4\u89e3\u8bfb\u5230 MISRA C++ \u7f16\u7801\u89c4\u8303\uff0c\u4ece STPA \u7cfb\u7edf\u5206\u6790\u5230 MC/DC \u6d4b\u8bd5\u8986\u76d6\uff0c\u6784\u5efa\u5b8c\u6574\u7684\u77e5\u8bc6\u95ed\u73af\u3002</p> <p>\"Excellence in automotive software is not an option \u2014 it's a mandate.\"</p>"},{"location":"#v-model-architecture-map","title":"\ud83d\udcd0 V-Model Architecture Map","text":"<pre><code>%%{init: {'theme': 'base', 'themeVariables': { 'primaryColor': '#e1f5fe', 'primaryTextColor': '#01579b', 'primaryBorderColor': '#0288d1', 'lineColor': '#0288d1', 'secondaryColor': '#fff3e0', 'tertiaryColor': '#f3e5f5'}}}%%\nflowchart TB\n    subgraph Level1[\"\ud83d\udccb LEVEL 1: Regulatory &amp; Standards Layer\"]\n        direction LR\n        REG[\"UN R79 | R152 | R155 | R156 | R171\"]\n        STD[\"ISO 26262 | ISO 21434 | ISO 21448\"]\n    end\n\n    subgraph LeftSide[\"\u2b07\ufe0f DESIGN PHASE\"]\n        direction TB\n        subgraph Level2_L[\"LEVEL 2: System Analysis\"]\n            SYS1[\"SYS.1 Requirements Elicitation\"]\n            SYS2[\"SYS.2 System Requirements\"]\n            HARA[\"HARA / TARA / STPA\"]\n        end\n\n        subgraph Level3_L[\"LEVEL 3: Architecture Design\"]\n            SYS3[\"SYS.3 System Architecture\"]\n            SWE1[\"SWE.1 SW Requirements\"]\n            SWE2[\"SWE.2 SW Architecture\"]\n        end\n\n        subgraph Level4_L[\"LEVEL 4: Detailed Design\"]\n            SWE3[\"SWE.3 Detailed Design\"]\n            IMPL[\"Implementation &amp; Coding\"]\n        end\n    end\n\n    subgraph RightSide[\"\u2b06\ufe0f VERIFICATION PHASE\"]\n        direction TB\n        subgraph Level5_R[\"LEVEL 5: Unit Testing\"]\n            SWE4[\"SWE.4 Unit Verification\"]\n            COVERAGE[\"MC/DC | Branch | Statement\"]\n        end\n\n        subgraph Level4_R[\"LEVEL 4: Integration Testing\"]\n            SWE5[\"SWE.5 SW Integration Test\"]\n            FAULT[\"Fault Injection Testing\"]\n        end\n\n        subgraph Level3_R[\"LEVEL 3: Qualification Testing\"]\n            SWE6[\"SWE.6 SW Qualification\"]\n            SYS4[\"SYS.4 System Integration\"]\n        end\n\n        subgraph Level2_R[\"LEVEL 2: System Validation\"]\n            SYS5[\"SYS.5 System Qualification\"]\n            VAL[\"HIL | VIL | Track Testing\"]\n        end\n    end\n\n    Level1 --&gt; Level2_L\n    SYS1 --&gt; SYS2 --&gt; HARA\n    HARA --&gt; SYS3 --&gt; SWE1 --&gt; SWE2\n    SWE2 --&gt; SWE3 --&gt; IMPL\n\n    IMPL -.-&gt;|\"Code\"| SWE4\n    SWE4 --&gt; COVERAGE\n    COVERAGE --&gt; SWE5 --&gt; FAULT\n    FAULT --&gt; SWE6 --&gt; SYS4\n    SYS4 --&gt; SYS5 --&gt; VAL\n\n    SYS2 &lt;-.-&gt;|\"Traceability\"| SYS5\n    SWE2 &lt;-.-&gt;|\"Traceability\"| SWE5\n    SWE3 &lt;-.-&gt;|\"Traceability\"| SWE4\n\n    style Level1 fill:#e3f2fd,stroke:#1565c0,stroke-width:2px\n    style LeftSide fill:#e8f5e9,stroke:#2e7d32,stroke-width:2px\n    style RightSide fill:#fff3e0,stroke:#ef6c00,stroke-width:2px</code></pre>"},{"location":"#knowledge-funnel-hierarchical-navigation","title":"\ud83d\uddc2\ufe0f Knowledge Funnel \u2014 Hierarchical Navigation","text":"<p>\u4ece\u5b8f\u89c2\u6cd5\u89c4\u5230\u5fae\u89c2\u4ee3\u7801\uff0c\u9010\u5c42\u4e0b\u94bb\u7684\u77e5\u8bc6\u67b6\u6784</p>"},{"location":"#level-1-regulatory-standards-foundation","title":"\ud83d\udd37 Level 1 \u2014 Regulatory &amp; Standards Foundation","text":"<p>Building Compliance from Ground Zero</p> Document Scope Key Content \ud83d\udcc4 Regulations Matrix UN ECE Regulations R79 (Steering), R152 (AEBS), R155 (CSMS), R156 (SUMS), R171 (CMS) \u6838\u5fc3\u8fb9\u754c\u7ea6\u675f <p>Core Competencies: - UN Type Approval \u6cd5\u89c4\u89e3\u8bfb\u4e0e\u7cfb\u7edf\u8fb9\u754c\u5b9a\u4e49 - CSMS/SUMS \u7ba1\u7406\u4f53\u7cfb\u8ba4\u8bc1\u8981\u6c42 - \u6cd5\u89c4\u95f4\u5173\u8054\u77e9\u9635\u4e0e\u5408\u89c4\u68c0\u67e5\u6e05\u5355</p>"},{"location":"#level-2-system-analysis-safety-engineering","title":"\ud83d\udd36 Level 2 \u2014 System Analysis &amp; Safety Engineering","text":"<p>Hazard to Safety Goal \u2014 Mastering HARA, TARA, and STPA</p> Document Scope Key Content \ud83d\udcc4 HARA / TARA / STPA Guide Risk Analysis \u529f\u80fd\u5b89\u5168\u4e0e\u7f51\u7edc\u5b89\u5168\u98ce\u9669\u5206\u6790\u65b9\u6cd5\u8bba\u5bf9\u6bd4\uff0cSTPA \u63a7\u5236\u56de\u8def\u5efa\u6a21 \ud83d\udcc4 Hardware Reliability HW Metrics FTA/FMEA/FMEDA \u5728 SPFM/LFM/PMHF \u8ba1\u7b97\u4e2d\u7684\u5e94\u7528 <p>Core Competencies: - STPA \u63a7\u5236\u7ed3\u6784\u56fe\u7ed8\u5236\u4e0e UCA \u8bc6\u522b - HARA vs TARA \u8f93\u5165/\u8f93\u51fa\u6620\u5c04 - ISO 26262 \u786c\u4ef6\u5ea6\u91cf\u8ba1\u7b97 (ASIL D: SPFM \u2265 99%, LFM \u2265 90%)</p>"},{"location":"#level-3-software-architecture-design","title":"\ud83d\udfe2 Level 3 \u2014 Software Architecture Design","text":"<p>AUTOSAR, SOA, and Secure Communication Patterns</p> Document Scope Key Content \ud83d\udcc4 CP/AP Hybrid Architecture AUTOSAR Classic + Adaptive Platform \u6df7\u5408\u901a\u4fe1\uff0cSOME/IP, DDS, Hypervisor \u9694\u79bb \ud83d\udcc4 DoIP Routing Strategy Diagnostics DoIP \u5b8c\u6574\u5e8f\u5217\u56fe\uff0cRouting Activation, DoIP-to-CAN \u534f\u8bae\u8f6c\u6362 <p>Core Competencies: - SOME/IP \u670d\u52a1\u53d1\u73b0\u4e0e DDS QoS \u7b56\u7565\u9009\u62e9 - Type-1 Hypervisor \u591a\u5206\u533a\u9694\u79bb\u8bbe\u8ba1 - MPU \u5185\u5b58\u4fdd\u62a4\u5b9e\u73b0 Freedom from Interference (ASIL D + QM \u5171\u5b58) - DoIP \u8bca\u65ad\u7f51\u5173\u8def\u7531\u8868\u4e0e\u534f\u8bae\u8f6c\u6362</p>"},{"location":"#level-4-detailed-design-implementation","title":"\ud83d\udfe1 Level 4 \u2014 Detailed Design &amp; Implementation","text":"<p>From Specification to MISRA-Compliant Code</p> Document Scope Key Content \ud83d\udcc4 UDS 0x27 Security Access Diagnostics PduR \u2192 Dcm \u2192 Callout \u2192 Crypto Driver \u5b8c\u6574\u8c03\u7528\u6808\uff0cSeed/Key \u5b9e\u73b0 \ud83d\udcc4 MISRA C++ Golden Rules Coding Standard 10 \u6761\u81f4\u547d\u89c4\u5219 Bad vs Good \u5bf9\u6bd4\uff0c\u9759\u6001\u5206\u6790\u5de5\u5177\u94fe\u96c6\u6210 \ud83d\udcc4 Memory Mapping Design MemMap AUTOSAR MemMap.h \u539f\u7406\uff0c\u94fe\u63a5\u5668\u811a\u672c ASIL \u5206\u533a\uff0cMPU \u8054\u52a8\u914d\u7f6e <p>Core Competencies: - UDS \u5b89\u5168\u8bbf\u95ee\u72b6\u6001\u673a\u4e0e\u9632\u66b4\u529b\u653b\u51fb\u673a\u5236 - MISRA C++:2008/2023 \u89c4\u5219\u5b9e\u6218\u5e94\u7528 - \u94fe\u63a5\u5668\u811a\u672c\u8bbe\u8ba1 (ASIL D \u4ee3\u7801 \u2192 \u72ec\u7acb Flash Sector) - Callout \u51fd\u6570\u8bbe\u8ba1\u6a21\u5f0f\u4e0e\u5f02\u6b65\u64cd\u4f5c\u5904\u7406</p>"},{"location":"#level-5-verification-validation","title":"\ud83d\udd34 Level 5 \u2014 Verification &amp; Validation","text":"<p>Closing the V-Model Loop with Rigor</p> Document Scope Key Content \ud83d\udcc4 Testing Strategy SWE.5/SWE.6 ASIL \u5206\u7ea7\u6d4b\u8bd5\u65b9\u6cd5\u77e9\u9635\uff0cMC/DC \u8986\u76d6\u7387\uff0c\u6545\u969c\u6ce8\u5165\u7b56\u7565\uff0cHIL/SIL/MIL \u6d4b\u8bd5\u73af\u5883 <p>Core Competencies: - MC/DC \u8986\u76d6\u7387\u8bbe\u8ba1\u4e0e\u6d4b\u8bd5\u7528\u4f8b\u63a8\u5bfc - \u6545\u969c\u6ce8\u5165\u6d4b\u8bd5\u77e9\u9635 (\u5b89\u5168\u673a\u5236\u9a8c\u8bc1) - \u53cc\u5411\u8ffd\u6eaf\u6027\u5b9e\u73b0 (Requirement \u2194 Test Case \u2194 Code) - CI/CD \u96c6\u6210\u81ea\u52a8\u5316\u6d4b\u8bd5\u6d41\u6c34\u7ebf</p>"},{"location":"#architecture-decision-records","title":"\ud83c\udfdb\ufe0f Architecture Decision Records","text":"<pre><code>\ud83d\udcc1 knowledge-base/\n\u251c\u2500\u2500 \ud83d\udcc4 README.md                           # You are here\n\u251c\u2500\u2500 \ud83d\udcc4 ASPICE_V_Model_Map.md               # V-Model \u5b8c\u6574\u67b6\u6784\u56fe\n\u2502\n\u2514\u2500\u2500 \ud83d\udcc1 docs/\n    \u251c\u2500\u2500 \ud83d\udcc1 01_Standards_Level/             # \u6cd5\u89c4\u4e0e\u6807\u51c6\n    \u2502   \u2514\u2500\u2500 \ud83d\udcc4 Regulations_Matrix.md\n    \u2502\n    \u251c\u2500\u2500 \ud83d\udcc1 02_System_Analysis/             # \u7cfb\u7edf\u5206\u6790\n    \u2502   \u251c\u2500\u2500 \ud83d\udcc4 HARA_TARA_STPA_Guide.md\n    \u2502   \u2514\u2500\u2500 \ud83d\udcc4 Hardware_Reliability.md\n    \u2502\n    \u251c\u2500\u2500 \ud83d\udcc1 03_Software_Architecture/       # \u8f6f\u4ef6\u67b6\u6784\n    \u2502   \u251c\u2500\u2500 \ud83d\udcc4 CP_AP_Hybrid_Arch.md\n    \u2502   \u2514\u2500\u2500 \ud83d\udcc4 DoIP_Routing_Strategy.md\n    \u2502\n    \u251c\u2500\u2500 \ud83d\udcc1 04_Implementation/              # \u8be6\u7ec6\u8bbe\u8ba1\u4e0e\u5b9e\u73b0\n    \u2502   \u251c\u2500\u2500 \ud83d\udcc4 UDS_0x27_SecurityAccess.md\n    \u2502   \u251c\u2500\u2500 \ud83d\udcc4 MISRA_Cpp_Golden_Rules.md\n    \u2502   \u2514\u2500\u2500 \ud83d\udcc4 Memory_Mapping_Design.md\n    \u2502\n    \u2514\u2500\u2500 \ud83d\udcc1 05_Verification/                # \u6d4b\u8bd5\u4e0e\u9a8c\u8bc1\n        \u2514\u2500\u2500 \ud83d\udcc4 Testing_Strategy.md\n</code></pre>"},{"location":"#technology-stack-toolchain","title":"\ud83d\udee0\ufe0f Technology Stack &amp; Toolchain","text":"| Domain | Standards &amp; Frameworks | |:------:|:----------------------| | **Functional Safety** | ISO 26262:2018, IEC 61508 | | **Cybersecurity** | ISO/SAE 21434, UN R155/R156, TARA | | **SOTIF** | ISO 21448 (Safety of the Intended Functionality) | | **Process** | ASPICE 3.1, ISO/IEC 33000 | | **Architecture** | AUTOSAR Classic 4.4, Adaptive R22-11 | | **Diagnostics** | ISO 14229 (UDS), ISO 13400 (DoIP), ISO 15765 (CAN TP) | | **Coding Standard** | MISRA C:2012, MISRA C++:2023, CERT C | | **Verification** | MC/DC, Fault Injection, SIL/HIL/VIL |"},{"location":"#target-audience","title":"\ud83c\udf93 Target Audience","text":"### \ud83c\udfd7\ufe0f System Architects  E/E \u67b6\u6784\u5e08\u3001\u529f\u80fd\u5b89\u5168\u7ecf\u7406 *Designing the next-gen zonal architecture*     ### \ud83d\udcbb Software Engineers  \u5d4c\u5165\u5f0f\u5f00\u53d1\u5de5\u7a0b\u5e08\u3001BSW \u96c6\u6210\u5de5\u7a0b\u5e08 *Building ASIL D compliant software*     ### \u2705 Quality &amp; Safety  \u529f\u80fd\u5b89\u5168\u5de5\u7a0b\u5e08\u3001\u6d4b\u8bd5\u67b6\u6784\u5e08 *Ensuring ISO 26262 compliance*"},{"location":"#compliance-coverage-matrix","title":"\ud83d\udcca Compliance Coverage Matrix","text":"Standard Covered Topics Documentation ISO 26262 HARA, ASIL, TSR/FSR, HSI, FFI, SPFM/LFM/PMHF \u2705 Comprehensive ISO 21434 TARA, CAL, CSMS, Threat Scenarios \u2705 Comprehensive ASPICE SYS.1-5, SWE.1-6, SUP.8, MAN.3 \u2705 Comprehensive AUTOSAR CP BSW, AP ara::, SOME/IP, DDS \u2705 Comprehensive UN R155/R156 CSMS, SUMS, RXSWIN, Type Approval \u2705 Comprehensive MISRA C++ 2008/2023 Rules, Deviations \u2705 Comprehensive"},{"location":"#quick-start","title":"\ud83d\ude80 Quick Start","text":"<pre><code># Clone the repository\ngit clone https://github.com/your-org/automotive-safety-kb.git\n\n# Navigate to documentation\ncd automotive-safety-kb/docs\n\n# Start with the V-Model overview\nopen ../ASPICE_V_Model_Map.md\n</code></pre>"},{"location":"#roadmap","title":"\ud83d\udcc8 Roadmap","text":"<ul> <li>[x] Level 1: Regulatory Matrix (UN R79, R152, R155, R156, R171)</li> <li>[x] Level 2: HARA/TARA/STPA Guide + Hardware Reliability</li> <li>[x] Level 3: AUTOSAR CP/AP Architecture + DoIP Routing</li> <li>[x] Level 4: UDS Implementation + MISRA Rules + MemMap</li> <li>[x] Level 5: Testing Strategy &amp; Coverage Metrics</li> <li>[ ] Coming Soon: OTA Update Workflow (A/B Partition)</li> <li>[ ] Coming Soon: Secure Boot Chain Design</li> <li>[ ] Coming Soon: SOTIF Analysis Templates</li> </ul>"},{"location":"#license-disclaimer","title":"\ud83d\udcdc License &amp; Disclaimer","text":"<p>This knowledge base is proprietary and intended for internal reference only.</p> <p>All standards referenced (ISO, UN ECE, AUTOSAR) are trademarks of their respective organizations.</p>   **Engineered with Precision. Validated with Rigor. Delivered with Excellence.**    *\u00a9 2026 Automotive Software Excellence Center*"},{"location":"ASPICE_V_Model_Map/","title":"ASPICE V-Model \u67b6\u6784\u56fe","text":"<p>\u672c\u6587\u6863\u5c55\u793a Automotive SPICE V\u6a21\u578b\u7684\u5b8c\u6574\u67b6\u6784\uff0c\u5c06 SYS (\u7cfb\u7edf\u5de5\u7a0b) \u548c SWE (\u8f6f\u4ef6\u5de5\u7a0b) \u8fc7\u7a0b\u57df\u6620\u5c04\u5230\u8bbe\u8ba1\u4fa7\uff08\u5de6\uff09\u4e0e\u9a8c\u8bc1\u4fa7\uff08\u53f3\uff09\u3002</p>"},{"location":"ASPICE_V_Model_Map/#v-model","title":"V-Model \u6574\u4f53\u67b6\u6784","text":"<pre><code>%%{init: {'theme': 'base', 'themeVariables': { 'primaryColor': '#e1f5fe', 'primaryTextColor': '#01579b', 'primaryBorderColor': '#0288d1', 'lineColor': '#0288d1', 'secondaryColor': '#fff3e0', 'tertiaryColor': '#f3e5f5'}}}%%\nflowchart TB\n    subgraph Level1[\"\ud83d\udccb Level 1: \u6cd5\u89c4\u4e0e\u6807\u51c6\u5c42\"]\n        direction LR\n        REG[\"UN Regulations&lt;br/&gt;R79 | R152 | R155 | R156 | R171\"]\n        STD[\"ISO Standards&lt;br/&gt;ISO 26262 | ISO 21434 | ISO 21448\"]\n    end\n\n    subgraph LeftSide[\"\u2b07\ufe0f \u8bbe\u8ba1\u4fa7 (Design Phase)\"]\n        direction TB\n        subgraph Level2_L[\"Level 2: \u7cfb\u7edf\u5206\u6790\"]\n            SYS1[\"SYS.1&lt;br/&gt;\u9700\u6c42\u62bd\u53d6&lt;br/&gt;Requirements Elicitation\"]\n            SYS2[\"SYS.2&lt;br/&gt;\u7cfb\u7edf\u9700\u6c42\u5206\u6790&lt;br/&gt;System Requirements Analysis\"]\n        end\n\n        subgraph Level3_L[\"Level 3: \u67b6\u6784\u8bbe\u8ba1\"]\n            SYS3[\"SYS.3&lt;br/&gt;\u7cfb\u7edf\u67b6\u6784\u8bbe\u8ba1&lt;br/&gt;System Architectural Design\"]\n            SWE1[\"SWE.1&lt;br/&gt;\u8f6f\u4ef6\u9700\u6c42\u5206\u6790&lt;br/&gt;SW Requirements Analysis\"]\n            SWE2[\"SWE.2&lt;br/&gt;\u8f6f\u4ef6\u67b6\u6784\u8bbe\u8ba1&lt;br/&gt;SW Architectural Design\"]\n        end\n\n        subgraph Level4_L[\"Level 4: \u8be6\u7ec6\u8bbe\u8ba1\"]\n            SWE3[\"SWE.3&lt;br/&gt;\u8f6f\u4ef6\u8be6\u7ec6\u8bbe\u8ba1&lt;br/&gt;SW Detailed Design\"]\n        end\n\n        subgraph Level5_L[\"Level 5: \u5b9e\u73b0\"]\n            SWE4[\"SWE.4&lt;br/&gt;\u8f6f\u4ef6\u5355\u5143\u9a8c\u8bc1&lt;br/&gt;SW Unit Verification\"]\n        end\n    end\n\n    subgraph RightSide[\"\u2b06\ufe0f \u9a8c\u8bc1\u4fa7 (Verification Phase)\"]\n        direction TB\n        subgraph Level5_R[\"Level 5: \u5355\u5143\u6d4b\u8bd5\"]\n            SWE4_T[\"\u5355\u5143\u6d4b\u8bd5&lt;br/&gt;Unit Testing\"]\n        end\n\n        subgraph Level4_R[\"Level 4: \u96c6\u6210\u6d4b\u8bd5\"]\n            SWE5[\"SWE.5&lt;br/&gt;\u8f6f\u4ef6\u96c6\u6210\u4e0e\u6d4b\u8bd5&lt;br/&gt;SW Integration &amp; Testing\"]\n        end\n\n        subgraph Level3_R[\"Level 3: \u7cfb\u7edf\u96c6\u6210\"]\n            SWE6[\"SWE.6&lt;br/&gt;\u8f6f\u4ef6\u786e\u8ba4\u6d4b\u8bd5&lt;br/&gt;SW Qualification Testing\"]\n            SYS4[\"SYS.4&lt;br/&gt;\u7cfb\u7edf\u96c6\u6210\u4e0e\u6d4b\u8bd5&lt;br/&gt;System Integration &amp; Testing\"]\n        end\n\n        subgraph Level2_R[\"Level 2: \u7cfb\u7edf\u9a8c\u8bc1\"]\n            SYS5[\"SYS.5&lt;br/&gt;\u7cfb\u7edf\u786e\u8ba4\u6d4b\u8bd5&lt;br/&gt;System Qualification Testing\"]\n        end\n    end\n\n    %% \u5782\u76f4\u6d41\u7a0b\u8fde\u63a5\n    Level1 --&gt; Level2_L\n    SYS1 --&gt; SYS2\n    SYS2 --&gt; SYS3\n    SYS3 --&gt; SWE1\n    SWE1 --&gt; SWE2\n    SWE2 --&gt; SWE3\n    SWE3 --&gt; SWE4\n\n    SWE4 -.-&gt;|\u5b9e\u73b0| SWE4_T\n    SWE4_T --&gt; SWE5\n    SWE5 --&gt; SWE6\n    SWE6 --&gt; SYS4\n    SYS4 --&gt; SYS5\n\n    %% \u6c34\u5e73\u8ffd\u6eaf\u8fde\u63a5\n    SYS2 &lt;-.-&gt;|\u9700\u6c42\u8ffd\u6eaf| SYS5\n    SYS3 &lt;-.-&gt;|\u67b6\u6784\u9a8c\u8bc1| SYS4\n    SWE1 &lt;-.-&gt;|\u9700\u6c42\u9a8c\u8bc1| SWE6\n    SWE2 &lt;-.-&gt;|\u67b6\u6784\u9a8c\u8bc1| SWE5\n    SWE3 &lt;-.-&gt;|\u8bbe\u8ba1\u9a8c\u8bc1| SWE4_T\n\n    style Level1 fill:#e3f2fd,stroke:#1976d2,stroke-width:2px\n    style LeftSide fill:#e8f5e9,stroke:#388e3c,stroke-width:2px\n    style RightSide fill:#fff3e0,stroke:#f57c00,stroke-width:2px</code></pre>"},{"location":"ASPICE_V_Model_Map/#_1","title":"\u8fc7\u7a0b\u57df\u8be6\u7ec6\u6620\u5c04\u8868","text":""},{"location":"ASPICE_V_Model_Map/#sys","title":"\u7cfb\u7edf\u5de5\u7a0b\u8fc7\u7a0b\u57df (SYS)","text":"\u8fc7\u7a0bID \u8fc7\u7a0b\u540d\u79f0 V\u6a21\u578b\u4f4d\u7f6e \u4e3b\u8981\u8f93\u51fa\u7269 \u5bf9\u5e94\u9a8c\u8bc1\u6d3b\u52a8 SYS.1 \u9700\u6c42\u62bd\u53d6 Level 2 \u5de6\u4fa7 \u5229\u76ca\u76f8\u5173\u8005\u9700\u6c42 SYS.5 \u7cfb\u7edf\u786e\u8ba4 SYS.2 \u7cfb\u7edf\u9700\u6c42\u5206\u6790 Level 2 \u5de6\u4fa7 \u7cfb\u7edf\u9700\u6c42\u89c4\u683c SYS.5 \u7cfb\u7edf\u786e\u8ba4 SYS.3 \u7cfb\u7edf\u67b6\u6784\u8bbe\u8ba1 Level 3 \u5de6\u4fa7 \u7cfb\u7edf\u67b6\u6784\u63cf\u8ff0 SYS.4 \u7cfb\u7edf\u96c6\u6210\u6d4b\u8bd5 SYS.4 \u7cfb\u7edf\u96c6\u6210\u4e0e\u6d4b\u8bd5 Level 3 \u53f3\u4fa7 \u96c6\u6210\u6d4b\u8bd5\u62a5\u544a - SYS.5 \u7cfb\u7edf\u786e\u8ba4\u6d4b\u8bd5 Level 2 \u53f3\u4fa7 \u786e\u8ba4\u6d4b\u8bd5\u62a5\u544a -"},{"location":"ASPICE_V_Model_Map/#swe","title":"\u8f6f\u4ef6\u5de5\u7a0b\u8fc7\u7a0b\u57df (SWE)","text":"\u8fc7\u7a0bID \u8fc7\u7a0b\u540d\u79f0 V\u6a21\u578b\u4f4d\u7f6e \u4e3b\u8981\u8f93\u51fa\u7269 \u5bf9\u5e94\u9a8c\u8bc1\u6d3b\u52a8 SWE.1 \u8f6f\u4ef6\u9700\u6c42\u5206\u6790 Level 3 \u5de6\u4fa7 \u8f6f\u4ef6\u9700\u6c42\u89c4\u683c SWE.6 \u8f6f\u4ef6\u786e\u8ba4\u6d4b\u8bd5 SWE.2 \u8f6f\u4ef6\u67b6\u6784\u8bbe\u8ba1 Level 3 \u5de6\u4fa7 \u8f6f\u4ef6\u67b6\u6784\u63cf\u8ff0 SWE.5 \u8f6f\u4ef6\u96c6\u6210\u6d4b\u8bd5 SWE.3 \u8f6f\u4ef6\u8be6\u7ec6\u8bbe\u8ba1 Level 4 \u5de6\u4fa7 \u8be6\u7ec6\u8bbe\u8ba1\u6587\u6863 SWE.4 \u5355\u5143\u9a8c\u8bc1 SWE.4 \u8f6f\u4ef6\u5355\u5143\u9a8c\u8bc1 Level 5 \u5355\u5143\u6d4b\u8bd5\u62a5\u544a - SWE.5 \u8f6f\u4ef6\u96c6\u6210\u4e0e\u6d4b\u8bd5 Level 4 \u53f3\u4fa7 \u96c6\u6210\u6d4b\u8bd5\u62a5\u544a - SWE.6 \u8f6f\u4ef6\u786e\u8ba4\u6d4b\u8bd5 Level 3 \u53f3\u4fa7 \u786e\u8ba4\u6d4b\u8bd5\u62a5\u544a -"},{"location":"ASPICE_V_Model_Map/#_2","title":"\u5c42\u7ea7\u5173\u7cfb\u8bf4\u660e","text":"<pre><code>flowchart LR\n    subgraph \u62bd\u8c61\u5c42\u7ea7\n        L1[Level 1&lt;br/&gt;\u6cd5\u89c4/\u6807\u51c6] --&gt; L2[Level 2&lt;br/&gt;\u7cfb\u7edf\u5206\u6790]\n        L2 --&gt; L3[Level 3&lt;br/&gt;\u67b6\u6784\u8bbe\u8ba1]\n        L3 --&gt; L4[Level 4&lt;br/&gt;\u8be6\u7ec6\u8bbe\u8ba1]\n        L4 --&gt; L5[Level 5&lt;br/&gt;\u5b9e\u73b0/\u5355\u5143]\n    end\n\n    subgraph \u6838\u5fc3\u6d3b\u52a8\n        A1[\"\u5408\u89c4\u6027\u5206\u6790&lt;br/&gt;HARA/TARA\"] -.-&gt; L1\n        A2[\"\u9700\u6c42\u5de5\u7a0b&lt;br/&gt;\u529f\u80fd\u5b89\u5168\u76ee\u6807\"] -.-&gt; L2\n        A3[\"\u67b6\u6784\u5206\u89e3&lt;br/&gt;\u5b89\u5168\u673a\u5236\u8bbe\u8ba1\"] -.-&gt; L3\n        A4[\"\u6a21\u5757\u8bbe\u8ba1&lt;br/&gt;\u63a5\u53e3\u5b9a\u4e49\"] -.-&gt; L4\n        A5[\"\u7f16\u7801\u5b9e\u73b0&lt;br/&gt;\u5355\u5143\u6d4b\u8bd5\"] -.-&gt; L5\n    end\n\n    style L1 fill:#e3f2fd\n    style L2 fill:#e8f5e9\n    style L3 fill:#fff9c4\n    style L4 fill:#ffe0b2\n    style L5 fill:#ffccbc</code></pre>"},{"location":"ASPICE_V_Model_Map/#_3","title":"\u53cc\u5411\u8ffd\u6eaf\u6027\u8981\u6c42","text":"<p>V\u6a21\u578b\u7684\u6838\u5fc3\u539f\u5219\u662f \u53cc\u5411\u8ffd\u6eaf\u6027 (Bidirectional Traceability)\uff1a</p> <ol> <li>\u5411\u4e0b\u8ffd\u6eaf (Forward Traceability)</li> <li>\u9700\u6c42 \u2192 \u8bbe\u8ba1 \u2192 \u5b9e\u73b0</li> <li> <p>\u786e\u4fdd\u6240\u6709\u9700\u6c42\u90fd\u88ab\u5b9e\u73b0</p> </li> <li> <p>\u5411\u4e0a\u8ffd\u6eaf (Backward Traceability)</p> </li> <li>\u6d4b\u8bd5\u7528\u4f8b \u2192 \u9700\u6c42</li> <li> <p>\u786e\u4fdd\u6bcf\u4e2a\u6d4b\u8bd5\u90fd\u5bf9\u5e94\u660e\u786e\u7684\u9700\u6c42</p> </li> <li> <p>\u6c34\u5e73\u8ffd\u6eaf (Horizontal Traceability)</p> </li> <li>\u8bbe\u8ba1\u9636\u6bb5 \u2194 \u9a8c\u8bc1\u9636\u6bb5</li> <li>\u786e\u4fdd\u9a8c\u8bc1\u6d3b\u52a8\u8986\u76d6\u5bf9\u5e94\u7684\u8bbe\u8ba1\u51b3\u7b56</li> </ol> <p>\u6700\u540e\u66f4\u65b0: 2026-01-25</p>"},{"location":"01_Standards_Level/Regulations_Matrix/","title":"\u6cd5\u89c4\u77e9\u9635 - UN ECE Regulations","text":"<p>\u672c\u6587\u6863\u6c47\u603b\u6c7d\u8f66\u7535\u5b50\u7535\u6c14\u67b6\u6784\u76f8\u5173\u7684\u6838\u5fc3UN\u6cd5\u89c4\uff0c\u5b9a\u4e49\u7cfb\u7edf\u8fb9\u754c\u7ea6\u675f\u4e0e\u5408\u89c4\u8981\u6c42\u3002</p>"},{"location":"01_Standards_Level/Regulations_Matrix/#_1","title":"\u6838\u5fc3\u6cd5\u89c4\u6982\u89c8","text":"\u6cd5\u89c4\u7f16\u53f7 \u6cd5\u89c4\u540d\u79f0 \u9002\u7528\u8303\u56f4 \u5173\u952e\u7cfb\u7edf\u8fb9\u754c \u751f\u6548\u65f6\u95f4 UN R79 \u8f6c\u5411\u88c5\u7f6e ADAS/\u81ea\u52a8\u9a7e\u9a76 \u8f6c\u5411\u7cfb\u7edf\u63a7\u5236\u6743\u9650 \u5df2\u751f\u6548 UN R152 AEBS \u9ad8\u7ea7\u7d27\u6025\u5236\u52a8 \u4e3b\u52a8\u5b89\u5168 \u5236\u52a8\u5e72\u9884\u8fb9\u754c 2024+ UN R155 \u7f51\u7edc\u5b89\u5168\u7ba1\u7406 \u5168\u8f66\u578b CSMS \u7ba1\u7406\u8fb9\u754c 2022+ UN R156 \u8f6f\u4ef6\u66f4\u65b0\u7ba1\u7406 \u5168\u8f66\u578b SUMS \u66f4\u65b0\u8fb9\u754c 2022+ UN R171 \u540e\u89c6\u955c\u6444\u50cf\u5934 CMS\u7cfb\u7edf \u89c6\u89c9\u611f\u77e5\u8fb9\u754c \u5df2\u751f\u6548"},{"location":"01_Standards_Level/Regulations_Matrix/#un-r79-","title":"UN R79 - \u8f6c\u5411\u88c5\u7f6e\u6cd5\u89c4","text":""},{"location":"01_Standards_Level/Regulations_Matrix/#_2","title":"\u6cd5\u89c4\u8303\u56f4","text":"<pre><code>\u9002\u7528\u4e8e: M\u7c7b\u548cN\u7c7b\u8f66\u8f86\u7684\u8f6c\u5411\u88c5\u7f6e\n\u6838\u5fc3\u76ee\u6807: \u786e\u4fdd\u8f6c\u5411\u7cfb\u7edf\u7684\u5b89\u5168\u6027\u548c\u53ef\u63a7\u6027\n</code></pre>"},{"location":"01_Standards_Level/Regulations_Matrix/#_3","title":"\u7cfb\u7edf\u8fb9\u754c\u7ea6\u675f","text":"\u7ea6\u675f\u7c7b\u522b \u5177\u4f53\u8981\u6c42 \u7cfb\u7edf\u5f71\u54cd ACSF A\u7c7b \u9a7e\u9a76\u5458\u89e6\u53d1\u7684\u8f85\u52a9\u8f6c\u5411\u529f\u80fd \u9700\u8981\u9a7e\u9a76\u5458\u786e\u8ba4 ACSF B1\u7c7b \u8f66\u9053\u4fdd\u6301\u8f85\u52a9 (LKA) \u6a2a\u5411\u52a0\u901f\u5ea6 \u2264 3 m/s\u00b2 ACSF B2\u7c7b \u7d27\u6025\u8f6c\u5411\u529f\u80fd (ESF) \u53ef\u8d85\u8d8a\u9a7e\u9a76\u5458\u8f93\u5165 ACSF C\u7c7b \u81ea\u52a8\u53d8\u9053\u529f\u80fd \u9700\u9a7e\u9a76\u5458\u786e\u8ba4+\u76d1\u63a7 ACSF D\u7c7b \u9ad8\u5ea6\u81ea\u52a8\u9a7e\u9a76 \u7cfb\u7edf\u5168\u6743\u63a7\u5236 ACSF E\u7c7b \u8fdc\u7a0b\u9065\u63a7\u9a7e\u9a76 \u5916\u90e8\u64cd\u4f5c\u5458\u63a7\u5236"},{"location":"01_Standards_Level/Regulations_Matrix/#_4","title":"\u5173\u952e\u6280\u672f\u8981\u6c42","text":"\u9879\u76ee R79 \u8981\u6c42 \u8bbe\u8ba1\u8003\u91cf \u6545\u969c\u54cd\u5e94 \u5355\u4e00\u6545\u969c\u4e0d\u5f97\u5bfc\u81f4\u7a81\u7136\u975e\u9884\u671f\u8f6c\u5411 \u5197\u4f59\u8bbe\u8ba1\u8981\u6c42 \u9a7e\u9a76\u5458\u4f18\u5148 ACSF A-C \u9a7e\u9a76\u5458\u53ef\u968f\u65f6\u63a5\u7ba1 \u63a5\u7ba1\u8bf7\u6c42\u7b56\u7565 \u901f\u5ea6\u9650\u5236 ACSF B1: 10 km/h \u4ee5\u4e0a\u6fc0\u6d3b \u4f4e\u901f\u573a\u666f\u5904\u7406 \u6a2a\u5411\u52a0\u901f\u5ea6 \u2264 3 m/s\u00b2 (\u6b63\u5e38), \u2264 5 m/s\u00b2 (\u7d27\u6025) \u63a7\u5236\u7b97\u6cd5\u7ea6\u675f"},{"location":"01_Standards_Level/Regulations_Matrix/#un-r152-aebs","title":"UN R152 - AEBS \u9ad8\u7ea7\u7d27\u6025\u5236\u52a8\u7cfb\u7edf","text":""},{"location":"01_Standards_Level/Regulations_Matrix/#_5","title":"\u6cd5\u89c4\u8303\u56f4","text":"<pre><code>\u9002\u7528\u4e8e: M1\u7c7b\u8f66\u8f86 (\u4e58\u7528\u8f66)\n\u6838\u5fc3\u76ee\u6807: \u51cf\u8f7b\u6216\u907f\u514d\u78b0\u649e\u4e8b\u6545\n</code></pre>"},{"location":"01_Standards_Level/Regulations_Matrix/#_6","title":"\u7cfb\u7edf\u8fb9\u754c\u7ea6\u675f","text":"\u573a\u666f\u7c7b\u522b \u76ee\u6807\u5bf9\u8c61 \u6700\u4f4e\u6027\u80fd\u8981\u6c42 CCR (\u9759\u6b62\u8f66\u8f86) \u524d\u65b9\u9759\u6b62\u8f66\u8f86 Vrel \u2264 60 km/h \u5b8c\u5168\u907f\u514d CCRm (\u79fb\u52a8\u8f66\u8f86) \u524d\u65b9\u6162\u901f\u8f66\u8f86 \u76f8\u5bf9\u901f\u5ea6 \u2264 60 km/h \u51cf\u8f7b\u78b0\u649e VRU-P (\u884c\u4eba) \u6a2a\u7a7f\u884c\u4eba 20-60 km/h \u5b8c\u5168\u907f\u514d VRU-B (\u9a91\u884c\u8005) \u6a2a\u7a7f\u9a91\u884c\u8005 20-60 km/h \u5b8c\u5168\u907f\u514d"},{"location":"01_Standards_Level/Regulations_Matrix/#_7","title":"\u529f\u80fd\u5b89\u5168\u8fb9\u754c","text":"\u8fb9\u754c\u7c7b\u578b \u7ea6\u675f\u5185\u5bb9 ASIL\u7b49\u7ea7\u5efa\u8bae \u8bef\u89e6\u53d1\u7387 \u6781\u4f4e\u8bef\u5239\u8f66\u6982\u7387 ASIL B+ \u54cd\u5e94\u65f6\u95f4 TTC\u9608\u503c\u5185\u5b8c\u6210\u5236\u52a8 \u5b9e\u65f6\u6027\u8981\u6c42 \u4f20\u611f\u5668\u53ef\u7528\u6027 \u591a\u4f20\u611f\u5668\u878d\u5408\u5bb9\u9519 \u5197\u4f59\u8bbe\u8ba1"},{"location":"01_Standards_Level/Regulations_Matrix/#un-r155-csms","title":"UN R155 - \u7f51\u7edc\u5b89\u5168\u7ba1\u7406\u7cfb\u7edf (CSMS)","text":""},{"location":"01_Standards_Level/Regulations_Matrix/#_8","title":"\u6cd5\u89c4\u8303\u56f4","text":"<pre><code>\u9002\u7528\u4e8e: \u6240\u6709M\u7c7b\u548cN\u7c7b\u8f66\u8f86\n\u6838\u5fc3\u76ee\u6807: \u5efa\u7acb\u7f51\u7edc\u5b89\u5168\u7ba1\u7406\u4f53\u7cfb\n</code></pre>"},{"location":"01_Standards_Level/Regulations_Matrix/#csms","title":"CSMS \u7ba1\u7406\u8fb9\u754c","text":"<pre><code>flowchart TD\n    subgraph CSMS[\"\u7f51\u7edc\u5b89\u5168\u7ba1\u7406\u7cfb\u7edf\"]\n        A[\u98ce\u9669\u8bc6\u522b] --&gt; B[\u98ce\u9669\u8bc4\u4f30]\n        B --&gt; C[\u98ce\u9669\u5904\u7f6e]\n        C --&gt; D[\u76d1\u63a7\u4e0e\u54cd\u5e94]\n        D --&gt; A\n    end\n\n    subgraph Scope[\"\u7ba1\u7406\u8303\u56f4\"]\n        S1[\u5f00\u53d1\u9636\u6bb5\u5b89\u5168]\n        S2[\u751f\u4ea7\u9636\u6bb5\u5b89\u5168]\n        S3[\u540e\u751f\u4ea7\u9636\u6bb5\u5b89\u5168]\n    end\n\n    CSMS --&gt; Scope</code></pre>"},{"location":"01_Standards_Level/Regulations_Matrix/#_9","title":"\u7cfb\u7edf\u8fb9\u754c\u7ea6\u675f","text":"\u7ea6\u675f\u7c7b\u522b \u5177\u4f53\u8981\u6c42 \u5b9e\u65bd\u5f71\u54cd \u7ec4\u7ec7\u80fd\u529b \u5efa\u7acb\u7f51\u7edc\u5b89\u5168\u7ba1\u7406\u6d41\u7a0b ISMS/TARA \u96c6\u6210 \u98ce\u9669\u7ba1\u7406 \u6301\u7eed\u8bc6\u522b\u548c\u7ba1\u7406\u7f51\u7edc\u5b89\u5168\u98ce\u9669 \u5a01\u80c1\u60c5\u62a5\u673a\u5236 \u8bbe\u8ba1\u5f00\u53d1 \u5b89\u5168\u8bbe\u8ba1\u539f\u5219 (Security by Design) SDLC \u5b89\u5168\u6d3b\u52a8 \u4f9b\u5e94\u94fe \u4f9b\u5e94\u5546\u7f51\u7edc\u5b89\u5168\u80fd\u529b\u8bc4\u4f30 \u4f9b\u5e94\u5546\u5ba1\u6838\u6d41\u7a0b \u4e8b\u4ef6\u54cd\u5e94 \u7f51\u7edc\u5b89\u5168\u4e8b\u4ef6\u54cd\u5e94\u80fd\u529b SIRT \u56e2\u961f\u5efa\u8bbe \u66f4\u65b0\u80fd\u529b \u5b89\u5168\u66f4\u65b0\u5206\u53d1\u80fd\u529b \u4e0e R156 \u534f\u540c"},{"location":"01_Standards_Level/Regulations_Matrix/#_10","title":"\u8f66\u8f86\u578b\u5f0f\u8ba4\u8bc1\u8981\u6c42","text":"\u9636\u6bb5 \u8ba4\u8bc1\u5185\u5bb9 \u8bc1\u636e\u8981\u6c42 CSMS \u7b26\u5408\u6027 \u7ec4\u7ec7\u7ea7\u7f51\u7edc\u5b89\u5168\u7ba1\u7406\u4f53\u7cfb CSMS\u8bc1\u4e66 \u8f66\u578b\u8ba4\u8bc1 \u5177\u4f53\u8f66\u578b\u7f51\u7edc\u5b89\u5168\u63aa\u65bd \u6280\u672f\u6587\u6863+\u6d4b\u8bd5\u62a5\u544a"},{"location":"01_Standards_Level/Regulations_Matrix/#un-r156-sums","title":"UN R156 - \u8f6f\u4ef6\u66f4\u65b0\u7ba1\u7406\u7cfb\u7edf (SUMS)","text":""},{"location":"01_Standards_Level/Regulations_Matrix/#_11","title":"\u6cd5\u89c4\u8303\u56f4","text":"<pre><code>\u9002\u7528\u4e8e: \u5177\u6709OTA\u80fd\u529b\u7684M\u7c7b\u548cN\u7c7b\u8f66\u8f86\n\u6838\u5fc3\u76ee\u6807: \u786e\u4fdd\u8f6f\u4ef6\u66f4\u65b0\u7684\u5b89\u5168\u6027\u548c\u6709\u6548\u6027\n</code></pre>"},{"location":"01_Standards_Level/Regulations_Matrix/#sums","title":"SUMS \u7ba1\u7406\u8fb9\u754c","text":"\u8fb9\u754c\u7c7b\u578b \u7ba1\u7406\u5185\u5bb9 \u5b9e\u65bd\u8981\u6c42 \u66f4\u65b0\u8bc6\u522b \u8f6f\u4ef6\u7248\u672c\u7ba1\u7406 (RXSWIN) \u53ef\u8ffd\u6eaf\u7684\u7248\u672c\u53f7\u4f53\u7cfb \u66f4\u65b0\u9a8c\u8bc1 \u66f4\u65b0\u5305\u5b8c\u6574\u6027\u548c\u771f\u5b9e\u6027 \u7b7e\u540d\u9a8c\u8bc1\u673a\u5236 \u56de\u6eda\u80fd\u529b \u66f4\u65b0\u5931\u8d25\u540e\u7684\u6062\u590d\u80fd\u529b \u53cc\u5206\u533a/\u5b89\u5168\u56de\u9000 \u7528\u6237\u901a\u77e5 \u66f4\u65b0\u524d\u540e\u7684\u7528\u6237\u544a\u77e5 HMI \u4ea4\u4e92\u8bbe\u8ba1 \u5b89\u5168\u66f4\u65b0 \u5b89\u5168\u76f8\u5173\u8f6f\u4ef6\u7684\u66f4\u65b0\u63a7\u5236 \u529f\u80fd\u5b89\u5168\u5f71\u54cd\u8bc4\u4f30"},{"location":"01_Standards_Level/Regulations_Matrix/#rxswin","title":"RXSWIN \u8f6f\u4ef6\u6807\u8bc6","text":"<pre><code>RXSWIN = Rx Software Identification Number\n\u7528\u9014: \u552f\u4e00\u6807\u8bc6\u5f71\u54cd\u578b\u5f0f\u8ba4\u8bc1\u7684\u8f6f\u4ef6\u7248\u672c\n</code></pre> RXSWIN \u7ec4\u6210 \u8bf4\u660e \u793a\u4f8b \u5236\u9020\u5546\u4ee3\u7801 OEM \u6807\u8bc6 ABC \u8f66\u578b\u4ee3\u7801 \u8f66\u578b\u7cfb\u5217 X123 \u8f6f\u4ef6\u7248\u672c \u529f\u80fd\u7248\u672c\u53f7 V2.1.0 \u6821\u9a8c\u7801 \u5b8c\u6574\u6027\u6821\u9a8c A7B3"},{"location":"01_Standards_Level/Regulations_Matrix/#un-r171-cms","title":"UN R171 - \u6444\u50cf\u673a\u76d1\u89c6\u7cfb\u7edf (CMS)","text":""},{"location":"01_Standards_Level/Regulations_Matrix/#_12","title":"\u6cd5\u89c4\u8303\u56f4","text":"<pre><code>\u9002\u7528\u4e8e: \u66ff\u4ee3\u4f20\u7edf\u540e\u89c6\u955c\u7684\u6444\u50cf\u673a\u76d1\u89c6\u7cfb\u7edf\n\u6838\u5fc3\u76ee\u6807: \u786e\u4fddCMS\u63d0\u4f9b\u7b49\u6548\u6216\u66f4\u4f18\u7684\u89c6\u91ce\n</code></pre>"},{"location":"01_Standards_Level/Regulations_Matrix/#_13","title":"\u7cfb\u7edf\u8fb9\u754c\u7ea6\u675f","text":"\u7ea6\u675f\u7c7b\u522b \u5177\u4f53\u8981\u6c42 \u6280\u672f\u6307\u6807 \u89c6\u91ce\u8303\u56f4 \u7b49\u6548\u4e8e R46 \u540e\u89c6\u955c\u8981\u6c42 \u6c34\u5e73/\u5782\u76f4\u89c6\u89d2 \u56fe\u50cf\u8d28\u91cf \u6700\u4f4e\u5206\u8fa8\u7387\u548c\u5bf9\u6bd4\u5ea6 \u2265 100 \u50cf\u7d20/\u00b0 \u54cd\u5e94\u65f6\u95f4 \u663e\u793a\u5ef6\u8fdf\u9650\u5236 \u2264 200 ms \u4eae\u5ea6\u9002\u5e94 \u660e\u6697\u73af\u5883\u9002\u5e94\u80fd\u529b \u52a8\u6001\u8303\u56f4\u8981\u6c42 \u6545\u969c\u68c0\u6d4b \u7cfb\u7edf\u6545\u969c\u544a\u8b66 \u9a7e\u9a76\u5458\u63d0\u9192\u673a\u5236"},{"location":"01_Standards_Level/Regulations_Matrix/#_14","title":"\u529f\u80fd\u5b89\u5168\u8003\u91cf","text":"\u5931\u6548\u6a21\u5f0f \u5f71\u54cd \u5b89\u5168\u63aa\u65bd \u6444\u50cf\u5934\u5931\u6548 \u89c6\u91ce\u4e27\u5931 \u5197\u4f59\u6444\u50cf\u5934/\u4f20\u7edf\u955c\u9762\u5907\u4efd \u663e\u793a\u5668\u5931\u6548 \u4fe1\u606f\u4e22\u5931 \u6545\u969c\u8b66\u544a+\u5e94\u6025\u63aa\u65bd \u56fe\u50cf\u5904\u7406\u5ef6\u8fdf \u611f\u77e5\u6ede\u540e \u5b9e\u65f6\u6027\u76d1\u63a7"},{"location":"01_Standards_Level/Regulations_Matrix/#_15","title":"\u6cd5\u89c4\u95f4\u5173\u8054\u77e9\u9635","text":"<pre><code>flowchart LR\n    subgraph FunctionalSafety[\"\u529f\u80fd\u5b89\u5168\u57df\"]\n        R79[R79 \u8f6c\u5411]\n        R152[R152 AEBS]\n        R171[R171 CMS]\n    end\n\n    subgraph Cybersecurity[\"\u7f51\u7edc\u5b89\u5168\u57df\"]\n        R155[R155 CSMS]\n        R156[R156 SUMS]\n    end\n\n    R155 &lt;--&gt;|\u5b89\u5168\u66f4\u65b0| R156\n    R79 --&gt;|ADAS\u529f\u80fd| R155\n    R152 --&gt;|\u4e3b\u52a8\u5b89\u5168| R155\n    R171 --&gt;|\u611f\u77e5\u7cfb\u7edf| R155\n\n    ISO26262[ISO 26262] -.-&gt;|\u529f\u80fd\u5b89\u5168\u6807\u51c6| FunctionalSafety\n    ISO21434[ISO 21434] -.-&gt;|\u7f51\u7edc\u5b89\u5168\u6807\u51c6| Cybersecurity</code></pre>"},{"location":"01_Standards_Level/Regulations_Matrix/#_16","title":"\u5408\u89c4\u68c0\u67e5\u6e05\u5355","text":"\u6cd5\u89c4 \u68c0\u67e5\u9879 \u72b6\u6001 R79 ACSF \u529f\u80fd\u5206\u7c7b\u786e\u8ba4 \u2610 R79 \u6545\u969c\u54cd\u5e94\u7b56\u7565\u5b9a\u4e49 \u2610 R152 \u573a\u666f\u8986\u76d6\u5206\u6790\u5b8c\u6210 \u2610 R152 \u6027\u80fd\u6d4b\u8bd5\u65b9\u6848\u5236\u5b9a \u2610 R155 CSMS \u4f53\u7cfb\u5efa\u7acb \u2610 R155 TARA \u5206\u6790\u5b8c\u6210 \u2610 R156 SUMS \u6d41\u7a0b\u5b9a\u4e49 \u2610 R156 RXSWIN \u65b9\u6848\u786e\u5b9a \u2610 R171 \u89c6\u91ce\u7b49\u6548\u6027\u9a8c\u8bc1 \u2610 R171 \u56fe\u50cf\u8d28\u91cf\u6d4b\u8bd5 \u2610 <p>\u6700\u540e\u66f4\u65b0: 2026-01-25</p>"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/","title":"HARA / TARA / STPA \u5206\u6790\u6307\u5357","text":"<p>\u672c\u6587\u6863\u8be6\u8ff0\u529f\u80fd\u5b89\u5168\u5206\u6790 (HARA)\u3001\u4fe1\u606f\u5b89\u5168\u5206\u6790 (TARA) \u548c\u7cfb\u7edf\u7406\u8bba\u8fc7\u7a0b\u5206\u6790 (STPA) \u7684\u65b9\u6cd5\u8bba\u3001\u8f93\u5165\u8f93\u51fa\u6620\u5c04\u53ca\u5b9e\u65bd\u6307\u5357\u3002</p>"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#_1","title":"\u65b9\u6cd5\u8bba\u6982\u89c8","text":"\u5206\u6790\u65b9\u6cd5 \u6807\u51c6\u6765\u6e90 \u5206\u6790\u76ee\u6807 \u6838\u5fc3\u8f93\u51fa HARA ISO 26262 \u529f\u80fd\u5b89\u5168\u98ce\u9669 ASIL\u7b49\u7ea7 &amp; \u5b89\u5168\u76ee\u6807 TARA ISO 21434 \u7f51\u7edc\u5b89\u5168\u98ce\u9669 CAL\u7b49\u7ea7 &amp; \u5b89\u5168\u76ee\u6807 STPA MIT/Leveson \u7cfb\u7edf\u6027\u5371\u5bb3 \u63a7\u5236\u7f3a\u9677 &amp; \u7ea6\u675f"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#stpa","title":"STPA \u7cfb\u7edf\u7406\u8bba\u8fc7\u7a0b\u5206\u6790","text":""},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#stpa_1","title":"STPA \u6838\u5fc3\u6982\u5ff5","text":"<p>STPA (System-Theoretic Process Analysis) \u662f\u4e00\u79cd\u57fa\u4e8e\u7cfb\u7edf\u7406\u8bba\u7684\u5371\u5bb3\u5206\u6790\u65b9\u6cd5\uff0c\u7531MIT\u7684Nancy Leveson\u6559\u6388\u63d0\u51fa\u3002\u5176\u6838\u5fc3\u7406\u5ff5\u662f\uff1a</p> <p>\u4e8b\u6545\u4e0d\u4ec5\u4ec5\u662f\u7ec4\u4ef6\u5931\u6548\u7684\u7ed3\u679c\uff0c\u66f4\u662f\u63a7\u5236\u7ed3\u6784\u4e0d\u5145\u5206\u7684\u7ed3\u679c\u3002</p>"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#stpa-","title":"STPA \u63a7\u5236\u56de\u8def\u56fe - \u901a\u7528\u6a21\u578b","text":"<pre><code>flowchart TB\n    subgraph Controller[\"\ud83c\udfae \u63a7\u5236\u5668 (Controller)\"]\n        direction TB\n        PM[\"\u8fc7\u7a0b\u6a21\u578b&lt;br/&gt;Process Model\"]\n        CA[\"\u63a7\u5236\u7b97\u6cd5&lt;br/&gt;Control Algorithm\"]\n        PM --&gt; CA\n    end\n\n    subgraph Actuator[\"\u2699\ufe0f \u6267\u884c\u5668 (Actuator)\"]\n        ACT[\"\u6267\u884c\u673a\u6784\"]\n    end\n\n    subgraph Process[\"\ud83d\udd04 \u88ab\u63a7\u8fc7\u7a0b (Controlled Process)\"]\n        CP[\"\u7269\u7406\u8fc7\u7a0b/\u7cfb\u7edf\u72b6\u6001\"]\n    end\n\n    subgraph Sensor[\"\ud83d\udce1 \u4f20\u611f\u5668 (Sensor)\"]\n        SEN[\"\u611f\u77e5\u8bbe\u5907\"]\n    end\n\n    Controller --&gt;|\"\u63a7\u5236\u52a8\u4f5c&lt;br/&gt;(Control Action)\"| Actuator\n    Actuator --&gt;|\"\u7269\u7406\u8f93\u5165\"| Process\n    Process --&gt;|\"\u7269\u7406\u8f93\u51fa\"| Sensor\n    Sensor --&gt;|\"\u53cd\u9988\u4fe1\u606f&lt;br/&gt;(Feedback)\"| Controller\n\n    subgraph UCA[\"\u26a0\ufe0f \u4e0d\u5b89\u5168\u63a7\u5236\u52a8\u4f5c\u7c7b\u578b\"]\n        direction LR\n        UCA1[\"1. \u672a\u63d0\u4f9b\u5fc5\u8981\u7684\u63a7\u5236\u52a8\u4f5c\"]\n        UCA2[\"2. \u63d0\u4f9b\u4e86\u4e0d\u5b89\u5168\u7684\u63a7\u5236\u52a8\u4f5c\"]\n        UCA3[\"3. \u63a7\u5236\u52a8\u4f5c\u65f6\u673a\u4e0d\u5f53\"]\n        UCA4[\"4. \u63a7\u5236\u52a8\u4f5c\u6301\u7eed\u65f6\u95f4\u4e0d\u5f53\"]\n    end\n\n    Controller -.-&gt;|\"\u53ef\u80fd\u5bfc\u81f4\"| UCA\n\n    style Controller fill:#e3f2fd,stroke:#1976d2\n    style Actuator fill:#fff3e0,stroke:#f57c00\n    style Process fill:#e8f5e9,stroke:#388e3c\n    style Sensor fill:#fce4ec,stroke:#c2185b\n    style UCA fill:#ffebee,stroke:#c62828</code></pre>"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#stpa_2","title":"STPA \u5206\u6790\u6b65\u9aa4","text":"<pre><code>flowchart LR\n    subgraph Step1[\"Step 1: \u5b9a\u4e49\u5206\u6790\u76ee\u7684\"]\n        S1A[\u8bc6\u522b\u7cfb\u7edf\u7ea7\u635f\u5931]\n        S1B[\u8bc6\u522b\u7cfb\u7edf\u7ea7\u5371\u5bb3]\n        S1C[\u5efa\u7acb\u5371\u5bb3-\u635f\u5931\u5173\u8054]\n    end\n\n    subgraph Step2[\"Step 2: \u5efa\u6a21\u63a7\u5236\u7ed3\u6784\"]\n        S2A[\u8bc6\u522b\u63a7\u5236\u5668]\n        S2B[\u8bc6\u522b\u63a7\u5236\u52a8\u4f5c]\n        S2C[\u8bc6\u522b\u53cd\u9988\u901a\u9053]\n        S2D[\u7ed8\u5236\u63a7\u5236\u7ed3\u6784\u56fe]\n    end\n\n    subgraph Step3[\"Step 3: \u8bc6\u522bUCA\"]\n        S3A[\u5206\u6790\u6bcf\u4e2a\u63a7\u5236\u52a8\u4f5c]\n        S3B[\u5e94\u75284\u79cdUCA\u7c7b\u578b]\n        S3C[\u8bb0\u5f55\u4e0d\u5b89\u5168\u63a7\u5236\u52a8\u4f5c]\n    end\n\n    subgraph Step4[\"Step 4: \u8bc6\u522b\u81f4\u56e0\u573a\u666f\"]\n        S4A[\u63a7\u5236\u5668\u81f4\u56e0]\n        S4B[\u63a7\u5236\u8def\u5f84\u81f4\u56e0]\n        S4C[\u53cd\u9988\u8def\u5f84\u81f4\u56e0]\n        S4D[\u8fc7\u7a0b\u6a21\u578b\u81f4\u56e0]\n    end\n\n    Step1 --&gt; Step2 --&gt; Step3 --&gt; Step4</code></pre>"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#adas-stpa","title":"ADAS \u7cfb\u7edf STPA \u63a7\u5236\u7ed3\u6784\u793a\u4f8b","text":"<pre><code>flowchart TB\n    subgraph Environment[\"\ud83c\udf0d \u5916\u90e8\u73af\u5883\"]\n        OBJ[\"\u76ee\u6807\u7269\u4f53&lt;br/&gt;(\u8f66\u8f86/\u884c\u4eba)\"]\n        ROAD[\"\u9053\u8def\u73af\u5883\"]\n    end\n\n    subgraph Driver[\"\ud83d\udc64 \u9a7e\u9a76\u5458\"]\n        DRV[\"\u9a7e\u9a76\u5458\u8f93\u5165\"]\n    end\n\n    subgraph ADAS_Controller[\"\ud83d\udda5\ufe0f ADAS \u63a7\u5236\u5668\"]\n        direction TB\n        subgraph ProcessModel[\"\u8fc7\u7a0b\u6a21\u578b\"]\n            PM1[\"\u76ee\u6807\u72b6\u6001\u4f30\u8ba1\"]\n            PM2[\"\u672c\u8f66\u72b6\u6001\u4f30\u8ba1\"]\n            PM3[\"\u73af\u5883\u6a21\u578b\"]\n        end\n        subgraph Algorithm[\"\u51b3\u7b56\u7b97\u6cd5\"]\n            ALG1[\"\u98ce\u9669\u8bc4\u4f30\"]\n            ALG2[\"\u8def\u5f84\u89c4\u5212\"]\n            ALG3[\"\u63a7\u5236\u7b56\u7565\"]\n        end\n        ProcessModel --&gt; Algorithm\n    end\n\n    subgraph Perception[\"\ud83d\udcf7 \u611f\u77e5\u7cfb\u7edf\"]\n        CAM[\"\u6444\u50cf\u5934\"]\n        RAD[\"\u6beb\u7c73\u6ce2\u96f7\u8fbe\"]\n        LID[\"\u6fc0\u5149\u96f7\u8fbe\"]\n        USS[\"\u8d85\u58f0\u6ce2\"]\n    end\n\n    subgraph Actuation[\"\u2699\ufe0f \u6267\u884c\u7cfb\u7edf\"]\n        BRK[\"\u5236\u52a8\u7cfb\u7edf\"]\n        STR[\"\u8f6c\u5411\u7cfb\u7edf\"]\n        ACC[\"\u52a8\u529b\u7cfb\u7edf\"]\n    end\n\n    subgraph Vehicle[\"\ud83d\ude97 \u8f66\u8f86\u52a8\u529b\u5b66\"]\n        VEH[\"\u8f66\u8f86\u72b6\u6001\"]\n    end\n\n    Environment --&gt; Perception\n    Driver --&gt; ADAS_Controller\n    Perception --&gt;|\"\u611f\u77e5\u6570\u636e\"| ADAS_Controller\n    ADAS_Controller --&gt;|\"\u5236\u52a8\u8bf7\u6c42\"| BRK\n    ADAS_Controller --&gt;|\"\u8f6c\u5411\u8bf7\u6c42\"| STR\n    ADAS_Controller --&gt;|\"\u52a0\u901f\u8bf7\u6c42\"| ACC\n    BRK &amp; STR &amp; ACC --&gt; VEH\n    VEH --&gt;|\"\u8f66\u8f86\u72b6\u6001\u53cd\u9988\"| ADAS_Controller\n    VEH --&gt;|\"\u5f71\u54cd\"| Environment\n\n    style ADAS_Controller fill:#e3f2fd,stroke:#1976d2,stroke-width:2px\n    style Perception fill:#fff3e0,stroke:#f57c00\n    style Actuation fill:#e8f5e9,stroke:#388e3c</code></pre>"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#uca","title":"UCA \u5206\u6790\u8868\u6a21\u677f","text":"\u63a7\u5236\u52a8\u4f5c \u672a\u63d0\u4f9b \u9519\u8bef\u63d0\u4f9b \u65f6\u673a\u8fc7\u65e9/\u8fc7\u665a \u6301\u7eed\u65f6\u95f4\u4e0d\u5f53 \u5236\u52a8\u8bf7\u6c42 \u524d\u65b9\u6709\u78b0\u649e\u98ce\u9669\u65f6\u672a\u5236\u52a8 \u65e0\u98ce\u9669\u65f6\u8bef\u5236\u52a8 \u5236\u52a8\u65f6\u673a\u8fc7\u665a\u65e0\u6cd5\u907f\u969c \u5236\u52a8\u6301\u7eed\u8fc7\u957f\u5bfc\u81f4\u8ffd\u5c3e \u8f6c\u5411\u8bf7\u6c42 \u9700\u89c4\u907f\u65f6\u672a\u8f6c\u5411 \u9519\u8bef\u65b9\u5411\u8f6c\u5411 \u8f6c\u5411\u65f6\u673a\u5bfc\u81f4\u5931\u63a7 \u8f6c\u5411\u89d2\u5ea6\u6301\u7eed\u8fc7\u5927 \u52a0\u901f\u8bf7\u6c42 \u9700\u6c47\u5165\u65f6\u672a\u52a0\u901f \u5371\u9669\u533a\u57df\u52a0\u901f \u52a0\u901f\u65f6\u673a\u4e0d\u5f53 \u52a0\u901f\u6301\u7eed\u8fc7\u957f"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#hara-vs-tara","title":"HARA vs TARA \u5bf9\u6bd4\u5206\u6790","text":""},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#_2","title":"\u8f93\u5165\u8f93\u51fa\u6620\u5c04\u56fe","text":"<pre><code>flowchart TB\n    subgraph Inputs[\"\ud83d\udce5 \u5171\u540c\u8f93\u5165\"]\n        I1[\"\u7cfb\u7edf\u5b9a\u4e49 &amp; \u8fb9\u754c\"]\n        I2[\"\u529f\u80fd\u63cf\u8ff0\"]\n        I3[\"\u8fd0\u884c\u573a\u666f\"]\n        I4[\"\u5229\u76ca\u76f8\u5173\u8005\u4fe1\u606f\"]\n    end\n\n    subgraph HARA_Process[\"\ud83d\udee1\ufe0f HARA \u8fc7\u7a0b (ISO 26262)\"]\n        direction TB\n        H1[\"Item \u5b9a\u4e49\"]\n        H2[\"\u5371\u5bb3\u8bc6\u522b&lt;br/&gt;(Hazard Identification)\"]\n        H3[\"\u5371\u5bb3\u573a\u666f\u5206\u6790\"]\n        H4[\"S/E/C \u8bc4\u4f30\"]\n        H5[\"ASIL \u786e\u5b9a\"]\n        H6[\"\u5b89\u5168\u76ee\u6807\u5b9a\u4e49\"]\n        H1 --&gt; H2 --&gt; H3 --&gt; H4 --&gt; H5 --&gt; H6\n    end\n\n    subgraph TARA_Process[\"\ud83d\udd10 TARA \u8fc7\u7a0b (ISO 21434)\"]\n        direction TB\n        T1[\"\u8d44\u4ea7\u8bc6\u522b\"]\n        T2[\"\u5a01\u80c1\u8bc6\u522b&lt;br/&gt;(Threat Identification)\"]\n        T3[\"\u653b\u51fb\u8def\u5f84\u5206\u6790\"]\n        T4[\"\u5f71\u54cd/\u53ef\u884c\u6027\u8bc4\u4f30\"]\n        T5[\"CAL \u786e\u5b9a\"]\n        T6[\"\u5b89\u5168\u76ee\u6807\u5b9a\u4e49\"]\n        T1 --&gt; T2 --&gt; T3 --&gt; T4 --&gt; T5 --&gt; T6\n    end\n\n    subgraph HARA_Outputs[\"\ud83d\udce4 HARA \u8f93\u51fa\"]\n        HO1[\"\u5371\u5bb3\u6e05\u5355\"]\n        HO2[\"ASIL \u7b49\u7ea7\"]\n        HO3[\"\u529f\u80fd\u5b89\u5168\u76ee\u6807\"]\n        HO4[\"\u5b89\u5168\u9700\u6c42\"]\n    end\n\n    subgraph TARA_Outputs[\"\ud83d\udce4 TARA \u8f93\u51fa\"]\n        TO1[\"\u5a01\u80c1\u6e05\u5355\"]\n        TO2[\"CAL \u7b49\u7ea7\"]\n        TO3[\"\u7f51\u7edc\u5b89\u5168\u76ee\u6807\"]\n        TO4[\"\u5b89\u5168\u9700\u6c42\"]\n    end\n\n    Inputs --&gt; HARA_Process\n    Inputs --&gt; TARA_Process\n    HARA_Process --&gt; HARA_Outputs\n    TARA_Process --&gt; TARA_Outputs\n\n    style HARA_Process fill:#e8f5e9,stroke:#388e3c,stroke-width:2px\n    style TARA_Process fill:#fff3e0,stroke:#f57c00,stroke-width:2px</code></pre>"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#_3","title":"\u5173\u952e\u6982\u5ff5\u5bf9\u6bd4","text":"\u7ef4\u5ea6 HARA (\u529f\u80fd\u5b89\u5168) TARA (\u4fe1\u606f\u5b89\u5168) \u6807\u51c6\u4f9d\u636e ISO 26262 ISO 21434 \u5206\u6790\u5bf9\u8c61 Item (\u7cfb\u7edf/\u529f\u80fd) Asset (\u8d44\u4ea7/\u6570\u636e) \u98ce\u9669\u6765\u6e90 \u7cfb\u7edf\u6545\u969c/\u5931\u6548 \u6076\u610f\u653b\u51fb/\u5a01\u80c1 \u573a\u666f\u63cf\u8ff0 \u5371\u5bb3\u573a\u666f (Hazardous Event) \u653b\u51fb\u573a\u666f (Attack Scenario) \u5f71\u54cd\u8bc4\u4f30 Severity (\u4e25\u91cd\u5ea6) Impact (\u5f71\u54cd\u7a0b\u5ea6) \u66b4\u9732\u8bc4\u4f30 Exposure (\u66b4\u9732\u5ea6) Attack Feasibility (\u653b\u51fb\u53ef\u884c\u6027) \u53ef\u63a7\u8bc4\u4f30 Controllability (\u53ef\u63a7\u6027) - \u98ce\u9669\u7b49\u7ea7 ASIL (A/B/C/D) CAL (1/2/3/4) \u8f93\u51fa\u76ee\u6807 \u529f\u80fd\u5b89\u5168\u76ee\u6807 (FSG) \u7f51\u7edc\u5b89\u5168\u76ee\u6807 (CSG)"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#_4","title":"\u4e25\u91cd\u5ea6\u8bc4\u4f30\u5bf9\u6bd4","text":""},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#hara-severity-s","title":"HARA - Severity (S)","text":"\u7b49\u7ea7 \u63cf\u8ff0 \u4f24\u5bb3\u7a0b\u5ea6 S0 \u65e0\u4f24\u5bb3 - S1 \u8f7b\u5fae\u4f24\u5bb3 \u53ef\u80fd\u8f7b\u4f24 S2 \u4e25\u91cd\u4f24\u5bb3 \u53ef\u80fd\u91cd\u4f24, \u751f\u5b58\u6982\u7387\u9ad8 S3 \u81f4\u547d\u4f24\u5bb3 \u53ef\u80fd\u81f4\u547d"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#tara-impact","title":"TARA - Impact","text":"\u7b49\u7ea7 \u5b89\u5168\u5f71\u54cd \u8d22\u52a1\u5f71\u54cd \u8fd0\u8425\u5f71\u54cd \u9690\u79c1\u5f71\u54cd Severe \u81f4\u547d\u4f24\u5bb3 \u5de8\u989d\u635f\u5931 \u65e0\u6cd5\u8fd0\u8425 \u5927\u89c4\u6a21\u6cc4\u9732 Major \u4e25\u91cd\u4f24\u5bb3 \u91cd\u5927\u635f\u5931 \u4e25\u91cd\u4e2d\u65ad \u654f\u611f\u6cc4\u9732 Moderate \u8f7b\u5fae\u4f24\u5bb3 \u4e2d\u7b49\u635f\u5931 \u90e8\u5206\u4e2d\u65ad \u4e00\u822c\u6cc4\u9732 Negligible \u65e0\u4f24\u5bb3 \u5fae\u5c0f\u635f\u5931 \u8f7b\u5fae\u5f71\u54cd \u65e0\u6cc4\u9732"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#hara-tara","title":"HARA-TARA \u5173\u8054\u573a\u666f","text":"<pre><code>flowchart LR\n    subgraph Scenario[\"\u573a\u666f: \u81ea\u52a8\u7d27\u6025\u5236\u52a8\u5931\u6548\"]\n        direction TB\n        FUNC[\"\u529f\u80fd\u5931\u6548&lt;br/&gt;(HARA\u89c6\u89d2)\"]\n        CYBER[\"\u7f51\u7edc\u653b\u51fb&lt;br/&gt;(TARA\u89c6\u89d2)\"]\n    end\n\n    subgraph HARA_Analysis[\"HARA \u5206\u6790\"]\n        HA1[\"\u5371\u5bb3: AEB \u8bef\u89e6\u53d1/\u6f0f\u89e6\u53d1\"]\n        HA2[\"S3: \u53ef\u80fd\u81f4\u547d\u78b0\u649e\"]\n        HA3[\"E4: \u9ad8\u66b4\u9732\u5ea6\"]\n        HA4[\"C2: \u6b63\u5e38\u53ef\u63a7\u6027\"]\n        HA5[\"ASIL D\"]\n    end\n\n    subgraph TARA_Analysis[\"TARA \u5206\u6790\"]\n        TA1[\"\u5a01\u80c1: CAN \u6ce8\u5165\u653b\u51fb\"]\n        TA2[\"Impact: Severe (Safety)\"]\n        TA3[\"Attack Feasibility: Medium\"]\n        TA4[\"CAL 4\"]\n    end\n\n    FUNC --&gt; HARA_Analysis\n    CYBER --&gt; TARA_Analysis\n\n    HARA_Analysis --&gt;|\"\u540c\u4e00\u5931\u6548\u6a21\u5f0f\"| Integration\n    TARA_Analysis --&gt;|\"\u653b\u51fb\u53ef\u5bfc\u81f4\"| Integration\n\n    subgraph Integration[\"\ud83d\udd17 \u7efc\u5408\u5b89\u5168\u9700\u6c42\"]\n        INT1[\"\u9700\u540c\u65f6\u6ee1\u8db3 ASIL D \u548c CAL 4\"]\n        INT2[\"\u5b89\u5168\u673a\u5236\u9700\u62b5\u6297\u6545\u969c+\u653b\u51fb\"]\n    end</code></pre>"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#_5","title":"\u5206\u6790\u65b9\u6cd5\u9009\u62e9\u6307\u5357","text":"<pre><code>flowchart TD\n    Start[\u5f00\u59cb\u5206\u6790] --&gt; Q1{\u5206\u6790\u76ee\u6807?}\n\n    Q1 --&gt;|\u529f\u80fd\u5b89\u5168\u5408\u89c4| HARA\n    Q1 --&gt;|\u7f51\u7edc\u5b89\u5168\u5408\u89c4| TARA\n    Q1 --&gt;|\u7cfb\u7edf\u7ea7\u5371\u5bb3\u7406\u89e3| STPA\n\n    HARA --&gt; Q2{\u9700\u8981\u7cfb\u7edf\u7ea7\u89c6\u89d2?}\n    TARA --&gt; Q3{\u9700\u8981\u7406\u89e3\u63a7\u5236\u7f3a\u9677?}\n\n    Q2 --&gt;|\u662f| STPA_H[STPA \u8865\u5145\u5206\u6790]\n    Q2 --&gt;|\u5426| HARA_Done[\u5b8c\u6210 HARA]\n\n    Q3 --&gt;|\u662f| STPA_T[STPA \u8865\u5145\u5206\u6790]\n    Q3 --&gt;|\u5426| TARA_Done[\u5b8c\u6210 TARA]\n\n    STPA --&gt; Q4{\u9700\u8981\u5408\u89c4\u8bc4\u7ea7?}\n    Q4 --&gt;|\u529f\u80fd\u5b89\u5168| HARA_S[HARA \u8865\u5145]\n    Q4 --&gt;|\u7f51\u7edc\u5b89\u5168| TARA_S[TARA \u8865\u5145]\n    Q4 --&gt;|\u5426| STPA_Done[\u5b8c\u6210 STPA]</code></pre>"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#_6","title":"\u65b9\u6cd5\u534f\u540c\u5e94\u7528","text":"\u9879\u76ee\u9636\u6bb5 \u63a8\u8350\u65b9\u6cd5 \u8bf4\u660e \u6982\u5ff5\u9636\u6bb5 STPA \u7cfb\u7edf\u7ea7\u5371\u5bb3\u8bc6\u522b\uff0c\u7406\u89e3\u63a7\u5236\u7ed3\u6784 Item \u5b9a\u4e49 HARA + TARA \u5efa\u7acb\u5b89\u5168\u7b49\u7ea7\u57fa\u7ebf \u67b6\u6784\u8bbe\u8ba1 STPA + HARA/TARA \u9a8c\u8bc1\u67b6\u6784\u51b3\u7b56\u7684\u5b89\u5168\u6027 \u8be6\u7ec6\u8bbe\u8ba1 FMEA/FTA \u7ec4\u4ef6\u7ea7\u5931\u6548\u5206\u6790 \u53d8\u66f4\u5f71\u54cd \u589e\u91cf STPA \u8bc4\u4f30\u53d8\u66f4\u5bf9\u63a7\u5236\u7ed3\u6784\u7684\u5f71\u54cd"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#_7","title":"\u5b9e\u65bd\u6a21\u677f","text":""},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#hara","title":"HARA \u5de5\u4f5c\u8868\u6a21\u677f","text":"Item \u529f\u80fd\u5931\u6548 \u5371\u5bb3 \u573a\u666f S E C ASIL \u5b89\u5168\u76ee\u6807 AEB \u5236\u52a8\u4e0d\u8db3 \u78b0\u649e \u57ce\u5e02\u9053\u8def S3 E4 C2 D FSG-001 LKA \u8f6c\u5411\u9519\u8bef \u504f\u79bb\u8f66\u9053 \u9ad8\u901f\u516c\u8def S3 E3 C2 C FSG-002"},{"location":"02_System_Analysis/HARA_TARA_STPA_Guide/#tara","title":"TARA \u5de5\u4f5c\u8868\u6a21\u677f","text":"Asset \u5a01\u80c1 \u653b\u51fb\u8def\u5f84 \u5f71\u54cd \u53ef\u884c\u6027 Risk CAL \u5b89\u5168\u76ee\u6807 \u5236\u52a8ECU \u6d88\u606f\u4f2a\u9020 CAN\u6ce8\u5165 Severe Medium High 4 CSG-001 OTA\u670d\u52a1\u5668 \u7be1\u6539\u56fa\u4ef6 \u7f51\u7edc\u5165\u4fb5 Severe Low Medium 3 CSG-002 <p>\u6700\u540e\u66f4\u65b0: 2026-01-25</p>"},{"location":"02_System_Analysis/Hardware_Reliability/","title":"\u786c\u4ef6\u53ef\u9760\u6027\u5206\u6790 - FTA / FMEA / FMEDA","text":"<p>\u672c\u6587\u6863\u6982\u8ff0\u786c\u4ef6\u53ef\u9760\u6027\u5206\u6790\u65b9\u6cd5\u5728\u6c7d\u8f66\u529f\u80fd\u5b89\u5168\u4e2d\u7684\u5e94\u7528\uff0c\u91cd\u70b9\u4ecb\u7ecd FTA\uff08\u6545\u969c\u6811\u5206\u6790\uff09\u548c FMEA/FMEDA\uff08\u5931\u6548\u6a21\u5f0f\u5206\u6790\uff09\u5728\u786c\u4ef6\u5ea6\u91cf\u8ba1\u7b97\u4e2d\u7684\u4f5c\u7528\u3002</p>"},{"location":"02_System_Analysis/Hardware_Reliability/#_1","title":"\u65b9\u6cd5\u8bba\u6982\u89c8","text":"<pre><code>flowchart TB\n    subgraph TopDown[\"\u2b07\ufe0f \u81ea\u9876\u5411\u4e0b\u65b9\u6cd5\"]\n        FTA[\"FTA&lt;br/&gt;\u6545\u969c\u6811\u5206\u6790&lt;br/&gt;Fault Tree Analysis\"]\n    end\n\n    subgraph BottomUp[\"\u2b06\ufe0f \u81ea\u5e95\u5411\u4e0a\u65b9\u6cd5\"]\n        FMEA[\"FMEA&lt;br/&gt;\u5931\u6548\u6a21\u5f0f\u4e0e\u5f71\u54cd\u5206\u6790&lt;br/&gt;Failure Mode &amp; Effects Analysis\"]\n        FMEDA[\"FMEDA&lt;br/&gt;\u5931\u6548\u6a21\u5f0f\u5f71\u54cd\u4e0e\u8bca\u65ad\u5206\u6790&lt;br/&gt;Failure Mode, Effects &amp; Diagnostic Analysis\"]\n    end\n\n    subgraph Metrics[\"\ud83d\udcca \u786c\u4ef6\u5ea6\u91cf\u76ee\u6807\"]\n        SPFM[\"SPFM&lt;br/&gt;\u5355\u70b9\u6545\u969c\u5ea6\u91cf\"]\n        LFM[\"LFM&lt;br/&gt;\u6f5c\u4f0f\u6545\u969c\u5ea6\u91cf\"]\n        PMHF[\"PMHF&lt;br/&gt;\u6982\u7387\u786c\u4ef6\u5931\u6548\u5ea6\u91cf\"]\n    end\n\n    FTA --&gt;|\"\u8bc6\u522b\u6700\u5c0f\u5272\u96c6\"| Metrics\n    FMEA --&gt;|\"\u6545\u969c\u5206\u7c7b\"| FMEDA\n    FMEDA --&gt;|\"\u8bca\u65ad\u8986\u76d6\u7387\"| Metrics\n\n    style FTA fill:#e3f2fd,stroke:#1976d2\n    style FMEA fill:#fff3e0,stroke:#f57c00\n    style FMEDA fill:#e8f5e9,stroke:#388e3c\n    style Metrics fill:#fce4ec,stroke:#c2185b</code></pre>"},{"location":"02_System_Analysis/Hardware_Reliability/#fta-","title":"FTA - \u6545\u969c\u6811\u5206\u6790","text":""},{"location":"02_System_Analysis/Hardware_Reliability/#_2","title":"\u6982\u8ff0","text":"<p>FTA (Fault Tree Analysis) \u662f\u4e00\u79cd\u6f14\u7ece\u5f0f\uff08\u81ea\u9876\u5411\u4e0b\uff09\u5206\u6790\u65b9\u6cd5\uff1a - \u4ece\u9876\u5c42\u4e8b\u4ef6\uff08\u4e0d\u5e0c\u671b\u53d1\u751f\u7684\u7cfb\u7edf\u5931\u6548\uff09\u5f00\u59cb - \u9010\u5c42\u5206\u89e3\u5bfc\u81f4\u9876\u5c42\u4e8b\u4ef6\u7684\u539f\u56e0 - \u4f7f\u7528\u903b\u8f91\u95e8\uff08AND/OR\uff09\u5efa\u7acb\u56e0\u679c\u5173\u7cfb</p>"},{"location":"02_System_Analysis/Hardware_Reliability/#fta","title":"FTA \u7b26\u53f7\u8bf4\u660e","text":"<pre><code>flowchart TB\n    subgraph Gates[\"\u903b\u8f91\u95e8\"]\n        OR_Gate[\"OR \u95e8&lt;br/&gt;\u4efb\u4e00\u8f93\u5165\u53d1\u751f&lt;br/&gt;\u2192 \u8f93\u51fa\u53d1\u751f\"]\n        AND_Gate[\"AND \u95e8&lt;br/&gt;\u6240\u6709\u8f93\u5165\u53d1\u751f&lt;br/&gt;\u2192 \u8f93\u51fa\u53d1\u751f\"]\n    end\n\n    subgraph Events[\"\u4e8b\u4ef6\u7c7b\u578b\"]\n        TOP[\"\u9876\u5c42\u4e8b\u4ef6&lt;br/&gt;\uff08\u7cfb\u7edf\u7ea7\u5931\u6548\uff09\"]\n        INT[\"\u4e2d\u95f4\u4e8b\u4ef6&lt;br/&gt;\uff08\u5b50\u7cfb\u7edf\u5931\u6548\uff09\"]\n        BASE[\"\u57fa\u672c\u4e8b\u4ef6&lt;br/&gt;\uff08\u7ec4\u4ef6\u5931\u6548\uff09\"]\n        UNDEV[\"\u672a\u5c55\u5f00\u4e8b\u4ef6&lt;br/&gt;\uff08\u5f85\u5206\u6790\uff09\"]\n    end</code></pre>"},{"location":"02_System_Analysis/Hardware_Reliability/#fta-aeb","title":"FTA \u793a\u4f8b - AEB \u7cfb\u7edf\u5931\u6548","text":"<pre><code>flowchart TB\n    TOP[\"\ud83d\udd34 AEB \u529f\u80fd\u5931\u6548&lt;br/&gt;\uff08\u9876\u5c42\u4e8b\u4ef6\uff09\"]\n\n    TOP --&gt; OR1{OR}\n\n    OR1 --&gt; INT1[\"\u611f\u77e5\u7cfb\u7edf\u5931\u6548\"]\n    OR1 --&gt; INT2[\"\u51b3\u7b56\u7cfb\u7edf\u5931\u6548\"]\n    OR1 --&gt; INT3[\"\u6267\u884c\u7cfb\u7edf\u5931\u6548\"]\n\n    INT1 --&gt; OR2{OR}\n    OR2 --&gt; B1[\"\u6444\u50cf\u5934\u5931\u6548\"]\n    OR2 --&gt; B2[\"\u96f7\u8fbe\u5931\u6548\"]\n    OR2 --&gt; B3[\"\u878d\u5408\u7b97\u6cd5\u5931\u6548\"]\n\n    INT2 --&gt; OR3{OR}\n    OR3 --&gt; B4[\"\u4e3b\u63a7ECU\u5931\u6548\"]\n    OR3 --&gt; B5[\"\u8f6f\u4ef6\u5f02\u5e38\"]\n\n    INT3 --&gt; OR4{OR}\n    OR4 --&gt; B6[\"\u5236\u52a8\u6267\u884c\u5668\u5931\u6548\"]\n    OR4 --&gt; B7[\"\u901a\u4fe1\u94fe\u8def\u5931\u6548\"]\n\n    style TOP fill:#ffcdd2,stroke:#c62828\n    style INT1 fill:#fff9c4,stroke:#f9a825\n    style INT2 fill:#fff9c4,stroke:#f9a825\n    style INT3 fill:#fff9c4,stroke:#f9a825</code></pre>"},{"location":"02_System_Analysis/Hardware_Reliability/#fta_1","title":"FTA \u6838\u5fc3\u6982\u5ff5","text":"\u6982\u5ff5 \u5b9a\u4e49 \u610f\u4e49 \u6700\u5c0f\u5272\u96c6 (MCS) \u5bfc\u81f4\u9876\u5c42\u4e8b\u4ef6\u7684\u6700\u5c0f\u57fa\u672c\u4e8b\u4ef6\u7ec4\u5408 \u8bc6\u522b\u5173\u952e\u5931\u6548\u8def\u5f84 \u5355\u70b9\u6545\u969c (SPF) \u5355\u4e00\u5143\u7d20\u6784\u6210\u7684\u6700\u5c0f\u5272\u96c6 \u7cfb\u7edf\u8584\u5f31\u70b9 \u5171\u56e0\u5931\u6548 (CCF) \u591a\u4e2a\u7ec4\u4ef6\u56e0\u5171\u540c\u539f\u56e0\u540c\u65f6\u5931\u6548 \u5197\u4f59\u8bbe\u8ba1\u8003\u91cf"},{"location":"02_System_Analysis/Hardware_Reliability/#fta-iso-26262","title":"FTA \u5728 ISO 26262 \u4e2d\u7684\u5e94\u7528","text":"\u5e94\u7528\u573a\u666f \u76ee\u7684 \u8f93\u51fa \u5b89\u5168\u76ee\u6807\u5206\u89e3 \u9a8c\u8bc1 FSR \u7684\u5b8c\u6574\u6027 \u5b89\u5168\u9700\u6c42\u9a8c\u8bc1 \u5b9a\u91cf\u5206\u6790 \u8ba1\u7b97\u9876\u5c42\u4e8b\u4ef6\u6982\u7387 PMHF \u8d21\u732e \u67b6\u6784\u8bc4\u4f30 \u8bc6\u522b\u5355\u70b9\u6545\u969c SPFM \u8f93\u5165"},{"location":"02_System_Analysis/Hardware_Reliability/#fmea-","title":"FMEA - \u5931\u6548\u6a21\u5f0f\u4e0e\u5f71\u54cd\u5206\u6790","text":""},{"location":"02_System_Analysis/Hardware_Reliability/#_3","title":"\u6982\u8ff0","text":"<p>FMEA (Failure Mode and Effects Analysis) \u662f\u4e00\u79cd\u5f52\u7eb3\u5f0f\uff08\u81ea\u5e95\u5411\u4e0a\uff09\u5206\u6790\u65b9\u6cd5\uff1a - \u4ece\u7ec4\u4ef6/\u5143\u7d20\u7684\u5931\u6548\u6a21\u5f0f\u5f00\u59cb - \u5206\u6790\u6bcf\u79cd\u5931\u6548\u6a21\u5f0f\u5bf9\u7cfb\u7edf\u7684\u5f71\u54cd - \u8bc4\u4f30\u4e25\u91cd\u5ea6\u3001\u53d1\u751f\u5ea6\u548c\u63a2\u6d4b\u5ea6</p>"},{"location":"02_System_Analysis/Hardware_Reliability/#fmea","title":"FMEA \u8fc7\u7a0b\u6d41\u7a0b","text":"<pre><code>flowchart LR\n    subgraph Input[\"\u8f93\u5165\"]\n        I1[\"\u7cfb\u7edf\u67b6\u6784\"]\n        I2[\"\u7ec4\u4ef6\u6e05\u5355\"]\n        I3[\"\u529f\u80fd\u63cf\u8ff0\"]\n    end\n\n    subgraph Analysis[\"\u5206\u6790\u6b65\u9aa4\"]\n        direction TB\n        A1[\"1. \u8bc6\u522b\u5931\u6548\u6a21\u5f0f\"]\n        A2[\"2. \u5206\u6790\u5931\u6548\u5f71\u54cd\"]\n        A3[\"3. \u8bc6\u522b\u5931\u6548\u539f\u56e0\"]\n        A4[\"4. \u8bc4\u4f30S/O/D\"]\n        A5[\"5. \u8ba1\u7b97RPN\"]\n        A6[\"6. \u5236\u5b9a\u63aa\u65bd\"]\n        A1 --&gt; A2 --&gt; A3 --&gt; A4 --&gt; A5 --&gt; A6\n    end\n\n    subgraph Output[\"\u8f93\u51fa\"]\n        O1[\"FMEA \u5de5\u4f5c\u8868\"]\n        O2[\"\u98ce\u9669\u4f18\u5148\u7ea7\"]\n        O3[\"\u6539\u8fdb\u63aa\u65bd\"]\n    end\n\n    Input --&gt; Analysis --&gt; Output</code></pre>"},{"location":"02_System_Analysis/Hardware_Reliability/#fmea_1","title":"FMEA \u8bc4\u4f30\u7ef4\u5ea6","text":"\u7ef4\u5ea6 \u7f29\u5199 \u8bc4\u4f30\u5185\u5bb9 \u8bc4\u5206\u8303\u56f4 \u4e25\u91cd\u5ea6 S (Severity) \u5931\u6548\u5f71\u54cd\u7684\u4e25\u91cd\u7a0b\u5ea6 1-10 \u53d1\u751f\u5ea6 O (Occurrence) \u5931\u6548\u53d1\u751f\u7684\u9891\u7387 1-10 \u63a2\u6d4b\u5ea6 D (Detection) \u5931\u6548\u88ab\u68c0\u6d4b\u7684\u96be\u6613\u7a0b\u5ea6 1-10 <p>RPN = S \u00d7 O \u00d7 D (\u98ce\u9669\u4f18\u5148\u7ea7\u6570)</p>"},{"location":"02_System_Analysis/Hardware_Reliability/#fmea_2","title":"FMEA \u5de5\u4f5c\u8868\u6a21\u677f","text":"\u7ec4\u4ef6 \u529f\u80fd \u5931\u6548\u6a21\u5f0f \u5f71\u54cd S \u539f\u56e0 O \u73b0\u6709\u63aa\u65bd D RPN \u6e29\u5ea6\u4f20\u611f\u5668 \u6d4b\u91cf\u6e29\u5ea6 \u8f93\u51fa\u504f\u79fb \u63a7\u5236\u504f\u5dee 6 \u8001\u5316 3 \u8303\u56f4\u68c0\u67e5 4 72 \u6e29\u5ea6\u4f20\u611f\u5668 \u6d4b\u91cf\u6e29\u5ea6 \u65e0\u8f93\u51fa \u529f\u80fd\u4e27\u5931 8 \u65ad\u8def 2 \u4fe1\u53f7\u76d1\u63a7 2 32"},{"location":"02_System_Analysis/Hardware_Reliability/#fmeda-","title":"FMEDA - \u5931\u6548\u6a21\u5f0f\u5f71\u54cd\u4e0e\u8bca\u65ad\u5206\u6790","text":""},{"location":"02_System_Analysis/Hardware_Reliability/#_4","title":"\u6982\u8ff0","text":"<p>FMEDA (Failure Mode, Effects and Diagnostic Analysis) \u662f FMEA \u7684\u6269\u5c55\uff0c\u4e13\u95e8\u7528\u4e8e\uff1a - \u91cf\u5316\u786c\u4ef6\u5931\u6548\u7387 - \u8bc4\u4f30\u8bca\u65ad\u8986\u76d6\u7387 - \u8ba1\u7b97 ISO 26262 \u786c\u4ef6\u5ea6\u91cf</p>"},{"location":"02_System_Analysis/Hardware_Reliability/#fmeda-fmea","title":"FMEDA \u4e0e FMEA \u7684\u533a\u522b","text":"\u7279\u6027 FMEA FMEDA \u5931\u6548\u7387 \u5b9a\u6027/\u534a\u5b9a\u91cf \u5b9a\u91cf (FIT) \u8bca\u65ad\u8986\u76d6 \u4e0d\u6d89\u53ca \u6838\u5fc3\u5185\u5bb9 \u5931\u6548\u5206\u7c7b \u98ce\u9669\u7b49\u7ea7 Safe/SPF/RF/MPF \u5e94\u7528\u6807\u51c6 \u901a\u7528\u8d28\u91cf ISO 26262 \u7279\u5b9a"},{"location":"02_System_Analysis/Hardware_Reliability/#fmeda","title":"FMEDA \u5931\u6548\u5206\u7c7b","text":"<pre><code>flowchart TD\n    FM[\"\u7ec4\u4ef6\u5931\u6548\u6a21\u5f0f&lt;br/&gt;Failure Mode\"]\n\n    FM --&gt; Q1{\u662f\u5426\u8fdd\u53cd&lt;br/&gt;\u5b89\u5168\u76ee\u6807?}\n\n    Q1 --&gt;|\u5426| SAFE[\"\u2705 \u5b89\u5168\u5931\u6548&lt;br/&gt;Safe Fault\"]\n\n    Q1 --&gt;|\u662f| Q2{\u662f\u5426\u88ab&lt;br/&gt;\u8bca\u65ad\u8986\u76d6?}\n\n    Q2 --&gt;|\u5b8c\u5168\u8986\u76d6| DETECTED[\"\ud83d\udd0d \u5df2\u68c0\u6d4b\u6545\u969c&lt;br/&gt;Detected Fault\"]\n\n    Q2 --&gt;|\u90e8\u5206\u8986\u76d6| RESIDUAL[\"\u26a0\ufe0f \u6b8b\u4f59\u6545\u969c&lt;br/&gt;Residual Fault\"]\n\n    Q2 --&gt;|\u672a\u8986\u76d6| Q3{\u662f\u5426\u6709&lt;br/&gt;\u72ec\u7acb\u5197\u4f59?}\n\n    Q3 --&gt;|\u662f| MPF[\"\ud83d\udd38 \u591a\u70b9\u6545\u969c&lt;br/&gt;Multi-Point Fault\"]\n\n    Q3 --&gt;|\u5426| SPF[\"\ud83d\udd34 \u5355\u70b9\u6545\u969c&lt;br/&gt;Single-Point Fault\"]\n\n    style SAFE fill:#c8e6c9,stroke:#388e3c\n    style DETECTED fill:#fff9c4,stroke:#f9a825\n    style RESIDUAL fill:#ffe0b2,stroke:#f57c00\n    style MPF fill:#ffccbc,stroke:#e64a19\n    style SPF fill:#ffcdd2,stroke:#c62828</code></pre>"},{"location":"02_System_Analysis/Hardware_Reliability/#_5","title":"\u5931\u6548\u7387\u5206\u914d","text":"\u5931\u6548\u7c7b\u522b \u7b26\u53f7 \u5b9a\u4e49 \u5bf9\u5ea6\u91cf\u7684\u5f71\u54cd \u5b89\u5168\u5931\u6548 \u03bb_S \u4e0d\u8fdd\u53cd\u5b89\u5168\u76ee\u6807\u7684\u5931\u6548 \u4e0d\u8ba1\u5165\u98ce\u9669 \u5355\u70b9\u6545\u969c \u03bb_SPF \u76f4\u63a5\u5bfc\u81f4\u5b89\u5168\u76ee\u6807\u8fdd\u53cd \u5f71\u54cd SPFM \u6b8b\u4f59\u6545\u969c \u03bb_RF \u8bca\u65ad\u672a\u5b8c\u5168\u8986\u76d6\u7684\u6545\u969c \u5f71\u54cd SPFM \u591a\u70b9\u6545\u969c\uff08\u5df2\u68c0\u6d4b\uff09 \u03bb_MPF_D \u88ab\u8bca\u65ad\u68c0\u6d4b\u7684\u591a\u70b9\u6545\u969c - \u591a\u70b9\u6545\u969c\uff08\u6f5c\u4f0f\uff09 \u03bb_MPF_L \u6f5c\u4f0f\u7684\u591a\u70b9\u6545\u969c \u5f71\u54cd LFM"},{"location":"02_System_Analysis/Hardware_Reliability/#iso-26262","title":"ISO 26262 \u786c\u4ef6\u5ea6\u91cf","text":""},{"location":"02_System_Analysis/Hardware_Reliability/#_6","title":"\u4e09\u5927\u786c\u4ef6\u5ea6\u91cf","text":"<pre><code>flowchart LR\n    subgraph SPFM_Calc[\"SPFM \u5355\u70b9\u6545\u969c\u5ea6\u91cf\"]\n        SPFM_F[\"SPFM = 1 - (\u03bb_SPF + \u03bb_RF) / \u03bb_total\"]\n    end\n\n    subgraph LFM_Calc[\"LFM \u6f5c\u4f0f\u6545\u969c\u5ea6\u91cf\"]\n        LFM_F[\"LFM = 1 - \u03bb_MPF_L / (\u03bb_MPF_L + \u03bb_MPF_D)\"]\n    end\n\n    subgraph PMHF_Calc[\"PMHF \u6982\u7387\u786c\u4ef6\u5931\u6548\u5ea6\u91cf\"]\n        PMHF_F[\"PMHF = \u03a3(\u5931\u6548\u6982\u7387\u8d21\u732e)\"]\n    end</code></pre>"},{"location":"02_System_Analysis/Hardware_Reliability/#iso-26262-5","title":"\u5ea6\u91cf\u76ee\u6807\u503c (ISO 26262-5)","text":"ASIL \u7b49\u7ea7 SPFM \u76ee\u6807 LFM \u76ee\u6807 PMHF \u76ee\u6807 ASIL B \u2265 90% \u2265 60% &lt; 10\u207b\u2077/h ASIL C \u2265 97% \u2265 80% &lt; 10\u207b\u2077/h ASIL D \u2265 99% \u2265 90% &lt; 10\u207b\u2078/h"},{"location":"02_System_Analysis/Hardware_Reliability/#_7","title":"\u8bca\u65ad\u8986\u76d6\u7387\u7b49\u7ea7","text":"\u7b49\u7ea7 DC \u8303\u56f4 \u5178\u578b\u63aa\u65bd \u65e0 &lt; 60% \u65e0\u8bca\u65ad \u4f4e 60-90% \u8303\u56f4\u68c0\u67e5\u3001\u5408\u7406\u6027\u68c0\u67e5 \u4e2d 90-99% \u5197\u4f59\u6bd4\u8f83\u3001CRC\u6821\u9a8c \u9ad8 \u2265 99% \u786c\u4ef6\u5197\u4f59\u3001\u591a\u6837\u6027\u8bbe\u8ba1"},{"location":"02_System_Analysis/Hardware_Reliability/#fta-fmeafmeda","title":"FTA \u4e0e FMEA/FMEDA \u534f\u540c\u5e94\u7528","text":"<pre><code>flowchart TB\n    subgraph FTA_Role[\"FTA \u7684\u4f5c\u7528\"]\n        F1[\"\u8bc6\u522b\u7cfb\u7edf\u7ea7\u5931\u6548\u8def\u5f84\"]\n        F2[\"\u786e\u5b9a\u6700\u5c0f\u5272\u96c6\"]\n        F3[\"\u9a8c\u8bc1\u67b6\u6784\u5b8c\u6574\u6027\"]\n        F4[\"\u5b9a\u91cf\u7cfb\u7edf\u5931\u6548\u6982\u7387\"]\n    end\n\n    subgraph FMEDA_Role[\"FMEDA \u7684\u4f5c\u7528\"]\n        M1[\"\u91cf\u5316\u7ec4\u4ef6\u5931\u6548\u7387\"]\n        M2[\"\u5206\u7c7b\u5931\u6548\u6a21\u5f0f\"]\n        M3[\"\u8bc4\u4f30\u8bca\u65ad\u8986\u76d6\"]\n        M4[\"\u8ba1\u7b97\u786c\u4ef6\u5ea6\u91cf\"]\n    end\n\n    subgraph Integration[\"\u534f\u540c\u5206\u6790\"]\n        I1[\"FMEDA \u63d0\u4f9b\u57fa\u672c\u4e8b\u4ef6\u5931\u6548\u7387\"]\n        I2[\"FTA \u8ba1\u7b97\u7cfb\u7edf\u7ea7\u6982\u7387\"]\n        I3[\"\u5171\u540c\u652f\u6301 PMHF \u8ba1\u7b97\"]\n    end\n\n    FTA_Role --&gt; Integration\n    FMEDA_Role --&gt; Integration\n\n    Integration --&gt; Result[\"\u786c\u4ef6\u5b89\u5168\u5b8c\u6574\u6027\u8bc4\u4f30\"]</code></pre>"},{"location":"02_System_Analysis/Hardware_Reliability/#_8","title":"\u5206\u6790\u6d41\u7a0b\u5efa\u8bae","text":"\u9636\u6bb5 FTA \u4efb\u52a1 FMEA/FMEDA \u4efb\u52a1 \u6982\u5ff5\u8bbe\u8ba1 \u521d\u6b65 FTA \u8bc6\u522b\u5173\u952e\u8def\u5f84 \u521d\u6b65 FMEA \u8bc6\u522b\u5931\u6548\u6a21\u5f0f \u7cfb\u7edf\u8bbe\u8ba1 \u7ec6\u5316 FTA \u9a8c\u8bc1\u67b6\u6784 \u7cfb\u7edf\u7ea7 FMEA \u786c\u4ef6\u8bbe\u8ba1 \u786c\u4ef6 FTA \u786c\u4ef6 FMEDA \u8ba1\u7b97\u5ea6\u91cf \u8be6\u7ec6\u8bbe\u8ba1 \u5b9a\u91cf FTA (PMHF) \u7ec4\u4ef6\u7ea7 FMEDA \u9a8c\u8bc1 FTA \u7ed3\u679c\u9a8c\u8bc1 FMEDA \u5047\u8bbe\u9a8c\u8bc1"},{"location":"02_System_Analysis/Hardware_Reliability/#_9","title":"\u5b9e\u65bd\u6ce8\u610f\u4e8b\u9879","text":""},{"location":"02_System_Analysis/Hardware_Reliability/#_10","title":"\u6570\u636e\u6765\u6e90","text":"\u6570\u636e\u7c7b\u578b \u6765\u6e90 \u8bf4\u660e \u5931\u6548\u7387\u6570\u636e SN 29500, IEC 62380 \u884c\u4e1a\u6807\u51c6\u6570\u636e\u5e93 \u4f9b\u5e94\u5546\u6570\u636e \u7ec4\u4ef6\u4f9b\u5e94\u5546 FMEDA \u66f4\u51c6\u786e\u7684\u5b9e\u9645\u6570\u636e \u73b0\u573a\u6570\u636e \u552e\u540e\u8fd4\u56de\u5206\u6790 \u6700\u771f\u5b9e\u4f46\u6ede\u540e"},{"location":"02_System_Analysis/Hardware_Reliability/#_11","title":"\u5e38\u89c1\u6311\u6218","text":"\u6311\u6218 \u5e94\u5bf9\u7b56\u7565 \u5931\u6548\u7387\u6570\u636e\u4e0d\u8db3 \u4f7f\u7528\u4fdd\u5b88\u4f30\u8ba1 + \u654f\u611f\u6027\u5206\u6790 \u8bca\u65ad\u8986\u76d6\u7387\u8bc4\u4f30\u56f0\u96be \u6545\u969c\u6ce8\u5165\u6d4b\u8bd5\u9a8c\u8bc1 \u5171\u56e0\u5931\u6548\u5efa\u6a21 Beta-factor \u65b9\u6cd5 \u5206\u6790\u5de5\u4f5c\u91cf\u5927 \u5de5\u5177\u652f\u6301 + \u5206\u5c42\u5206\u6790 <p>\u6700\u540e\u66f4\u65b0: 2026-01-25</p>"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/","title":"AUTOSAR CP/AP \u6df7\u5408\u67b6\u6784\u8bbe\u8ba1","text":"<p>\u672c\u6587\u6863\u8be6\u8ff0 AUTOSAR Classic Platform (CP) \u4e0e Adaptive Platform (AP) \u7684\u6df7\u5408\u901a\u4fe1\u67b6\u6784\uff0c\u5305\u542b SOME/IP\u3001DDS \u6620\u5c04\u4ee5\u53ca Hypervisor \u9694\u79bb\u673a\u5236\u3002</p>"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#_1","title":"\u67b6\u6784\u6982\u89c8","text":""},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#cp-ap","title":"CP \u4e0e AP \u5b9a\u4f4d\u5bf9\u6bd4","text":"\u7279\u6027 Classic Platform (CP) Adaptive Platform (AP) \u76ee\u6807\u573a\u666f \u6df1\u5ea6\u5d4c\u5165\u5f0f\u3001\u5b9e\u65f6\u63a7\u5236 \u9ad8\u6027\u80fd\u8ba1\u7b97\u3001\u670d\u52a1\u5316\u67b6\u6784 \u64cd\u4f5c\u7cfb\u7edf OSEK/AUTOSAR OS POSIX-based (Linux, QNX) \u901a\u4fe1\u8303\u5f0f \u4fe1\u53f7\u5bfc\u5411 (Signal-based) \u670d\u52a1\u5bfc\u5411 (Service-Oriented) \u8c03\u5ea6\u6a21\u578b \u9759\u6001\u8c03\u5ea6\u3001\u5468\u671f\u4efb\u52a1 \u52a8\u6001\u8c03\u5ea6\u3001\u4e8b\u4ef6\u9a71\u52a8 \u66f4\u65b0\u673a\u5236 \u56fa\u5b9a\u914d\u7f6e \u8fd0\u884c\u65f6\u914d\u7f6e\u3001OTA \u5178\u578b ECU \u4f20\u611f\u5668/\u6267\u884c\u5668\u8282\u70b9 \u57df\u63a7\u5236\u5668\u3001HPC \u5b89\u5168\u7b49\u7ea7 \u6700\u9ad8\u652f\u6301 ASIL D \u6700\u9ad8\u652f\u6301 ASIL B (\u5178\u578b)"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#cpap","title":"CP/AP \u6df7\u5408\u901a\u4fe1\u67b6\u6784\u56fe","text":""},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#_2","title":"\u6574\u4f53\u7cfb\u7edf\u67b6\u6784","text":"<pre><code>flowchart TB\n    subgraph Vehicle[\"\ud83d\ude97 \u6574\u8f66\u67b6\u6784\"]\n        direction TB\n\n        subgraph HPC[\"\ud83d\udda5\ufe0f \u9ad8\u6027\u80fd\u8ba1\u7b97\u5e73\u53f0 (HPC/\u57df\u63a7\u5236\u5668)\"]\n            subgraph Hypervisor[\"Type-1 Hypervisor Layer\"]\n                direction LR\n\n                subgraph VM_AP[\"VM1: Adaptive Platform\"]\n                    direction TB\n                    subgraph AP_Apps[\"AP Applications\"]\n                        AD[\"\u81ea\u52a8\u9a7e\u9a76\u5e94\u7528\"]\n                        DIAG[\"\u8bca\u65ad\u670d\u52a1\"]\n                        OTA[\"OTA Manager\"]\n                    end\n                    subgraph AP_Services[\"AP Services (ara::)\"]\n                        COM_AP[\"ara::com&lt;br/&gt;(SOME/IP + DDS)\"]\n                        DIAG_AP[\"ara::diag\"]\n                        UCM[\"ara::ucm\"]\n                        PHM[\"ara::phm\"]\n                    end\n                    subgraph AP_OS[\"POSIX OS\"]\n                        LINUX[\"Linux / QNX\"]\n                    end\n                    AP_Apps --&gt; AP_Services --&gt; AP_OS\n                end\n\n                subgraph VM_CP[\"VM2: Classic Platform (Safety)\"]\n                    direction TB\n                    subgraph CP_SWC[\"CP SWCs\"]\n                        CTRL[\"\u63a7\u5236\u7b97\u6cd5 SWC\"]\n                        SAFETY[\"\u5b89\u5168\u76d1\u63a7 SWC\"]\n                    end\n                    subgraph CP_RTE[\"RTE Layer\"]\n                        RTE[\"Runtime Environment\"]\n                    end\n                    subgraph CP_BSW[\"BSW Layer\"]\n                        COM_CP[\"COM Stack\"]\n                        PDUR[\"PduR\"]\n                        CANIF[\"CanIf\"]\n                    end\n                    subgraph CP_MCAL[\"MCAL\"]\n                        CAN_DRV[\"CAN Driver\"]\n                        ETH_DRV[\"ETH Driver\"]\n                    end\n                    CP_SWC --&gt; CP_RTE --&gt; CP_BSW --&gt; CP_MCAL\n                end\n\n                subgraph VM_Safety[\"VM3: Safety Monitor\"]\n                    SM[\"Safety Manager&lt;br/&gt;(ASIL D)\"]\n                end\n            end\n        end\n\n        subgraph Network[\"\ud83d\udd0c \u8f66\u8f7d\u7f51\u7edc\"]\n            direction LR\n            ETH[\"Automotive Ethernet&lt;br/&gt;(100BASE-T1/1000BASE-T1)\"]\n            CAN_FD[\"CAN FD Bus\"]\n            CAN_STD[\"CAN Bus\"]\n        end\n\n        subgraph ECU_Zone[\"\ud83d\udce6 \u533a\u57df/\u8282\u70b9 ECU\"]\n            direction LR\n            subgraph Zone1[\"Zone ECU 1\"]\n                CP1[\"CP Stack\"]\n            end\n            subgraph Zone2[\"Zone ECU 2\"]\n                CP2[\"CP Stack\"]\n            end\n            subgraph Sensor[\"Sensor ECU\"]\n                SEN[\"\u4f20\u611f\u5668\u8282\u70b9\"]\n            end\n            subgraph Actuator[\"Actuator ECU\"]\n                ACT[\"\u6267\u884c\u5668\u8282\u70b9\"]\n            end\n        end\n    end\n\n    VM_AP &lt;--&gt;|\"\u865a\u62df\u7f51\u7edc\"| VM_CP\n    VM_AP &lt;--&gt;|\"\u5065\u5eb7\u76d1\u63a7\"| VM_Safety\n    VM_CP &lt;--&gt;|\"\u5b89\u5168\u72b6\u6001\"| VM_Safety\n\n    HPC &lt;--&gt;|\"SOME/IP over Ethernet\"| ETH\n    ETH &lt;--&gt; Zone1 &amp; Zone2\n    Zone1 &lt;--&gt; CAN_FD\n    Zone2 &lt;--&gt; CAN_STD\n    CAN_FD &lt;--&gt; Sensor\n    CAN_STD &lt;--&gt; Actuator\n\n    style HPC fill:#e3f2fd,stroke:#1976d2,stroke-width:2px\n    style Hypervisor fill:#fff3e0,stroke:#f57c00\n    style VM_AP fill:#e8f5e9,stroke:#388e3c\n    style VM_CP fill:#fff9c4,stroke:#f9a825\n    style VM_Safety fill:#ffcdd2,stroke:#c62828</code></pre>"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#someip","title":"SOME/IP \u901a\u4fe1\u673a\u5236","text":""},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#someip_1","title":"SOME/IP \u534f\u8bae\u6808\u4f4d\u7f6e","text":"<pre><code>flowchart TB\n    subgraph AP_Stack[\"Adaptive Platform\"]\n        direction TB\n        APP_AP[\"Application Layer\"]\n        ARA_COM[\"ara::com API\"]\n        SOMEIP_AP[\"SOME/IP Binding\"]\n        UDP_TCP[\"UDP/TCP\"]\n        ETH_AP[\"Ethernet Driver\"]\n\n        APP_AP --&gt; ARA_COM --&gt; SOMEIP_AP --&gt; UDP_TCP --&gt; ETH_AP\n    end\n\n    subgraph CP_Stack[\"Classic Platform\"]\n        direction TB\n        SWC[\"SWC Layer\"]\n        RTE[\"RTE\"]\n        SOMEIP_CP[\"SomeIpXf + SomeIpTp\"]\n        SOAD[\"SoAd (Socket Adaptor)\"]\n        TCPIP[\"TcpIp Stack\"]\n        ETHIF[\"EthIf\"]\n        ETH_CP[\"Eth Driver\"]\n\n        SWC --&gt; RTE --&gt; SOMEIP_CP --&gt; SOAD --&gt; TCPIP --&gt; ETHIF --&gt; ETH_CP\n    end\n\n    ETH_AP &lt;-.-&gt;|\"SOME/IP Messages\"| ETH_CP\n\n    style AP_Stack fill:#e8f5e9,stroke:#388e3c\n    style CP_Stack fill:#fff9c4,stroke:#f9a825</code></pre>"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#someip_2","title":"SOME/IP \u670d\u52a1\u53d1\u73b0\u6d41\u7a0b","text":"<pre><code>sequenceDiagram\n    participant Server as Service Provider&lt;br/&gt;(AP/CP)\n    participant SD as SOME/IP-SD&lt;br/&gt;(Multicast)\n    participant Client as Service Consumer&lt;br/&gt;(AP/CP)\n\n    Note over Server,Client: \u670d\u52a1\u53d1\u73b0\u9636\u6bb5\n\n    Server-&gt;&gt;SD: OfferService (Multicast)\n    SD--&gt;&gt;Client: OfferService\n\n    Client-&gt;&gt;SD: FindService (Multicast)\n    SD--&gt;&gt;Server: FindService\n\n    Server-&gt;&gt;Client: OfferService (Unicast)\n\n    Note over Server,Client: \u670d\u52a1\u8ba2\u9605\u9636\u6bb5\n\n    Client-&gt;&gt;Server: SubscribeEventgroup\n    Server-&gt;&gt;Client: SubscribeEventgroupAck\n\n    Note over Server,Client: \u670d\u52a1\u901a\u4fe1\u9636\u6bb5\n\n    Client-&gt;&gt;Server: Request (Method Call)\n    Server-&gt;&gt;Client: Response\n\n    Server-&gt;&gt;Client: Event Notification\n    Server-&gt;&gt;Client: Event Notification</code></pre>"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#someip_3","title":"SOME/IP \u6d88\u606f\u683c\u5f0f","text":"\u5b57\u6bb5 \u5927\u5c0f \u63cf\u8ff0 Service ID 16 bit \u670d\u52a1\u6807\u8bc6\u7b26 Method ID 16 bit \u65b9\u6cd5/\u4e8b\u4ef6\u6807\u8bc6\u7b26 Length 32 bit \u6d88\u606f\u957f\u5ea6 Client ID 16 bit \u5ba2\u6237\u7aef\u6807\u8bc6 Session ID 16 bit \u4f1a\u8bdd\u6807\u8bc6 Protocol Version 8 bit \u534f\u8bae\u7248\u672c Interface Version 8 bit \u63a5\u53e3\u7248\u672c Message Type 8 bit \u6d88\u606f\u7c7b\u578b (Request/Response/Notification) Return Code 8 bit \u8fd4\u56de\u7801 Payload Variable \u5e8f\u5217\u5316\u6570\u636e"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#dds","title":"DDS \u96c6\u6210\u4e0e\u6620\u5c04","text":""},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#dds-ap","title":"DDS \u5728 AP \u4e2d\u7684\u4f4d\u7f6e","text":"<pre><code>flowchart TB\n    subgraph AP_DDS[\"Adaptive Platform with DDS\"]\n        direction TB\n\n        subgraph Apps[\"Applications\"]\n            AD_App[\"AD Planning\"]\n            Perception[\"Perception\"]\n            Fusion[\"Sensor Fusion\"]\n        end\n\n        subgraph ARA[\"ara::com Layer\"]\n            PROXY[\"Service Proxy\"]\n            SKEL[\"Service Skeleton\"]\n        end\n\n        subgraph Binding[\"Communication Binding\"]\n            direction LR\n            SOMEIP_B[\"SOME/IP Binding\"]\n            DDS_B[\"DDS Binding\"]\n        end\n\n        subgraph DDS_Stack[\"DDS Middleware\"]\n            direction TB\n            DDS_API[\"DDS API (DCPS)\"]\n            RTPS[\"RTPS Protocol\"]\n            QOS[\"QoS Policies\"]\n        end\n\n        subgraph Transport[\"Transport Layer\"]\n            UDP_M[\"UDP Multicast\"]\n            SHM[\"Shared Memory\"]\n        end\n\n        Apps --&gt; ARA --&gt; Binding\n        SOMEIP_B --&gt; ETH_OUT[\"Ethernet\"]\n        DDS_B --&gt; DDS_Stack --&gt; Transport\n    end\n\n    style DDS_Stack fill:#e1f5fe,stroke:#0288d1\n    style Binding fill:#fff3e0,stroke:#f57c00</code></pre>"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#someip-vs-dds","title":"SOME/IP vs DDS \u5bf9\u6bd4","text":"\u7279\u6027 SOME/IP DDS \u53d1\u73b0\u673a\u5236 SOME/IP-SD (Service Discovery) RTPS Discovery \u901a\u4fe1\u6a21\u5f0f Request/Response, Pub/Sub Pub/Sub (Data-Centric) QoS \u652f\u6301 \u6709\u9650 \u4e30\u5bcc (22+ QoS \u7b56\u7565) \u5e8f\u5217\u5316 SOME/IP Serialization CDR (Common Data Representation) \u9002\u7528\u573a\u666f SOA \u670d\u52a1\u8c03\u7528 \u9ad8\u9891\u6570\u636e\u5206\u53d1 \u5178\u578b\u5e94\u7528 \u8bca\u65ad\u3001OTA\u3001\u8fdc\u7a0b\u670d\u52a1 \u4f20\u611f\u5668\u6570\u636e\u3001\u70b9\u4e91\u3001\u56fe\u50cf \u5b9e\u65f6\u6027 \u4e2d\u7b49 \u9ad8 (\u53ef\u914d\u7f6e)"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#dds-qos","title":"DDS QoS \u5173\u952e\u7b56\u7565","text":"QoS \u7b56\u7565 \u63cf\u8ff0 ADAS \u5e94\u7528\u793a\u4f8b Reliability \u53ef\u9760/\u5c3d\u529b\u4f20\u8f93 \u611f\u77e5\u6570\u636e: BEST_EFFORT Durability \u6570\u636e\u6301\u4e45\u6027 \u5730\u56fe\u6570\u636e: TRANSIENT_LOCAL Deadline \u6570\u636e\u66f4\u65b0\u622a\u6b62\u65f6\u95f4 \u96f7\u8fbe\u6570\u636e: 50ms Liveliness \u5b58\u6d3b\u68c0\u6d4b \u4f20\u611f\u5668\u5065\u5eb7\u76d1\u63a7 History \u5386\u53f2\u6570\u636e\u4fdd\u7559 \u70b9\u4e91\u7f13\u5b58: KEEP_LAST(5) Ownership \u6570\u636e\u6240\u6709\u6743 \u4e3b\u5907\u4f20\u611f\u5668\u5207\u6362"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#hypervisor","title":"Hypervisor \u9694\u79bb\u673a\u5236","text":""},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#type-1-hypervisor","title":"Type-1 Hypervisor \u67b6\u6784","text":"<pre><code>flowchart TB\n    subgraph Hardware[\"\ud83d\udd27 \u786c\u4ef6\u5e73\u53f0\"]\n        CPU[\"\u591a\u6838 CPU&lt;br/&gt;(ARM/x86)\"]\n        MEM[\"\u7269\u7406\u5185\u5b58\"]\n        IO[\"I/O \u8bbe\u5907\"]\n        IOMMU[\"IOMMU/SMMU\"]\n    end\n\n    subgraph Hypervisor[\"\u2699\ufe0f Type-1 Hypervisor\"]\n        direction TB\n        SCHED[\"\u8c03\u5ea6\u5668&lt;br/&gt;(Partitioning Scheduler)\"]\n        MMU[\"\u5185\u5b58\u865a\u62df\u5316&lt;br/&gt;(Stage-2 Translation)\"]\n        VIRT_IO[\"I/O \u865a\u62df\u5316&lt;br/&gt;(Para-virtualization)\"]\n        HEALTH[\"\u5065\u5eb7\u76d1\u63a7&lt;br/&gt;(Health Monitor)\"]\n    end\n\n    subgraph VMs[\"\ud83d\udda5\ufe0f \u865a\u62df\u673a\u5206\u533a\"]\n        direction LR\n\n        subgraph VM1[\"VM1: Safety Critical\"]\n            OS1[\"AUTOSAR OS\"]\n            APP1[\"ASIL D SWC\"]\n        end\n\n        subgraph VM2[\"VM2: Performance\"]\n            OS2[\"Linux\"]\n            APP2[\"AD Stack\"]\n        end\n\n        subgraph VM3[\"VM3: Connectivity\"]\n            OS3[\"Linux\"]\n            APP3[\"Telematics\"]\n        end\n    end\n\n    Hardware --&gt; Hypervisor --&gt; VMs\n\n    VM1 &lt;-.-&gt;|\"Virtual Network\"| VM2\n    VM2 &lt;-.-&gt;|\"Virtual Network\"| VM3\n\n    style VM1 fill:#ffcdd2,stroke:#c62828\n    style VM2 fill:#e8f5e9,stroke:#388e3c\n    style VM3 fill:#e3f2fd,stroke:#1976d2\n    style Hypervisor fill:#fff3e0,stroke:#f57c00,stroke-width:2px</code></pre>"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#_3","title":"\u9694\u79bb\u673a\u5236\u5c42\u6b21","text":"\u9694\u79bb\u5c42\u6b21 \u673a\u5236 \u529f\u80fd \u65f6\u95f4\u9694\u79bb Partitioning Scheduler \u786e\u4fdd\u5404 VM \u83b7\u5f97\u786e\u5b9a\u6027 CPU \u65f6\u95f4 \u7a7a\u95f4\u9694\u79bb Stage-2 MMU \u865a\u62df\u673a\u95f4\u5185\u5b58\u9694\u79bb I/O \u9694\u79bb IOMMU/SMMU DMA \u8bbf\u95ee\u9694\u79bb \u4e2d\u65ad\u9694\u79bb Virtual Interrupt Controller \u4e2d\u65ad\u8def\u7531\u9694\u79bb \u901a\u4fe1\u9694\u79bb Virtual Network \u53d7\u63a7\u7684 VM \u95f4\u901a\u4fe1"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#inter-vm-communication","title":"\u865a\u62df\u673a\u95f4\u901a\u4fe1 (Inter-VM Communication)","text":"<pre><code>flowchart LR\n    subgraph VM_A[\"VM A (AP)\"]\n        APP_A[\"Application\"]\n        VIRTIO_A[\"VirtIO Driver\"]\n    end\n\n    subgraph Hypervisor[\"Hypervisor\"]\n        direction TB\n        VSWITCH[\"Virtual Switch\"]\n        SHM[\"Shared Memory Region\"]\n        DOORBELL[\"Doorbell Interrupt\"]\n    end\n\n    subgraph VM_B[\"VM B (CP)\"]\n        VIRTIO_B[\"VirtIO Driver\"]\n        APP_B[\"Application\"]\n    end\n\n    APP_A --&gt; VIRTIO_A\n    VIRTIO_A --&gt;|\"1. Write Data\"| SHM\n    VIRTIO_A --&gt;|\"2. Notify\"| DOORBELL\n    DOORBELL --&gt;|\"3. Interrupt\"| VIRTIO_B\n    SHM --&gt;|\"4. Read Data\"| VIRTIO_B\n    VIRTIO_B --&gt; APP_B\n\n    VSWITCH -.-&gt;|\"\u7ba1\u7406\"| SHM\n    VSWITCH -.-&gt;|\"\u7ba1\u7406\"| DOORBELL\n\n    style Hypervisor fill:#fff3e0,stroke:#f57c00</code></pre>"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#mpu-spatial-isolation","title":"MPU \u5185\u5b58\u9694\u79bb\u65b9\u6848 (Spatial Isolation)","text":""},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#asil-d-qm","title":"ASIL D \u4e0e QM \u5171\u5b58\u67b6\u6784","text":"<pre><code>flowchart TB\n    subgraph CPU_Core[\"CPU Core with MPU\"]\n        direction TB\n\n        subgraph MPU[\"Memory Protection Unit\"]\n            REG[\"MPU Regions (8-16 \u4e2a)\"]\n        end\n\n        subgraph Memory_Map[\"\u5185\u5b58\u5e03\u5c40\"]\n            direction TB\n\n            subgraph ASIL_D_Region[\"\ud83d\udd34 ASIL D \u533a\u57df\"]\n                ASIL_CODE[\"ASIL D Code&lt;br/&gt;(R-X)\"]\n                ASIL_DATA[\"ASIL D Data&lt;br/&gt;(R-W)\"]\n                ASIL_STACK[\"ASIL D Stack&lt;br/&gt;(R-W)\"]\n            end\n\n            subgraph ASIL_B_Region[\"\ud83d\udfe1 ASIL B \u533a\u57df\"]\n                ASILB_CODE[\"ASIL B Code&lt;br/&gt;(R-X)\"]\n                ASILB_DATA[\"ASIL B Data&lt;br/&gt;(R-W)\"]\n            end\n\n            subgraph QM_Region[\"\ud83d\udfe2 QM \u533a\u57df\"]\n                QM_CODE[\"QM Code&lt;br/&gt;(R-X)\"]\n                QM_DATA[\"QM Data&lt;br/&gt;(R-W)\"]\n                QM_STACK[\"QM Stack&lt;br/&gt;(R-W)\"]\n            end\n\n            subgraph Shared_Region[\"\u26aa \u5171\u4eab\u533a\u57df\"]\n                SHARED[\"Exchange Buffer&lt;br/&gt;(\u53d7\u63a7\u8bbf\u95ee)\"]\n            end\n        end\n    end\n\n    MPU --&gt;|\"\u4fdd\u62a4\"| Memory_Map\n\n    style ASIL_D_Region fill:#ffcdd2,stroke:#c62828\n    style ASIL_B_Region fill:#fff9c4,stroke:#f9a825\n    style QM_Region fill:#c8e6c9,stroke:#388e3c\n    style Shared_Region fill:#e0e0e0,stroke:#757575</code></pre>"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#mpu","title":"MPU \u5185\u5b58\u9694\u79bb\u914d\u7f6e\u8868","text":"MPU Region \u8d77\u59cb\u5730\u5740 \u5927\u5c0f \u5c5e\u6027 ASIL \u7b49\u7ea7 \u8bbf\u95ee\u6743\u9650 \u8bf4\u660e Region 0 0x0000_0000 4KB Code ASIL D R-X (Privileged) ASIL D \u5b89\u5168\u542f\u52a8\u4ee3\u7801 Region 1 0x0000_1000 32KB Code ASIL D R-X ASIL D \u5e94\u7528\u4ee3\u7801 Region 2 0x0000_9000 16KB Data ASIL D R-W (No Execute) ASIL D \u6570\u636e\u6bb5 Region 3 0x0000_D000 4KB Stack ASIL D R-W (No Execute) ASIL D \u6808\u7a7a\u95f4 Region 4 0x0001_0000 16KB Code ASIL B R-X ASIL B \u5e94\u7528\u4ee3\u7801 Region 5 0x0001_4000 8KB Data ASIL B R-W (No Execute) ASIL B \u6570\u636e\u6bb5 Region 6 0x0002_0000 64KB Code QM R-X QM \u5e94\u7528\u4ee3\u7801 Region 7 0x0003_0000 32KB Data QM R-W (No Execute) QM \u6570\u636e\u6bb5 Region 8 0x0004_0000 4KB Shared Mixed R-W (Controlled) \u6570\u636e\u4ea4\u6362\u7f13\u51b2\u533a Region 9 0x0005_0000 8KB Peripheral - R-W (Device) \u5916\u8bbe\u5bc4\u5b58\u5668\u6620\u5c04"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#_4","title":"\u8bbf\u95ee\u6743\u9650\u77e9\u9635","text":"\u8bbf\u95ee\u8005  \u88ab\u8bbf\u95ee\u533a\u57df ASIL D Code ASIL D Data ASIL B Code ASIL B Data QM Code QM Data Shared ASIL D Task R-X R-W R R R R R-W ASIL B Task - - R-X R-W R R R-W QM Task - - - - R-X R-W R-W ISR (ASIL D) R-X R-W R R R R R-W <p>\u8bf4\u660e: \"-\" \u8868\u793a\u65e0\u8bbf\u95ee\u6743\u9650\uff0cMPU \u8fdd\u89c4\u5c06\u89e6\u53d1\u5f02\u5e38</p>"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#freedom-from-interference-ffi","title":"Freedom from Interference (FFI) \u5b9e\u73b0","text":"<pre><code>flowchart TB\n    subgraph FFI[\"Freedom from Interference \u673a\u5236\"]\n        direction TB\n\n        subgraph Spatial[\"\u7a7a\u95f4\u9694\u79bb (Spatial)\"]\n            S1[\"MPU \u5185\u5b58\u4fdd\u62a4\"]\n            S2[\"\u6808\u6ea2\u51fa\u68c0\u6d4b\"]\n            S3[\"NULL \u6307\u9488\u4fdd\u62a4\"]\n        end\n\n        subgraph Temporal[\"\u65f6\u95f4\u9694\u79bb (Temporal)\"]\n            T1[\"Watchdog \u76d1\u63a7\"]\n            T2[\"\u6267\u884c\u65f6\u95f4\u76d1\u63a7\"]\n            T3[\"\u8c03\u5ea6\u4fdd\u62a4\"]\n        end\n\n        subgraph Communication[\"\u901a\u4fe1\u9694\u79bb\"]\n            C1[\"\u6570\u636e\u4ea4\u6362\u9a8c\u8bc1\"]\n            C2[\"CRC \u6821\u9a8c\"]\n            C3[\"\u5e8f\u5217\u53f7\u68c0\u67e5\"]\n        end\n    end\n\n    subgraph Protection[\"\u8fdd\u89c4\u5904\u7406\"]\n        P1[\"MPU \u5f02\u5e38\"]\n        P2[\"Watchdog \u590d\u4f4d\"]\n        P3[\"\u9519\u8bef\u4e0a\u62a5\"]\n    end\n\n    Spatial &amp; Temporal &amp; Communication --&gt; Protection\n\n    style Spatial fill:#ffcdd2,stroke:#c62828\n    style Temporal fill:#fff9c4,stroke:#f9a825\n    style Communication fill:#c8e6c9,stroke:#388e3c</code></pre>"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#asil","title":"ASIL \u5206\u89e3\u4e0e\u9694\u79bb\u7b56\u7565","text":"\u9694\u79bb\u7b56\u7565 \u5b9e\u73b0\u65b9\u6cd5 ISO 26262 \u8981\u6c42 \u76f8\u540c ASIL \u5171\u5b58 \u8f6f\u4ef6\u5206\u533a + MPU Part 6 \u8981\u6c42 \u4e0d\u540c ASIL \u5171\u5b58 MPU + FFI \u8bc1\u660e ASIL Decomposition \u8bc1\u636e ASIL D + QM \u4e25\u683c MPU \u9694\u79bb + \u8bca\u65ad QM \u4e0d\u5f97\u5f71\u54cd ASIL D \u591a\u6838\u5206\u914d \u6838\u95f4\u9694\u79bb + \u5171\u4eab\u5185\u5b58\u4fdd\u62a4 \u591a\u6838\u5b89\u5168\u624b\u518c"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#mpu_1","title":"MPU \u914d\u7f6e\u6700\u4f73\u5b9e\u8df5","text":"\u5b9e\u8df5\u9879 \u5efa\u8bae \u7406\u7531 \u6700\u5c0f\u6743\u9650\u539f\u5219 \u53ea\u6388\u4e88\u5fc5\u8981\u7684\u8bbf\u95ee\u6743\u9650 \u51cf\u5c11\u6545\u969c\u4f20\u64ad \u4ee3\u7801\u533a\u57df No-Write \u7981\u6b62\u8fd0\u884c\u65f6\u4ee3\u7801\u4fee\u6539 \u9632\u6b62\u4ee3\u7801\u6ce8\u5165 \u6570\u636e\u533a\u57df No-Execute \u7981\u6b62\u6570\u636e\u533a\u6267\u884c \u9632\u6b62\u7f13\u51b2\u533a\u653b\u51fb \u6808\u4fdd\u62a4\u533a \u5728\u6808\u5e95\u8bbe\u7f6e\u53ea\u8bfb guard page \u68c0\u6d4b\u6808\u6ea2\u51fa \u5916\u8bbe\u9694\u79bb \u6309 ASIL \u7b49\u7ea7\u5212\u5206\u5916\u8bbe\u8bbf\u95ee \u9632\u6b62\u5916\u8bbe\u8bef\u64cd\u4f5c \u9ed8\u8ba4\u62d2\u7edd \u672a\u914d\u7f6e\u533a\u57df\u9ed8\u8ba4\u65e0\u8bbf\u95ee\u6743\u9650 \u6355\u83b7\u975e\u6cd5\u8bbf\u95ee"},{"location":"03_Software_Architecture/CP_AP_Hybrid_Arch/#_5","title":"\u603b\u7ed3\uff1a\u6df7\u5408\u67b6\u6784\u8bbe\u8ba1\u8981\u70b9","text":"<pre><code>mindmap\n  root((CP/AP \u6df7\u5408\u67b6\u6784))\n    \u901a\u4fe1\n      SOME/IP\n        \u670d\u52a1\u53d1\u73b0\n        \u65b9\u6cd5\u8c03\u7528\n        \u4e8b\u4ef6\u901a\u77e5\n      DDS\n        \u9ad8\u9891\u6570\u636e\n        QoS \u7b56\u7565\n        \u96f6\u62f7\u8d1d\n      CAN/CAN-FD\n        \u4fe1\u53f7\u4f20\u8f93\n        \u5b9e\u65f6\u6027\n    \u9694\u79bb\n      Hypervisor\n        \u65f6\u95f4\u9694\u79bb\n        \u7a7a\u95f4\u9694\u79bb\n        I/O \u9694\u79bb\n      MPU\n        ASIL/QM \u9694\u79bb\n        FFI \u5b9e\u73b0\n        \u8fdd\u89c4\u68c0\u6d4b\n    \u5b89\u5168\n      ASIL D on CP\n      ASIL B on AP\n      \u5b89\u5168\u76d1\u63a7 VM</code></pre> <p>\u6700\u540e\u66f4\u65b0: 2026-01-25</p>"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/","title":"DoIP \u8def\u7531\u7b56\u7565\u4e0e\u8bca\u65ad\u901a\u4fe1","text":"<p>\u672c\u6587\u6863\u8be6\u8ff0 Diagnostic over IP (DoIP) \u7684\u8def\u7531\u67b6\u6784\u3001TCP \u63e1\u624b\u6d41\u7a0b\u3001Routing Activation \u673a\u5236\u4ee5\u53ca DoIP-to-CAN \u62a5\u6587\u8f6c\u53d1\u7b56\u7565\u3002</p>"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#doip_1","title":"DoIP \u534f\u8bae\u6982\u8ff0","text":""},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#_1","title":"\u534f\u8bae\u6808\u4f4d\u7f6e","text":"<pre><code>flowchart TB\n    subgraph OSI[\"OSI \u53c2\u8003\u6a21\u578b\"]\n        direction TB\n        L7[\"\u5e94\u7528\u5c42&lt;br/&gt;UDS (ISO 14229)\"]\n        L6[\"\u8868\u793a\u5c42\"]\n        L5[\"\u4f1a\u8bdd\u5c42&lt;br/&gt;DoIP (ISO 13400)\"]\n        L4[\"\u4f20\u8f93\u5c42&lt;br/&gt;TCP / UDP\"]\n        L3[\"\u7f51\u7edc\u5c42&lt;br/&gt;IP\"]\n        L2[\"\u6570\u636e\u94fe\u8def\u5c42&lt;br/&gt;Ethernet MAC\"]\n        L1[\"\u7269\u7406\u5c42&lt;br/&gt;100BASE-T1\"]\n\n        L7 --&gt; L6 --&gt; L5 --&gt; L4 --&gt; L3 --&gt; L2 --&gt; L1\n    end\n\n    subgraph DoIP_Msg[\"DoIP \u62a5\u6587\u7ed3\u6784\"]\n        direction TB\n        HDR[\"DoIP Header (8 bytes)\"]\n        PLD[\"DoIP Payload\"]\n\n        HDR --&gt; PLD\n    end\n\n    style L5 fill:#e3f2fd,stroke:#1976d2,stroke-width:2px\n    style L7 fill:#e8f5e9,stroke:#388e3c</code></pre>"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#doip_2","title":"DoIP \u62a5\u6587\u5934\u683c\u5f0f","text":"\u5b57\u6bb5 \u504f\u79fb \u5927\u5c0f \u63cf\u8ff0 Protocol Version 0 1 byte \u534f\u8bae\u7248\u672c (0x02 = ISO 13400-2:2019) Inverse Protocol Version 1 1 byte \u7248\u672c\u53d6\u53cd (0xFD) Payload Type 2 2 bytes \u8f7d\u8377\u7c7b\u578b Payload Length 4 4 bytes \u8f7d\u8377\u957f\u5ea6 Payload 8 Variable \u8f7d\u8377\u6570\u636e"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#payload-type","title":"\u5e38\u7528 Payload Type","text":"Type Code \u540d\u79f0 \u65b9\u5411 \u63cf\u8ff0 0x0000 Generic Header NACK Edge \u2192 Tester \u901a\u7528\u5426\u5b9a\u54cd\u5e94 0x0001 Vehicle Identification Request Tester \u2192 Edge \u8f66\u8f86\u8bc6\u522b\u8bf7\u6c42 0x0004 Vehicle Identification Response Edge \u2192 Tester \u8f66\u8f86\u8bc6\u522b\u54cd\u5e94 0x0005 Routing Activation Request Tester \u2192 Edge \u8def\u7531\u6fc0\u6d3b\u8bf7\u6c42 0x0006 Routing Activation Response Edge \u2192 Tester \u8def\u7531\u6fc0\u6d3b\u54cd\u5e94 0x8001 Diagnostic Message Bidirectional \u8bca\u65ad\u6d88\u606f 0x8002 Diagnostic Message Positive ACK Edge \u2192 Tester \u8bca\u65ad\u6d88\u606f\u786e\u8ba4 0x8003 Diagnostic Message Negative ACK Edge \u2192 Tester \u8bca\u65ad\u6d88\u606f\u5426\u5b9a"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#doip_3","title":"DoIP \u7f51\u7edc\u62d3\u6251","text":""},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#doip_4","title":"\u5178\u578b\u8f66\u8f7d DoIP \u67b6\u6784","text":"<pre><code>flowchart TB\n    subgraph External[\"\ud83d\udd27 \u5916\u90e8\u8bca\u65ad\u73af\u5883\"]\n        TESTER[\"\u8bca\u65ad\u4eea&lt;br/&gt;(Tester)\"]\n    end\n\n    subgraph Vehicle[\"\ud83d\ude97 \u8f66\u8f86\u7f51\u7edc\"]\n        subgraph Backbone[\"Ethernet Backbone\"]\n            direction LR\n            OBD[\"OBD-II \u63a5\u53e3&lt;br/&gt;(DoIP Entity)\"]\n            EDGE[\"Edge Node&lt;br/&gt;(DoIP Gateway)\"]\n            HPC[\"\u57df\u63a7\u5236\u5668&lt;br/&gt;(DoIP Node)\"]\n        end\n\n        subgraph CAN_Domain[\"CAN \u57df\"]\n            direction TB\n            GW[\"CAN Gateway\"]\n            ECU1[\"ECU 1&lt;br/&gt;(Body)\"]\n            ECU2[\"ECU 2&lt;br/&gt;(Chassis)\"]\n            ECU3[\"ECU 3&lt;br/&gt;(Powertrain)\"]\n        end\n\n        subgraph Ethernet_Domain[\"Ethernet \u57df\"]\n            direction TB\n            CAM[\"Camera ECU\"]\n            LIDAR[\"LiDAR ECU\"]\n            RADAR[\"Radar ECU\"]\n        end\n    end\n\n    TESTER &lt;--&gt;|\"Ethernet&lt;br/&gt;DoIP over TCP\"| OBD\n    OBD &lt;--&gt; EDGE\n    EDGE &lt;--&gt; HPC\n    EDGE &lt;--&gt; GW\n    GW &lt;--&gt; ECU1 &amp; ECU2 &amp; ECU3\n    EDGE &lt;--&gt; CAM &amp; LIDAR &amp; RADAR\n\n    style EDGE fill:#fff3e0,stroke:#f57c00,stroke-width:2px\n    style TESTER fill:#e3f2fd,stroke:#1976d2</code></pre>"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#_2","title":"\u5b8c\u6574\u8bca\u65ad\u4f1a\u8bdd\u5e8f\u5217\u56fe","text":""},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#phase-1-tcp-doip","title":"Phase 1: TCP \u63e1\u624b\u4e0e DoIP \u8fde\u63a5\u5efa\u7acb","text":"<pre><code>sequenceDiagram\n    autonumber\n    participant Tester as \ud83d\udd27 Tester&lt;br/&gt;(\u5916\u90e8\u8bca\u65ad\u4eea)\n    participant OBD as \ud83d\udccd OBD Port&lt;br/&gt;(Physical Entry)\n    participant Edge as \ud83d\udd00 Edge Node&lt;br/&gt;(DoIP Gateway)\n    participant Target as \ud83d\udce6 Target ECU&lt;br/&gt;(CAN Node)\n\n    Note over Tester,Edge: \u2550\u2550\u2550 Phase 1: TCP \u4e09\u6b21\u63e1\u624b \u2550\u2550\u2550\n\n    rect rgb(227, 242, 253)\n        Tester-&gt;&gt;Edge: TCP SYN&lt;br/&gt;Seq=x\n        Note right of Tester: \u7aef\u53e3 13400 (DoIP)\n\n        Edge-&gt;&gt;Tester: TCP SYN-ACK&lt;br/&gt;Seq=y, Ack=x+1\n\n        Tester-&gt;&gt;Edge: TCP ACK&lt;br/&gt;Seq=x+1, Ack=y+1\n        Note over Tester,Edge: TCP \u8fde\u63a5\u5efa\u7acb\u5b8c\u6210\n    end\n\n    Note over Tester,Edge: \u2550\u2550\u2550 Phase 2: \u8f66\u8f86\u8bc6\u522b (\u53ef\u9009) \u2550\u2550\u2550\n\n    rect rgb(232, 245, 233)\n        Tester-&gt;&gt;Edge: DoIP Vehicle Identification Request&lt;br/&gt;(Payload Type: 0x0001)\n\n        Edge-&gt;&gt;Tester: DoIP Vehicle Identification Response&lt;br/&gt;(Payload Type: 0x0004)&lt;br/&gt;VIN, EID, GID, Further Action\n    end</code></pre>"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#phase-2-routing-activation","title":"Phase 2: Routing Activation","text":"<pre><code>sequenceDiagram\n    autonumber\n    participant Tester as \ud83d\udd27 Tester\n    participant Edge as \ud83d\udd00 Edge Node\n    participant Target as \ud83d\udce6 Target ECU\n\n    Note over Tester,Edge: \u2550\u2550\u2550 Phase 3: Routing Activation \u2550\u2550\u2550\n\n    rect rgb(255, 243, 224)\n        Tester-&gt;&gt;Edge: DoIP Routing Activation Request&lt;br/&gt;(Payload Type: 0x0005)\n        Note right of Tester: Source Address: 0x0E00&lt;br/&gt;Activation Type: 0x00 (Default)&lt;br/&gt;OEM Specific: (optional)\n\n        Note over Edge: \u9a8c\u8bc1 Tester \u5730\u5740&lt;br/&gt;\u68c0\u67e5\u8ba4\u8bc1\u8981\u6c42&lt;br/&gt;\u5206\u914d\u8d44\u6e90\n\n        alt \u6fc0\u6d3b\u6210\u529f\n            Edge-&gt;&gt;Tester: DoIP Routing Activation Response&lt;br/&gt;(Payload Type: 0x0006)\n            Note left of Edge: Response Code: 0x10&lt;br/&gt;(Routing Successfully Activated)&lt;br/&gt;Logical Address: 0x0001\n        else \u9700\u8981\u8ba4\u8bc1\n            Edge-&gt;&gt;Tester: DoIP Routing Activation Response&lt;br/&gt;Response Code: 0x04&lt;br/&gt;(Authentication Required)\n\n            Tester-&gt;&gt;Edge: Authentication Data\n            Edge-&gt;&gt;Tester: Authentication Confirm\n        else \u6fc0\u6d3b\u5931\u8d25\n            Edge-&gt;&gt;Tester: DoIP Routing Activation Response&lt;br/&gt;Response Code: 0x00-0x03&lt;br/&gt;(Denied)\n        end\n    end\n\n    Note over Tester,Edge: Routing Activation \u5b8c\u6210&lt;br/&gt;\u53ef\u5f00\u59cb\u8bca\u65ad\u901a\u4fe1</code></pre>"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#routing-activation-response-codes","title":"Routing Activation Response Codes","text":"Code \u540d\u79f0 \u63cf\u8ff0 0x00 Denied - Unknown SA \u672a\u77e5\u6e90\u5730\u5740 0x01 Denied - All Sockets Registered \u5957\u63a5\u5b57\u5df2\u6ee1 0x02 Denied - SA Different from Registered \u5730\u5740\u4e0e\u5df2\u6ce8\u518c\u4e0d\u540c 0x03 Denied - SA Already Activated \u5730\u5740\u5df2\u88ab\u6fc0\u6d3b 0x04 Denied - Authentication Missing \u9700\u8981\u8ba4\u8bc1 0x05 Denied - Confirmation Rejected \u786e\u8ba4\u88ab\u62d2\u7edd 0x06 Denied - Unsupported Activation Type \u4e0d\u652f\u6301\u7684\u6fc0\u6d3b\u7c7b\u578b 0x10 Routing Successfully Activated \u8def\u7531\u6fc0\u6d3b\u6210\u529f 0x11 Routing Will Be Activated (Confirmation Required) \u9700\u8981\u786e\u8ba4\u540e\u6fc0\u6d3b"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#doip-to-can","title":"DoIP-to-CAN \u62a5\u6587\u8f6c\u53d1\u673a\u5236","text":""},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#phase-3","title":"Phase 3: \u8bca\u65ad\u6d88\u606f\u4f20\u8f93","text":"<pre><code>sequenceDiagram\n    autonumber\n    participant Tester as \ud83d\udd27 Tester&lt;br/&gt;(SA: 0x0E00)\n    participant Edge as \ud83d\udd00 Edge Node&lt;br/&gt;(DoIP Gateway)\n    participant CAN_GW as \ud83d\udd0c CAN Gateway\n    participant Target as \ud83d\udce6 Target ECU&lt;br/&gt;(TA: 0x0741)\n\n    Note over Tester,Target: \u2550\u2550\u2550 Phase 4: \u8bca\u65ad\u6d88\u606f\u4f20\u8f93 \u2550\u2550\u2550\n\n    rect rgb(252, 228, 236)\n        Note over Tester: \u6784\u9020 UDS \u8bf7\u6c42&lt;br/&gt;Service: 0x22 (ReadDataByIdentifier)&lt;br/&gt;DID: 0xF190 (VIN)\n\n        Tester-&gt;&gt;Edge: DoIP Diagnostic Message (0x8001)\n        Note right of Tester: DoIP Header +&lt;br/&gt;SA: 0x0E00 | TA: 0x0741&lt;br/&gt;UDS: 22 F1 90\n\n        Note over Edge: \u89e3\u6790 DoIP \u62a5\u6587&lt;br/&gt;\u67e5\u627e\u8def\u7531\u8868&lt;br/&gt;\u786e\u5b9a\u76ee\u6807\u5728 CAN \u57df\n\n        Edge-&gt;&gt;Tester: DoIP Diagnostic Message ACK (0x8002)\n        Note left of Edge: ACK Code: 0x00&lt;br/&gt;(Routing Confirmation)\n    end\n\n    rect rgb(255, 249, 196)\n        Note over Edge: \u534f\u8bae\u8f6c\u6362&lt;br/&gt;DoIP \u2192 CAN TP\n\n        Edge-&gt;&gt;CAN_GW: CAN TP Request&lt;br/&gt;CAN ID: 0x741&lt;br/&gt;Payload: 22 F1 90\n\n        CAN_GW-&gt;&gt;Target: CAN Frame&lt;br/&gt;ID: 0x741 | Data: 03 22 F1 90 ...\n\n        Note over Target: \u5904\u7406 UDS \u8bf7\u6c42&lt;br/&gt;\u51c6\u5907\u54cd\u5e94\u6570\u636e\n\n        Target-&gt;&gt;CAN_GW: CAN Frame Response&lt;br/&gt;ID: 0x749 | Data: 10 14 62 F1 90 ...\n\n        Note over Target,CAN_GW: \u591a\u5e27\u4f20\u8f93&lt;br/&gt;(ISO 15765-2)\n\n        CAN_GW-&gt;&gt;Edge: CAN TP Response&lt;br/&gt;UDS: 62 F1 90 [VIN Data...]\n    end\n\n    rect rgb(232, 245, 233)\n        Note over Edge: \u534f\u8bae\u8f6c\u6362&lt;br/&gt;CAN TP \u2192 DoIP\n\n        Edge-&gt;&gt;Tester: DoIP Diagnostic Message (0x8001)\n        Note left of Edge: DoIP Header +&lt;br/&gt;SA: 0x0741 | TA: 0x0E00&lt;br/&gt;UDS: 62 F1 90 [VIN]\n\n        Note over Tester: \u89e3\u6790\u54cd\u5e94&lt;br/&gt;VIN \u8bfb\u53d6\u6210\u529f\n    end</code></pre>"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#_3","title":"\u62a5\u6587\u8f6c\u53d1\u8be6\u7ec6\u6d41\u7a0b","text":"<pre><code>flowchart TB\n    subgraph Tester_Side[\"Tester \u7aef\"]\n        T1[\"UDS Request&lt;br/&gt;22 F1 90\"]\n        T2[\"DoIP Encapsulation\"]\n        T3[\"TCP Segment\"]\n        T4[\"IP Packet\"]\n        T5[\"Ethernet Frame\"]\n    end\n\n    subgraph Edge_Process[\"Edge Node \u5904\u7406\"]\n        direction TB\n        E1[\"\u63a5\u6536 Ethernet Frame\"]\n        E2[\"\u89e3\u6790 IP/TCP\"]\n        E3[\"\u89e3\u6790 DoIP Header\"]\n        E4[\"\u63d0\u53d6 UDS Payload\"]\n        E5[\"\u8def\u7531\u8868\u67e5\u8be2\"]\n        E6{\"\u76ee\u6807\u4f4d\u7f6e?\"}\n        E7[\"DoIP \u2192 CAN TP \u8f6c\u6362\"]\n        E8[\"DoIP \u76f4\u63a5\u8f6c\u53d1\"]\n\n        E1 --&gt; E2 --&gt; E3 --&gt; E4 --&gt; E5 --&gt; E6\n        E6 --&gt;|CAN \u57df| E7\n        E6 --&gt;|Ethernet \u57df| E8\n    end\n\n    subgraph CAN_Side[\"CAN \u7aef\"]\n        C1[\"CAN TP \u5206\u5e27\"]\n        C2[\"CAN Frame \u53d1\u9001\"]\n        C3[\"Target ECU \u5904\u7406\"]\n    end\n\n    T1 --&gt; T2 --&gt; T3 --&gt; T4 --&gt; T5 --&gt; E1\n    E7 --&gt; C1 --&gt; C2 --&gt; C3\n\n    style Edge_Process fill:#fff3e0,stroke:#f57c00,stroke-width:2px</code></pre>"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#_4","title":"\u8def\u7531\u8868\u7ed3\u6784","text":"Target Address (TA) Network Type Physical Channel CAN ID (Tx) CAN ID (Rx) Remarks 0x0741 CAN CAN1 0x741 0x749 Body ECU 0x0742 CAN CAN1 0x742 0x74A Chassis ECU 0x0743 CAN-FD CAN2 0x743 0x74B Powertrain ECU 0x0A01 Ethernet ETH0 - - Camera ECU 0x0A02 Ethernet ETH0 - - Radar ECU 0x0001 Local - - - Edge Node Self"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#doip-to-can_1","title":"DoIP-to-CAN \u534f\u8bae\u8f6c\u6362\u7ec6\u8282","text":""},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#can-tp-iso-15765-2","title":"CAN TP \u5206\u5e27\u673a\u5236 (ISO 15765-2)","text":"<pre><code>sequenceDiagram\n    participant GW as Gateway\n    participant ECU as Target ECU\n\n    Note over GW,ECU: \u5355\u5e27\u4f20\u8f93 (\u22647 bytes payload)\n    GW-&gt;&gt;ECU: SF [N_PCI=0x0N] [Data...]\n\n    Note over GW,ECU: \u591a\u5e27\u4f20\u8f93 (&gt;7 bytes payload)\n    GW-&gt;&gt;ECU: FF [N_PCI=0x1NNN] [Data 1-6]\n    ECU-&gt;&gt;GW: FC [N_PCI=0x30] [BS] [STmin]\n    GW-&gt;&gt;ECU: CF [N_PCI=0x21] [Data 7-13]\n    GW-&gt;&gt;ECU: CF [N_PCI=0x22] [Data 14-20]\n    Note right of GW: ... \u7ee7\u7eed\u53d1\u9001 CF ...\n    GW-&gt;&gt;ECU: CF [N_PCI=0x2N] [Final Data]</code></pre>"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#n_pci-network-protocol-control-information","title":"N_PCI (Network Protocol Control Information)","text":"\u5e27\u7c7b\u578b N_PCI \u8303\u56f4 \u63cf\u8ff0 Single Frame (SF) 0x00-0x07 \u5355\u5e27\uff0c\u957f\u5ea6 1-7 \u5b57\u8282 First Frame (FF) 0x10-0x1F \u9996\u5e27\uff0c\u540e\u8ddf\u6570\u636e\u957f\u5ea6 Consecutive Frame (CF) 0x20-0x2F \u8fde\u7eed\u5e27\uff0c\u5e8f\u53f7 0-F Flow Control (FC) 0x30-0x3F \u6d41\u63a7\u5e27"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#_5","title":"\u62a5\u6587\u8f6c\u6362\u793a\u4f8b","text":"<pre><code>DoIP \u8bf7\u6c42\u62a5\u6587:\n\u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502 DoIP Header (8 bytes)                                \u2502\n\u2502 \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510 \u2502\n\u2502 \u2502 Ver:0x02\u2502 ~Ver    \u2502 Type:0x8001 \u2502 Length:0x0007  \u2502 \u2502\n\u2502 \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518 \u2502\n\u2502 DoIP Payload                                         \u2502\n\u2502 \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510 \u2502\n\u2502 \u2502 SA: 0x0E00  \u2502 TA: 0x0741  \u2502 UDS: 22 F1 90        \u2502 \u2502\n\u2502 \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518 \u2502\n\u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n                            \u2193 \n                     \u534f\u8bae\u8f6c\u6362 (Edge Node)\n                            \u2193\nCAN \u8bf7\u6c42\u5e27:\n\u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502 CAN Frame                                            \u2502\n\u2502 \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510   \u2502\n\u2502 \u2502 ID: 0x741 \u2502 Data: 03 22 F1 90 00 00 00 00     \u2502   \u2502\n\u2502 \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518   \u2502\n\u2502              \u2514\u2500 SF: len=3, UDS payload              \u2502\n\u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n</code></pre>"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#_6","title":"\u9519\u8bef\u5904\u7406\u4e0e\u5426\u5b9a\u54cd\u5e94","text":""},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#doip-nack","title":"DoIP NACK \u5904\u7406","text":"<pre><code>flowchart TB\n    subgraph Error_Handling[\"DoIP \u9519\u8bef\u5904\u7406\"]\n        direction TB\n\n        E1[\"\u63a5\u6536 DoIP \u6d88\u606f\"]\n        E2{\"Header \u6709\u6548?\"}\n        E3{\"Payload Type \u652f\u6301?\"}\n        E4{\"SA \u5df2\u6ce8\u518c?\"}\n        E5{\"TA \u53ef\u8fbe?\"}\n        E6[\"\u8f6c\u53d1\u8bca\u65ad\u6d88\u606f\"]\n\n        N1[\"NACK: 0x00&lt;br/&gt;Incorrect Pattern\"]\n        N2[\"NACK: 0x01&lt;br/&gt;Unknown Payload Type\"]\n        N3[\"NACK: 0x02&lt;br/&gt;Unknown SA\"]\n        N4[\"Diag NACK: 0x03&lt;br/&gt;Unknown TA\"]\n\n        E1 --&gt; E2\n        E2 --&gt;|No| N1\n        E2 --&gt;|Yes| E3\n        E3 --&gt;|No| N2\n        E3 --&gt;|Yes| E4\n        E4 --&gt;|No| N3\n        E4 --&gt;|Yes| E5\n        E5 --&gt;|No| N4\n        E5 --&gt;|Yes| E6\n    end\n\n    style N1 fill:#ffcdd2,stroke:#c62828\n    style N2 fill:#ffcdd2,stroke:#c62828\n    style N3 fill:#ffcdd2,stroke:#c62828\n    style N4 fill:#ffcdd2,stroke:#c62828\n    style E6 fill:#c8e6c9,stroke:#388e3c</code></pre>"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#diagnostic-message-nack-codes","title":"Diagnostic Message NACK Codes","text":"Code \u540d\u79f0 \u63cf\u8ff0 0x02 Invalid SA \u65e0\u6548\u6e90\u5730\u5740 0x03 Unknown TA \u672a\u77e5\u76ee\u6807\u5730\u5740 0x04 Diagnostic Message Too Large \u6d88\u606f\u8fc7\u5927 0x05 Out of Memory \u5185\u5b58\u4e0d\u8db3 0x06 Target Unreachable \u76ee\u6807\u4e0d\u53ef\u8fbe 0x07 Unknown Network \u672a\u77e5\u7f51\u7edc 0x08 Transport Protocol Error \u4f20\u8f93\u534f\u8bae\u9519\u8bef"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#_7","title":"\u65f6\u5e8f\u4e0e\u8d85\u65f6\u7ba1\u7406","text":""},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#_8","title":"\u5173\u952e\u8d85\u65f6\u53c2\u6570","text":"\u53c2\u6570 \u503c \u63cf\u8ff0 T_TCP_Initial 2s TCP \u8fde\u63a5\u5efa\u7acb\u8d85\u65f6 T_TCP_General \u65e0\u9650 TCP \u8fde\u63a5\u4fdd\u6301\u65f6\u95f4 A_DoIP_Ctrl 2s DoIP \u63a7\u5236\u6d88\u606f\u8d85\u65f6 A_DoIP_Announce_Wait 500ms \u8f66\u8f86\u516c\u544a\u7b49\u5f85\u65f6\u95f4 A_DoIP_Announce_Interval 500ms \u8f66\u8f86\u516c\u544a\u95f4\u9694 A_DoIP_Announce_Num 3 \u8f66\u8f86\u516c\u544a\u6b21\u6570 A_DoIP_Diagnostic_Message 2s \u8bca\u65ad\u6d88\u606f ACK \u8d85\u65f6 T_TCP_Alive_Check 500ms TCP \u5b58\u6d3b\u68c0\u67e5\u5468\u671f"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#_9","title":"\u4f1a\u8bdd\u4fdd\u6d3b\u673a\u5236","text":"<pre><code>sequenceDiagram\n    participant Tester\n    participant Edge as Edge Node\n\n    Note over Tester,Edge: \u6b63\u5e38\u8bca\u65ad\u901a\u4fe1\n\n    loop \u6bcf T_TCP_Alive_Check\n        alt \u6709\u8bca\u65ad\u6d3b\u52a8\n            Note over Edge: \u91cd\u7f6e\u5b58\u6d3b\u5b9a\u65f6\u5668\n        else \u65e0\u6d3b\u52a8\u8d85\u8fc7\u9608\u503c\n            Edge-&gt;&gt;Tester: DoIP Alive Check Request\n\n            alt Tester \u54cd\u5e94\n                Tester-&gt;&gt;Edge: DoIP Alive Check Response\n                Note over Edge: \u4fdd\u6301\u8fde\u63a5\n            else \u8d85\u65f6\u65e0\u54cd\u5e94\n                Note over Edge: \u5173\u95ed Socket&lt;br/&gt;\u91ca\u653e\u8d44\u6e90\n            end\n        end\n    end</code></pre>"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#_10","title":"\u5b89\u5168\u8003\u91cf","text":""},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#doip_5","title":"DoIP \u5b89\u5168\u5a01\u80c1\u4e0e\u5bf9\u7b56","text":"\u5a01\u80c1 \u63cf\u8ff0 \u5bf9\u7b56 \u672a\u6388\u6743\u63a5\u5165 \u975e\u6cd5\u8bbe\u5907\u8fde\u63a5 DoIP Routing Activation \u8ba4\u8bc1 \u4e2d\u95f4\u4eba\u653b\u51fb \u62a5\u6587\u7a83\u542c/\u7be1\u6539 TLS/DTLS \u52a0\u5bc6 (DoIP-SEC) DoS \u653b\u51fb \u8d44\u6e90\u8017\u5c3d \u8fde\u63a5\u6570\u9650\u5236\u3001\u901f\u7387\u9650\u5236 \u91cd\u653e\u653b\u51fb \u91cd\u590d\u53d1\u9001\u65e7\u62a5\u6587 \u4f1a\u8bdd ID\u3001\u65f6\u95f4\u6233\u9a8c\u8bc1 \u975e\u6cd5\u8def\u7531 \u7ed5\u8fc7\u7f51\u5173\u76f4\u63a5\u8bbf\u95ee ECU \u7f51\u7edc\u5206\u6bb5\u3001\u9632\u706b\u5899\u89c4\u5219"},{"location":"03_Software_Architecture/DoIP_Routing_Strategy/#doip-iso-13400-3","title":"DoIP \u5b89\u5168\u589e\u5f3a (ISO 13400-3)","text":"<pre><code>flowchart LR\n    subgraph Standard[\"\u6807\u51c6 DoIP\"]\n        S1[\"TCP/UDP\"]\n        S2[\"DoIP\"]\n        S3[\"UDS\"]\n    end\n\n    subgraph Secure[\"\u5b89\u5168 DoIP\"]\n        SEC1[\"TCP\"]\n        SEC2[\"TLS 1.3\"]\n        SEC3[\"DoIP\"]\n        SEC4[\"UDS\"]\n    end\n\n    S1 --&gt; S2 --&gt; S3\n    SEC1 --&gt; SEC2 --&gt; SEC3 --&gt; SEC4\n\n    style SEC2 fill:#c8e6c9,stroke:#388e3c,stroke-width:2px</code></pre> <p>\u6700\u540e\u66f4\u65b0: 2026-01-25</p>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/","title":"MISRA C++ \u6838\u5fc3\u89c4\u5219\u4e0e\u4ee3\u7801\u89c4\u8303","text":"<p>\u672c\u6587\u6863\u6c47\u603b MISRA C++:2008 / MISRA C++:2023 \u4e2d\u6700\u81f4\u547d\u7684\u8fdd\u89c4\u9879\uff0c\u63d0\u4f9b Bad Code vs Good Code \u5bf9\u6bd4\uff0c\u5e2e\u52a9\u5f00\u53d1\u8005\u7f16\u5199\u5b89\u5168\u5173\u952e\u8f6f\u4ef6\u3002</p>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#misra-c_1","title":"MISRA C++ \u6982\u8ff0","text":""},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_1","title":"\u6807\u51c6\u7248\u672c","text":"\u7248\u672c \u53d1\u5e03\u5e74\u4efd \u57fa\u4e8e\u8bed\u8a00\u6807\u51c6 \u89c4\u5219\u6570\u91cf MISRA C++:2008 2008 C++03 228 MISRA C++:2023 2023 C++17 179"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_2","title":"\u89c4\u5219\u5206\u7c7b","text":"\u7c7b\u522b \u5f3a\u5236\u6027 \u63cf\u8ff0 Required \u5fc5\u987b\u9075\u5b88 \u9664\u975e\u6709\u6b63\u5f0f\u504f\u79bb\u6d41\u7a0b Advisory \u5efa\u8bae\u9075\u5b88 \u5e94\u5c3d\u91cf\u9075\u5b88 Mandatory \u5f3a\u5236\u9075\u5b88 \u4e0d\u5141\u8bb8\u504f\u79bb (\u4ec5 MISRA C)"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#rule-1","title":"\ud83d\udd34 Rule 1: \u7981\u6b62\u52a8\u6001\u5185\u5b58\u5206\u914d","text":""},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_3","title":"\u89c4\u5219\u8bf4\u660e","text":"\u89c4\u5219 ID MISRA C++:2008 Rule 18-4-1 \u5206\u7c7b Required \u63cf\u8ff0 Dynamic heap memory allocation shall not be used \u539f\u7406 \u52a8\u6001\u5185\u5b58\u53ef\u80fd\u5bfc\u81f4\u788e\u7247\u5316\u3001\u8017\u5c3d\u3001\u4e0d\u786e\u5b9a\u6027\u5ef6\u8fdf"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#bad-code","title":"\u274c Bad Code","text":"<pre><code>// \u274c VIOLATION: \u4f7f\u7528 new/delete \u52a8\u6001\u5206\u914d\n#include &lt;string&gt;\n#include &lt;vector&gt;\n\nclass SensorData {\npublic:\n    void processData() {\n        // \u274c \u52a8\u6001\u5206\u914d\u6570\u7ec4\n        int* buffer = new int[100];\n\n        // \u274c \u4f7f\u7528 STL \u5bb9\u5668 (\u5185\u90e8\u52a8\u6001\u5206\u914d)\n        std::vector&lt;int&gt; readings;\n        readings.push_back(42);\n\n        // \u274c \u4f7f\u7528 std::string (\u5185\u90e8\u52a8\u6001\u5206\u914d)\n        std::string sensorName = \"Temperature\";\n\n        // ... \u5904\u7406\u6570\u636e ...\n\n        delete[] buffer;  // \u53ef\u80fd\u5fd8\u8bb0\u91ca\u653e!\n    }\n};\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#good-code","title":"\u2705 Good Code","text":"<pre><code>// \u2705 COMPLIANT: \u4f7f\u7528\u9759\u6001\u5206\u914d\u548c\u56fa\u5b9a\u5bb9\u5668\n#include &lt;array&gt;\n#include &lt;cstdint&gt;\n\n// \u56fa\u5b9a\u5927\u5c0f\u7684\u5b57\u7b26\u4e32\u66ff\u4ee3\ntemplate&lt;std::size_t N&gt;\nclass FixedString {\npublic:\n    char data[N];\n    std::size_t length;\n};\n\nclass SensorData {\nprivate:\n    // \u2705 \u7f16\u8bd1\u65f6\u786e\u5b9a\u5927\u5c0f\u7684\u6570\u7ec4\n    static constexpr std::size_t BUFFER_SIZE = 100U;\n    std::array&lt;int32_t, BUFFER_SIZE&gt; buffer_;\n\n    // \u2705 \u56fa\u5b9a\u5bb9\u91cf\u5bb9\u5668\n    static constexpr std::size_t MAX_READINGS = 50U;\n    std::array&lt;int32_t, MAX_READINGS&gt; readings_;\n    std::size_t readingsCount_;\n\n    // \u2705 \u56fa\u5b9a\u957f\u5ea6\u5b57\u7b26\u4e32\n    FixedString&lt;32&gt; sensorName_;\n\npublic:\n    SensorData() : readingsCount_(0U) {\n        buffer_.fill(0);\n        readings_.fill(0);\n    }\n\n    bool addReading(int32_t value) {\n        bool result = false;\n        if (readingsCount_ &lt; MAX_READINGS) {\n            readings_[readingsCount_] = value;\n            ++readingsCount_;\n            result = true;\n        }\n        return result;\n    }\n};\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#rule-2","title":"\ud83d\udd34 Rule 2: \u6307\u9488\u5fc5\u987b\u521d\u59cb\u5316","text":""},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_4","title":"\u89c4\u5219\u8bf4\u660e","text":"\u89c4\u5219 ID MISRA C++:2008 Rule 8-5-1 \u5206\u7c7b Required \u63cf\u8ff0 All variables shall have a defined value before use \u539f\u7406 \u672a\u521d\u59cb\u5316\u6307\u9488\u8bbf\u95ee\u5bfc\u81f4\u672a\u5b9a\u4e49\u884c\u4e3a"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#bad-code_1","title":"\u274c Bad Code","text":"<pre><code>// \u274c VIOLATION: \u672a\u521d\u59cb\u5316\u7684\u6307\u9488\nvoid processMessage() {\n    uint8_t* msgPtr;           // \u274c \u672a\u521d\u59cb\u5316\n    uint32_t* dataBuffer;      // \u274c \u672a\u521d\u59cb\u5316\n\n    if (someCondition()) {\n        msgPtr = getMessage();\n    }\n    // \u274c msgPtr \u53ef\u80fd\u672a\u521d\u59cb\u5316\u5c31\u4f7f\u7528\n    processData(msgPtr);\n\n    // \u274c dataBuffer \u4ece\u672a\u521d\u59cb\u5316\n    *dataBuffer = 0x12345678U;  // \u672a\u5b9a\u4e49\u884c\u4e3a!\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#good-code_1","title":"\u2705 Good Code","text":"<pre><code>// \u2705 COMPLIANT: \u6240\u6709\u6307\u9488\u5728\u58f0\u660e\u65f6\u521d\u59cb\u5316\n#include &lt;cstdint&gt;\n\nvoid processMessage() {\n    // \u2705 \u521d\u59cb\u5316\u4e3a nullptr\n    uint8_t* msgPtr = nullptr;\n    uint32_t* dataBuffer = nullptr;\n\n    if (someCondition()) {\n        msgPtr = getMessage();\n    }\n\n    // \u2705 \u4f7f\u7528\u524d\u68c0\u67e5\n    if (nullptr != msgPtr) {\n        processData(msgPtr);\n    }\n\n    // \u2705 \u5206\u914d\u540e\u518d\u4f7f\u7528\n    uint32_t localBuffer = 0U;\n    dataBuffer = &amp;localBuffer;\n    *dataBuffer = 0x12345678U;\n}\n\n// \u2705 \u66f4\u597d\u7684\u505a\u6cd5\uff1a\u4f7f\u7528\u5f15\u7528\u800c\u975e\u6307\u9488\nvoid processMessageBetter(const uint8_t&amp; msg) {\n    // \u5f15\u7528\u5fc5\u987b\u521d\u59cb\u5316\uff0c\u65e0\u6cd5\u4e3a null\n    doSomething(msg);\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#rule-3-narrowing","title":"\ud83d\udd34 Rule 3: \u7981\u6b62\u9690\u5f0f\u7c7b\u578b\u8f6c\u6362 (Narrowing)","text":""},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_5","title":"\u89c4\u5219\u8bf4\u660e","text":"\u89c4\u5219 ID MISRA C++:2008 Rule 5-0-3 \u5206\u7c7b Required \u63cf\u8ff0 Implicit conversions which may result in loss of information shall not be used \u539f\u7406 \u6570\u636e\u622a\u65ad\u53ef\u80fd\u5bfc\u81f4\u903b\u8f91\u9519\u8bef"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#bad-code_2","title":"\u274c Bad Code","text":"<pre><code>// \u274c VIOLATION: \u9690\u5f0f\u7a84\u5316\u8f6c\u6362\nvoid calculateSpeed() {\n    uint32_t sensorValue = 70000U;\n\n    // \u274c \u9690\u5f0f\u622a\u65ad: uint32 -&gt; uint16 (\u503c\u53d8\u4e3a 4464)\n    uint16_t speed = sensorValue;\n\n    // \u274c \u6709\u7b26\u53f7/\u65e0\u7b26\u53f7\u6df7\u5408\n    int32_t offset = -100;\n    uint32_t result = sensorValue + offset;  // \u274c \u53ef\u80fd\u6ea2\u51fa\n\n    // \u274c \u6d6e\u70b9\u8f6c\u6574\u6570\u4e22\u5931\u7cbe\u5ea6\n    float temperature = 36.7F;\n    int32_t tempInt = temperature;  // \u274c \u4e22\u5931 0.7\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#good-code_2","title":"\u2705 Good Code","text":"<pre><code>// \u2705 COMPLIANT: \u663e\u5f0f\u8f6c\u6362\u5e76\u9a8c\u8bc1\n#include &lt;cstdint&gt;\n#include &lt;limits&gt;\n\nvoid calculateSpeed() {\n    uint32_t sensorValue = 70000U;\n\n    // \u2705 \u663e\u5f0f\u68c0\u67e5\u8303\u56f4\u540e\u8f6c\u6362\n    uint16_t speed = 0U;\n    if (sensorValue &lt;= static_cast&lt;uint32_t&gt;(\n            std::numeric_limits&lt;uint16_t&gt;::max())) {\n        speed = static_cast&lt;uint16_t&gt;(sensorValue);\n    } else {\n        // \u5904\u7406\u6ea2\u51fa\u60c5\u51b5\n        speed = std::numeric_limits&lt;uint16_t&gt;::max();\n    }\n\n    // \u2705 \u4f7f\u7528\u76f8\u540c\u7b26\u53f7\u7c7b\u578b\n    int32_t offset = -100;\n    int32_t signedSensor = static_cast&lt;int32_t&gt;(sensorValue);\n    int32_t result = 0;\n\n    // \u2705 \u68c0\u67e5\u662f\u5426\u4f1a\u6ea2\u51fa\n    if ((offset &gt; 0) || \n        (signedSensor &gt;= -offset)) {\n        result = signedSensor + offset;\n    }\n\n    // \u2705 \u663e\u5f0f\u56db\u820d\u4e94\u5165\n    float temperature = 36.7F;\n    int32_t tempInt = static_cast&lt;int32_t&gt;(temperature + 0.5F);\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#rule-4-goto","title":"\ud83d\udd34 Rule 4: \u7981\u6b62\u4f7f\u7528 goto \u8bed\u53e5","text":""},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_6","title":"\u89c4\u5219\u8bf4\u660e","text":"\u89c4\u5219 ID MISRA C++:2008 Rule 6-6-1 \u5206\u7c7b Required \u63cf\u8ff0 Any label referenced by a goto statement shall be declared in the same block \u539f\u7406 goto \u7834\u574f\u7ed3\u6784\u5316\u6d41\u7a0b\uff0c\u96be\u4ee5\u5206\u6790"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#bad-code_3","title":"\u274c Bad Code","text":"<pre><code>// \u274c VIOLATION: \u4f7f\u7528 goto\nStd_ReturnType processFrame(const uint8_t* data, uint32_t len) {\n    Std_ReturnType result = E_NOT_OK;\n\n    if (nullptr == data) {\n        goto error;  // \u274c goto \u8df3\u8f6c\n    }\n\n    if (len &lt; MIN_FRAME_SIZE) {\n        goto error;  // \u274c goto \u8df3\u8f6c\n    }\n\n    if (!validateChecksum(data, len)) {\n        goto error;  // \u274c goto \u8df3\u8f6c\n    }\n\n    // \u5904\u7406\u6570\u636e...\n    result = E_OK;\n\nerror:\n    cleanup();\n    return result;\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#good-code_3","title":"\u2705 Good Code","text":"<pre><code>// \u2705 COMPLIANT: \u4f7f\u7528\u7ed3\u6784\u5316\u63a7\u5236\u6d41\nStd_ReturnType processFrame(const uint8_t* data, uint32_t len) {\n    Std_ReturnType result = E_NOT_OK;\n    bool isValid = true;\n\n    // \u2705 \u4f7f\u7528 if-else \u94fe\n    if (nullptr == data) {\n        isValid = false;\n    } else if (len &lt; MIN_FRAME_SIZE) {\n        isValid = false;\n    } else if (!validateChecksum(data, len)) {\n        isValid = false;\n    } else {\n        // \u6240\u6709\u68c0\u67e5\u901a\u8fc7\n    }\n\n    if (isValid) {\n        // \u5904\u7406\u6570\u636e...\n        result = E_OK;\n    }\n\n    // \u2705 \u5355\u4e00\u6e05\u7406\u70b9\n    cleanup();\n\n    return result;  // \u2705 \u5355\u4e00\u51fa\u53e3\u70b9\n}\n\n// \u2705 \u66f4\u597d\u7684\u505a\u6cd5\uff1a\u63d0\u53d6\u9a8c\u8bc1\u51fd\u6570\nbool validateFrame(const uint8_t* data, uint32_t len) {\n    bool valid = false;\n\n    if ((nullptr != data) &amp;&amp; \n        (len &gt;= MIN_FRAME_SIZE) &amp;&amp; \n        validateChecksum(data, len)) {\n        valid = true;\n    }\n\n    return valid;\n}\n\nStd_ReturnType processFrameBetter(const uint8_t* data, uint32_t len) {\n    Std_ReturnType result = E_NOT_OK;\n\n    if (validateFrame(data, len)) {\n        result = doProcessing(data, len);\n    }\n\n    cleanup();\n    return result;\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#rule-5","title":"\ud83d\udd34 Rule 5: \u907f\u514d\u9012\u5f52","text":""},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_7","title":"\u89c4\u5219\u8bf4\u660e","text":"\u89c4\u5219 ID MISRA C++:2008 Rule 7-5-4 \u5206\u7c7b Required \u63cf\u8ff0 Functions shall not call themselves, either directly or indirectly \u539f\u7406 \u9012\u5f52\u53ef\u80fd\u5bfc\u81f4\u6808\u6ea2\u51fa\uff0c\u4e0d\u53ef\u9884\u6d4b\u7684\u5185\u5b58\u4f7f\u7528"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#bad-code_4","title":"\u274c Bad Code","text":"<pre><code>// \u274c VIOLATION: \u76f4\u63a5\u9012\u5f52\nuint32_t factorial(uint32_t n) {\n    if (n &lt;= 1U) {\n        return 1U;\n    }\n    return n * factorial(n - 1U);  // \u274c \u9012\u5f52\u8c03\u7528\n}\n\n// \u274c VIOLATION: \u95f4\u63a5\u9012\u5f52\nvoid funcA(int32_t depth);\nvoid funcB(int32_t depth);\n\nvoid funcA(int32_t depth) {\n    if (depth &gt; 0) {\n        funcB(depth - 1);  // \u274c \u8c03\u7528 B\n    }\n}\n\nvoid funcB(int32_t depth) {\n    if (depth &gt; 0) {\n        funcA(depth - 1);  // \u274c \u8c03\u7528 A\uff0c\u5f62\u6210\u95f4\u63a5\u9012\u5f52\n    }\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#good-code_4","title":"\u2705 Good Code","text":"<pre><code>// \u2705 COMPLIANT: \u4f7f\u7528\u8fed\u4ee3\u66ff\u4ee3\u9012\u5f52\nuint32_t factorial(uint32_t n) {\n    uint32_t result = 1U;\n    uint32_t i;\n\n    // \u2705 \u8fed\u4ee3\u8ba1\u7b97\n    for (i = 2U; i &lt;= n; ++i) {\n        // \u2705 \u68c0\u67e5\u6ea2\u51fa\n        if (result &gt; (UINT32_MAX / i)) {\n            result = UINT32_MAX;  // \u9971\u548c\u5904\u7406\n            break;\n        }\n        result *= i;\n    }\n\n    return result;\n}\n\n// \u2705 COMPLIANT: \u4f7f\u7528\u663e\u5f0f\u6808\u66ff\u4ee3\u9012\u5f52\nstruct TreeNode {\n    int32_t value;\n    TreeNode* left;\n    TreeNode* right;\n};\n\nvoid traverseTree(TreeNode* root) {\n    // \u2705 \u4f7f\u7528\u663e\u5f0f\u6808\n    static constexpr std::size_t MAX_DEPTH = 32U;\n    std::array&lt;TreeNode*, MAX_DEPTH&gt; stack;\n    std::size_t stackTop = 0U;\n\n    TreeNode* current = root;\n\n    while ((nullptr != current) || (stackTop &gt; 0U)) {\n        while (nullptr != current) {\n            if (stackTop &lt; MAX_DEPTH) {\n                stack[stackTop] = current;\n                ++stackTop;\n                current = current-&gt;left;\n            } else {\n                // \u6808\u6ee1\uff0c\u505c\u6b62\u904d\u5386\n                current = nullptr;\n            }\n        }\n\n        if (stackTop &gt; 0U) {\n            --stackTop;\n            current = stack[stackTop];\n            processNode(current);\n            current = current-&gt;right;\n        }\n    }\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#rule-6","title":"\ud83d\udd34 Rule 6: \u6d6e\u70b9\u6570\u6bd4\u8f83","text":""},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_8","title":"\u89c4\u5219\u8bf4\u660e","text":"\u89c4\u5219 ID MISRA C++:2008 Rule 6-2-2 \u5206\u7c7b Required \u63cf\u8ff0 Floating-point expressions shall not be tested for equality or inequality \u539f\u7406 \u6d6e\u70b9\u6570\u7cbe\u5ea6\u95ee\u9898\u5bfc\u81f4\u76f4\u63a5\u6bd4\u8f83\u4e0d\u53ef\u9760"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#bad-code_5","title":"\u274c Bad Code","text":"<pre><code>// \u274c VIOLATION: \u6d6e\u70b9\u6570\u76f4\u63a5\u6bd4\u8f83\nvoid checkTemperature(float temp) {\n    // \u274c \u76f4\u63a5\u76f8\u7b49\u6bd4\u8f83\n    if (temp == 36.5F) {\n        // \u6b63\u5e38\u4f53\u6e29\n    }\n\n    // \u274c \u76f4\u63a5\u4e0d\u7b49\u6bd4\u8f83\n    if (temp != 0.0F) {\n        calculate(temp);\n    }\n\n    float a = 0.1F + 0.2F;\n    // \u274c \u53ef\u80fd\u5931\u8d25! 0.1 + 0.2 != 0.3 (\u6d6e\u70b9\u7cbe\u5ea6)\n    if (a == 0.3F) {\n        doSomething();\n    }\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#good-code_5","title":"\u2705 Good Code","text":"<pre><code>// \u2705 COMPLIANT: \u4f7f\u7528\u5bb9\u5dee\u6bd4\u8f83\n#include &lt;cmath&gt;\n#include &lt;cfloat&gt;\n\n// \u2705 \u5b9a\u4e49\u6bd4\u8f83\u51fd\u6570\nbool floatEquals(float a, float b, float epsilon = FLT_EPSILON) {\n    float diff = std::fabs(a - b);\n\n    // \u4f7f\u7528\u76f8\u5bf9\u5bb9\u5dee\u548c\u7edd\u5bf9\u5bb9\u5dee\n    float maxVal = std::fmax(std::fabs(a), std::fabs(b));\n    float tolerance = epsilon * std::fmax(1.0F, maxVal);\n\n    return diff &lt;= tolerance;\n}\n\nbool floatIsZero(float value, float epsilon = FLT_EPSILON) {\n    return std::fabs(value) &lt;= epsilon;\n}\n\nvoid checkTemperature(float temp) {\n    // \u2705 \u4f7f\u7528\u5bb9\u5dee\u6bd4\u8f83\n    if (floatEquals(temp, 36.5F, 0.1F)) {\n        // \u6b63\u5e38\u4f53\u6e29 (\u00b10.1 \u5ea6\u5bb9\u5dee)\n    }\n\n    // \u2705 \u68c0\u67e5\u662f\u5426\u63a5\u8fd1\u96f6\n    if (!floatIsZero(temp)) {\n        calculate(temp);\n    }\n\n    // \u2705 \u5bf9\u4e8e\u7cbe\u786e\u503c\uff0c\u4f7f\u7528\u8303\u56f4\u6bd4\u8f83\n    if ((temp &gt;= 36.4F) &amp;&amp; (temp &lt;= 36.6F)) {\n        // \u5728\u6b63\u5e38\u8303\u56f4\u5185\n    }\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#rule-7","title":"\ud83d\udd34 Rule 7: \u6570\u7ec4\u8d8a\u754c\u9632\u62a4","text":""},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_9","title":"\u89c4\u5219\u8bf4\u660e","text":"\u89c4\u5219 ID MISRA C++:2008 Rule 5-0-16 \u5206\u7c7b Required \u63cf\u8ff0 A pointer operand and any pointer resulting from pointer arithmetic shall both address elements of the same array \u539f\u7406 \u6570\u7ec4\u8d8a\u754c\u5bfc\u81f4\u5185\u5b58\u635f\u574f"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#bad-code_6","title":"\u274c Bad Code","text":"<pre><code>// \u274c VIOLATION: \u7f3a\u5c11\u8fb9\u754c\u68c0\u67e5\nvoid processArray(const int32_t* data, uint32_t index) {\n    // \u274c \u4e0d\u77e5\u9053\u6570\u7ec4\u5927\u5c0f\uff0c\u65e0\u6cd5\u9a8c\u8bc1\n    int32_t value = data[index];\n    doSomething(value);\n}\n\nvoid fillBuffer() {\n    int32_t buffer[10];\n\n    // \u274c \u8d8a\u754c\u5199\u5165\n    for (uint32_t i = 0U; i &lt;= 10U; ++i) {  // \u274c &lt;= \u5e94\u4e3a &lt;\n        buffer[i] = static_cast&lt;int32_t&gt;(i);\n    }\n\n    // \u274c \u4f7f\u7528\u7528\u6237\u8f93\u5165\u7684\u7d22\u5f15\n    uint32_t userIndex = getUserInput();\n    buffer[userIndex] = 0;  // \u274c \u53ef\u80fd\u8d8a\u754c\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#good-code_6","title":"\u2705 Good Code","text":"<pre><code>// \u2705 COMPLIANT: \u4f7f\u7528 std::array \u548c\u8fb9\u754c\u68c0\u67e5\n#include &lt;array&gt;\n#include &lt;cstdint&gt;\n\nstatic constexpr std::size_t BUFFER_SIZE = 10U;\n\n// \u2705 \u4f20\u9012\u6570\u7ec4\u5f15\u7528\uff0c\u7f16\u8bd1\u65f6\u5df2\u77e5\u5927\u5c0f\nvoid processArray(const std::array&lt;int32_t, BUFFER_SIZE&gt;&amp; data, \n                  std::size_t index) {\n    // \u2705 \u8fb9\u754c\u68c0\u67e5\n    if (index &lt; data.size()) {\n        int32_t value = data[index];  // \u2705 \u6216\u4f7f\u7528 data.at(index)\n        doSomething(value);\n    }\n}\n\nvoid fillBuffer() {\n    std::array&lt;int32_t, BUFFER_SIZE&gt; buffer{};\n\n    // \u2705 \u4f7f\u7528 size() \u786e\u4fdd\u4e0d\u8d8a\u754c\n    for (std::size_t i = 0U; i &lt; buffer.size(); ++i) {\n        buffer[i] = static_cast&lt;int32_t&gt;(i);\n    }\n\n    // \u2705 \u9a8c\u8bc1\u7528\u6237\u8f93\u5165\n    uint32_t userIndex = getUserInput();\n    if (userIndex &lt; buffer.size()) {\n        buffer[userIndex] = 0;\n    } else {\n        // \u5904\u7406\u65e0\u6548\u7d22\u5f15\n        reportError(ERR_INDEX_OUT_OF_RANGE);\n    }\n}\n\n// \u2705 \u4f7f\u7528\u6a21\u677f\u786e\u4fdd\u7f16\u8bd1\u65f6\u5b89\u5168\ntemplate&lt;std::size_t N&gt;\nbool safeArrayAccess(std::array&lt;int32_t, N&gt;&amp; arr, \n                     std::size_t index, \n                     int32_t&amp; outValue) {\n    bool success = false;\n    if (index &lt; N) {\n        outValue = arr[index];\n        success = true;\n    }\n    return success;\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#rule-8","title":"\ud83d\udd34 Rule 8: \u7981\u6b62\u4f7f\u7528\u5f02\u5e38","text":""},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_10","title":"\u89c4\u5219\u8bf4\u660e","text":"\u89c4\u5219 ID MISRA C++:2008 Rule 15-0-1 \u5206\u7c7b Document (\u6709\u4e89\u8bae) \u63cf\u8ff0 Exceptions should not be used for control flow \u539f\u7406 \u5f02\u5e38\u7684\u8d44\u6e90\u5f00\u9500\u548c\u65f6\u5e8f\u4e0d\u786e\u5b9a\u6027"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#bad-code_7","title":"\u274c Bad Code","text":"<pre><code>// \u274c VIOLATION: \u4f7f\u7528\u5f02\u5e38\u5904\u7406\u9519\u8bef\n#include &lt;stdexcept&gt;\n\nclass Sensor {\npublic:\n    int32_t readValue() {\n        if (!isConnected_) {\n            throw std::runtime_error(\"Sensor not connected\");  // \u274c\n        }\n\n        int32_t value = readHardware();\n        if (value &lt; 0) {\n            throw std::out_of_range(\"Invalid reading\");  // \u274c\n        }\n\n        return value;\n    }\n\n    void process() {\n        try {  // \u274c try-catch \u5757\n            int32_t val = readValue();\n            doProcessing(val);\n        } catch (const std::exception&amp; e) {\n            handleError();\n        }\n    }\n};\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#good-code_7","title":"\u2705 Good Code","text":"<pre><code>// \u2705 COMPLIANT: \u4f7f\u7528\u8fd4\u56de\u503c\u548c\u9519\u8bef\u7801\n#include &lt;cstdint&gt;\n\nenum class SensorStatus : uint8_t {\n    OK = 0U,\n    NOT_CONNECTED = 1U,\n    INVALID_READING = 2U,\n    TIMEOUT = 3U\n};\n\nstruct SensorResult {\n    SensorStatus status;\n    int32_t value;\n};\n\nclass Sensor {\npublic:\n    // \u2705 \u8fd4\u56de\u7ed3\u679c\u7ed3\u6784\u4f53\n    SensorResult readValue() {\n        SensorResult result = {SensorStatus::OK, 0};\n\n        if (!isConnected_) {\n            result.status = SensorStatus::NOT_CONNECTED;\n        } else {\n            int32_t rawValue = readHardware();\n            if (rawValue &lt; 0) {\n                result.status = SensorStatus::INVALID_READING;\n            } else {\n                result.value = rawValue;\n            }\n        }\n\n        return result;\n    }\n\n    // \u2705 \u53e6\u4e00\u79cd\u65b9\u5f0f\uff1a\u8f93\u51fa\u53c2\u6570\n    SensorStatus readValueAlt(int32_t&amp; outValue) {\n        SensorStatus status = SensorStatus::OK;\n        outValue = 0;\n\n        if (!isConnected_) {\n            status = SensorStatus::NOT_CONNECTED;\n        } else {\n            int32_t rawValue = readHardware();\n            if (rawValue &lt; 0) {\n                status = SensorStatus::INVALID_READING;\n            } else {\n                outValue = rawValue;\n            }\n        }\n\n        return status;\n    }\n\n    void process() {\n        SensorResult result = readValue();\n\n        // \u2705 \u663e\u5f0f\u9519\u8bef\u5904\u7406\n        if (SensorStatus::OK == result.status) {\n            doProcessing(result.value);\n        } else {\n            handleError(result.status);\n        }\n    }\n\nprivate:\n    bool isConnected_;\n    int32_t readHardware();\n};\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#rule-9","title":"\ud83d\udd34 Rule 9: \u4f4d\u64cd\u4f5c\u7b26\u7c7b\u578b\u8981\u6c42","text":""},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_11","title":"\u89c4\u5219\u8bf4\u660e","text":"\u89c4\u5219 ID MISRA C++:2008 Rule 5-0-10 \u5206\u7c7b Required \u63cf\u8ff0 The result of the ~ and &lt;&lt; operators shall not be implicitly converted to a different underlying type \u539f\u7406 \u6574\u6570\u63d0\u5347\u53ef\u80fd\u5bfc\u81f4\u610f\u5916\u7ed3\u679c"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#bad-code_8","title":"\u274c Bad Code","text":"<pre><code>// \u274c VIOLATION: \u4f4d\u64cd\u4f5c\u7b26\u4f7f\u7528\u4e0d\u5f53\nvoid configureRegister() {\n    uint8_t mask = 0x0FU;\n    uint8_t reg = 0xFFU;\n\n    // \u274c ~ \u64cd\u4f5c\u7b26\u5bfc\u81f4\u6574\u6570\u63d0\u5347\u5230 int\n    // ~mask = 0xFFFFFFF0 (32\u4f4d), \u8d4b\u503c\u7ed9 uint8_t \u622a\u65ad\n    uint8_t invMask = ~mask;  // \u7ed3\u679c\u6b63\u786e\u4f46\u6709\u9690\u5f0f\u8f6c\u6362\n\n    // \u274c \u5de6\u79fb\u53ef\u80fd\u6ea2\u51fa\n    uint8_t value = 1U;\n    uint8_t shifted = value &lt;&lt; 8;  // \u274c \u6ea2\u51fa\n\n    // \u274c \u6709\u7b26\u53f7\u6570\u7684\u4f4d\u64cd\u4f5c\n    int8_t signedVal = -1;\n    int8_t result = signedVal &gt;&gt; 2;  // \u274c \u5b9e\u73b0\u5b9a\u4e49\u7684\u884c\u4e3a\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#good-code_8","title":"\u2705 Good Code","text":"<pre><code>// \u2705 COMPLIANT: \u5b89\u5168\u7684\u4f4d\u64cd\u4f5c\n#include &lt;cstdint&gt;\n\nvoid configureRegister() {\n    uint8_t mask = 0x0FU;\n    uint8_t reg = 0xFFU;\n\n    // \u2705 \u663e\u5f0f\u8f6c\u6362\uff0c\u4fdd\u8bc1\u7ed3\u679c\u5728\u76ee\u6807\u7c7b\u578b\u8303\u56f4\u5185\n    uint8_t invMask = static_cast&lt;uint8_t&gt;(~static_cast&lt;uint32_t&gt;(mask));\n\n    // \u2705 \u4f7f\u7528\u8db3\u591f\u5bbd\u7684\u7c7b\u578b\n    uint32_t value = 1U;\n    uint32_t shifted = value &lt;&lt; 8U;  // \u2705 \u4e0d\u4f1a\u6ea2\u51fa\n\n    // \u2705 \u53ea\u5bf9\u65e0\u7b26\u53f7\u7c7b\u578b\u4f7f\u7528\u4f4d\u64cd\u4f5c\n    uint8_t unsignedVal = 0xF0U;\n    uint8_t result = unsignedVal &gt;&gt; 2U;  // \u2705 \u660e\u786e\u5b9a\u4e49\n\n    // \u2705 \u4f7f\u7528\u4f4d\u57df\u5b8f\u786e\u4fdd\u5b89\u5168\n    constexpr uint8_t BIT_0 = (1U &lt;&lt; 0U);\n    constexpr uint8_t BIT_1 = (1U &lt;&lt; 1U);\n    constexpr uint8_t BIT_7 = (1U &lt;&lt; 7U);\n\n    uint8_t flags = 0U;\n    flags |= BIT_0;  // \u8bbe\u7f6e\u4f4d\n    flags &amp;= static_cast&lt;uint8_t&gt;(~BIT_1);  // \u6e05\u9664\u4f4d\n\n    bool isBit7Set = ((flags &amp; BIT_7) != 0U);  // \u6d4b\u8bd5\u4f4d\n}\n\n// \u2705 \u5b89\u5168\u7684\u4f4d\u64cd\u4f5c\u8f85\u52a9\u51fd\u6570\ntemplate&lt;typename T&gt;\nconstexpr T setBit(T value, uint8_t bit) {\n    static_assert(std::is_unsigned&lt;T&gt;::value, \"Must use unsigned type\");\n    return value | static_cast&lt;T&gt;(1U &lt;&lt; bit);\n}\n\ntemplate&lt;typename T&gt;\nconstexpr T clearBit(T value, uint8_t bit) {\n    static_assert(std::is_unsigned&lt;T&gt;::value, \"Must use unsigned type\");\n    return value &amp; static_cast&lt;T&gt;(~static_cast&lt;T&gt;(1U &lt;&lt; bit));\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#rule-10-switch","title":"\ud83d\udd34 Rule 10: switch \u8bed\u53e5\u5b8c\u6574\u6027","text":""},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_12","title":"\u89c4\u5219\u8bf4\u660e","text":"\u89c4\u5219 ID MISRA C++:2008 Rule 6-4-6 \u5206\u7c7b Required \u63cf\u8ff0 The final clause of a switch statement shall be the default clause \u539f\u7406 \u786e\u4fdd\u6240\u6709\u60c5\u51b5\u90fd\u88ab\u5904\u7406"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#bad-code_9","title":"\u274c Bad Code","text":"<pre><code>// \u274c VIOLATION: switch \u4e0d\u5b8c\u6574\nenum class State : uint8_t {\n    IDLE = 0U,\n    RUNNING = 1U,\n    ERROR = 2U,\n    SHUTDOWN = 3U\n};\n\nvoid handleState(State state) {\n    switch (state) {\n        case State::IDLE:\n            doIdle();\n            break;\n        case State::RUNNING:\n            doRunning();\n            // \u274c \u7f3a\u5c11 break\uff0c\u4f1a fall-through\n        case State::ERROR:\n            doError();\n            break;\n        // \u274c \u6ca1\u6709\u5904\u7406 SHUTDOWN\n        // \u274c \u6ca1\u6709 default\n    }\n}\n\nvoid processValue(int32_t value) {\n    switch (value) {\n        case 1:\n            action1();\n            break;\n        case 2:\n            action2();\n            break;\n        // \u274c \u6ca1\u6709 default \u5904\u7406\u5176\u4ed6\u503c\n    }\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#good-code_9","title":"\u2705 Good Code","text":"<pre><code>// \u2705 COMPLIANT: \u5b8c\u6574\u7684 switch \u8bed\u53e5\nenum class State : uint8_t {\n    IDLE = 0U,\n    RUNNING = 1U,\n    ERROR = 2U,\n    SHUTDOWN = 3U\n};\n\nvoid handleState(State state) {\n    switch (state) {\n        case State::IDLE:\n            doIdle();\n            break;\n\n        case State::RUNNING:\n            doRunning();\n            break;  // \u2705 \u663e\u5f0f break\n\n        case State::ERROR:\n            doError();\n            break;\n\n        case State::SHUTDOWN:  // \u2705 \u5904\u7406\u6240\u6709\u679a\u4e3e\u503c\n            doShutdown();\n            break;\n\n        default:\n            // \u2705 \u9632\u5fa1\u6027\u7f16\u7a0b\uff1a\u5904\u7406\u610f\u5916\u503c\n            // \u8fd9\u5bf9\u4e8e\u679a\u4e3e\u53ef\u80fd\u7531\u5916\u90e8\u8f93\u5165\u586b\u5145\u7684\u60c5\u51b5\u5f88\u91cd\u8981\n            handleUnexpectedState();\n            break;\n    }\n}\n\nvoid processValue(int32_t value) {\n    switch (value) {\n        case 1:\n            action1();\n            break;\n\n        case 2:\n            action2();\n            break;\n\n        default:  // \u2705 \u5fc5\u987b\u6709 default\n            // \u8bb0\u5f55\u65e5\u5fd7\u6216\u5904\u7406\u672a\u9884\u671f\u7684\u503c\n            handleUnknownValue(value);\n            break;\n    }\n}\n\n// \u2705 \u5bf9\u4e8e\u6545\u610f\u7684 fall-through\uff0c\u4f7f\u7528\u5c5e\u6027\u6807\u6ce8 (C++17)\nvoid processWithFallthrough(int32_t level) {\n    switch (level) {\n        case 3:\n            actionLevel3();\n            [[fallthrough]];  // \u2705 \u663e\u5f0f\u6807\u6ce8\u610f\u56fe\n        case 2:\n            actionLevel2();\n            [[fallthrough]];\n        case 1:\n            actionLevel1();\n            break;\n        default:\n            defaultAction();\n            break;\n    }\n}\n</code></pre>"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_13","title":"\u89c4\u5219\u901f\u67e5\u8868","text":"# \u89c4\u5219\u8981\u70b9 \u4e25\u91cd\u7a0b\u5ea6 \u5feb\u901f\u4fee\u590d 1 \u7981\u6b62\u52a8\u6001\u5185\u5b58 \ud83d\udd34 \u9ad8 \u4f7f\u7528 std::array, \u9759\u6001\u5206\u914d 2 \u6307\u9488\u5fc5\u987b\u521d\u59cb\u5316 \ud83d\udd34 \u9ad8 \u58f0\u660e\u65f6 = nullptr 3 \u907f\u514d\u9690\u5f0f\u7a84\u5316 \ud83d\udd34 \u9ad8 static_cast + \u8303\u56f4\u68c0\u67e5 4 \u7981\u6b62 goto \ud83d\udfe1 \u4e2d \u4f7f\u7528\u7ed3\u6784\u5316 if-else 5 \u7981\u6b62\u9012\u5f52 \ud83d\udd34 \u9ad8 \u4f7f\u7528\u8fed\u4ee3 + \u663e\u5f0f\u6808 6 \u6d6e\u70b9\u4e0d\u76f4\u63a5\u6bd4\u8f83 \ud83d\udd34 \u9ad8 \u4f7f\u7528 epsilon \u5bb9\u5dee 7 \u6570\u7ec4\u8fb9\u754c\u68c0\u67e5 \ud83d\udd34 \u9ad8 \u4f7f\u7528 std::array.at() 8 \u907f\u514d\u5f02\u5e38 \ud83d\udfe1 \u4e2d \u8fd4\u56de\u9519\u8bef\u7801\u7ed3\u6784\u4f53 9 \u4f4d\u64cd\u4f5c\u7c7b\u578b\u5b89\u5168 \ud83d\udfe1 \u4e2d \u4f7f\u7528\u65e0\u7b26\u53f7 + \u663e\u5f0f\u8f6c\u6362 10 switch \u5fc5\u987b\u5b8c\u6574 \ud83d\udfe1 \u4e2d \u6dfb\u52a0 default + break"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_14","title":"\u9759\u6001\u5206\u6790\u5de5\u5177\u914d\u7f6e","text":""},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#_15","title":"\u5e38\u7528\u5de5\u5177","text":"\u5de5\u5177 \u652f\u6301\u6807\u51c6 \u96c6\u6210\u65b9\u5f0f PC-lint Plus MISRA C++:2008/2023 IDE \u63d2\u4ef6, CI/CD Polyspace MISRA C++:2008 MATLAB \u96c6\u6210 QA\u00b7C++ MISRA C++:2008/2023 \u72ec\u7acb/CI Parasoft C/C++test MISRA C++:2008 IDE/CI Clang-Tidy \u90e8\u5206\u89c4\u5219 \u5f00\u6e90/CI"},{"location":"04_Implementation/MISRA_Cpp_Golden_Rules/#cicd","title":"CI/CD \u96c6\u6210\u793a\u4f8b","text":"<pre><code># .gitlab-ci.yml\nmisra_check:\n  stage: static_analysis\n  script:\n    - pc-lint-plus -b config/pclint.lnt src/*.cpp\n    - if [ $? -ne 0 ]; then exit 1; fi\n  artifacts:\n    reports:\n      misra: lint_report.xml\n</code></pre> <p>\u6700\u540e\u66f4\u65b0: 2026-01-25</p>"},{"location":"04_Implementation/Memory_Mapping_Design/","title":"AUTOSAR \u5185\u5b58\u6620\u5c04\u8bbe\u8ba1 (MemMap)","text":"<p>\u672c\u6587\u6863\u8be6\u8ff0 AUTOSAR MemMap.h \u7684\u5de5\u4f5c\u539f\u7406\uff0c\u4ee5\u53ca\u5982\u4f55\u5c06 Safety-Critical (ASIL D) \u4ee3\u7801\u6bb5\u653e\u7f6e\u5728\u7279\u5b9a Flash Sector \u4e2d\u5b9e\u73b0\u7a7a\u95f4\u9694\u79bb\u3002</p>"},{"location":"04_Implementation/Memory_Mapping_Design/#memmap","title":"MemMap \u6982\u8ff0","text":""},{"location":"04_Implementation/Memory_Mapping_Design/#_1","title":"\u8bbe\u8ba1\u76ee\u7684","text":"\u76ee\u7684 \u8bf4\u660e \u5185\u5b58\u5206\u533a \u5c06\u4ee3\u7801/\u6570\u636e\u653e\u7f6e\u5230\u7279\u5b9a\u5185\u5b58\u533a\u57df \u5b89\u5168\u9694\u79bb \u4e0d\u540c ASIL \u7b49\u7ea7\u7684\u4ee3\u7801\u7269\u7406\u9694\u79bb \u6027\u80fd\u4f18\u5316 \u5173\u952e\u4ee3\u7801\u653e\u5165\u5feb\u901f\u5185\u5b58 \u7f16\u8bd1\u5668\u62bd\u8c61 \u7edf\u4e00\u4e0d\u540c\u7f16\u8bd1\u5668\u7684\u5185\u5b58\u5c5e\u6027\u8bed\u6cd5"},{"location":"04_Implementation/Memory_Mapping_Design/#memmap-autosar","title":"MemMap \u5728 AUTOSAR \u4e2d\u7684\u4f4d\u7f6e","text":"<pre><code>flowchart TB\n    subgraph SWC_Layer[\"SWC \u5c42\"]\n        SWC1[\"SWC_Safety&lt;br/&gt;(ASIL D)\"]\n        SWC2[\"SWC_Diag&lt;br/&gt;(QM)\"]\n    end\n\n    subgraph RTE[\"RTE \u5c42\"]\n        RTE_IF[\"RTE \u63a5\u53e3\"]\n    end\n\n    subgraph BSW[\"BSW \u5c42\"]\n        COM[\"Com\"]\n        DCM[\"Dcm\"]\n        OS[\"Os\"]\n    end\n\n    subgraph Platform[\"\u5e73\u53f0\u5c42\"]\n        MEMMAP[\"MemMap.h&lt;br/&gt;(\u5185\u5b58\u6620\u5c04\u62bd\u8c61)\"]\n        COMPILER[\"Compiler.h&lt;br/&gt;(\u7f16\u8bd1\u5668\u62bd\u8c61)\"]\n    end\n\n    subgraph Linker[\"\u94fe\u63a5\u5668\"]\n        LD[\"Linker Script&lt;br/&gt;(.ld / .lcf)\"]\n    end\n\n    subgraph Memory[\"\u7269\u7406\u5185\u5b58\"]\n        FLASH[\"Flash\"]\n        RAM[\"RAM\"]\n    end\n\n    SWC1 &amp; SWC2 --&gt; RTE\n    RTE --&gt; BSW\n    BSW --&gt; Platform\n    Platform --&gt; Linker\n    Linker --&gt; Memory\n\n    style MEMMAP fill:#e3f2fd,stroke:#1976d2,stroke-width:2px\n    style LD fill:#fff3e0,stroke:#f57c00,stroke-width:2px</code></pre>"},{"location":"04_Implementation/Memory_Mapping_Design/#memmaph","title":"MemMap.h \u5de5\u4f5c\u539f\u7406","text":""},{"location":"04_Implementation/Memory_Mapping_Design/#_2","title":"\u5b8f\u5b9a\u4e49\u673a\u5236","text":"<pre><code>flowchart LR\n    subgraph Source[\"\u6e90\u4ee3\u7801\"]\n        S1[\"#define XXX_START_SEC_CODE\"]\n        S2[\"#include &lt;MemMap.h&gt;\"]\n        S3[\"... \u51fd\u6570\u4ee3\u7801 ...\"]\n        S4[\"#define XXX_STOP_SEC_CODE\"]\n        S5[\"#include &lt;MemMap.h&gt;\"]\n    end\n\n    subgraph MemMap[\"MemMap.h \u5904\u7406\"]\n        M1[\"\u68c0\u6d4b START/STOP \u5b8f\"]\n        M2[\"\u5c55\u5f00\u4e3a\u7f16\u8bd1\u5668\u7279\u5b9a pragma\"]\n        M3[\"\u6e05\u9664\u5b8f\u5b9a\u4e49\"]\n    end\n\n    subgraph Output[\"\u7f16\u8bd1\u5668\u8f93\u51fa\"]\n        O1[\"#pragma section .text_ASIL_D\"]\n        O2[\"\u51fd\u6570\u653e\u5165\u6307\u5b9a\u6bb5\"]\n    end\n\n    Source --&gt; MemMap --&gt; Output</code></pre>"},{"location":"04_Implementation/Memory_Mapping_Design/#memmaph_1","title":"MemMap.h \u5b9e\u73b0\u793a\u4f8b","text":"<pre><code>/* ============================================================\n * File: MemMap.h\n * Description: AUTOSAR Memory Mapping Abstraction\n * ============================================================ */\n\n/* \u9632\u6b62\u91cd\u590d\u5305\u542b\u68c0\u6d4b - MemMap \u9700\u8981\u591a\u6b21\u5305\u542b */\n/* #ifndef MEMMAP_H \u4e0d\u80fd\u4f7f\u7528 */\n\n/*---------------------------------------------------------------------------\n * ECU_SAFETY (ASIL D) \u6a21\u5757\u5185\u5b58\u6bb5\n *---------------------------------------------------------------------------*/\n\n/* ===== CODE SECTIONS ===== */\n\n#if defined(ECU_SAFETY_START_SEC_CODE)\n    #undef ECU_SAFETY_START_SEC_CODE\n    #undef MEMMAP_ERROR\n\n    /* GCC \u7f16\u8bd1\u5668 */\n    #if defined(__GNUC__)\n        #pragma GCC push_options\n        #pragma GCC optimize(\"O2\")\n        __attribute__((section(\".text_ASIL_D\")))\n    /* Green Hills \u7f16\u8bd1\u5668 */\n    #elif defined(__ghs__)\n        #pragma ghs section text=\".text_ASIL_D\"\n    /* Tasking \u7f16\u8bd1\u5668 */\n    #elif defined(__TASKING__)\n        #pragma section code \".text_ASIL_D\"\n    /* ARM Compiler */\n    #elif defined(__ARMCC_VERSION)\n        #pragma arm section code=\".text_ASIL_D\"\n    /* IAR \u7f16\u8bd1\u5668 */\n    #elif defined(__ICCARM__)\n        #pragma location=\".text_ASIL_D\"\n    #endif\n\n#elif defined(ECU_SAFETY_STOP_SEC_CODE)\n    #undef ECU_SAFETY_STOP_SEC_CODE\n    #undef MEMMAP_ERROR\n\n    #if defined(__GNUC__)\n        #pragma GCC pop_options\n    #elif defined(__ghs__)\n        #pragma ghs section text=default\n    #elif defined(__TASKING__)\n        #pragma section code restore\n    #elif defined(__ARMCC_VERSION)\n        #pragma arm section code\n    #elif defined(__ICCARM__)\n        /* \u81ea\u52a8\u7ed3\u675f */\n    #endif\n#endif\n\n/* ===== DATA SECTIONS ===== */\n\n#if defined(ECU_SAFETY_START_SEC_VAR_INIT_32)\n    #undef ECU_SAFETY_START_SEC_VAR_INIT_32\n    #undef MEMMAP_ERROR\n\n    #if defined(__GNUC__)\n        __attribute__((section(\".data_ASIL_D\")))\n    #elif defined(__ghs__)\n        #pragma ghs section data=\".data_ASIL_D\"\n    #endif\n\n#elif defined(ECU_SAFETY_STOP_SEC_VAR_INIT_32)\n    #undef ECU_SAFETY_STOP_SEC_VAR_INIT_32\n    #undef MEMMAP_ERROR\n\n    #if defined(__GNUC__)\n        /* \u81ea\u52a8\u7ed3\u675f */\n    #elif defined(__ghs__)\n        #pragma ghs section data=default\n    #endif\n#endif\n\n/* ===== CONST SECTIONS ===== */\n\n#if defined(ECU_SAFETY_START_SEC_CONST_32)\n    #undef ECU_SAFETY_START_SEC_CONST_32\n    #undef MEMMAP_ERROR\n\n    #if defined(__GNUC__)\n        __attribute__((section(\".rodata_ASIL_D\")))\n    #endif\n\n#elif defined(ECU_SAFETY_STOP_SEC_CONST_32)\n    #undef ECU_SAFETY_STOP_SEC_CONST_32\n    #undef MEMMAP_ERROR\n#endif\n\n/*---------------------------------------------------------------------------\n * ECU_DIAG (QM) \u6a21\u5757\u5185\u5b58\u6bb5\n *---------------------------------------------------------------------------*/\n\n#if defined(ECU_DIAG_START_SEC_CODE)\n    #undef ECU_DIAG_START_SEC_CODE\n    #undef MEMMAP_ERROR\n\n    #if defined(__GNUC__)\n        __attribute__((section(\".text_QM\")))\n    #endif\n\n#elif defined(ECU_DIAG_STOP_SEC_CODE)\n    #undef ECU_DIAG_STOP_SEC_CODE\n    #undef MEMMAP_ERROR\n#endif\n\n/*---------------------------------------------------------------------------\n * \u9519\u8bef\u68c0\u6d4b\n *---------------------------------------------------------------------------*/\n\n#if defined(MEMMAP_ERROR)\n    #error \"MemMap.h: Unknown memory section!\"\n#endif\n</code></pre>"},{"location":"04_Implementation/Memory_Mapping_Design/#_3","title":"\u6e90\u4ee3\u7801\u4e2d\u7684\u4f7f\u7528","text":""},{"location":"04_Implementation/Memory_Mapping_Design/#swc","title":"SWC \u4ee3\u7801\u793a\u4f8b","text":"<pre><code>/* ============================================================\n * File: Ecu_Safety.c\n * Description: ASIL D Safety-Critical Component\n * ============================================================ */\n\n#include \"Ecu_Safety.h\"\n\n/*---------------------------------------------------------------------------\n * ASIL D Code Section\n *---------------------------------------------------------------------------*/\n#define ECU_SAFETY_START_SEC_CODE\n#include \"MemMap.h\"\n\n/**\n * @brief Safety-critical monitoring function\n * @note This function is placed in ASIL D Flash sector\n */\nvoid Ecu_Safety_Monitor(void) {\n    /* ASIL D \u5b89\u5168\u76d1\u63a7\u903b\u8f91 */\n    if (checkSafetyConditions() == FALSE) {\n        triggerSafeState();\n    }\n}\n\n/**\n * @brief Watchdog refresh function\n */\nvoid Ecu_Safety_RefreshWatchdog(void) {\n    Wdg_Trigger();\n}\n\n#define ECU_SAFETY_STOP_SEC_CODE\n#include \"MemMap.h\"\n\n/*---------------------------------------------------------------------------\n * ASIL D Initialized Data Section\n *---------------------------------------------------------------------------*/\n#define ECU_SAFETY_START_SEC_VAR_INIT_32\n#include \"MemMap.h\"\n\nstatic uint32 SafetyCounter = 0U;\nstatic uint32 LastCheckTime = 0U;\n\n#define ECU_SAFETY_STOP_SEC_VAR_INIT_32\n#include \"MemMap.h\"\n\n/*---------------------------------------------------------------------------\n * ASIL D Constant Data Section\n *---------------------------------------------------------------------------*/\n#define ECU_SAFETY_START_SEC_CONST_32\n#include \"MemMap.h\"\n\nstatic const uint32 SafetyCheckPeriod = 10U;  /* 10 ms */\nstatic const uint32 MaxFailureCount = 3U;\n\n#define ECU_SAFETY_STOP_SEC_CONST_32\n#include \"MemMap.h\"\n</code></pre>"},{"location":"04_Implementation/Memory_Mapping_Design/#_4","title":"\u94fe\u63a5\u5668\u811a\u672c\u8bbe\u8ba1","text":""},{"location":"04_Implementation/Memory_Mapping_Design/#flash","title":"Flash \u5185\u5b58\u5e03\u5c40","text":"<pre><code>flowchart TB\n    subgraph Flash[\"Flash Memory (2 MB)\"]\n        direction TB\n\n        subgraph Sector0[\"Sector 0: 0x0000_0000 - 0x0000_FFFF (64KB)\"]\n            BOOT[\"Bootloader&lt;br/&gt;(\u4e0d\u53ef\u64e6\u9664)\"]\n        end\n\n        subgraph Sector1[\"Sector 1-2: 0x0001_0000 - 0x0002_FFFF (128KB)\"]\n            ASILD_CODE[\"ASIL D Code&lt;br/&gt;(.text_ASIL_D)\"]\n        end\n\n        subgraph Sector3[\"Sector 3: 0x0003_0000 - 0x0003_FFFF (64KB)\"]\n            ASILD_CONST[\"ASIL D Const&lt;br/&gt;(.rodata_ASIL_D)\"]\n        end\n\n        subgraph Sector4[\"Sector 4-5: 0x0004_0000 - 0x0005_FFFF (128KB)\"]\n            ASILB_CODE[\"ASIL B Code&lt;br/&gt;(.text_ASIL_B)\"]\n        end\n\n        subgraph Sector6[\"Sector 6-10: 0x0006_0000 - 0x000A_FFFF (320KB)\"]\n            QM_CODE[\"QM Code&lt;br/&gt;(.text_QM)\"]\n        end\n\n        subgraph Sector11[\"Sector 11-15: 0x000B_0000 - 0x000F_FFFF (320KB)\"]\n            QM_CONST[\"QM Const + Calibration&lt;br/&gt;(.rodata_QM)\"]\n        end\n    end\n\n    style Sector1 fill:#ffcdd2,stroke:#c62828,stroke-width:2px\n    style Sector3 fill:#ffcdd2,stroke:#c62828\n    style Sector4 fill:#fff9c4,stroke:#f9a825\n    style Sector6 fill:#c8e6c9,stroke:#388e3c\n    style Sector11 fill:#c8e6c9,stroke:#388e3c</code></pre>"},{"location":"04_Implementation/Memory_Mapping_Design/#ram","title":"RAM \u5185\u5b58\u5e03\u5c40","text":"<pre><code>flowchart TB\n    subgraph RAM[\"RAM Memory (256 KB)\"]\n        direction TB\n\n        subgraph RAM_ASILD[\"ASIL D RAM: 0x2000_0000 - 0x2000_FFFF (64KB)\"]\n            ASILD_DATA[\".data_ASIL_D\"]\n            ASILD_BSS[\".bss_ASIL_D\"]\n            ASILD_STACK[\"ASIL D Stack\"]\n        end\n\n        subgraph RAM_ASILB[\"ASIL B RAM: 0x2001_0000 - 0x2001_7FFF (32KB)\"]\n            ASILB_DATA[\".data_ASIL_B\"]\n            ASILB_BSS[\".bss_ASIL_B\"]\n        end\n\n        subgraph RAM_QM[\"QM RAM: 0x2001_8000 - 0x2002_FFFF (96KB)\"]\n            QM_DATA[\".data_QM\"]\n            QM_BSS[\".bss_QM\"]\n            QM_STACK[\"QM Stack\"]\n        end\n\n        subgraph RAM_SHARED[\"Shared RAM: 0x2003_0000 - 0x2003_3FFF (16KB)\"]\n            EXCHANGE[\"\u6570\u636e\u4ea4\u6362\u533a&lt;br/&gt;(MPU \u53d7\u63a7)\"]\n        end\n\n        subgraph RAM_NOINIT[\"NoInit RAM: 0x2003_4000 - 0x2003_FFFF (48KB)\"]\n            NOINIT[\"\u590d\u4f4d\u4fdd\u6301\u6570\u636e&lt;br/&gt;(.noinit)\"]\n        end\n    end\n\n    style RAM_ASILD fill:#ffcdd2,stroke:#c62828,stroke-width:2px\n    style RAM_ASILB fill:#fff9c4,stroke:#f9a825\n    style RAM_QM fill:#c8e6c9,stroke:#388e3c\n    style RAM_SHARED fill:#e0e0e0,stroke:#757575</code></pre>"},{"location":"04_Implementation/Memory_Mapping_Design/#gnu-ld","title":"GNU LD \u94fe\u63a5\u5668\u811a\u672c","text":"<pre><code>/* ============================================================\n * File: linker_script.ld\n * Description: Memory Layout for ASIL/QM Partitioning\n * Target: ARM Cortex-R5 / Cortex-M7\n * ============================================================ */\n\n/* \u5185\u5b58\u533a\u57df\u5b9a\u4e49 */\nMEMORY\n{\n    /* Flash \u533a\u57df */\n    FLASH_BOOT      (rx)  : ORIGIN = 0x00000000, LENGTH = 64K\n    FLASH_ASIL_D    (rx)  : ORIGIN = 0x00010000, LENGTH = 128K\n    FLASH_ASIL_D_RO (r)   : ORIGIN = 0x00030000, LENGTH = 64K\n    FLASH_ASIL_B    (rx)  : ORIGIN = 0x00040000, LENGTH = 128K\n    FLASH_QM        (rx)  : ORIGIN = 0x00060000, LENGTH = 320K\n    FLASH_QM_RO     (r)   : ORIGIN = 0x000B0000, LENGTH = 320K\n\n    /* RAM \u533a\u57df */\n    RAM_ASIL_D      (rwx) : ORIGIN = 0x20000000, LENGTH = 64K\n    RAM_ASIL_B      (rwx) : ORIGIN = 0x20010000, LENGTH = 32K\n    RAM_QM          (rwx) : ORIGIN = 0x20018000, LENGTH = 96K\n    RAM_SHARED      (rw)  : ORIGIN = 0x20030000, LENGTH = 16K\n    RAM_NOINIT      (rw)  : ORIGIN = 0x20034000, LENGTH = 48K\n}\n\n/* \u6bb5\u5b9a\u4e49 */\nSECTIONS\n{\n    /* ===============================================\n     * ASIL D \u533a\u57df\n     * =============================================== */\n\n    .text_ASIL_D :\n    {\n        . = ALIGN(4);\n        __text_asild_start = .;\n\n        /* ASIL D \u4ee3\u7801 */\n        *(.text_ASIL_D)\n        *(.text_ASIL_D.*)\n\n        /* \u5b89\u5168\u5173\u952e\u51fd\u6570 */\n        *Ecu_Safety*.o(.text .text.*)\n        *SafetyMonitor*.o(.text .text.*)\n        *Wdg*.o(.text .text.*)\n\n        . = ALIGN(4);\n        __text_asild_end = .;\n    } &gt; FLASH_ASIL_D\n\n    .rodata_ASIL_D :\n    {\n        . = ALIGN(4);\n        __rodata_asild_start = .;\n\n        *(.rodata_ASIL_D)\n        *(.rodata_ASIL_D.*)\n        *Ecu_Safety*.o(.rodata .rodata.*)\n\n        . = ALIGN(4);\n        __rodata_asild_end = .;\n    } &gt; FLASH_ASIL_D_RO\n\n    .data_ASIL_D :\n    {\n        . = ALIGN(4);\n        __data_asild_start = .;\n\n        *(.data_ASIL_D)\n        *(.data_ASIL_D.*)\n        *Ecu_Safety*.o(.data .data.*)\n\n        . = ALIGN(4);\n        __data_asild_end = .;\n    } &gt; RAM_ASIL_D AT&gt; FLASH_ASIL_D_RO\n\n    .bss_ASIL_D (NOLOAD) :\n    {\n        . = ALIGN(4);\n        __bss_asild_start = .;\n\n        *(.bss_ASIL_D)\n        *(.bss_ASIL_D.*)\n        *Ecu_Safety*.o(.bss .bss.* COMMON)\n\n        . = ALIGN(4);\n        __bss_asild_end = .;\n    } &gt; RAM_ASIL_D\n\n    /* ASIL D \u6808 */\n    .stack_ASIL_D (NOLOAD) :\n    {\n        . = ALIGN(8);\n        __stack_asild_bottom = .;\n        . = . + 4K;  /* 4KB \u6808 */\n        __stack_asild_top = .;\n    } &gt; RAM_ASIL_D\n\n    /* ===============================================\n     * ASIL B \u533a\u57df\n     * =============================================== */\n\n    .text_ASIL_B :\n    {\n        . = ALIGN(4);\n        *(.text_ASIL_B)\n        *(.text_ASIL_B.*)\n        . = ALIGN(4);\n    } &gt; FLASH_ASIL_B\n\n    .data_ASIL_B :\n    {\n        . = ALIGN(4);\n        *(.data_ASIL_B)\n        *(.data_ASIL_B.*)\n        . = ALIGN(4);\n    } &gt; RAM_ASIL_B AT&gt; FLASH_ASIL_B\n\n    .bss_ASIL_B (NOLOAD) :\n    {\n        . = ALIGN(4);\n        *(.bss_ASIL_B)\n        *(.bss_ASIL_B.*)\n        . = ALIGN(4);\n    } &gt; RAM_ASIL_B\n\n    /* ===============================================\n     * QM \u533a\u57df\n     * =============================================== */\n\n    .text_QM :\n    {\n        . = ALIGN(4);\n        *(.text_QM)\n        *(.text_QM.*)\n\n        /* \u9ed8\u8ba4\u4ee3\u7801\u653e\u5165 QM */\n        *(.text)\n        *(.text.*)\n\n        . = ALIGN(4);\n    } &gt; FLASH_QM\n\n    .rodata_QM :\n    {\n        . = ALIGN(4);\n        *(.rodata_QM)\n        *(.rodata_QM.*)\n        *(.rodata)\n        *(.rodata.*)\n        . = ALIGN(4);\n    } &gt; FLASH_QM_RO\n\n    .data_QM :\n    {\n        . = ALIGN(4);\n        *(.data_QM)\n        *(.data_QM.*)\n        *(.data)\n        *(.data.*)\n        . = ALIGN(4);\n    } &gt; RAM_QM AT&gt; FLASH_QM_RO\n\n    .bss_QM (NOLOAD) :\n    {\n        . = ALIGN(4);\n        *(.bss_QM)\n        *(.bss_QM.*)\n        *(.bss)\n        *(.bss.*)\n        *(COMMON)\n        . = ALIGN(4);\n    } &gt; RAM_QM\n\n    /* ===============================================\n     * \u5171\u4eab\u533a\u57df\n     * =============================================== */\n\n    .shared_exchange (NOLOAD) :\n    {\n        . = ALIGN(4);\n        __shared_start = .;\n        *(.shared_exchange)\n        . = ALIGN(4);\n        __shared_end = .;\n    } &gt; RAM_SHARED\n\n    /* ===============================================\n     * NoInit \u533a\u57df (\u590d\u4f4d\u4fdd\u6301)\n     * =============================================== */\n\n    .noinit (NOLOAD) :\n    {\n        . = ALIGN(4);\n        *(.noinit)\n        *(.noinit.*)\n        . = ALIGN(4);\n    } &gt; RAM_NOINIT\n\n    /* ===============================================\n     * \u8c03\u8bd5\u4fe1\u606f\n     * =============================================== */\n\n    /* \u8f93\u51fa\u6bb5\u8fb9\u754c\u4f9b MPU \u914d\u7f6e\u4f7f\u7528 */\n    __flash_asild_start = ORIGIN(FLASH_ASIL_D);\n    __flash_asild_end   = ORIGIN(FLASH_ASIL_D) + LENGTH(FLASH_ASIL_D);\n    __ram_asild_start   = ORIGIN(RAM_ASIL_D);\n    __ram_asild_end     = ORIGIN(RAM_ASIL_D) + LENGTH(RAM_ASIL_D);\n}\n\n/* \u65ad\u8a00\u68c0\u67e5 - \u786e\u4fdd\u6bb5\u6ca1\u6709\u6ea2\u51fa */\nASSERT(__text_asild_end &lt;= ORIGIN(FLASH_ASIL_D) + LENGTH(FLASH_ASIL_D), \n       \"ASIL D code overflow!\")\nASSERT(__bss_asild_end + 4K &lt;= ORIGIN(RAM_ASIL_D) + LENGTH(RAM_ASIL_D), \n       \"ASIL D RAM overflow!\")\n</code></pre>"},{"location":"04_Implementation/Memory_Mapping_Design/#mpu","title":"MPU \u914d\u7f6e\u8054\u52a8","text":""},{"location":"04_Implementation/Memory_Mapping_Design/#mpu_1","title":"\u94fe\u63a5\u5668\u7b26\u53f7\u4e0e MPU \u914d\u7f6e","text":"<pre><code>/* ============================================================\n * File: Mpu_Config.c\n * Description: MPU Configuration using Linker Symbols\n * ============================================================ */\n\n#include \"Mpu.h\"\n\n/* \u4ece\u94fe\u63a5\u5668\u811a\u672c\u5bfc\u5165\u8fb9\u754c\u7b26\u53f7 */\nextern uint32_t __flash_asild_start;\nextern uint32_t __flash_asild_end;\nextern uint32_t __ram_asild_start;\nextern uint32_t __ram_asild_end;\nextern uint32_t __shared_start;\nextern uint32_t __shared_end;\n\n/* MPU \u914d\u7f6e\u8868 */\nstatic const Mpu_RegionConfigType Mpu_Config[] = {\n    /* Region 0: ASIL D Flash - \u53ea\u8bfb\u6267\u884c */\n    {\n        .regionNumber = 0U,\n        .baseAddress  = (uint32_t)&amp;__flash_asild_start,\n        .size         = MPU_REGION_SIZE_128KB,\n        .accessPermission = MPU_AP_RO_RO,     /* \u7279\u6743\u53ea\u8bfb, \u7528\u6237\u53ea\u8bfb */\n        .executeNever = FALSE,                 /* \u53ef\u6267\u884c */\n        .shareable    = FALSE,\n        .cacheable    = TRUE,\n        .bufferable   = FALSE,\n        .enable       = TRUE\n    },\n\n    /* Region 1: ASIL D RAM - \u8bfb\u5199\u4e0d\u53ef\u6267\u884c */\n    {\n        .regionNumber = 1U,\n        .baseAddress  = (uint32_t)&amp;__ram_asild_start,\n        .size         = MPU_REGION_SIZE_64KB,\n        .accessPermission = MPU_AP_RW_RW,     /* \u7279\u6743\u8bfb\u5199, \u7528\u6237\u8bfb\u5199 */\n        .executeNever = TRUE,                  /* \u4e0d\u53ef\u6267\u884c */\n        .shareable    = FALSE,\n        .cacheable    = TRUE,\n        .bufferable   = TRUE,\n        .enable       = TRUE\n    },\n\n    /* Region 2: QM Flash - QM \u4efb\u52a1\u53ef\u8bbf\u95ee */\n    {\n        .regionNumber = 2U,\n        .baseAddress  = 0x00060000U,\n        .size         = MPU_REGION_SIZE_512KB,\n        .accessPermission = MPU_AP_RO_RO,\n        .executeNever = FALSE,\n        .enable       = TRUE\n    },\n\n    /* Region 3: QM RAM - QM \u4efb\u52a1\u53ef\u8bbf\u95ee */\n    {\n        .regionNumber = 3U,\n        .baseAddress  = 0x20018000U,\n        .size         = MPU_REGION_SIZE_128KB,\n        .accessPermission = MPU_AP_RW_RW,\n        .executeNever = TRUE,\n        .enable       = TRUE\n    },\n\n    /* Region 4: \u5171\u4eab\u4ea4\u6362\u533a - \u6240\u6709\u4efb\u52a1\u53ef\u8bbf\u95ee */\n    {\n        .regionNumber = 4U,\n        .baseAddress  = (uint32_t)&amp;__shared_start,\n        .size         = MPU_REGION_SIZE_16KB,\n        .accessPermission = MPU_AP_RW_RW,\n        .executeNever = TRUE,\n        .enable       = TRUE\n    },\n\n    /* Region 5: \u5916\u8bbe\u533a\u57df */\n    {\n        .regionNumber = 5U,\n        .baseAddress  = 0x40000000U,\n        .size         = MPU_REGION_SIZE_512MB,\n        .accessPermission = MPU_AP_RW_RW,\n        .executeNever = TRUE,\n        .shareable    = TRUE,\n        .cacheable    = FALSE,\n        .bufferable   = TRUE,\n        .enable       = TRUE\n    }\n};\n\nvoid Mpu_Init(void) {\n    uint32_t i;\n\n    /* \u7981\u7528 MPU */\n    MPU-&gt;CTRL = 0U;\n\n    /* \u914d\u7f6e\u5404\u533a\u57df */\n    for (i = 0U; i &lt; (sizeof(Mpu_Config) / sizeof(Mpu_Config[0])); i++) {\n        Mpu_ConfigureRegion(&amp;Mpu_Config[i]);\n    }\n\n    /* \u542f\u7528 MPU */\n    MPU-&gt;CTRL = MPU_CTRL_ENABLE_Msk | \n                MPU_CTRL_PRIVDEFENA_Msk;  /* \u542f\u7528\u9ed8\u8ba4\u80cc\u666f\u533a\u57df */\n\n    /* \u5185\u5b58\u5c4f\u969c */\n    __DSB();\n    __ISB();\n}\n</code></pre>"},{"location":"04_Implementation/Memory_Mapping_Design/#_5","title":"\u5185\u5b58\u6bb5\u6620\u5c04\u603b\u56fe","text":"<pre><code>flowchart TB\n    subgraph SourceCode[\"\ud83d\udcdd \u6e90\u4ee3\u7801\"]\n        direction LR\n        CODE1[\"Ecu_Safety.c\"]\n        CODE2[\"Dcm.c\"]\n    end\n\n    subgraph MemMap[\"\ud83d\udd27 MemMap.h\"]\n        direction TB\n        MM1[\"#define ECU_SAFETY_START_SEC_CODE\"]\n        MM2[\"\u5c55\u5f00\u4e3a section \u5c5e\u6027\"]\n    end\n\n    subgraph Compiler[\"\u2699\ufe0f \u7f16\u8bd1\u5668\"]\n        direction TB\n        OBJ1[\"Ecu_Safety.o&lt;br/&gt;\u542b .text_ASIL_D \u6bb5\"]\n        OBJ2[\"Dcm.o&lt;br/&gt;\u542b .text_QM \u6bb5\"]\n    end\n\n    subgraph Linker[\"\ud83d\udd17 \u94fe\u63a5\u5668\"]\n        direction TB\n        LD1[\"\u94fe\u63a5\u5668\u811a\u672c\u5b9a\u4e49\u5185\u5b58\u533a\u57df\"]\n        LD2[\"\u5c06\u6bb5\u5206\u914d\u5230\u7269\u7406\u5730\u5740\"]\n    end\n\n    subgraph Binary[\"\ud83d\udce6 \u8f93\u51fa\u6587\u4ef6\"]\n        ELF[\"app.elf\"]\n        HEX[\"app.hex\"]\n        MAP[\"app.map\"]\n    end\n\n    subgraph Memory[\"\ud83d\udcbe \u7269\u7406\u5185\u5b58\"]\n        direction TB\n\n        subgraph Flash_Layout[\"Flash\"]\n            F1[\"0x00010000: .text_ASIL_D\"]\n            F2[\"0x00060000: .text_QM\"]\n        end\n\n        subgraph RAM_Layout[\"RAM\"]\n            R1[\"0x20000000: .data_ASIL_D\"]\n            R2[\"0x20018000: .data_QM\"]\n        end\n    end\n\n    SourceCode --&gt; MemMap --&gt; Compiler --&gt; Linker --&gt; Binary --&gt; Memory\n\n    style MemMap fill:#e3f2fd,stroke:#1976d2,stroke-width:2px\n    style Linker fill:#fff3e0,stroke:#f57c00,stroke-width:2px\n    style Memory fill:#e8f5e9,stroke:#388e3c,stroke-width:2px</code></pre>"},{"location":"04_Implementation/Memory_Mapping_Design/#_6","title":"\u9a8c\u8bc1\u4e0e\u8c03\u8bd5","text":""},{"location":"04_Implementation/Memory_Mapping_Design/#map","title":"Map \u6587\u4ef6\u5206\u6790","text":"<pre><code>/* \u793a\u4f8b app.map \u6458\u5f55 */\n\nMemory Configuration\n\nName             Origin             Length             Attributes\nFLASH_ASIL_D     0x00010000         0x00020000         xr\nRAM_ASIL_D       0x20000000         0x00010000         xrw\n...\n\nLinker script and memory map\n\n.text_ASIL_D    0x00010000     0x00008a40\n                0x00010000        __text_asild_start = .\n *(.text_ASIL_D)\n .text_ASIL_D   0x00010000     0x00001234  Ecu_Safety.o\n .text_ASIL_D   0x00011234     0x00000abc  SafetyMonitor.o\n .text_ASIL_D   0x000122f0     0x00000150  Wdg.o\n                0x00018a40        __text_asild_end = .\n\n.text_QM        0x00060000     0x00024680\n *(.text_QM)\n *(.text)\n .text          0x00060000     0x00012340  Dcm.o\n .text          0x00072340     0x00008900  Com.o\n</code></pre>"},{"location":"04_Implementation/Memory_Mapping_Design/#_7","title":"\u8fd0\u884c\u65f6\u9a8c\u8bc1","text":"<pre><code>/* \u9a8c\u8bc1\u4ee3\u7801\u6bb5\u4f4d\u7f6e */\nvoid VerifyMemoryLayout(void) {\n    uint32_t funcAddr;\n\n    /* \u83b7\u53d6\u51fd\u6570\u5730\u5740 */\n    funcAddr = (uint32_t)&amp;Ecu_Safety_Monitor;\n\n    /* \u9a8c\u8bc1\u5728 ASIL D \u533a\u57df */\n    if ((funcAddr &gt;= 0x00010000U) &amp;&amp; (funcAddr &lt; 0x00030000U)) {\n        /* OK: \u51fd\u6570\u5728\u6b63\u786e\u7684 Flash \u533a\u57df */\n    } else {\n        /* Error: \u5185\u5b58\u6620\u5c04\u914d\u7f6e\u9519\u8bef */\n        ReportError(ERR_MEMMAP_VIOLATION);\n    }\n\n    /* \u9a8c\u8bc1\u53d8\u91cf\u4f4d\u7f6e */\n    uint32_t varAddr = (uint32_t)&amp;SafetyCounter;\n    if ((varAddr &gt;= 0x20000000U) &amp;&amp; (varAddr &lt; 0x20010000U)) {\n        /* OK: \u53d8\u91cf\u5728 ASIL D RAM */\n    } else {\n        ReportError(ERR_MEMMAP_VIOLATION);\n    }\n}\n</code></pre>"},{"location":"04_Implementation/Memory_Mapping_Design/#_8","title":"\u6700\u4f73\u5b9e\u8df5","text":"\u5b9e\u8df5\u9879 \u8bf4\u660e \u6a21\u5757\u5316 MemMap \u6bcf\u4e2a BSW/SWC \u6a21\u5757\u6709\u72ec\u7acb\u7684\u6bb5\u5b8f \u6bb5\u547d\u540d\u89c4\u8303 <code>.text_&lt;MODULE&gt;_&lt;ASIL&gt;</code> \u683c\u5f0f \u94fe\u63a5\u5668\u65ad\u8a00 \u6dfb\u52a0 ASSERT \u68c0\u6d4b\u6ea2\u51fa Map \u6587\u4ef6\u5ba1\u67e5 \u6784\u5efa\u540e\u68c0\u67e5\u6bb5\u5206\u914d MPU \u8054\u52a8 \u4f7f\u7528\u94fe\u63a5\u5668\u7b26\u53f7\u914d\u7f6e MPU \u5bf9\u9f50\u8981\u6c42 \u6ee1\u8db3 MPU \u6700\u5c0f\u533a\u57df\u5927\u5c0f (32B/256B) <p>\u6700\u540e\u66f4\u65b0: 2026-01-25</p>"},{"location":"04_Implementation/UDS_0x27_SecurityAccess/","title":"UDS 0x27 Security Access \u670d\u52a1\u5b9e\u73b0","text":"<p>\u672c\u6587\u6863\u8be6\u8ff0 UDS \u5b89\u5168\u8bbf\u95ee\u670d\u52a1 (SID 0x27) \u5728 AUTOSAR Classic Platform \u4e2d\u7684\u5b8c\u6574\u8c03\u7528\u6808\uff0c\u5305\u542b PduR \u2192 Dcm \u2192 Callout \u2192 Crypto Driver \u7684\u4ea4\u4e92\u6d41\u7a0b\u3002</p>"},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#_1","title":"\u670d\u52a1\u6982\u8ff0","text":""},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#security-access","title":"Security Access \u673a\u5236","text":"\u5c5e\u6027 \u63cf\u8ff0 \u670d\u52a1\u6807\u8bc6 SID = 0x27 \u6807\u51c6\u4f9d\u636e ISO 14229-1 \u76ee\u7684 \u89e3\u9501\u53d7\u4fdd\u62a4\u7684\u8bca\u65ad\u670d\u52a1 \u673a\u5236 Seed &amp; Key \u6311\u6218-\u54cd\u5e94\u8ba4\u8bc1 \u5b89\u5168\u7b49\u7ea7 \u652f\u6301\u591a\u4e2a Security Level (0x01-0x7E)"},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#_2","title":"\u5b50\u529f\u80fd\u5b9a\u4e49","text":"Sub-Function \u540d\u79f0 \u63cf\u8ff0 0x01 requestSeed (Level 1) \u8bf7\u6c42\u5b89\u5168\u7b49\u7ea7 1 \u7684\u79cd\u5b50 0x02 sendKey (Level 1) \u53d1\u9001\u5b89\u5168\u7b49\u7ea7 1 \u7684\u5bc6\u94a5 0x03 requestSeed (Level 2) \u8bf7\u6c42\u5b89\u5168\u7b49\u7ea7 2 \u7684\u79cd\u5b50 0x04 sendKey (Level 2) \u53d1\u9001\u5b89\u5168\u7b49\u7ea7 2 \u7684\u5bc6\u94a5 ... ... \u5947\u6570=requestSeed, \u5076\u6570=sendKey 0x7F requestSeed (Level 64) \u6700\u9ad8\u5b89\u5168\u7b49\u7ea7\u79cd\u5b50\u8bf7\u6c42"},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#autosar","title":"AUTOSAR \u6a21\u5757\u67b6\u6784","text":""},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#_3","title":"\u6d89\u53ca\u6a21\u5757","text":"<pre><code>flowchart TB\n    subgraph Application[\"\u5e94\u7528\u5c42\"]\n        DIAG_APP[\"\u8bca\u65ad\u5e94\u7528\"]\n    end\n\n    subgraph BSW[\"\u57fa\u7840\u8f6f\u4ef6\u5c42 (BSW)\"]\n        direction TB\n\n        subgraph COM_Stack[\"\u901a\u4fe1\u6808\"]\n            PDUR[\"PduR&lt;br/&gt;(PDU Router)\"]\n            DCM[\"Dcm&lt;br/&gt;(Diagnostic Communication Manager)\"]\n        end\n\n        subgraph Security_Stack[\"\u5b89\u5168\u6808\"]\n            CSM[\"Csm&lt;br/&gt;(Crypto Service Manager)\"]\n            CRYIF[\"CryIf&lt;br/&gt;(Crypto Interface)\"]\n        end\n\n        subgraph Crypto_Driver[\"\u52a0\u5bc6\u9a71\u52a8\"]\n            CRY[\"Cry&lt;br/&gt;(Crypto Driver)\"]\n            HSM[\"HSM Driver\"]\n        end\n    end\n\n    subgraph MCAL[\"\u5fae\u63a7\u5236\u5668\u62bd\u8c61\u5c42\"]\n        HSM_HW[\"HSM Hardware\"]\n    end\n\n    subgraph Callout[\"Callout \u63a5\u53e3\"]\n        SEED_CB[\"Dcm_GetSeed()\"]\n        KEY_CB[\"Dcm_CompareKey()\"]\n    end\n\n    PDUR --&gt; DCM\n    DCM --&gt; Callout\n    Callout --&gt; CSM\n    CSM --&gt; CRYIF --&gt; CRY --&gt; HSM --&gt; HSM_HW\n\n    style DCM fill:#e3f2fd,stroke:#1976d2,stroke-width:2px\n    style Callout fill:#fff3e0,stroke:#f57c00,stroke-width:2px\n    style CSM fill:#e8f5e9,stroke:#388e3c</code></pre>"},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#_4","title":"\u5b8c\u6574\u8c03\u7528\u6808\u5e8f\u5217\u56fe","text":""},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#phase-1-request-seed-0x27-0x01","title":"Phase 1: Request Seed (0x27 0x01)","text":"<pre><code>sequenceDiagram\n    autonumber\n    participant Tester as \ud83d\udd27 Tester\n    participant CanIf as CanIf\n    participant PduR as PduR\n    participant Dcm as Dcm\n    participant DspInternal as Dcm Internal&lt;br/&gt;(DSP Layer)\n    participant Callout as Dcm_GetSeed&lt;br/&gt;(Callout)\n    participant Csm as Csm\n    participant CryDrv as Crypto Driver\n    participant HSM as HSM\n\n    Note over Tester,HSM: \u2550\u2550\u2550 Phase 1: Request Seed \u2550\u2550\u2550\n\n    rect rgb(227, 242, 253)\n        Note over Tester: \u6784\u9020\u8bf7\u6c42&lt;br/&gt;27 01\n        Tester-&gt;&gt;CanIf: CAN Frame&lt;br/&gt;[27 01]\n\n        CanIf-&gt;&gt;PduR: PduR_CanIfRxIndication()&lt;br/&gt;RxPduId, PduInfoPtr\n\n        Note over PduR: \u8def\u7531\u67e5\u627e&lt;br/&gt;\u786e\u5b9a\u76ee\u6807\u6a21\u5757\n\n        PduR-&gt;&gt;Dcm: Dcm_StartOfReception()&lt;br/&gt;DcmRxPduId, TpSduLength\n\n        Dcm--&gt;&gt;PduR: BUFREQ_OK\n\n        PduR-&gt;&gt;Dcm: Dcm_CopyRxData()&lt;br/&gt;PduInfoPtr, BufferSizePtr\n\n        PduR-&gt;&gt;Dcm: Dcm_TpRxIndication()&lt;br/&gt;Result = E_OK\n    end\n\n    rect rgb(255, 243, 224)\n        Note over Dcm: \u89e3\u6790 SID = 0x27&lt;br/&gt;SubFunction = 0x01\n\n        Dcm-&gt;&gt;DspInternal: DspInternal_SecurityAccess()\n\n        Note over DspInternal: \u68c0\u67e5\u4f1a\u8bdd\u72b6\u6001&lt;br/&gt;\u68c0\u67e5\u5b89\u5168\u5ef6\u65f6\n\n        alt \u5b89\u5168\u5ef6\u65f6\u6709\u6548\n            DspInternal--&gt;&gt;Dcm: NRC 0x37&lt;br/&gt;(requiredTimeDelayNotExpired)\n        else \u4f1a\u8bdd\u68c0\u67e5\u5931\u8d25\n            DspInternal--&gt;&gt;Dcm: NRC 0x7F&lt;br/&gt;(serviceNotSupportedInActiveSession)\n        else \u68c0\u67e5\u901a\u8fc7\n            DspInternal-&gt;&gt;Callout: Dcm_GetSeed()&lt;br/&gt;SecurityLevel, SeedLen, *Seed, OpStatus\n        end\n    end\n\n    rect rgb(232, 245, 233)\n        Note over Callout: \u751f\u6210\u968f\u673a\u79cd\u5b50&lt;br/&gt;\u53ef\u8c03\u7528 Csm\n\n        Callout-&gt;&gt;Csm: Csm_RandomGenerate()&lt;br/&gt;JobId, ResultPtr, ResultLengthPtr\n\n        Csm-&gt;&gt;CryDrv: Cry_RandomGenerate()\n\n        CryDrv-&gt;&gt;HSM: HSM_GenerateRandom()\n\n        HSM--&gt;&gt;CryDrv: Random Bytes\n        CryDrv--&gt;&gt;Csm: E_OK\n        Csm--&gt;&gt;Callout: E_OK, Seed Data\n\n        Note over Callout: \u4fdd\u5b58 Seed \u4f9b\u540e\u7eed\u9a8c\u8bc1\n\n        Callout--&gt;&gt;DspInternal: E_OK, Seed[N]\n    end\n\n    rect rgb(252, 228, 236)\n        DspInternal--&gt;&gt;Dcm: Positive Response Ready\n\n        Dcm-&gt;&gt;PduR: PduR_DcmTransmit()&lt;br/&gt;TxPduId, PduInfoPtr\n\n        Note over Dcm: \u54cd\u5e94: 67 01 [Seed]\n\n        PduR-&gt;&gt;CanIf: CanIf_Transmit()\n\n        CanIf-&gt;&gt;Tester: CAN Frame&lt;br/&gt;[67 01 XX XX XX XX]\n    end</code></pre>"},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#phase-2-send-key-0x27-0x02","title":"Phase 2: Send Key (0x27 0x02)","text":"<pre><code>sequenceDiagram\n    autonumber\n    participant Tester as \ud83d\udd27 Tester\n    participant CanIf as CanIf\n    participant PduR as PduR\n    participant Dcm as Dcm\n    participant DspInternal as Dcm Internal&lt;br/&gt;(DSP Layer)\n    participant Callout as Dcm_CompareKey&lt;br/&gt;(Callout)\n    participant Csm as Csm\n    participant CryDrv as Crypto Driver\n    participant HSM as HSM\n\n    Note over Tester,HSM: \u2550\u2550\u2550 Phase 2: Send Key \u2550\u2550\u2550\n\n    rect rgb(227, 242, 253)\n        Note over Tester: \u6839\u636e\u7b97\u6cd5\u8ba1\u7b97 Key&lt;br/&gt;Key = f(Seed, Secret)\n\n        Tester-&gt;&gt;CanIf: CAN Frame&lt;br/&gt;[27 02 KEY...]\n\n        CanIf-&gt;&gt;PduR: PduR_CanIfRxIndication()\n\n        PduR-&gt;&gt;Dcm: Dcm_StartOfReception()\n        Dcm--&gt;&gt;PduR: BUFREQ_OK\n        PduR-&gt;&gt;Dcm: Dcm_CopyRxData()\n        PduR-&gt;&gt;Dcm: Dcm_TpRxIndication()\n    end\n\n    rect rgb(255, 243, 224)\n        Note over Dcm: \u89e3\u6790 SID = 0x27&lt;br/&gt;SubFunction = 0x02\n\n        Dcm-&gt;&gt;DspInternal: DspInternal_SecurityAccess()\n\n        Note over DspInternal: \u9a8c\u8bc1\u5e8f\u5217&lt;br/&gt;(\u5fc5\u987b\u5148 requestSeed)\n\n        alt \u672a\u5148\u8bf7\u6c42 Seed\n            DspInternal--&gt;&gt;Dcm: NRC 0x24&lt;br/&gt;(requestSequenceError)\n        else \u5e8f\u5217\u6b63\u786e\n            DspInternal-&gt;&gt;Callout: Dcm_CompareKey()&lt;br/&gt;SecurityLevel, Key, KeyLen, OpStatus\n        end\n    end\n\n    rect rgb(232, 245, 233)\n        Note over Callout: \u4f7f\u7528\u4fdd\u5b58\u7684 Seed&lt;br/&gt;\u8ba1\u7b97\u671f\u671b Key\n\n        Callout-&gt;&gt;Csm: Csm_MacGenerate()&lt;br/&gt;JobId, DataPtr, DataLen, MacPtr, MacLenPtr\n        Note right of Callout: \u6216\u5176\u4ed6\u52a0\u5bc6\u7b97\u6cd5&lt;br/&gt;AES, SHA256 \u7b49\n\n        Csm-&gt;&gt;CryDrv: Cry_MacGenerate()\n        CryDrv-&gt;&gt;HSM: HSM_ComputeMAC()\n        HSM--&gt;&gt;CryDrv: Expected Key\n        CryDrv--&gt;&gt;Csm: E_OK\n        Csm--&gt;&gt;Callout: E_OK, ComputedKey\n\n        Note over Callout: \u6bd4\u8f83 ReceivedKey&lt;br/&gt;\u4e0e ComputedKey\n\n        alt Key \u5339\u914d\n            Callout--&gt;&gt;DspInternal: DCM_E_COMPARE_KEY_OK\n            Note over DspInternal: \u8bbe\u7f6e SecurityLevel&lt;br/&gt;\u89e3\u9501\u53d7\u4fdd\u62a4\u670d\u52a1\n        else Key \u4e0d\u5339\u914d\n            Callout--&gt;&gt;DspInternal: DCM_E_COMPARE_KEY_FAILED\n            Note over DspInternal: \u589e\u52a0\u5931\u8d25\u8ba1\u6570&lt;br/&gt;\u53ef\u80fd\u89e6\u53d1\u5ef6\u65f6\n        end\n    end\n\n    rect rgb(252, 228, 236)\n        alt \u9a8c\u8bc1\u6210\u529f\n            Dcm-&gt;&gt;PduR: PduR_DcmTransmit()\n            Note over Dcm: \u54cd\u5e94: 67 02\n            PduR-&gt;&gt;CanIf: CanIf_Transmit()\n            CanIf-&gt;&gt;Tester: [67 02]\n            Note over Tester: \u5b89\u5168\u89e3\u9501\u6210\u529f!\n        else \u9a8c\u8bc1\u5931\u8d25\n            Dcm-&gt;&gt;PduR: PduR_DcmTransmit()\n            Note over Dcm: \u5426\u5b9a\u54cd\u5e94: 7F 27 35&lt;br/&gt;(invalidKey)\n            PduR-&gt;&gt;CanIf: CanIf_Transmit()\n            CanIf-&gt;&gt;Tester: [7F 27 35]\n        else \u8d85\u8fc7\u91cd\u8bd5\u6b21\u6570\n            Dcm-&gt;&gt;PduR: PduR_DcmTransmit()\n            Note over Dcm: \u5426\u5b9a\u54cd\u5e94: 7F 27 36&lt;br/&gt;(exceededNumberOfAttempts)\n            PduR-&gt;&gt;CanIf: CanIf_Transmit()\n            CanIf-&gt;&gt;Tester: [7F 27 36]\n            Note over Dcm: \u542f\u52a8\u5b89\u5168\u5ef6\u65f6\u5b9a\u65f6\u5668\n        end\n    end</code></pre>"},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#callout","title":"Callout \u51fd\u6570\u5b9e\u73b0","text":""},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#dcm_getseed","title":"Dcm_GetSeed \u5b9e\u73b0\u6a21\u677f","text":"<pre><code>/* ============================================================\n * File: Dcm_SecurityAccess_Callout.c\n * Description: Security Access Callout Implementation\n * MISRA C:2012 Compliant\n * ============================================================ */\n\n#include \"Dcm.h\"\n#include \"Csm.h\"\n#include \"Rte_Dcm.h\"\n\n/* \u5b58\u50a8\u751f\u6210\u7684 Seed\uff0c\u4f9b CompareKey \u4f7f\u7528 */\nstatic uint8 Dcm_SecuritySeed[DCM_SECURITY_SEED_SIZE];\nstatic boolean Dcm_SeedGenerated = FALSE;\n\n/**\n * @brief Generate security seed for the requested security level\n * @param[in]  SecurityAccessType - Security level requested\n * @param[in]  SeedLen - Expected seed length\n * @param[out] Seed - Buffer to store generated seed\n * @param[in]  OpStatus - Operation status (initial, pending, cancel)\n * @return Std_ReturnType - E_OK, E_NOT_OK, DCM_E_PENDING\n */\nStd_ReturnType Dcm_GetSeed(\n    uint8 SecurityAccessType,\n    uint8 SeedLen,\n    uint8* Seed,\n    Dcm_OpStatusType OpStatus)\n{\n    Std_ReturnType retVal = E_NOT_OK;\n    Csm_ResultType csmResult;\n    uint32 seedLength = (uint32)SeedLen;\n\n    /* \u53c2\u6570\u6709\u6548\u6027\u68c0\u67e5 */\n    if (NULL_PTR == Seed)\n    {\n        /* MISRA Rule 15.5: \u5355\u4e00\u51fa\u53e3\u70b9 - \u4f7f\u7528 retVal */\n        retVal = E_NOT_OK;\n    }\n    else if (SeedLen &gt; DCM_SECURITY_SEED_SIZE)\n    {\n        retVal = E_NOT_OK;\n    }\n    else\n    {\n        switch (OpStatus)\n        {\n            case DCM_INITIAL:\n                /* \u8c03\u7528 Csm \u751f\u6210\u968f\u673a\u6570 */\n                csmResult = Csm_RandomGenerate(\n                    CSM_JOB_ID_RANDOM_SEED,\n                    Seed,\n                    &amp;seedLength);\n\n                if (CSM_E_OK == csmResult)\n                {\n                    /* \u4fdd\u5b58 Seed \u4f9b\u540e\u7eed\u9a8c\u8bc1 */\n                    (void)memcpy(Dcm_SecuritySeed, Seed, SeedLen);\n                    Dcm_SeedGenerated = TRUE;\n                    retVal = E_OK;\n                }\n                else if (CSM_E_BUSY == csmResult)\n                {\n                    retVal = DCM_E_PENDING;\n                }\n                else\n                {\n                    retVal = E_NOT_OK;\n                }\n                break;\n\n            case DCM_PENDING:\n                /* \u68c0\u67e5\u5f02\u6b65\u64cd\u4f5c\u7ed3\u679c */\n                csmResult = Csm_RandomGenerate(\n                    CSM_JOB_ID_RANDOM_SEED,\n                    Seed,\n                    &amp;seedLength);\n\n                if (CSM_E_OK == csmResult)\n                {\n                    (void)memcpy(Dcm_SecuritySeed, Seed, SeedLen);\n                    Dcm_SeedGenerated = TRUE;\n                    retVal = E_OK;\n                }\n                else if (CSM_E_BUSY == csmResult)\n                {\n                    retVal = DCM_E_PENDING;\n                }\n                else\n                {\n                    retVal = E_NOT_OK;\n                }\n                break;\n\n            case DCM_CANCEL:\n                /* \u53d6\u6d88\u64cd\u4f5c */\n                (void)Csm_CancelJob(CSM_JOB_ID_RANDOM_SEED);\n                Dcm_SeedGenerated = FALSE;\n                retVal = E_OK;\n                break;\n\n            default:\n                /* \u4e0d\u5e94\u5230\u8fbe\u6b64\u5904 */\n                retVal = E_NOT_OK;\n                break;\n        }\n    }\n\n    return retVal;\n}\n</code></pre>"},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#dcm_comparekey","title":"Dcm_CompareKey \u5b9e\u73b0\u6a21\u677f","text":"<pre><code>/**\n * @brief Compare received key with expected key\n * @param[in] SecurityAccessType - Security level\n * @param[in] Key - Received key from tester\n * @param[in] KeyLen - Key length\n * @param[in] OpStatus - Operation status\n * @return Dcm_CompareKeyResultType\n */\nStd_ReturnType Dcm_CompareKey(\n    uint8 SecurityAccessType,\n    const uint8* Key,\n    uint8 KeyLen,\n    Dcm_OpStatusType OpStatus)\n{\n    Std_ReturnType retVal = E_NOT_OK;\n    uint8 expectedKey[DCM_SECURITY_KEY_SIZE];\n    uint32 expectedKeyLen = DCM_SECURITY_KEY_SIZE;\n    Csm_ResultType csmResult;\n    uint8 idx;\n    boolean keyMatch = TRUE;\n\n    /* \u53c2\u6570\u68c0\u67e5 */\n    if ((NULL_PTR == Key) || (FALSE == Dcm_SeedGenerated))\n    {\n        retVal = E_NOT_OK;\n    }\n    else\n    {\n        switch (OpStatus)\n        {\n            case DCM_INITIAL:\n                /* \u4f7f\u7528 Seed + Secret \u8ba1\u7b97\u671f\u671b Key */\n                /* \u8fd9\u91cc\u4f7f\u7528 HMAC-SHA256 \u4f5c\u4e3a\u793a\u4f8b */\n                csmResult = Csm_MacGenerate(\n                    CSM_JOB_ID_SECURITY_MAC,\n                    CRYPTO_OPERATIONMODE_SINGLECALL,\n                    Dcm_SecuritySeed,\n                    DCM_SECURITY_SEED_SIZE,\n                    expectedKey,\n                    &amp;expectedKeyLen);\n\n                if (CSM_E_OK == csmResult)\n                {\n                    /* \u5e38\u6570\u65f6\u95f4\u6bd4\u8f83\uff0c\u9632\u6b62\u65f6\u5e8f\u653b\u51fb */\n                    for (idx = 0U; idx &lt; KeyLen; idx++)\n                    {\n                        if (Key[idx] != expectedKey[idx])\n                        {\n                            keyMatch = FALSE;\n                            /* \u7ee7\u7eed\u6bd4\u8f83\uff0c\u4e0d\u63d0\u524d\u9000\u51fa */\n                        }\n                    }\n\n                    if (TRUE == keyMatch)\n                    {\n                        retVal = E_OK;\n                    }\n                    else\n                    {\n                        retVal = DCM_E_COMPARE_KEY_FAILED;\n                    }\n\n                    /* \u6e05\u9664 Seed\uff0c\u4e00\u6b21\u6027\u4f7f\u7528 */\n                    Dcm_SeedGenerated = FALSE;\n                    (void)memset(Dcm_SecuritySeed, 0x00U, \n                                 DCM_SECURITY_SEED_SIZE);\n                }\n                else if (CSM_E_BUSY == csmResult)\n                {\n                    retVal = DCM_E_PENDING;\n                }\n                else\n                {\n                    retVal = E_NOT_OK;\n                }\n                break;\n\n            case DCM_PENDING:\n                /* \u5904\u7406\u5f02\u6b65\u54cd\u5e94 */\n                /* ... \u7c7b\u4f3c\u903b\u8f91 ... */\n                break;\n\n            case DCM_CANCEL:\n                (void)Csm_CancelJob(CSM_JOB_ID_SECURITY_MAC);\n                retVal = E_OK;\n                break;\n\n            default:\n                retVal = E_NOT_OK;\n                break;\n        }\n    }\n\n    return retVal;\n}\n</code></pre>"},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#_5","title":"\u72b6\u6001\u673a\u8bbe\u8ba1","text":""},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#security-access_1","title":"Security Access \u72b6\u6001\u673a","text":"<pre><code>stateDiagram-v2\n    [*] --&gt; Locked: \u521d\u59cb\u72b6\u6001\n\n    Locked --&gt; WaitForKey: requestSeed&lt;br/&gt;\u751f\u6210 Seed \u6210\u529f\n    Locked --&gt; Locked: requestSeed&lt;br/&gt;\u751f\u6210\u5931\u8d25\n\n    WaitForKey --&gt; Unlocked: sendKey&lt;br/&gt;Key \u9a8c\u8bc1\u6210\u529f\n    WaitForKey --&gt; Locked: sendKey&lt;br/&gt;Key \u9a8c\u8bc1\u5931\u8d25&lt;br/&gt;(\u672a\u8d85\u6b21\u6570)\n    WaitForKey --&gt; Delayed: sendKey&lt;br/&gt;\u8d85\u8fc7\u6700\u5927\u5c1d\u8bd5\u6b21\u6570\n    WaitForKey --&gt; Locked: \u8d85\u65f6\u672a\u6536\u5230 Key\n\n    Delayed --&gt; Locked: \u5ef6\u65f6\u671f\u6ee1\n    Delayed --&gt; Delayed: \u4efb\u4f55\u8bf7\u6c42&lt;br/&gt;\u8fd4\u56de NRC 0x37\n\n    Unlocked --&gt; Locked: \u4f1a\u8bdd\u8d85\u65f6/\u590d\u4f4d\n    Unlocked --&gt; Unlocked: \u5df2\u89e3\u9501&lt;br/&gt;Seed = 0x00...\n\n    note right of Delayed: \u5b89\u5168\u5ef6\u65f6\u72b6\u6001&lt;br/&gt;\u9632\u6b62\u66b4\u529b\u653b\u51fb</code></pre>"},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#nrc","title":"\u5426\u5b9a\u54cd\u5e94\u7801 (NRC)","text":"NRC \u540d\u79f0 \u89e6\u53d1\u6761\u4ef6 0x12 subFunctionNotSupported \u4e0d\u652f\u6301\u7684\u5b89\u5168\u7b49\u7ea7 0x13 incorrectMessageLengthOrInvalidFormat \u6d88\u606f\u683c\u5f0f\u9519\u8bef 0x22 conditionsNotCorrect \u6761\u4ef6\u4e0d\u6ee1\u8db3 0x24 requestSequenceError \u672a\u5148\u8bf7\u6c42 Seed 0x35 invalidKey Key \u9a8c\u8bc1\u5931\u8d25 0x36 exceededNumberOfAttempts \u8d85\u8fc7\u6700\u5927\u5c1d\u8bd5\u6b21\u6570 0x37 requiredTimeDelayNotExpired \u5b89\u5168\u5ef6\u65f6\u672a\u5230\u671f"},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#_6","title":"\u5b89\u5168\u8003\u91cf","text":""},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#_7","title":"\u9632\u62a4\u63aa\u65bd","text":"\u5a01\u80c1 \u9632\u62a4\u63aa\u65bd \u5b9e\u73b0\u4f4d\u7f6e \u66b4\u529b\u7834\u89e3 \u5931\u8d25\u8ba1\u6570 + \u6307\u6570\u5ef6\u65f6 Dcm \u914d\u7f6e \u65f6\u5e8f\u653b\u51fb \u5e38\u6570\u65f6\u95f4\u6bd4\u8f83 CompareKey \u91cd\u653e\u653b\u51fb \u4e00\u6b21\u6027 Seed GetSeed Seed \u9884\u6d4b HSM \u771f\u968f\u673a\u6570 Crypto Driver \u5185\u5b58\u6cc4\u9732 \u4f7f\u7528\u540e\u6e05\u96f6 Seed/Key Callout"},{"location":"04_Implementation/UDS_0x27_SecurityAccess/#dcm","title":"Dcm \u5b89\u5168\u914d\u7f6e","text":"<pre><code>&lt;!-- Dcm \u5b89\u5168\u8bbf\u95ee\u914d\u7f6e\u793a\u4f8b --&gt;\n&lt;ECUC-CONTAINER-VALUE&gt;\n  &lt;SHORT-NAME&gt;DcmDspSecurityRow_Level1&lt;/SHORT-NAME&gt;\n  &lt;PARAMETER-VALUES&gt;\n    &lt;ECUC-NUMERICAL-PARAM-VALUE&gt;\n      &lt;DEFINITION-REF&gt;/Dcm/DcmDspSecurityRow/DcmDspSecurityLevel&lt;/DEFINITION-REF&gt;\n      &lt;VALUE&gt;1&lt;/VALUE&gt;\n    &lt;/ECUC-NUMERICAL-PARAM-VALUE&gt;\n    &lt;ECUC-NUMERICAL-PARAM-VALUE&gt;\n      &lt;DEFINITION-REF&gt;/Dcm/DcmDspSecurityRow/DcmDspSecuritySeedSize&lt;/DEFINITION-REF&gt;\n      &lt;VALUE&gt;4&lt;/VALUE&gt;\n    &lt;/ECUC-NUMERICAL-PARAM-VALUE&gt;\n    &lt;ECUC-NUMERICAL-PARAM-VALUE&gt;\n      &lt;DEFINITION-REF&gt;/Dcm/DcmDspSecurityRow/DcmDspSecurityKeySize&lt;/DEFINITION-REF&gt;\n      &lt;VALUE&gt;4&lt;/VALUE&gt;\n    &lt;/ECUC-NUMERICAL-PARAM-VALUE&gt;\n    &lt;ECUC-NUMERICAL-PARAM-VALUE&gt;\n      &lt;DEFINITION-REF&gt;/Dcm/DcmDspSecurityRow/DcmDspSecurityNumAttDelay&lt;/DEFINITION-REF&gt;\n      &lt;VALUE&gt;3&lt;/VALUE&gt;\n    &lt;/ECUC-NUMERICAL-PARAM-VALUE&gt;\n    &lt;ECUC-NUMERICAL-PARAM-VALUE&gt;\n      &lt;DEFINITION-REF&gt;/Dcm/DcmDspSecurityRow/DcmDspSecurityDelayTime&lt;/DEFINITION-REF&gt;\n      &lt;VALUE&gt;10.0&lt;/VALUE&gt; &lt;!-- 10 \u79d2\u5ef6\u65f6 --&gt;\n    &lt;/ECUC-NUMERICAL-PARAM-VALUE&gt;\n  &lt;/PARAMETER-VALUES&gt;\n&lt;/ECUC-CONTAINER-VALUE&gt;\n</code></pre> <p>\u6700\u540e\u66f4\u65b0: 2026-01-25</p>"},{"location":"05_Verification/Testing_Strategy/","title":"\u6d4b\u8bd5\u7b56\u7565\u4e0e\u9a8c\u8bc1\u65b9\u6cd5\u8bba","text":"<p>\u672c\u6587\u6863\u5b9a\u4e49\u57fa\u4e8e ASPICE SWE.5/SWE.6 \u548c ISO 26262 Part 6 \u7684\u5206\u5c42\u6d4b\u8bd5\u7b56\u7565\uff0c\u6309 ASIL \u7b49\u7ea7\u63a8\u8350\u9a8c\u8bc1\u65b9\u6cd5\u4e0e\u5de5\u5177\u94fe\u3002</p>"},{"location":"05_Verification/Testing_Strategy/#v-model","title":"V-Model \u53f3\u4fa7\u6620\u5c04","text":"<pre><code>flowchart RL\n    subgraph Design[\"\u2b07\ufe0f \u8bbe\u8ba1\u4fa7\"]\n        SWE1[\"SWE.1&lt;br/&gt;\u8f6f\u4ef6\u9700\u6c42\"]\n        SWE2[\"SWE.2&lt;br/&gt;\u8f6f\u4ef6\u67b6\u6784\"]\n        SWE3[\"SWE.3&lt;br/&gt;\u8be6\u7ec6\u8bbe\u8ba1\"]\n        SWE4[\"SWE.4&lt;br/&gt;\u5355\u5143\u5b9e\u73b0\"]\n    end\n\n    subgraph Verification[\"\u2b06\ufe0f \u9a8c\u8bc1\u4fa7\"]\n        SWE4_T[\"\u5355\u5143\u9a8c\u8bc1&lt;br/&gt;(Unit Test)\"]\n        SWE5[\"SWE.5&lt;br/&gt;\u96c6\u6210\u6d4b\u8bd5\"]\n        SWE6[\"SWE.6&lt;br/&gt;\u786e\u8ba4\u6d4b\u8bd5\"]\n        SYS4[\"SYS.4&lt;br/&gt;\u7cfb\u7edf\u96c6\u6210\"]\n        SYS5[\"SYS.5&lt;br/&gt;\u7cfb\u7edf\u786e\u8ba4\"]\n    end\n\n    SWE4 &lt;-.-&gt;|\"\u9a8c\u8bc1\"| SWE4_T\n    SWE3 &lt;-.-&gt;|\"\u9a8c\u8bc1\"| SWE4_T\n    SWE2 &lt;-.-&gt;|\"\u9a8c\u8bc1\"| SWE5\n    SWE1 &lt;-.-&gt;|\"\u9a8c\u8bc1\"| SWE6\n\n    SWE4_T --&gt; SWE5 --&gt; SWE6 --&gt; SYS4 --&gt; SYS5\n\n    style SWE4_T fill:#e3f2fd,stroke:#1976d2\n    style SWE5 fill:#fff3e0,stroke:#f57c00\n    style SWE6 fill:#e8f5e9,stroke:#388e3c</code></pre>"},{"location":"05_Verification/Testing_Strategy/#aspice","title":"ASPICE \u6d4b\u8bd5\u8fc7\u7a0b\u57df","text":""},{"location":"05_Verification/Testing_Strategy/#swe4-","title":"SWE.4 - \u8f6f\u4ef6\u5355\u5143\u9a8c\u8bc1","text":"\u5c5e\u6027 \u63cf\u8ff0 \u76ee\u7684 \u9a8c\u8bc1\u8f6f\u4ef6\u5355\u5143\u6ee1\u8db3\u8be6\u7ec6\u8bbe\u8ba1\u89c4\u683c \u8f93\u5165 \u8be6\u7ec6\u8bbe\u8ba1\u6587\u6863\u3001\u6e90\u4ee3\u7801\u3001\u5355\u5143\u6d4b\u8bd5\u89c4\u683c \u8f93\u51fa \u5355\u5143\u6d4b\u8bd5\u62a5\u544a\u3001\u8986\u76d6\u7387\u62a5\u544a \u5173\u952e\u6d3b\u52a8 \u9759\u6001\u5206\u6790\u3001\u5355\u5143\u6d4b\u8bd5\u3001\u4ee3\u7801\u5ba1\u67e5"},{"location":"05_Verification/Testing_Strategy/#swe5-","title":"SWE.5 - \u8f6f\u4ef6\u96c6\u6210\u4e0e\u6d4b\u8bd5","text":"\u5c5e\u6027 \u63cf\u8ff0 \u76ee\u7684 \u9a8c\u8bc1\u96c6\u6210\u540e\u7684\u8f6f\u4ef6\u7ec4\u4ef6\u6ee1\u8db3\u67b6\u6784\u8bbe\u8ba1 \u8f93\u5165 \u8f6f\u4ef6\u67b6\u6784\u3001\u96c6\u6210\u7b56\u7565\u3001\u5df2\u9a8c\u8bc1\u5355\u5143 \u8f93\u51fa \u96c6\u6210\u6d4b\u8bd5\u62a5\u544a\u3001\u63a5\u53e3\u9a8c\u8bc1\u62a5\u544a \u5173\u952e\u6d3b\u52a8 \u63a5\u53e3\u6d4b\u8bd5\u3001\u96c6\u6210\u56de\u5f52\u6d4b\u8bd5\u3001\u8d44\u6e90\u6d88\u8017\u6d4b\u8bd5"},{"location":"05_Verification/Testing_Strategy/#swe6-","title":"SWE.6 - \u8f6f\u4ef6\u786e\u8ba4\u6d4b\u8bd5","text":"\u5c5e\u6027 \u63cf\u8ff0 \u76ee\u7684 \u786e\u8ba4\u8f6f\u4ef6\u6ee1\u8db3\u8f6f\u4ef6\u9700\u6c42\u89c4\u683c \u8f93\u5165 \u8f6f\u4ef6\u9700\u6c42\u89c4\u683c\u3001\u786e\u8ba4\u6d4b\u8bd5\u89c4\u683c \u8f93\u51fa \u786e\u8ba4\u6d4b\u8bd5\u62a5\u544a\u3001\u9700\u6c42\u8ffd\u6eaf\u77e9\u9635 \u5173\u952e\u6d3b\u52a8 \u529f\u80fd\u6d4b\u8bd5\u3001\u6027\u80fd\u6d4b\u8bd5\u3001\u8fb9\u754c\u6d4b\u8bd5"},{"location":"05_Verification/Testing_Strategy/#asil","title":"ASIL \u5206\u7ea7\u6d4b\u8bd5\u65b9\u6cd5\u77e9\u9635","text":""},{"location":"05_Verification/Testing_Strategy/#swe4","title":"\u5355\u5143\u7ea7\u6d4b\u8bd5 (SWE.4)","text":"\u6d4b\u8bd5\u65b9\u6cd5 QM ASIL A ASIL B ASIL C ASIL D ISO 26262 \u53c2\u8003 \u9700\u6c42\u5bfc\u5411\u6d4b\u8bd5 \u25cb ++ ++ ++ ++ Table 10 \u63a5\u53e3\u6d4b\u8bd5 \u25cb ++ ++ ++ ++ Table 10 \u7b49\u4ef7\u7c7b\u5212\u5206 \u25cb + ++ ++ ++ Table 10 \u8fb9\u754c\u503c\u5206\u6790 \u25cb + + ++ ++ Table 10 \u9519\u8bef\u63a8\u6d4b \u25cb + + + ++ Table 10 \u8d44\u6e90\u6d88\u8017\u6d4b\u8bd5 \u25cb + + ++ ++ Table 11 Back-to-Back \u6d4b\u8bd5 \u25cb \u25cb + ++ ++ Table 11 \u6545\u969c\u6ce8\u5165\u6d4b\u8bd5 \u25cb \u25cb + + ++ Table 11 <p>\u56fe\u4f8b: ++ = \u9ad8\u5ea6\u63a8\u8350, + = \u63a8\u8350, \u25cb = \u53ef\u9009 (\u65e0\u4e13\u9879\u8981\u6c42)</p>"},{"location":"05_Verification/Testing_Strategy/#swe4_1","title":"\u7ed3\u6784\u8986\u76d6\u7387\u8981\u6c42 (SWE.4)","text":"\u8986\u76d6\u7387\u6307\u6807 QM ASIL A ASIL B ASIL C ASIL D \u8bf4\u660e \u8bed\u53e5\u8986\u76d6\u7387 (SC) \u25cb ++ ++ + + \u6bcf\u6761\u8bed\u53e5\u81f3\u5c11\u6267\u884c\u4e00\u6b21 \u5206\u652f\u8986\u76d6\u7387 (BC) \u25cb + ++ ++ + \u6bcf\u4e2a\u5206\u652f\u81f3\u5c11\u8986\u76d6\u4e00\u6b21 MC/DC \u25cb \u25cb + ++ ++ \u4fee\u6b63\u6761\u4ef6/\u5224\u5b9a\u8986\u76d6 <pre><code>flowchart LR\n    subgraph Coverage[\"\u8986\u76d6\u7387\u5c42\u6b21\"]\n        SC[\"\u8bed\u53e5\u8986\u76d6&lt;br/&gt;(Statement)\"]\n        BC[\"\u5206\u652f\u8986\u76d6&lt;br/&gt;(Branch)\"]\n        MCDC[\"MC/DC&lt;br/&gt;(Modified Condition)\"]\n    end\n\n    SC --&gt;|\"\u5305\u542b\u4e8e\"| BC\n    BC --&gt;|\"\u5305\u542b\u4e8e\"| MCDC\n\n    style SC fill:#c8e6c9\n    style BC fill:#fff9c4\n    style MCDC fill:#ffcdd2</code></pre>"},{"location":"05_Verification/Testing_Strategy/#mcdc","title":"MC/DC \u8986\u76d6\u7387\u8bf4\u660e","text":"\u6761\u4ef6 \u542b\u4e49 \u5224\u5b9a\u8986\u76d6 \u6bcf\u4e2a\u5224\u5b9a (if/while) \u7684\u771f\u5047\u90fd\u88ab\u6d4b\u8bd5 \u6761\u4ef6\u8986\u76d6 \u6bcf\u4e2a\u539f\u5b50\u6761\u4ef6\u7684\u771f\u5047\u90fd\u88ab\u6d4b\u8bd5 MC/DC \u6bcf\u4e2a\u6761\u4ef6\u72ec\u7acb\u5f71\u54cd\u5224\u5b9a\u7ed3\u679c\u88ab\u8bc1\u660e <p>MC/DC \u793a\u4f8b:</p> <pre><code>// \u5224\u5b9a: if (A &amp;&amp; (B || C))\n// \u9700\u8981\u8bc1\u660e A, B, C \u5404\u81ea\u72ec\u7acb\u5f71\u54cd\u7ed3\u679c\n\n// \u6d4b\u8bd5\u7528\u4f8b\u8bbe\u8ba1:\n// Case 1: A=T, B=T, C=X \u2192 Result=T  (A\u5f71\u54cd)\n// Case 2: A=F, B=T, C=X \u2192 Result=F  (A\u5f71\u54cd)\n// Case 3: A=T, B=T, C=F \u2192 Result=T  (B\u5f71\u54cd)\n// Case 4: A=T, B=F, C=F \u2192 Result=F  (B\u5f71\u54cd)\n// Case 5: A=T, B=F, C=T \u2192 Result=T  (C\u5f71\u54cd)\n// Case 6: A=T, B=F, C=F \u2192 Result=F  (C\u5f71\u54cd)\n</code></pre>"},{"location":"05_Verification/Testing_Strategy/#swe5","title":"\u96c6\u6210\u7ea7\u6d4b\u8bd5 (SWE.5)","text":"\u6d4b\u8bd5\u65b9\u6cd5 QM ASIL A ASIL B ASIL C ASIL D \u8bf4\u660e \u529f\u80fd/\u9ed1\u76d2\u6d4b\u8bd5 \u25cb ++ ++ ++ ++ \u57fa\u4e8e\u63a5\u53e3\u89c4\u683c \u63a5\u53e3\u4e00\u81f4\u6027\u6d4b\u8bd5 \u25cb ++ ++ ++ ++ \u9a8c\u8bc1\u63a5\u53e3\u5951\u7ea6 \u9519\u8bef\u5904\u7406\u6d4b\u8bd5 \u25cb + ++ ++ ++ \u5f02\u5e38\u8def\u5f84\u9a8c\u8bc1 \u8d44\u6e90\u6d88\u8017\u6d4b\u8bd5 \u25cb + + ++ ++ CPU\u3001\u5185\u5b58\u3001\u6808 Back-to-Back \u6d4b\u8bd5 \u25cb \u25cb + + ++ \u6a21\u578b\u4e0e\u4ee3\u7801\u4e00\u81f4 \u6545\u969c\u6ce8\u5165\u6d4b\u8bd5 \u25cb \u25cb + ++ ++ \u9a8c\u8bc1\u5b89\u5168\u673a\u5236 \u8c03\u7528\u8986\u76d6\u7387 \u25cb + ++ ++ ++ \u51fd\u6570\u8c03\u7528\u8986\u76d6"},{"location":"05_Verification/Testing_Strategy/#swe6","title":"\u786e\u8ba4\u7ea7\u6d4b\u8bd5 (SWE.6)","text":"\u6d4b\u8bd5\u65b9\u6cd5 QM ASIL A ASIL B ASIL C ASIL D \u8bf4\u660e \u57fa\u4e8e\u9700\u6c42\u7684\u6d4b\u8bd5 \u25cb ++ ++ ++ ++ \u9700\u6c42\u8ffd\u6eaf \u6027\u80fd/\u65f6\u5e8f\u6d4b\u8bd5 \u25cb + ++ ++ ++ WCET\u3001\u54cd\u5e94\u65f6\u95f4 \u538b\u529b\u6d4b\u8bd5 \u25cb + + ++ ++ \u8fb9\u754c\u8d1f\u8f7d \u957f\u65f6\u95f4\u8fd0\u884c\u6d4b\u8bd5 \u25cb + + + ++ \u7a33\u5b9a\u6027\u9a8c\u8bc1 \u5931\u6548\u6a21\u5f0f\u6d4b\u8bd5 \u25cb \u25cb + ++ ++ \u5b89\u5168\u72b6\u6001\u89e6\u53d1 \u6e17\u900f\u6d4b\u8bd5 \u25cb \u25cb + + ++ \u7f51\u7edc\u5b89\u5168 (R155)"},{"location":"05_Verification/Testing_Strategy/#_2","title":"\u6545\u969c\u6ce8\u5165\u6d4b\u8bd5\u7b56\u7565","text":""},{"location":"05_Verification/Testing_Strategy/#_3","title":"\u6545\u969c\u6ce8\u5165\u5206\u7c7b","text":"<pre><code>flowchart TB\n    subgraph FaultInjection[\"\u6545\u969c\u6ce8\u5165\u6280\u672f\"]\n        direction TB\n\n        subgraph HW_Level[\"\u786c\u4ef6\u7ea7\"]\n            HW1[\"\u5f15\u811a\u7ea7\u6545\u969c\u6ce8\u5165\"]\n            HW2[\"\u7535\u538b/\u65f6\u949f\u6270\u52a8\"]\n            HW3[\"\u8f90\u5c04\u6d4b\u8bd5\"]\n        end\n\n        subgraph SW_Level[\"\u8f6f\u4ef6\u7ea7\"]\n            SW1[\"\u4ee3\u7801\u53d8\u5f02&lt;br/&gt;(Mutation)\"]\n            SW2[\"API \u9519\u8bef\u6ce8\u5165\"]\n            SW3[\"\u5185\u5b58\u635f\u574f\u6a21\u62df\"]\n            SW4[\"\u5bc4\u5b58\u5668\u7be1\u6539\"]\n        end\n\n        subgraph Msg_Level[\"\u901a\u4fe1\u7ea7\"]\n            MSG1[\"CAN \u6d88\u606f\u4e22\u5931\"]\n            MSG2[\"\u6d88\u606f\u5ef6\u8fdf\"]\n            MSG3[\"\u6d88\u606f\u635f\u574f\"]\n            MSG4[\"\u6d88\u606f\u91cd\u653e\"]\n        end\n    end\n\n    style HW_Level fill:#ffcdd2,stroke:#c62828\n    style SW_Level fill:#fff9c4,stroke:#f9a825\n    style Msg_Level fill:#c8e6c9,stroke:#388e3c</code></pre>"},{"location":"05_Verification/Testing_Strategy/#_4","title":"\u6545\u969c\u6ce8\u5165\u6d4b\u8bd5\u7528\u4f8b\u77e9\u9635","text":"\u5b89\u5168\u673a\u5236 \u6ce8\u5165\u6545\u969c \u9884\u671f\u884c\u4e3a ASIL \u8981\u6c42 E2E Protection CRC \u9519\u8bef \u6d88\u606f\u4e22\u5f03\u3001\u4f7f\u7528 fallback B+ Watchdog \u4efb\u52a1\u8d85\u65f6 \u7cfb\u7edf\u590d\u4f4d\u3001\u5b89\u5168\u72b6\u6001 C+ MPU Protection \u975e\u6cd5\u5185\u5b58\u8bbf\u95ee \u5f02\u5e38\u6355\u83b7\u3001\u9694\u79bb D Alive Counter \u8ba1\u6570\u5668\u51bb\u7ed3 \u68c0\u6d4b\u901a\u4fe1\u4e2d\u65ad B+ Timeout Monitor \u6d88\u606f\u4e22\u5931 \u89e6\u53d1\u964d\u7ea7\u6a21\u5f0f B+ Range Check \u8d85\u8303\u56f4\u8f93\u5165 \u503c\u9971\u548c\u6216\u62d2\u7edd A+ Plausibility \u4e0d\u4e00\u81f4\u6570\u636e \u4f20\u611f\u5668\u5207\u6362\u6216\u964d\u7ea7 C+"},{"location":"05_Verification/Testing_Strategy/#_5","title":"\u6545\u969c\u6ce8\u5165\u8986\u76d6\u76ee\u6807","text":"ASIL \u5355\u70b9\u6545\u969c\u8986\u76d6 \u6f5c\u4f0f\u6545\u969c\u8986\u76d6 \u591a\u70b9\u6545\u969c\u8986\u76d6 ASIL A \u5efa\u8bae \u53ef\u9009 \u53ef\u9009 ASIL B \u8981\u6c42 \u5efa\u8bae \u53ef\u9009 ASIL C \u8981\u6c42 \u8981\u6c42 \u5efa\u8bae ASIL D \u8981\u6c42 (\u5b8c\u6574) \u8981\u6c42 (\u5b8c\u6574) \u8981\u6c42"},{"location":"05_Verification/Testing_Strategy/#_6","title":"\u6d4b\u8bd5\u81ea\u52a8\u5316\u4e0e\u5de5\u5177\u94fe","text":""},{"location":"05_Verification/Testing_Strategy/#_7","title":"\u63a8\u8350\u5de5\u5177\u77e9\u9635","text":"\u6d4b\u8bd5\u9636\u6bb5 \u5de5\u5177\u7c7b\u578b \u5546\u4e1a\u5de5\u5177 \u5f00\u6e90\u5de5\u5177 \u9759\u6001\u5206\u6790 MISRA \u68c0\u67e5 Polyspace, PC-lint, QA-C Cppcheck, Clang-Tidy \u5355\u5143\u6d4b\u8bd5 \u6846\u67b6 VectorCAST, Tessy, Cantata GoogleTest, Unity \u8986\u76d6\u7387 \u4ee3\u7801\u8986\u76d6 Testwell CTC++, BullseyeCoverage gcov, lcov \u96c6\u6210\u6d4b\u8bd5 HIL/SIL dSPACE, NI VeriStand Open HIL \u6a21\u578b\u6d4b\u8bd5 MBT Simulink Test, BTC - \u6545\u969c\u6ce8\u5165 Fault Injection BTC EmbeddedTester, Razorcat - \u6d4b\u8bd5\u7ba1\u7406 ALM Polarion, codebeamer, Jama - \u8ffd\u6eaf\u6027 Requirements DOORS, Polarion ReqIF tools"},{"location":"05_Verification/Testing_Strategy/#cicd","title":"CI/CD \u96c6\u6210\u67b6\u6784","text":"<pre><code>flowchart LR\n    subgraph Dev[\"\u5f00\u53d1\u73af\u5883\"]\n        CODE[\"\u6e90\u4ee3\u7801\"]\n        TEST[\"\u6d4b\u8bd5\u7528\u4f8b\"]\n    end\n\n    subgraph CI[\"CI Pipeline\"]\n        direction TB\n        BUILD[\"\u7f16\u8bd1\u6784\u5efa\"]\n        STATIC[\"\u9759\u6001\u5206\u6790&lt;br/&gt;(MISRA/Coverity)\"]\n        UNIT[\"\u5355\u5143\u6d4b\u8bd5&lt;br/&gt;(VectorCAST)\"]\n        COV[\"\u8986\u76d6\u7387\u5206\u6790\"]\n        SIL[\"SIL \u4eff\u771f\u6d4b\u8bd5\"]\n    end\n\n    subgraph Artifact[\"\u6784\u5efa\u4ea7\u7269\"]\n        BIN[\"\u4e8c\u8fdb\u5236\u6587\u4ef6\"]\n        REPORT[\"\u6d4b\u8bd5\u62a5\u544a\"]\n        TRACE[\"\u8ffd\u6eaf\u77e9\u9635\"]\n    end\n\n    subgraph HIL[\"HIL \u6d4b\u8bd5\u73af\u5883\"]\n        HIL_RIG[\"HIL \u6d4b\u8bd5\u53f0\u67b6\"]\n        FAULT[\"\u6545\u969c\u6ce8\u5165\"]\n    end\n\n    Dev --&gt; CI --&gt; Artifact\n    Artifact --&gt; HIL\n\n    style CI fill:#e3f2fd,stroke:#1976d2\n    style HIL fill:#fff3e0,stroke:#f57c00</code></pre>"},{"location":"05_Verification/Testing_Strategy/#_8","title":"\u8ffd\u6eaf\u6027\u77e9\u9635","text":""},{"location":"05_Verification/Testing_Strategy/#_9","title":"\u53cc\u5411\u8ffd\u6eaf\u8981\u6c42","text":"<pre><code>flowchart TB\n    subgraph Forward[\"\u5411\u524d\u8ffd\u6eaf\"]\n        REQ[\"\u9700\u6c42\"] --&gt; DESIGN[\"\u8bbe\u8ba1\"] --&gt; CODE[\"\u4ee3\u7801\"] --&gt; TEST[\"\u6d4b\u8bd5\"]\n    end\n\n    subgraph Backward[\"\u5411\u540e\u8ffd\u6eaf\"]\n        TEST_B[\"\u6d4b\u8bd5\u7ed3\u679c\"] --&gt; CODE_B[\"\u4ee3\u7801\u53d8\u66f4\"] --&gt; DESIGN_B[\"\u8bbe\u8ba1\u51b3\u7b56\"] --&gt; REQ_B[\"\u9700\u6c42\u6765\u6e90\"]\n    end\n\n    Forward &lt;-.-&gt;|\"\u53cc\u5411\"| Backward</code></pre>"},{"location":"05_Verification/Testing_Strategy/#_10","title":"\u8ffd\u6eaf\u77e9\u9635\u6a21\u677f","text":"\u9700\u6c42 ID \u9700\u6c42\u63cf\u8ff0 \u8bbe\u8ba1\u5143\u7d20 \u4ee3\u7801\u6a21\u5757 \u6d4b\u8bd5\u7528\u4f8b \u6d4b\u8bd5\u7ed3\u679c SWR-001 \u5236\u52a8\u8bf7\u6c42\u54cd\u5e94\u65f6\u95f4 \u2264 50ms SWA-003 Brake_Control.c TC-INT-015 \u2705 Pass SWR-002 CRC \u6821\u9a8c\u5931\u8d25\u89e6\u53d1 NRC SWA-007 Dcm_Verification.c TC-UNIT-042 \u2705 Pass SWR-003 Watchdog \u8d85\u65f6\u5b89\u5168\u72b6\u6001 SWA-012 Wdg_Handler.c TC-FI-008 \u2705 Pass FSR-001 ASIL D \u5b89\u5168\u76ee\u6807 SMS-001 SafetyMonitor.c TC-SYS-101 \u2705 Pass"},{"location":"05_Verification/Testing_Strategy/#_11","title":"\u6d4b\u8bd5\u73af\u5883\u67b6\u6784","text":""},{"location":"05_Verification/Testing_Strategy/#_12","title":"\u591a\u7ea7\u6d4b\u8bd5\u73af\u5883","text":"<pre><code>flowchart TB\n    subgraph MIL[\"MIL (Model-in-the-Loop)\"]\n        MODEL[\"Simulink/Stateflow \u6a21\u578b\"]\n        MIL_TEST[\"\u6a21\u578b\u7ea7\u6d4b\u8bd5\"]\n    end\n\n    subgraph SIL[\"SIL (Software-in-the-Loop)\"]\n        GEN_CODE[\"\u751f\u6210\u4ee3\u7801\"]\n        PC_SIM[\"PC \u4eff\u771f\u73af\u5883\"]\n        SIL_TEST[\"\u8f6f\u4ef6\u4eff\u771f\u6d4b\u8bd5\"]\n    end\n\n    subgraph PIL[\"PIL (Processor-in-the-Loop)\"]\n        TARGET_CPU[\"\u76ee\u6807 CPU\"]\n        JTAG[\"JTAG \u8c03\u8bd5\"]\n        PIL_TEST[\"\u5904\u7406\u5668\u5728\u73af\u6d4b\u8bd5\"]\n    end\n\n    subgraph HIL[\"HIL (Hardware-in-the-Loop)\"]\n        ECU[\"\u771f\u5b9e ECU\"]\n        PLANT[\"\u88ab\u63a7\u5bf9\u8c61\u6a21\u578b\"]\n        IO_SIM[\"I/O \u4eff\u771f\"]\n        HIL_TEST[\"\u786c\u4ef6\u5728\u73af\u6d4b\u8bd5\"]\n    end\n\n    subgraph VIL[\"VIL (Vehicle-in-the-Loop)\"]\n        VEHICLE[\"\u771f\u5b9e\u8f66\u8f86\"]\n        TRACK[\"\u6d4b\u8bd5\u573a\u5730\"]\n        VIL_TEST[\"\u6574\u8f66\u6d4b\u8bd5\"]\n    end\n\n    MIL --&gt; SIL --&gt; PIL --&gt; HIL --&gt; VIL\n\n    style MIL fill:#e8f5e9,stroke:#388e3c\n    style SIL fill:#e3f2fd,stroke:#1976d2\n    style PIL fill:#fff9c4,stroke:#f9a825\n    style HIL fill:#ffe0b2,stroke:#f57c00\n    style VIL fill:#ffcdd2,stroke:#c62828</code></pre>"},{"location":"05_Verification/Testing_Strategy/#_13","title":"\u6d4b\u8bd5\u73af\u5883\u9002\u7528\u6027","text":"\u6d4b\u8bd5\u7c7b\u578b MIL SIL PIL HIL VIL \u529f\u80fd\u903b\u8f91 \u2705 \u2705 \u2705 \u2705 \u2705 \u65f6\u5e8f\u9a8c\u8bc1 \u274c \u25b3 \u2705 \u2705 \u2705 \u8d44\u6e90\u6d88\u8017 \u274c \u274c \u2705 \u2705 \u2705 I/O \u884c\u4e3a \u274c \u274c \u25b3 \u2705 \u2705 EMC/\u73af\u5883 \u274c \u274c \u274c \u25b3 \u2705 \u6545\u969c\u6ce8\u5165 \u2705 \u2705 \u2705 \u2705 \u25b3 \u56de\u5f52\u6d4b\u8bd5 \u2705 \u2705 \u2705 \u25b3 \u274c <p>\u56fe\u4f8b: \u2705 = \u9002\u5408, \u25b3 = \u90e8\u5206\u9002\u5408, \u274c = \u4e0d\u9002\u5408</p>"},{"location":"05_Verification/Testing_Strategy/#_14","title":"\u6d4b\u8bd5\u62a5\u544a\u6a21\u677f","text":""},{"location":"05_Verification/Testing_Strategy/#_15","title":"\u5355\u5143\u6d4b\u8bd5\u62a5\u544a","text":"<pre><code>\u2554\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2557\n\u2551                    UNIT TEST REPORT                        \u2551\n\u2560\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2563\n\u2551 Module: Ecu_Safety.c                                       \u2551\n\u2551 Version: 2.1.0                                             \u2551\n\u2551 Date: 2026-01-25                                           \u2551\n\u2551 ASIL: D                                                    \u2551\n\u2560\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2563\n\u2551 TEST SUMMARY                                               \u2551\n\u2551 \u251c\u2500 Total Test Cases:     156                               \u2551\n\u2551 \u251c\u2500 Passed:               154                               \u2551\n\u2551 \u251c\u2500 Failed:                 0                               \u2551\n\u2551 \u251c\u2500 Blocked:                2                               \u2551\n\u2551 \u2514\u2500 Pass Rate:          98.7%                               \u2551\n\u2560\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2563\n\u2551 COVERAGE METRICS                                           \u2551\n\u2551 \u251c\u2500 Statement Coverage:  99.2%  [Target: 95%] \u2705            \u2551\n\u2551 \u251c\u2500 Branch Coverage:     98.5%  [Target: 95%] \u2705            \u2551\n\u2551 \u251c\u2500 MC/DC Coverage:      97.8%  [Target: 95%] \u2705            \u2551\n\u2551 \u2514\u2500 Function Coverage:  100.0%  [Target: 100%] \u2705           \u2551\n\u2560\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2563\n\u2551 STATIC ANALYSIS                                            \u2551\n\u2551 \u251c\u2500 MISRA Violations:       0 (Required)                    \u2551\n\u2551 \u251c\u2500 MISRA Violations:       3 (Advisory, Deviation Filed)   \u2551\n\u2551 \u2514\u2500 Complexity (max):      12 (Limit: 15) \u2705                \u2551\n\u255a\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u255d\n</code></pre>"},{"location":"05_Verification/Testing_Strategy/#_16","title":"\u96c6\u6210\u6d4b\u8bd5\u62a5\u544a","text":"<pre><code>\u2554\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2557\n\u2551                 INTEGRATION TEST REPORT                    \u2551\n\u2560\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2563\n\u2551 Component: ADAS_Controller                                 \u2551\n\u2551 Integration Level: SW Integration                          \u2551\n\u2560\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2563\n\u2551 INTERFACE VERIFICATION                                     \u2551\n\u2551 \u251c\u2500 COM Signals Tested:     48/48  (100%) \u2705                \u2551\n\u2551 \u251c\u2500 RTE Ports Verified:     24/24  (100%) \u2705                \u2551\n\u2551 \u2514\u2500 E2E Protected Msgs:     16/16  (100%) \u2705                \u2551\n\u2560\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2563\n\u2551 FAULT INJECTION RESULTS                                    \u2551\n\u2551 \u251c\u2500 Safety Mechanisms:      12/12 Verified \u2705               \u2551\n\u2551 \u251c\u2500 Watchdog Trigger:       Pass                            \u2551\n\u2551 \u251c\u2500 MPU Violation:          Pass                            \u2551\n\u2551 \u2514\u2500 E2E CRC Failure:        Pass                            \u2551\n\u255a\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u2550\u255d\n</code></pre>"},{"location":"05_Verification/Testing_Strategy/#kpi","title":"\u6d4b\u8bd5\u5ea6\u91cf KPI","text":"\u5ea6\u91cf\u9879 \u5b9a\u4e49 \u76ee\u6807 (ASIL D) \u9700\u6c42\u8986\u76d6\u7387 \u5df2\u6d4b\u9700\u6c42 / \u603b\u9700\u6c42 100% \u8bed\u53e5\u8986\u76d6\u7387 \u5df2\u6267\u884c\u8bed\u53e5 / \u603b\u8bed\u53e5 \u2265 95% \u5206\u652f\u8986\u76d6\u7387 \u5df2\u8986\u76d6\u5206\u652f / \u603b\u5206\u652f \u2265 95% MC/DC \u8986\u76d6\u7387 MC/DC \u6ee1\u8db3\u6761\u4ef6 / \u603b\u6761\u4ef6 \u2265 95% \u7f3a\u9677\u9003\u9038\u7387 \u9057\u6f0f\u7f3a\u9677 / \u603b\u53d1\u73b0\u7f3a\u9677 &lt; 5% \u56de\u5f52\u901a\u8fc7\u7387 \u56de\u5f52\u6d4b\u8bd5\u901a\u8fc7 / \u603b\u56de\u5f52\u7528\u4f8b 100% \u6545\u969c\u6ce8\u5165\u8986\u76d6 \u5df2\u9a8c\u8bc1\u5b89\u5168\u673a\u5236 / \u603b\u5b89\u5168\u673a\u5236 100% <p>\u6700\u540e\u66f4\u65b0: 2026-01-25</p>"}]}