Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Aug  6 14:17:33 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (242)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (484)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (242)
--------------------------
 There are 242 register/latch pins with no clock driven by root clock pin: tsk_reg/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (484)
--------------------------------------------------
 There are 484 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.343        0.000                      0                   64        0.103        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.343        0.000                      0                   64        0.103        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.828ns (20.387%)  route 3.233ns (79.613%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.326    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 f  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.981     6.763    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X82Y150        LUT4 (Prop_lut4_I1_O)        0.124     6.887 f  tsk_reg/clk_divider[31]_i_9/O
                         net (fo=1, routed)           0.474     7.361    tsk_reg/clk_divider[31]_i_9_n_0
    SLICE_X82Y149        LUT5 (Prop_lut5_I4_O)        0.124     7.485 f  tsk_reg/clk_divider[31]_i_5/O
                         net (fo=2, routed)           0.952     8.437    tsk_reg/clk_divider[31]_i_5_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I2_O)        0.124     8.561 r  tsk_reg/clk_divider[31]_i_1/O
                         net (fo=31, routed)          0.826     9.387    tsk_reg/clk
    SLICE_X83Y150        FDRE                                         r  tsk_reg/clk_divider_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.510    15.009    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  tsk_reg/clk_divider_reg[29]/C
                         clock pessimism              0.185    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X83Y150        FDRE (Setup_fdre_C_R)       -0.429    14.730    tsk_reg/clk_divider_reg[29]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.828ns (20.387%)  route 3.233ns (79.613%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.326    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 f  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.981     6.763    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X82Y150        LUT4 (Prop_lut4_I1_O)        0.124     6.887 f  tsk_reg/clk_divider[31]_i_9/O
                         net (fo=1, routed)           0.474     7.361    tsk_reg/clk_divider[31]_i_9_n_0
    SLICE_X82Y149        LUT5 (Prop_lut5_I4_O)        0.124     7.485 f  tsk_reg/clk_divider[31]_i_5/O
                         net (fo=2, routed)           0.952     8.437    tsk_reg/clk_divider[31]_i_5_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I2_O)        0.124     8.561 r  tsk_reg/clk_divider[31]_i_1/O
                         net (fo=31, routed)          0.826     9.387    tsk_reg/clk
    SLICE_X83Y150        FDRE                                         r  tsk_reg/clk_divider_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.510    15.009    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  tsk_reg/clk_divider_reg[30]/C
                         clock pessimism              0.185    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X83Y150        FDRE (Setup_fdre_C_R)       -0.429    14.730    tsk_reg/clk_divider_reg[30]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.828ns (20.387%)  route 3.233ns (79.613%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.326    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 f  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.981     6.763    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X82Y150        LUT4 (Prop_lut4_I1_O)        0.124     6.887 f  tsk_reg/clk_divider[31]_i_9/O
                         net (fo=1, routed)           0.474     7.361    tsk_reg/clk_divider[31]_i_9_n_0
    SLICE_X82Y149        LUT5 (Prop_lut5_I4_O)        0.124     7.485 f  tsk_reg/clk_divider[31]_i_5/O
                         net (fo=2, routed)           0.952     8.437    tsk_reg/clk_divider[31]_i_5_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I2_O)        0.124     8.561 r  tsk_reg/clk_divider[31]_i_1/O
                         net (fo=31, routed)          0.826     9.387    tsk_reg/clk
    SLICE_X83Y150        FDRE                                         r  tsk_reg/clk_divider_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.510    15.009    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  tsk_reg/clk_divider_reg[31]/C
                         clock pessimism              0.185    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X83Y150        FDRE (Setup_fdre_C_R)       -0.429    14.730    tsk_reg/clk_divider_reg[31]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.394%)  route 3.232ns (79.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.326    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 f  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.981     6.763    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X82Y150        LUT4 (Prop_lut4_I1_O)        0.124     6.887 f  tsk_reg/clk_divider[31]_i_9/O
                         net (fo=1, routed)           0.474     7.361    tsk_reg/clk_divider[31]_i_9_n_0
    SLICE_X82Y149        LUT5 (Prop_lut5_I4_O)        0.124     7.485 f  tsk_reg/clk_divider[31]_i_5/O
                         net (fo=2, routed)           0.952     8.437    tsk_reg/clk_divider[31]_i_5_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I2_O)        0.124     8.561 r  tsk_reg/clk_divider[31]_i_1/O
                         net (fo=31, routed)          0.825     9.386    tsk_reg/clk
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.520    15.020    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[25]/C
                         clock pessimism              0.306    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X83Y149        FDRE (Setup_fdre_C_R)       -0.429    14.862    tsk_reg/clk_divider_reg[25]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.394%)  route 3.232ns (79.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.326    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 f  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.981     6.763    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X82Y150        LUT4 (Prop_lut4_I1_O)        0.124     6.887 f  tsk_reg/clk_divider[31]_i_9/O
                         net (fo=1, routed)           0.474     7.361    tsk_reg/clk_divider[31]_i_9_n_0
    SLICE_X82Y149        LUT5 (Prop_lut5_I4_O)        0.124     7.485 f  tsk_reg/clk_divider[31]_i_5/O
                         net (fo=2, routed)           0.952     8.437    tsk_reg/clk_divider[31]_i_5_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I2_O)        0.124     8.561 r  tsk_reg/clk_divider[31]_i_1/O
                         net (fo=31, routed)          0.825     9.386    tsk_reg/clk
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.520    15.020    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[26]/C
                         clock pessimism              0.306    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X83Y149        FDRE (Setup_fdre_C_R)       -0.429    14.862    tsk_reg/clk_divider_reg[26]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.394%)  route 3.232ns (79.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.326    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 f  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.981     6.763    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X82Y150        LUT4 (Prop_lut4_I1_O)        0.124     6.887 f  tsk_reg/clk_divider[31]_i_9/O
                         net (fo=1, routed)           0.474     7.361    tsk_reg/clk_divider[31]_i_9_n_0
    SLICE_X82Y149        LUT5 (Prop_lut5_I4_O)        0.124     7.485 f  tsk_reg/clk_divider[31]_i_5/O
                         net (fo=2, routed)           0.952     8.437    tsk_reg/clk_divider[31]_i_5_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I2_O)        0.124     8.561 r  tsk_reg/clk_divider[31]_i_1/O
                         net (fo=31, routed)          0.825     9.386    tsk_reg/clk
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.520    15.020    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[27]/C
                         clock pessimism              0.306    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X83Y149        FDRE (Setup_fdre_C_R)       -0.429    14.862    tsk_reg/clk_divider_reg[27]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.394%)  route 3.232ns (79.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.326    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 f  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.981     6.763    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X82Y150        LUT4 (Prop_lut4_I1_O)        0.124     6.887 f  tsk_reg/clk_divider[31]_i_9/O
                         net (fo=1, routed)           0.474     7.361    tsk_reg/clk_divider[31]_i_9_n_0
    SLICE_X82Y149        LUT5 (Prop_lut5_I4_O)        0.124     7.485 f  tsk_reg/clk_divider[31]_i_5/O
                         net (fo=2, routed)           0.952     8.437    tsk_reg/clk_divider[31]_i_5_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I2_O)        0.124     8.561 r  tsk_reg/clk_divider[31]_i_1/O
                         net (fo=31, routed)          0.825     9.386    tsk_reg/clk
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.520    15.020    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
                         clock pessimism              0.306    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X83Y149        FDRE (Setup_fdre_C_R)       -0.429    14.862    tsk_reg/clk_divider_reg[28]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.090%)  route 3.098ns (78.910%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.326    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 f  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.981     6.763    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X82Y150        LUT4 (Prop_lut4_I1_O)        0.124     6.887 f  tsk_reg/clk_divider[31]_i_9/O
                         net (fo=1, routed)           0.474     7.361    tsk_reg/clk_divider[31]_i_9_n_0
    SLICE_X82Y149        LUT5 (Prop_lut5_I4_O)        0.124     7.485 f  tsk_reg/clk_divider[31]_i_5/O
                         net (fo=2, routed)           0.952     8.437    tsk_reg/clk_divider[31]_i_5_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I2_O)        0.124     8.561 r  tsk_reg/clk_divider[31]_i_1/O
                         net (fo=31, routed)          0.691     9.252    tsk_reg/clk
    SLICE_X83Y146        FDRE                                         r  tsk_reg/clk_divider_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    15.019    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y146        FDRE                                         r  tsk_reg/clk_divider_reg[13]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X83Y146        FDRE (Setup_fdre_C_R)       -0.429    14.836    tsk_reg/clk_divider_reg[13]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.090%)  route 3.098ns (78.910%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.326    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 f  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.981     6.763    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X82Y150        LUT4 (Prop_lut4_I1_O)        0.124     6.887 f  tsk_reg/clk_divider[31]_i_9/O
                         net (fo=1, routed)           0.474     7.361    tsk_reg/clk_divider[31]_i_9_n_0
    SLICE_X82Y149        LUT5 (Prop_lut5_I4_O)        0.124     7.485 f  tsk_reg/clk_divider[31]_i_5/O
                         net (fo=2, routed)           0.952     8.437    tsk_reg/clk_divider[31]_i_5_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I2_O)        0.124     8.561 r  tsk_reg/clk_divider[31]_i_1/O
                         net (fo=31, routed)          0.691     9.252    tsk_reg/clk
    SLICE_X83Y146        FDRE                                         r  tsk_reg/clk_divider_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    15.019    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y146        FDRE                                         r  tsk_reg/clk_divider_reg[14]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X83Y146        FDRE (Setup_fdre_C_R)       -0.429    14.836    tsk_reg/clk_divider_reg[14]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.090%)  route 3.098ns (78.910%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.641     5.326    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 f  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.981     6.763    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X82Y150        LUT4 (Prop_lut4_I1_O)        0.124     6.887 f  tsk_reg/clk_divider[31]_i_9/O
                         net (fo=1, routed)           0.474     7.361    tsk_reg/clk_divider[31]_i_9_n_0
    SLICE_X82Y149        LUT5 (Prop_lut5_I4_O)        0.124     7.485 f  tsk_reg/clk_divider[31]_i_5/O
                         net (fo=2, routed)           0.952     8.437    tsk_reg/clk_divider[31]_i_5_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I2_O)        0.124     8.561 r  tsk_reg/clk_divider[31]_i_1/O
                         net (fo=31, routed)          0.691     9.252    tsk_reg/clk
    SLICE_X83Y146        FDRE                                         r  tsk_reg/clk_divider_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    15.019    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y146        FDRE                                         r  tsk_reg/clk_divider_reg[15]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X83Y146        FDRE (Setup_fdre_C_R)       -0.429    14.836    tsk_reg/clk_divider_reg[15]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.511    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.120     1.772    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  tsk_reg/clk_divider_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    tsk_reg/clk_divider_reg[28]_i_1_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  tsk_reg/clk_divider_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.987    tsk_reg/clk_divider_reg[31]_i_2_n_7
    SLICE_X83Y150        FDRE                                         r  tsk_reg/clk_divider_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     2.027    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  tsk_reg/clk_divider_reg[29]/C
                         clock pessimism             -0.248     1.779    
    SLICE_X83Y150        FDRE (Hold_fdre_C_D)         0.105     1.884    tsk_reg/clk_divider_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.511    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.120     1.772    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  tsk_reg/clk_divider_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    tsk_reg/clk_divider_reg[28]_i_1_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  tsk_reg/clk_divider_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.998    tsk_reg/clk_divider_reg[31]_i_2_n_5
    SLICE_X83Y150        FDRE                                         r  tsk_reg/clk_divider_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     2.027    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  tsk_reg/clk_divider_reg[31]/C
                         clock pessimism             -0.248     1.779    
    SLICE_X83Y150        FDRE (Hold_fdre_C_D)         0.105     1.884    tsk_reg/clk_divider_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.511    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  tsk_reg/clk_divider_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  tsk_reg/clk_divider_reg[28]/Q
                         net (fo=2, routed)           0.120     1.772    tsk_reg/clk_divider_reg_n_0_[28]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  tsk_reg/clk_divider_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    tsk_reg/clk_divider_reg[28]_i_1_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  tsk_reg/clk_divider_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.023    tsk_reg/clk_divider_reg[31]_i_2_n_6
    SLICE_X83Y150        FDRE                                         r  tsk_reg/clk_divider_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     2.027    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  tsk_reg/clk_divider_reg[30]/C
                         clock pessimism             -0.248     1.779    
    SLICE_X83Y150        FDRE (Hold_fdre_C_D)         0.105     1.884    tsk_reg/clk_divider_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.510    tsk_reg/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  tsk_reg/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141     1.651 f  tsk_reg/clk_divider_reg[0]/Q
                         net (fo=3, routed)           0.185     1.836    tsk_reg/clk_divider_reg_n_0_[0]
    SLICE_X82Y143        LUT1 (Prop_lut1_I0_O)        0.042     1.878 r  tsk_reg/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    tsk_reg/clk_divider[0]
    SLICE_X82Y143        FDRE                                         r  tsk_reg/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.028    tsk_reg/clk_IBUF_BUFG
    SLICE_X82Y143        FDRE                                         r  tsk_reg/clk_divider_reg[0]/C
                         clock pessimism             -0.518     1.510    
    SLICE_X82Y143        FDRE (Hold_fdre_C_D)         0.105     1.615    tsk_reg/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.510    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y145        FDRE                                         r  tsk_reg/clk_divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  tsk_reg/clk_divider_reg[12]/Q
                         net (fo=2, routed)           0.120     1.771    tsk_reg/clk_divider_reg_n_0_[12]
    SLICE_X83Y145        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  tsk_reg/clk_divider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    tsk_reg/clk_divider_reg[12]_i_1_n_4
    SLICE_X83Y145        FDRE                                         r  tsk_reg/clk_divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.028    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y145        FDRE                                         r  tsk_reg/clk_divider_reg[12]/C
                         clock pessimism             -0.518     1.510    
    SLICE_X83Y145        FDRE (Hold_fdre_C_D)         0.105     1.615    tsk_reg/clk_divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.510    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y146        FDRE                                         r  tsk_reg/clk_divider_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  tsk_reg/clk_divider_reg[16]/Q
                         net (fo=2, routed)           0.120     1.771    tsk_reg/clk_divider_reg_n_0_[16]
    SLICE_X83Y146        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  tsk_reg/clk_divider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    tsk_reg/clk_divider_reg[16]_i_1_n_4
    SLICE_X83Y146        FDRE                                         r  tsk_reg/clk_divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.028    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y146        FDRE                                         r  tsk_reg/clk_divider_reg[16]/C
                         clock pessimism             -0.518     1.510    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.105     1.615    tsk_reg/clk_divider_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.511    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y147        FDRE                                         r  tsk_reg/clk_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  tsk_reg/clk_divider_reg[20]/Q
                         net (fo=2, routed)           0.120     1.772    tsk_reg/clk_divider_reg_n_0_[20]
    SLICE_X83Y147        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  tsk_reg/clk_divider_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    tsk_reg/clk_divider_reg[20]_i_1_n_4
    SLICE_X83Y147        FDRE                                         r  tsk_reg/clk_divider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.029    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y147        FDRE                                         r  tsk_reg/clk_divider_reg[20]/C
                         clock pessimism             -0.518     1.511    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)         0.105     1.616    tsk_reg/clk_divider_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.511    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y148        FDRE                                         r  tsk_reg/clk_divider_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  tsk_reg/clk_divider_reg[24]/Q
                         net (fo=2, routed)           0.120     1.772    tsk_reg/clk_divider_reg_n_0_[24]
    SLICE_X83Y148        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  tsk_reg/clk_divider_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    tsk_reg/clk_divider_reg[24]_i_1_n_4
    SLICE_X83Y148        FDRE                                         r  tsk_reg/clk_divider_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.029    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y148        FDRE                                         r  tsk_reg/clk_divider_reg[24]/C
                         clock pessimism             -0.518     1.511    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.105     1.616    tsk_reg/clk_divider_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.510    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y143        FDRE                                         r  tsk_reg/clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y143        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  tsk_reg/clk_divider_reg[4]/Q
                         net (fo=2, routed)           0.120     1.771    tsk_reg/clk_divider_reg_n_0_[4]
    SLICE_X83Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  tsk_reg/clk_divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    tsk_reg/clk_divider_reg[4]_i_1_n_4
    SLICE_X83Y143        FDRE                                         r  tsk_reg/clk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.028    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y143        FDRE                                         r  tsk_reg/clk_divider_reg[4]/C
                         clock pessimism             -0.518     1.510    
    SLICE_X83Y143        FDRE (Hold_fdre_C_D)         0.105     1.615    tsk_reg/clk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tsk_reg/clk_divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsk_reg/clk_divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.510    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y144        FDRE                                         r  tsk_reg/clk_divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  tsk_reg/clk_divider_reg[8]/Q
                         net (fo=2, routed)           0.120     1.771    tsk_reg/clk_divider_reg_n_0_[8]
    SLICE_X83Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  tsk_reg/clk_divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    tsk_reg/clk_divider_reg[8]_i_1_n_4
    SLICE_X83Y144        FDRE                                         r  tsk_reg/clk_divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.028    tsk_reg/clk_IBUF_BUFG
    SLICE_X83Y144        FDRE                                         r  tsk_reg/clk_divider_reg[8]/C
                         clock pessimism             -0.518     1.510    
    SLICE_X83Y144        FDRE (Hold_fdre_C_D)         0.105     1.615    tsk_reg/clk_divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y143  tsk_reg/clk_divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y145  tsk_reg/clk_divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y145  tsk_reg/clk_divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y145  tsk_reg/clk_divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y146  tsk_reg/clk_divider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y146  tsk_reg/clk_divider_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y146  tsk_reg/clk_divider_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y146  tsk_reg/clk_divider_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y147  tsk_reg/clk_divider_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y150  tsk_reg/clk_divider_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y150  tsk_reg/clk_divider_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y150  tsk_reg/clk_divider_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  tsk_reg/clk_divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  tsk_reg/clk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y145  tsk_reg/clk_divider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y145  tsk_reg/clk_divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y145  tsk_reg/clk_divider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y145  tsk_reg/clk_divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y145  tsk_reg/clk_divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y143  tsk_reg/clk_divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y145  tsk_reg/clk_divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y145  tsk_reg/clk_divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y145  tsk_reg/clk_divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  tsk_reg/clk_divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  tsk_reg/clk_divider_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  tsk_reg/clk_divider_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  tsk_reg/clk_divider_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y147  tsk_reg/clk_divider_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y147  tsk_reg/clk_divider_reg[18]/C



