# Reading pref.tcl
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -gui -debugdb -vcdstim cv32e40p_id_stage=./dataset/gold_id_stage_hello_world_in.vcd cv32e40p_id_stage_vopt -do "../../questa/vsim_input_data.tcl" 
# Start time: 16:09:48 on Dec 07,2020
# Loading /tmp/elia.ribaldone@vlsi21_dpi_7691/linux_x86_64_gcc-5.3.0/export_tramp.so
# Loading sv_std.std
# Loading work.cv32e40p_apu_core_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.cv32e40p_pkg(fast)
# Loading work.cv32e40p_id_stage(fast)
# Loading work.cv32e40p_register_file(fast)
# Loading work.cv32e40p_decoder(fast)
# Loading work.cv32e40p_controller(fast)
# Loading work.cv32e40p_int_controller(fast)
# Loading work.cv32e40p_hwloop_regs(fast)
# ** Warning:: Specified instance "cv32e40p_id_stage" not found.
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# do ../../questa/vsim_input_data.tcl
# tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i
# gold_id_stage_hello_world
# id_stage
# /cv32e40p_id_stage/mie_bypass_i /cv32e40p_id_stage/debug_ebreakm_i /cv32e40p_id_stage/frm_i /cv32e40p_id_stage/wb_ready_i /cv32e40p_id_stage/regfile_alu_we_fw_i /cv32e40p_id_stage/m_irq_enable_i /cv32e40p_id_stage/irq_sec_i /cv32e40p_id_stage/data_misaligned_i /cv32e40p_id_stage/rst_n /cv32e40p_id_stage/instr_valid_i /cv32e40p_id_stage/trigger_match_i /cv32e40p_id_stage/scan_cg_en_i /cv32e40p_id_stage/is_compressed_i /cv32e40p_id_stage/ex_ready_i /cv32e40p_id_stage/clk_ungated_i /cv32e40p_id_stage/data_err_i /cv32e40p_id_stage/clk /cv32e40p_id_stage/regfile_alu_wdata_fw_i /cv32e40p_id_stage/illegal_c_insn_i /cv32e40p_id_stage/mult_multicycle_i /cv32e40p_id_stage/regfile_alu_waddr_fw_i /cv32e40p_id_stage/irq_i /cv32e40p_id_stage/csr_hwlp_regid_i /cv32e40p_id_stage/ex_valid_i /cv32e40p_id_stage/debug_ebreaku_i /cv32e40p_id_stage/csr_hwlp_we_i /cv32e40p_id_stage/regfile_wdata_wb_i /cv32e40p_id_stage/debug_req_i /cv32e40p_id_stage/u_irq_enable_i /cv32e40p_id_stage/regfile_waddr_wb_i /cv32e40p_id_stage/pc_id_i /cv32e40p_id_stage/mcounteren_i /cv32e40p_id_stage/current_priv_lvl_i /cv32e40p_id_stage/apu_busy_i /cv32e40p_id_stage/apu_write_dep_i /cv32e40p_id_stage/fetch_enable_i /cv32e40p_id_stage/regfile_we_wb_i /cv32e40p_id_stage/apu_read_dep_i /cv32e40p_id_stage/is_fetch_failed_i /cv32e40p_id_stage/debug_single_step_i /cv32e40p_id_stage/csr_hwlp_data_i /cv32e40p_id_stage/instr_rdata_i /cv32e40p_id_stage/branch_decision_i
# /cv32e40p_id_stage/mip_o /cv32e40p_id_stage/alu_operand_a_ex_o /cv32e40p_id_stage/mult_operand_b_ex_o /cv32e40p_id_stage/hwlp_start_o /cv32e40p_id_stage/apu_op_ex_o /cv32e40p_id_stage/hwlp_target_o /cv32e40p_id_stage/trap_addr_mux_o /cv32e40p_id_stage/debug_csr_save_o /cv32e40p_id_stage/imm_vec_ext_ex_o /cv32e40p_id_stage/regfile_alu_waddr_ex_o /cv32e40p_id_stage/apu_en_ex_o /cv32e40p_id_stage/hwlp_jump_o /cv32e40p_id_stage/csr_restore_mret_id_o /cv32e40p_id_stage/halt_if_o /cv32e40p_id_stage/alu_is_clpx_ex_o /cv32e40p_id_stage/alu_is_subrot_ex_o /cv32e40p_id_stage/mult_clpx_img_ex_o /cv32e40p_id_stage/apu_read_regs_o /cv32e40p_id_stage/alu_operator_ex_o /cv32e40p_id_stage/csr_save_ex_o /cv32e40p_id_stage/apu_lat_ex_o /cv32e40p_id_stage/id_valid_o /cv32e40p_id_stage/csr_irq_sec_o /cv32e40p_id_stage/csr_save_cause_o /cv32e40p_id_stage/csr_restore_uret_id_o /cv32e40p_id_stage/regfile_alu_we_ex_o /cv32e40p_id_stage/alu_vec_mode_ex_o /cv32e40p_id_stage/irq_id_o /cv32e40p_id_stage/apu_read_regs_valid_o /cv32e40p_id_stage/alu_operand_c_ex_o /cv32e40p_id_stage/perf_pipeline_stall_o /cv32e40p_id_stage/alu_clpx_shift_ex_o /cv32e40p_id_stage/mult_dot_op_a_ex_o /cv32e40p_id_stage/bmask_b_ex_o /cv32e40p_id_stage/regfile_we_ex_o /cv32e40p_id_stage/mult_operand_a_ex_o /cv32e40p_id_stage/data_type_ex_o /cv32e40p_id_stage/data_err_ack_o /cv32e40p_id_stage/hwlp_end_o /cv32e40p_id_stage/data_misaligned_ex_o /cv32e40p_id_stage/csr_save_id_o /cv32e40p_id_stage/wake_from_sleep_o /cv32e40p_id_stage/debug_mode_o /cv32e40p_id_stage/exc_pc_mux_o /cv32e40p_id_stage/mult_signed_mode_ex_o /cv32e40p_id_stage/pc_set_o /cv32e40p_id_stage/mult_sel_subword_ex_o /cv32e40p_id_stage/ctrl_busy_o /cv32e40p_id_stage/pc_ex_o /cv32e40p_id_stage/mult_is_clpx_ex_o /cv32e40p_id_stage/apu_write_regs_o /cv32e40p_id_stage/branch_in_ex_o /cv32e40p_id_stage/alu_en_ex_o /cv32e40p_id_stage/mult_imm_ex_o /cv32e40p_id_stage/mult_operator_ex_o /cv32e40p_id_stage/jump_target_o /cv32e40p_id_stage/apu_waddr_ex_o /cv32e40p_id_stage/mult_dot_op_c_ex_o /cv32e40p_id_stage/csr_access_ex_o /cv32e40p_id_stage/apu_operands_ex_o /cv32e40p_id_stage/data_sign_ext_ex_o /cv32e40p_id_stage/apu_flags_ex_o /cv32e40p_id_stage/hwlp_cnt_o /cv32e40p_id_stage/alu_operand_b_ex_o /cv32e40p_id_stage/is_decoding_o /cv32e40p_id_stage/mult_operand_c_ex_o /cv32e40p_id_stage/id_ready_o /cv32e40p_id_stage/mult_clpx_shift_ex_o /cv32e40p_id_stage/irq_ack_o /cv32e40p_id_stage/bmask_a_ex_o /cv32e40p_id_stage/pc_mux_o /cv32e40p_id_stage/clear_instr_valid_o /cv32e40p_id_stage/data_load_event_ex_o /cv32e40p_id_stage/debug_cause_o /cv32e40p_id_stage/data_reg_offset_ex_o /cv32e40p_id_stage/regfile_waddr_ex_o /cv32e40p_id_stage/perf_jr_stall_o /cv32e40p_id_stage/apu_write_regs_valid_o /cv32e40p_id_stage/instr_req_o /cv32e40p_id_stage/perf_jump_o /cv32e40p_id_stage/exc_cause_o /cv32e40p_id_stage/atop_ex_o /cv32e40p_id_stage/csr_cause_o /cv32e40p_id_stage/mult_en_ex_o /cv32e40p_id_stage/debug_p_elw_no_sleep_o /cv32e40p_id_stage/prepost_useincr_ex_o /cv32e40p_id_stage/data_we_ex_o /cv32e40p_id_stage/csr_op_ex_o /cv32e40p_id_stage/apu_perf_dep_o /cv32e40p_id_stage/perf_ld_stall_o /cv32e40p_id_stage/mult_dot_op_b_ex_o /cv32e40p_id_stage/csr_save_if_o /cv32e40p_id_stage/data_req_ex_o /cv32e40p_id_stage/csr_restore_dret_id_o /cv32e40p_id_stage/mult_dot_signed_ex_o
# sim:/cv32e40p_id_stage/mip_o
# sim:/cv32e40p_id_stage/alu_operand_a_ex_o
# sim:/cv32e40p_id_stage/mult_operand_b_ex_o
# sim:/cv32e40p_id_stage/hwlp_start_o
# sim:/cv32e40p_id_stage/apu_op_ex_o
# sim:/cv32e40p_id_stage/hwlp_target_o
# sim:/cv32e40p_id_stage/trap_addr_mux_o
# sim:/cv32e40p_id_stage/debug_csr_save_o
# sim:/cv32e40p_id_stage/imm_vec_ext_ex_o
# sim:/cv32e40p_id_stage/regfile_alu_waddr_ex_o
# sim:/cv32e40p_id_stage/apu_en_ex_o
# sim:/cv32e40p_id_stage/hwlp_jump_o
# sim:/cv32e40p_id_stage/csr_restore_mret_id_o
# sim:/cv32e40p_id_stage/halt_if_o
# sim:/cv32e40p_id_stage/alu_is_clpx_ex_o
# sim:/cv32e40p_id_stage/alu_is_subrot_ex_o
# sim:/cv32e40p_id_stage/mult_clpx_img_ex_o
# sim:/cv32e40p_id_stage/apu_read_regs_o
# sim:/cv32e40p_id_stage/alu_operator_ex_o
# sim:/cv32e40p_id_stage/csr_save_ex_o
# sim:/cv32e40p_id_stage/apu_lat_ex_o
# sim:/cv32e40p_id_stage/id_valid_o
# sim:/cv32e40p_id_stage/csr_irq_sec_o
# sim:/cv32e40p_id_stage/csr_save_cause_o
# sim:/cv32e40p_id_stage/csr_restore_uret_id_o
# sim:/cv32e40p_id_stage/regfile_alu_we_ex_o
# sim:/cv32e40p_id_stage/alu_vec_mode_ex_o
# sim:/cv32e40p_id_stage/irq_id_o
# sim:/cv32e40p_id_stage/apu_read_regs_valid_o
# sim:/cv32e40p_id_stage/alu_operand_c_ex_o
# sim:/cv32e40p_id_stage/perf_pipeline_stall_o
# sim:/cv32e40p_id_stage/alu_clpx_shift_ex_o
# sim:/cv32e40p_id_stage/mult_dot_op_a_ex_o
# sim:/cv32e40p_id_stage/bmask_b_ex_o
# sim:/cv32e40p_id_stage/regfile_we_ex_o
# sim:/cv32e40p_id_stage/mult_operand_a_ex_o
# sim:/cv32e40p_id_stage/data_type_ex_o
# sim:/cv32e40p_id_stage/data_err_ack_o
# sim:/cv32e40p_id_stage/hwlp_end_o
# sim:/cv32e40p_id_stage/data_misaligned_ex_o
# sim:/cv32e40p_id_stage/csr_save_id_o
# sim:/cv32e40p_id_stage/wake_from_sleep_o
# sim:/cv32e40p_id_stage/debug_mode_o
# sim:/cv32e40p_id_stage/exc_pc_mux_o
# sim:/cv32e40p_id_stage/mult_signed_mode_ex_o
# sim:/cv32e40p_id_stage/pc_set_o
# sim:/cv32e40p_id_stage/mult_sel_subword_ex_o
# sim:/cv32e40p_id_stage/ctrl_busy_o
# sim:/cv32e40p_id_stage/pc_ex_o
# sim:/cv32e40p_id_stage/mult_is_clpx_ex_o
# sim:/cv32e40p_id_stage/apu_write_regs_o
# sim:/cv32e40p_id_stage/branch_in_ex_o
# sim:/cv32e40p_id_stage/alu_en_ex_o
# sim:/cv32e40p_id_stage/mult_imm_ex_o
# sim:/cv32e40p_id_stage/mult_operator_ex_o
# sim:/cv32e40p_id_stage/jump_target_o
# sim:/cv32e40p_id_stage/apu_waddr_ex_o
# sim:/cv32e40p_id_stage/mult_dot_op_c_ex_o
# sim:/cv32e40p_id_stage/csr_access_ex_o
# sim:/cv32e40p_id_stage/apu_operands_ex_o
# sim:/cv32e40p_id_stage/data_sign_ext_ex_o
# sim:/cv32e40p_id_stage/apu_flags_ex_o
# sim:/cv32e40p_id_stage/hwlp_cnt_o
# sim:/cv32e40p_id_stage/alu_operand_b_ex_o
# sim:/cv32e40p_id_stage/is_decoding_o
# sim:/cv32e40p_id_stage/mult_operand_c_ex_o
# sim:/cv32e40p_id_stage/id_ready_o
# sim:/cv32e40p_id_stage/mult_clpx_shift_ex_o
# sim:/cv32e40p_id_stage/irq_ack_o
# sim:/cv32e40p_id_stage/bmask_a_ex_o
# sim:/cv32e40p_id_stage/pc_mux_o
# sim:/cv32e40p_id_stage/clear_instr_valid_o
# sim:/cv32e40p_id_stage/data_load_event_ex_o
# sim:/cv32e40p_id_stage/debug_cause_o
# sim:/cv32e40p_id_stage/data_reg_offset_ex_o
# sim:/cv32e40p_id_stage/regfile_waddr_ex_o
# sim:/cv32e40p_id_stage/perf_jr_stall_o
# sim:/cv32e40p_id_stage/apu_write_regs_valid_o
# sim:/cv32e40p_id_stage/instr_req_o
# sim:/cv32e40p_id_stage/perf_jump_o
# sim:/cv32e40p_id_stage/exc_cause_o
# sim:/cv32e40p_id_stage/atop_ex_o
# sim:/cv32e40p_id_stage/csr_cause_o
# sim:/cv32e40p_id_stage/mult_en_ex_o
# sim:/cv32e40p_id_stage/debug_p_elw_no_sleep_o
# sim:/cv32e40p_id_stage/prepost_useincr_ex_o
# sim:/cv32e40p_id_stage/data_we_ex_o
# sim:/cv32e40p_id_stage/csr_op_ex_o
# sim:/cv32e40p_id_stage/apu_perf_dep_o
# sim:/cv32e40p_id_stage/perf_ld_stall_o
# sim:/cv32e40p_id_stage/mult_dot_op_b_ex_o
# sim:/cv32e40p_id_stage/csr_save_if_o
# sim:/cv32e40p_id_stage/data_req_ex_o
# sim:/cv32e40p_id_stage/csr_restore_dret_id_o
# sim:/cv32e40p_id_stage/mult_dot_signed_ex_o
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /cv32e40p_id_stage/#ALWAYS#768 File: /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 769
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /cv32e40p_id_stage/#ALWAYS#758 File: /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 759
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /cv32e40p_id_stage/#ALWAYS#752 File: /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 753
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /cv32e40p_id_stage/#ALWAYS#743 File: /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 744
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /cv32e40p_id_stage/#ALWAYS#737 File: /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 738
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /cv32e40p_id_stage/#ALWAYS#601(immediate_a_mux) File: /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 602
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /cv32e40p_id_stage/#ALWAYS#516 File: /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 517
# ./dataset/gold_id_stage_hello_world_out.wlf opened as dataset "gold_id_stage_hello_world_out"
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ctrl_busy_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_decoding_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_req_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/branch_in_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/jump_target_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clear_instr_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_set_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_mux_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_pc_mux_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/trap_addr_mux_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/halt_if_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_ready_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_c_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_vec_ext_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_vec_mode_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_waddr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_we_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_waddr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_we_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_en_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operator_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_clpx_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_subrot_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_clpx_shift_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operator_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_c_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_en_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_sel_subword_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_signed_mode_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_imm_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_c_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_signed_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_is_clpx_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_shift_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_img_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_en_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_op_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_lat_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_operands_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_flags_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_waddr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_perf_dep_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_access_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_op_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_irq_sec_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_if_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_mret_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_uret_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_dret_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_start_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_end_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_cnt_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_jump_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_target_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_req_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_we_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_type_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_sign_ext_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_reg_offset_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_load_event_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_misaligned_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/prepost_useincr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_err_ack_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/atop_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mip_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_ack_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_mode_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_csr_save_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_p_elw_no_sleep_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/wake_from_sleep_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jump_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jr_stall_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_ld_stall_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_pipeline_stall_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ctrl_busy_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_decoding_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_req_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/branch_in_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/jump_target_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clear_instr_valid_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_set_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_mux_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_pc_mux_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/trap_addr_mux_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/halt_if_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_ready_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_valid_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_a_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_b_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_c_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_a_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_b_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_vec_ext_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_vec_mode_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_waddr_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_we_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_waddr_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_we_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_en_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operator_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_clpx_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_subrot_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_clpx_shift_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operator_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_a_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_b_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_c_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_en_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_sel_subword_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_signed_mode_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_imm_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_a_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_b_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_c_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_signed_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_is_clpx_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_shift_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_img_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_en_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_op_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_lat_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_operands_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_flags_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_waddr_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_valid_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_valid_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_perf_dep_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_access_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_op_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_irq_sec_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_cause_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_if_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_id_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_mret_id_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_uret_id_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_dret_id_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_cause_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_start_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_end_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_cnt_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_jump_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_target_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_req_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_we_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_type_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_sign_ext_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_reg_offset_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_load_event_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_misaligned_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/prepost_useincr_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_err_ack_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/atop_ex_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mip_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_ack_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_id_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_cause_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_mode_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_cause_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_csr_save_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_p_elw_no_sleep_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/wake_from_sleep_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jump_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jr_stall_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_ld_stall_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_pipeline_stall_o
# ciccio__:95
# ciccio__:95
# /cv32e40p_id_stage/alu_clpx_shift_ex_o /cv32e40p_id_stage/alu_en_ex_o /cv32e40p_id_stage/alu_is_clpx_ex_o /cv32e40p_id_stage/alu_is_subrot_ex_o /cv32e40p_id_stage/alu_operand_a_ex_o /cv32e40p_id_stage/alu_operand_b_ex_o /cv32e40p_id_stage/alu_operand_c_ex_o /cv32e40p_id_stage/alu_operator_ex_o /cv32e40p_id_stage/alu_vec_mode_ex_o /cv32e40p_id_stage/apu_en_ex_o /cv32e40p_id_stage/apu_flags_ex_o /cv32e40p_id_stage/apu_lat_ex_o /cv32e40p_id_stage/apu_op_ex_o /cv32e40p_id_stage/apu_operands_ex_o /cv32e40p_id_stage/apu_perf_dep_o /cv32e40p_id_stage/apu_read_regs_o /cv32e40p_id_stage/apu_read_regs_valid_o /cv32e40p_id_stage/apu_waddr_ex_o /cv32e40p_id_stage/apu_write_regs_o /cv32e40p_id_stage/apu_write_regs_valid_o /cv32e40p_id_stage/atop_ex_o /cv32e40p_id_stage/bmask_a_ex_o /cv32e40p_id_stage/bmask_b_ex_o /cv32e40p_id_stage/branch_in_ex_o /cv32e40p_id_stage/clear_instr_valid_o /cv32e40p_id_stage/csr_access_ex_o /cv32e40p_id_stage/csr_cause_o /cv32e40p_id_stage/csr_irq_sec_o /cv32e40p_id_stage/csr_op_ex_o /cv32e40p_id_stage/csr_restore_dret_id_o /cv32e40p_id_stage/csr_restore_mret_id_o /cv32e40p_id_stage/csr_restore_uret_id_o /cv32e40p_id_stage/csr_save_cause_o /cv32e40p_id_stage/csr_save_ex_o /cv32e40p_id_stage/csr_save_id_o /cv32e40p_id_stage/csr_save_if_o /cv32e40p_id_stage/ctrl_busy_o /cv32e40p_id_stage/data_err_ack_o /cv32e40p_id_stage/data_load_event_ex_o /cv32e40p_id_stage/data_misaligned_ex_o /cv32e40p_id_stage/data_reg_offset_ex_o /cv32e40p_id_stage/data_req_ex_o /cv32e40p_id_stage/data_sign_ext_ex_o /cv32e40p_id_stage/data_type_ex_o /cv32e40p_id_stage/data_we_ex_o /cv32e40p_id_stage/debug_cause_o /cv32e40p_id_stage/debug_csr_save_o /cv32e40p_id_stage/debug_mode_o /cv32e40p_id_stage/debug_p_elw_no_sleep_o /cv32e40p_id_stage/exc_cause_o /cv32e40p_id_stage/exc_pc_mux_o /cv32e40p_id_stage/halt_if_o /cv32e40p_id_stage/hwlp_cnt_o /cv32e40p_id_stage/hwlp_end_o /cv32e40p_id_stage/hwlp_jump_o /cv32e40p_id_stage/hwlp_start_o /cv32e40p_id_stage/hwlp_target_o /cv32e40p_id_stage/id_ready_o /cv32e40p_id_stage/id_valid_o /cv32e40p_id_stage/imm_vec_ext_ex_o /cv32e40p_id_stage/instr_req_o /cv32e40p_id_stage/irq_ack_o /cv32e40p_id_stage/irq_id_o /cv32e40p_id_stage/is_decoding_o /cv32e40p_id_stage/jump_target_o /cv32e40p_id_stage/mip_o /cv32e40p_id_stage/mult_clpx_img_ex_o /cv32e40p_id_stage/mult_clpx_shift_ex_o /cv32e40p_id_stage/mult_dot_op_a_ex_o /cv32e40p_id_stage/mult_dot_op_b_ex_o /cv32e40p_id_stage/mult_dot_op_c_ex_o /cv32e40p_id_stage/mult_dot_signed_ex_o /cv32e40p_id_stage/mult_en_ex_o /cv32e40p_id_stage/mult_imm_ex_o /cv32e40p_id_stage/mult_is_clpx_ex_o /cv32e40p_id_stage/mult_operand_a_ex_o /cv32e40p_id_stage/mult_operand_b_ex_o /cv32e40p_id_stage/mult_operand_c_ex_o /cv32e40p_id_stage/mult_operator_ex_o /cv32e40p_id_stage/mult_sel_subword_ex_o /cv32e40p_id_stage/mult_signed_mode_ex_o /cv32e40p_id_stage/pc_ex_o /cv32e40p_id_stage/pc_mux_o /cv32e40p_id_stage/pc_set_o /cv32e40p_id_stage/perf_jr_stall_o /cv32e40p_id_stage/perf_jump_o /cv32e40p_id_stage/perf_ld_stall_o /cv32e40p_id_stage/perf_pipeline_stall_o /cv32e40p_id_stage/prepost_useincr_ex_o /cv32e40p_id_stage/regfile_alu_waddr_ex_o /cv32e40p_id_stage/regfile_alu_we_ex_o /cv32e40p_id_stage/regfile_waddr_ex_o /cv32e40p_id_stage/regfile_we_ex_o /cv32e40p_id_stage/trap_addr_mux_o /cv32e40p_id_stage/wake_from_sleep_o
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_clpx_shift_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_en_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_clpx_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_subrot_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_c_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operator_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_vec_mode_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_en_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_flags_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_lat_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_op_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_operands_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_perf_dep_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_waddr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/atop_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/branch_in_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clear_instr_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_access_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_irq_sec_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_op_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_dret_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_mret_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_uret_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_if_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ctrl_busy_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_err_ack_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_load_event_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_misaligned_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_reg_offset_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_req_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_sign_ext_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_type_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_we_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_csr_save_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_mode_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_p_elw_no_sleep_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_pc_mux_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/halt_if_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_cnt_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_end_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_jump_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_start_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_target_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_ready_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_vec_ext_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_req_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_ack_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_decoding_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/jump_target_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mip_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_img_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_shift_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_c_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_signed_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_en_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_imm_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_is_clpx_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_c_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operator_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_sel_subword_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_signed_mode_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_mux_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_set_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jr_stall_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jump_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_ld_stall_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_pipeline_stall_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/prepost_useincr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_waddr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_we_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_waddr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_we_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/trap_addr_mux_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/wake_from_sleep_o
# sim:/cv32e40p_id_stage/alu_clpx_shift_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_clpx_shift_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/alu_en_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_en_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/alu_is_clpx_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_clpx_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/alu_is_subrot_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_subrot_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/alu_operand_a_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_a_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/alu_operand_b_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_b_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/alu_operand_c_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_c_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/alu_operator_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operator_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/alu_vec_mode_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_vec_mode_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/apu_en_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_en_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/apu_flags_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_flags_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/apu_lat_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_lat_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/apu_op_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_op_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/apu_operands_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_operands_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/apu_perf_dep_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_perf_dep_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/apu_read_regs_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/apu_read_regs_valid_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_valid_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/apu_waddr_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_waddr_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/apu_write_regs_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/apu_write_regs_valid_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_valid_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/atop_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/atop_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/bmask_a_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_a_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/bmask_b_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_b_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/branch_in_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/branch_in_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/clear_instr_valid_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clear_instr_valid_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/csr_access_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_access_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/csr_cause_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_cause_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/csr_irq_sec_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_irq_sec_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/csr_op_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_op_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/csr_restore_dret_id_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_dret_id_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/csr_restore_mret_id_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_mret_id_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/csr_restore_uret_id_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_uret_id_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/csr_save_cause_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_cause_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/csr_save_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/csr_save_id_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_id_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/csr_save_if_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_if_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/ctrl_busy_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ctrl_busy_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/data_err_ack_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_err_ack_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/data_load_event_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_load_event_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/data_misaligned_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_misaligned_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/data_reg_offset_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_reg_offset_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/data_req_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_req_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/data_sign_ext_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_sign_ext_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/data_type_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_type_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/data_we_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_we_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/debug_cause_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_cause_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/debug_csr_save_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_csr_save_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/debug_mode_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_mode_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/debug_p_elw_no_sleep_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_p_elw_no_sleep_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/exc_cause_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_cause_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/exc_pc_mux_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_pc_mux_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/halt_if_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/halt_if_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/hwlp_cnt_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_cnt_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/hwlp_end_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_end_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/hwlp_jump_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_jump_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/hwlp_start_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_start_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/hwlp_target_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_target_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/id_ready_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_ready_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/id_valid_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_valid_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/imm_vec_ext_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_vec_ext_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/instr_req_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_req_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/irq_ack_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_ack_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/irq_id_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_id_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/is_decoding_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_decoding_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/jump_target_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/jump_target_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mip_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mip_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_clpx_img_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_img_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_clpx_shift_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_shift_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_dot_op_a_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_a_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_dot_op_b_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_b_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_dot_op_c_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_c_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_dot_signed_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_signed_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_en_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_en_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_imm_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_imm_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_is_clpx_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_is_clpx_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_operand_a_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_a_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_operand_b_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_b_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_operand_c_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_c_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_operator_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operator_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_sel_subword_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_sel_subword_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/mult_signed_mode_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_signed_mode_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/pc_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/pc_mux_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_mux_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/pc_set_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_set_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/perf_jr_stall_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jr_stall_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/perf_jump_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jump_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/perf_ld_stall_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_ld_stall_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/perf_pipeline_stall_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_pipeline_stall_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/prepost_useincr_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/prepost_useincr_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/regfile_alu_waddr_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_waddr_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/regfile_alu_we_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_we_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/regfile_waddr_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_waddr_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/regfile_we_ex_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_we_ex_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/trap_addr_mux_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/trap_addr_mux_o
# Created 1 comparison.
# sim:/cv32e40p_id_stage/wake_from_sleep_o gold_id_stage_hello_world_out:/tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/wake_from_sleep_o
# Created 1 comparison.
# Computing waveform differences from time 0 ns to 0 ns
# No differences found.
# ** Error: No differences to save.
# Error in macro ./../../questa/vsim_input_data.tcl line 90
# No differences to save.
#     while executing
# "compare savediffs diffs_id_stage.txt"
# End time: 16:10:49 on Dec 07,2020, Elapsed time: 0:01:01
# Errors: 36, Warnings: 8
