Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17108/50-openroad-globalplacement/mult8_2bits_1op_e17108.odb'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 16 input buffers.
[INFO RSZ-0028] Inserted 16 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       300
       10 |       9 |       0 |             0 |       290
       20 |      19 |       0 |             0 |       280
       30 |      28 |       0 |             0 |       270
       40 |      37 |       0 |             0 |       260
       50 |      46 |       0 |             0 |       250
       60 |      54 |       0 |             0 |       240
       70 |      64 |       0 |             0 |       230
       80 |      71 |       0 |             0 |       220
       90 |      81 |       0 |             0 |       210
      100 |      89 |       0 |             0 |       200
      110 |      99 |       0 |             0 |       190
      120 |     108 |       0 |             0 |       180
      130 |     118 |       0 |             0 |       170
      140 |     128 |       0 |             0 |       160
      150 |     136 |       0 |             0 |       150
      160 |     145 |       0 |             0 |       140
      170 |     155 |       0 |             0 |       130
      180 |     162 |       0 |             0 |       120
      190 |     172 |       0 |             0 |       110
      200 |     179 |       0 |             0 |       100
      210 |     188 |       0 |             0 |        90
      220 |     198 |       0 |             0 |        80
      230 |     207 |       0 |             0 |        70
      240 |     215 |       0 |             0 |        60
      250 |     224 |       0 |             0 |        50
      260 |     232 |       0 |             0 |        40
      270 |     240 |       0 |             0 |        30
      280 |     254 |      11 |             6 |        20
      290 |     262 |      16 |             9 |        10
      300 |     262 |      16 |             9 |         0
    final |     262 |      16 |             9 |         0
---------------------------------------------------------
[INFO RSZ-0035] Found 9 fanout violations.
[INFO RSZ-0038] Inserted 16 buffers in 9 nets.
[INFO RSZ-0039] Resized 262 instances.
Placement Analysis
---------------------------------
total displacement        513.7 u
average displacement        0.6 u
max displacement            6.6 u
original HPWL            7447.1 u
legalized HPWL           7797.0 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 106 instances
[INFO DPL-0021] HPWL before            7797.0 u
[INFO DPL-0022] HPWL after             7617.3 u
[INFO DPL-0023] HPWL delta               -2.3 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               130     487.97
  Tap cell                                469     586.81
  Buffer                                    1       3.75
  Timing Repair Buffer                     48     243.98
  Inverter                                  5      18.77
  Multi-Input combinational cell          246    1855.53
  Total                                   899    3196.82
Writing OpenROAD database to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17108/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17108.odb'…
Writing netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17108/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17108.nl.v'…
Writing powered netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17108/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17108.pnl.v'…
Writing layout to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17108/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17108.def'…
Writing timing constraints to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17108/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17108.sdc'…
