Analysis & Synthesis report for SmartLot
Sun Dec 03 21:37:18 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SmartLot|DE1_SoC_Audio:Audio|avconf:avc|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated
 17. Source assignments for SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated
 18. Source assignments for SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated
 19. Source assignments for Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated
 20. Source assignments for black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated
 21. Source assignments for DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 22. Source assignments for DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 23. Source assignments for DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 24. Source assignments for DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 30. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 31. Parameter Settings for User Entity Instance: SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: Crash:Cr0|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: black:B0|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 36. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 37. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 38. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 39. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 40. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 41. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 42. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 43. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 44. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 45. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 46. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 47. Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|avconf:avc
 48. altsyncram Parameter Settings by Entity Instance
 49. altpll Parameter Settings by Entity Instance
 50. scfifo Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "distance_to_soundFreq_Converter:Converter"
 52. Port Connectivity Checks: "DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0"
 53. Port Connectivity Checks: "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 54. Port Connectivity Checks: "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 55. Port Connectivity Checks: "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 56. Port Connectivity Checks: "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller"
 57. Port Connectivity Checks: "black:B0"
 58. Port Connectivity Checks: "Crash:Cr0"
 59. Port Connectivity Checks: "SmartLot_bckgrn_two_HD:SBTH1"
 60. Port Connectivity Checks: "SmartLot_bckgrn_HD:SBH1"
 61. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 03 21:37:18 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; SmartLot                                    ;
; Top-level Entity Name           ; SmartLot                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 624                                         ;
; Total pins                      ; 151                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,160,448                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SmartLot           ; SmartLot           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+-----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+-----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; vga_pll.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_pll.v                         ;         ;
; vga_controller.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_controller.v                  ;         ;
; vga_address_translator.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_address_translator.v          ;         ;
; vga_adapter.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v                     ;         ;
; SmartLot.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v                        ;         ;
; SmartLot_bckgrn_HD.v              ; yes             ; User Wizard-Generated File             ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_HD.v              ;         ;
; SmartLot_bckgrn_two_HD.v          ; yes             ; User Wizard-Generated File             ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_two_HD.v          ;         ;
; Crash.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/Crash.v                           ;         ;
; black.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/black.v                           ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal170.inc                    ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                        ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                        ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                      ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_6jn1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_6jn1.tdf            ;         ;
; smartlot_bckgrn_hd.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/smartlot_bckgrn_hd.mif            ;         ;
; db/decode_nma.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/decode_nma.tdf                 ;         ;
; db/decode_g2a.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/decode_g2a.tdf                 ;         ;
; db/mux_2hb.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/mux_2hb.tdf                    ;         ;
; altpll.tdf                        ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf                    ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/stratix_pll.inc               ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/stratixii_pll.inc             ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc             ;         ;
; db/altpll_80u.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altpll_80u.tdf                 ;         ;
; db/altsyncram_vpp1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_vpp1.tdf            ;         ;
; db/altsyncram_o7q1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_o7q1.tdf            ;         ;
; smartlot_bckgrn_two_hd.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/smartlot_bckgrn_two_hd.mif        ;         ;
; db/altsyncram_o5p1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_o5p1.tdf            ;         ;
; crash_screen.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/crash_screen.mif                  ;         ;
; db/altsyncram_5eo1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_5eo1.tdf            ;         ;
; black.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/black.mif                         ;         ;
; de1_soc_audio.v                   ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v                   ;         ;
; audio_controller.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v                ;         ;
; altera_up_clock_edge.v            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_clock_edge.v            ;         ;
; altera_up_audio_in_deserializer.v ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v ;         ;
; altera_up_audio_bit_counter.v     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_bit_counter.v     ;         ;
; altera_up_sync_fifo.v             ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v             ;         ;
; scfifo.tdf                        ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf                    ;         ;
; a_regfifo.inc                     ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/a_regfifo.inc                 ;         ;
; a_dpfifo.inc                      ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                  ;         ;
; a_i2fifo.inc                      ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                  ;         ;
; a_fffifo.inc                      ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/a_fffifo.inc                  ;         ;
; a_f2fifo.inc                      ; yes             ; Megafunction                           ; c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                  ;         ;
; db/scfifo_8ba1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf                ;         ;
; db/a_dpfifo_r2a1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf              ;         ;
; db/altsyncram_p3i1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf            ;         ;
; db/cmpr_6l8.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/cmpr_6l8.tdf                   ;         ;
; db/cntr_h2b.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/cntr_h2b.tdf                   ;         ;
; db/cntr_u27.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/cntr_u27.tdf                   ;         ;
; db/cntr_i2b.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/cntr_i2b.tdf                   ;         ;
; altera_up_audio_out_serializer.v  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_out_serializer.v  ;         ;
; audio_clock.v                     ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_clock.v                     ;         ;
; db/audio_clock_altpll.v           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/audio_clock_altpll.v           ;         ;
; avconf.v                          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v                          ;         ;
; i2c_controller.v                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/i2c_controller.v                  ;         ;
+-----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 689            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1130           ;
;     -- 7 input functions                    ; 7              ;
;     -- 6 input functions                    ; 218            ;
;     -- 5 input functions                    ; 209            ;
;     -- 4 input functions                    ; 170            ;
;     -- <=3 input functions                  ; 526            ;
;                                             ;                ;
; Dedicated logic registers                   ; 624            ;
;                                             ;                ;
; I/O pins                                    ; 151            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1160448        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 750            ;
; Total fan-out                               ; 10367          ;
; Average fan-out                             ; 4.55           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                           ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |SmartLot                                                        ; 1130 (52)           ; 624 (3)                   ; 1160448           ; 0          ; 151  ; 0            ; |SmartLot                                                                                                                                                                                                                                                     ; SmartLot                        ; work         ;
;    |Crash:Cr0|                                                   ; 12 (0)              ; 4 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|Crash:Cr0                                                                                                                                                                                                                                           ; Crash                           ; work         ;
;       |altsyncram:altsyncram_component|                          ; 12 (0)              ; 4 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|Crash:Cr0|altsyncram:altsyncram_component                                                                                                                                                                                                           ; altsyncram                      ; work         ;
;          |altsyncram_o5p1:auto_generated|                        ; 12 (0)              ; 4 (4)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated                                                                                                                                                                            ; altsyncram_o5p1                 ; work         ;
;             |decode_g2a:rden_decode|                             ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|decode_g2a:rden_decode                                                                                                                                                     ; decode_g2a                      ; work         ;
;             |mux_2hb:mux2|                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|mux_2hb:mux2                                                                                                                                                               ; mux_2hb                         ; work         ;
;    |DE1_SoC_Audio:Audio|                                         ; 340 (29)            ; 238 (20)                  ; 8448              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio                                                                                                                                                                                                                                 ; DE1_SoC_Audio                   ; work         ;
;       |Audio_Controller:Audio_Controller|                        ; 218 (4)             ; 143 (4)                   ; 8448              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; Audio_Controller                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 41 (4)              ; 28 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                         ; Altera_UP_Audio_In_Deserializer ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 19 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 19 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 19 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; scfifo_8ba1                     ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 19 (11)             ; 12 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; a_dpfifo_r2a1                   ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 18 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                         ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 18 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                        ; scfifo                          ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 18 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                             ; scfifo_8ba1                     ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 18 (10)             ; 12 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                        ; a_dpfifo_r2a1                   ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter ; cntr_u27                        ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 173 (58)            ; 105 (39)                  ; 8448              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer  ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 64 (0)              ; 33 (0)                    ; 4224              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 64 (0)              ; 33 (0)                    ; 4224              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 64 (0)              ; 33 (0)                    ; 4224              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                     ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 64 (41)             ; 33 (13)                   ; 4224              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                   ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4224              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 51 (0)              ; 33 (0)                    ; 4224              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 51 (0)              ; 33 (0)                    ; 4224              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 51 (0)              ; 33 (0)                    ; 4224              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; scfifo_8ba1                     ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 51 (28)             ; 33 (13)                   ; 4224              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; a_dpfifo_r2a1                   ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4224              ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ; altsyncram_p3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;          |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                     ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                          ; work         ;
;                |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                             ; Audio_Clock_altpll              ; work         ;
;       |avconf:avc|                                               ; 93 (53)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|avconf:avc                                                                                                                                                                                                                      ; avconf                          ; work         ;
;          |I2C_Controller:u0|                                     ; 40 (40)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; I2C_Controller                  ; work         ;
;    |SmartLot_bckgrn_HD:SBH1|                                     ; 9 (0)               ; 4 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|SmartLot_bckgrn_HD:SBH1                                                                                                                                                                                                                             ; SmartLot_bckgrn_HD              ; work         ;
;       |altsyncram:altsyncram_component|                          ; 9 (0)               ; 4 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component                                                                                                                                                                                             ; altsyncram                      ; work         ;
;          |altsyncram_vpp1:auto_generated|                        ; 9 (0)               ; 4 (4)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated                                                                                                                                                              ; altsyncram_vpp1                 ; work         ;
;             |decode_g2a:rden_decode|                             ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|decode_g2a:rden_decode                                                                                                                                       ; decode_g2a                      ; work         ;
;    |SmartLot_bckgrn_two_HD:SBTH1|                                ; 9 (0)               ; 4 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|SmartLot_bckgrn_two_HD:SBTH1                                                                                                                                                                                                                        ; SmartLot_bckgrn_two_HD          ; work         ;
;       |altsyncram:altsyncram_component|                          ; 9 (0)               ; 4 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component                                                                                                                                                                                        ; altsyncram                      ; work         ;
;          |altsyncram_o7q1:auto_generated|                        ; 9 (0)               ; 4 (4)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated                                                                                                                                                         ; altsyncram_o7q1                 ; work         ;
;             |decode_g2a:rden_decode|                             ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|decode_g2a:rden_decode                                                                                                                                  ; decode_g2a                      ; work         ;
;    |black:B0|                                                    ; 10 (0)              ; 4 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|black:B0                                                                                                                                                                                                                                            ; black                           ; work         ;
;       |altsyncram:altsyncram_component|                          ; 10 (0)              ; 4 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|black:B0|altsyncram:altsyncram_component                                                                                                                                                                                                            ; altsyncram                      ; work         ;
;          |altsyncram_5eo1:auto_generated|                        ; 10 (0)              ; 4 (4)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated                                                                                                                                                                             ; altsyncram_5eo1                 ; work         ;
;             |decode_g2a:rden_decode|                             ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|decode_g2a:rden_decode                                                                                                                                                      ; decode_g2a                      ; work         ;
;    |control:C0|                                                  ; 39 (39)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|control:C0                                                                                                                                                                                                                                          ; control                         ; work         ;
;    |datapath:D0|                                                 ; 126 (2)             ; 119 (17)                  ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|datapath:D0                                                                                                                                                                                                                                         ; datapath                        ; work         ;
;       |counter_14bit_address:countBlack|                         ; 19 (19)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|datapath:D0|counter_14bit_address:countBlack                                                                                                                                                                                                        ; counter_14bit_address           ; work         ;
;       |counter_14bit_address:countCrash|                         ; 19 (19)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|datapath:D0|counter_14bit_address:countCrash                                                                                                                                                                                                        ; counter_14bit_address           ; work         ;
;       |counter_14bit_address:countFinal|                         ; 19 (19)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|datapath:D0|counter_14bit_address:countFinal                                                                                                                                                                                                        ; counter_14bit_address           ; work         ;
;       |counter_14bit_address:countOriginal|                      ; 19 (19)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|datapath:D0|counter_14bit_address:countOriginal                                                                                                                                                                                                     ; counter_14bit_address           ; work         ;
;       |counter_14bit_coordinate:xANDyFINAL|                      ; 24 (24)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|datapath:D0|counter_14bit_coordinate:xANDyFINAL                                                                                                                                                                                                     ; counter_14bit_coordinate        ; work         ;
;       |counter_14bit_coordinate:xANDyORIG|                       ; 24 (24)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|datapath:D0|counter_14bit_coordinate:xANDyORIG                                                                                                                                                                                                      ; counter_14bit_coordinate        ; work         ;
;    |distance_to_soundFreq_Converter:Converter|                   ; 214 (4)             ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|distance_to_soundFreq_Converter:Converter                                                                                                                                                                                                           ; distance_to_soundFreq_Converter ; work         ;
;       |counter_OneSecBPS:C1|                                     ; 52 (52)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|distance_to_soundFreq_Converter:Converter|counter_OneSecBPS:C1                                                                                                                                                                                      ; counter_OneSecBPS               ; work         ;
;       |counter_eighthSecBPS:C4|                                  ; 51 (51)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|distance_to_soundFreq_Converter:Converter|counter_eighthSecBPS:C4                                                                                                                                                                                   ; counter_eighthSecBPS            ; work         ;
;       |counter_halfSecBPS:C2|                                    ; 53 (53)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|distance_to_soundFreq_Converter:Converter|counter_halfSecBPS:C2                                                                                                                                                                                     ; counter_halfSecBPS              ; work         ;
;       |counter_quarterSecBPS:C3|                                 ; 54 (54)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|distance_to_soundFreq_Converter:Converter|counter_quarterSecBPS:C3                                                                                                                                                                                  ; counter_quarterSecBPS           ; work         ;
;    |ranging_module:r0|                                           ; 200 (167)           ; 86 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|ranging_module:r0                                                                                                                                                                                                                                   ; ranging_module                  ; work         ;
;       |counter_Enable_delay:CED|                                 ; 33 (33)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|ranging_module:r0|counter_Enable_delay:CED                                                                                                                                                                                                          ; counter_Enable_delay            ; work         ;
;    |seg7:CM|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|seg7:CM                                                                                                                                                                                                                                             ; seg7                            ; work         ;
;    |seg7:CS|                                                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|seg7:CS                                                                                                                                                                                                                                             ; seg7                            ; work         ;
;    |seg7:MM|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|seg7:MM                                                                                                                                                                                                                                             ; seg7                            ; work         ;
;    |seg7:NS|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|seg7:NS                                                                                                                                                                                                                                             ; seg7                            ; work         ;
;    |vga_adapter:VGA|                                             ; 89 (3)              ; 34 (0)                    ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|vga_adapter:VGA                                                                                                                                                                                                                                     ; vga_adapter                     ; work         ;
;       |altsyncram:VideoMemory|                                   ; 32 (0)              ; 8 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                              ; altsyncram                      ; work         ;
;          |altsyncram_6jn1:auto_generated|                        ; 32 (0)              ; 8 (8)                     ; 230400            ; 0          ; 0    ; 0            ; |SmartLot|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated                                                                                                                                                                               ; altsyncram_6jn1                 ; work         ;
;             |decode_g2a:rden_decode_b|                           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|decode_g2a:rden_decode_b                                                                                                                                                      ; decode_g2a                      ; work         ;
;             |decode_nma:decode2|                                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|decode_nma:decode2                                                                                                                                                            ; decode_nma                      ; work         ;
;             |mux_2hb:mux3|                                       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|mux_2hb:mux3                                                                                                                                                                  ; mux_2hb                         ; work         ;
;       |vga_address_translator:user_input_translator|             ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                                        ; vga_address_translator          ; work         ;
;       |vga_controller:controller|                                ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                           ; vga_controller                  ; work         ;
;          |vga_address_translator:controller_translator|          ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                              ; vga_address_translator          ; work         ;
;       |vga_pll:mypll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                                       ; vga_pll                         ; work         ;
;          |altpll:altpll_component|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                               ; altpll                          ; work         ;
;             |altpll_80u:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SmartLot|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                                     ; altpll_80u                      ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ALTSYNCRAM                                                                                                                                                                            ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; CRASH_SCREEN.mif           ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 33           ; 128          ; 33           ; 4224   ; None                       ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 33           ; 128          ; 33           ; 4224   ; None                       ;
; SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; SmartLot_bckgrn_HD.mif     ;
; SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; SmartLot_bckgrn_two_HD.mif ;
; black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; black.mif                  ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; SmartLot_bckgrn_HD.mif     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+--------------------------+
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |SmartLot|black:B0                     ; black.v                  ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |SmartLot|Crash:Cr0                    ; Crash.v                  ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |SmartLot|SmartLot_bckgrn_HD:SBH1      ; SmartLot_bckgrn_HD.v     ;
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |SmartLot|SmartLot_bckgrn_two_HD:SBTH1 ; SmartLot_bckgrn_two_HD.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |SmartLot|DE1_SoC_Audio:Audio|avconf:avc|mSetup_ST ;
+----------------+----------------+----------------+-----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001  ;
+----------------+----------------+----------------+-----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0               ;
; mSetup_ST.0001 ; 1              ; 0              ; 1               ;
; mSetup_ST.0010 ; 1              ; 1              ; 0               ;
+----------------+----------------+----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                          ; Reason for Removal                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; datapath:D0|counter_14bit_coordinate:xANDyBLACK|count[3..16]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                              ;
; datapath:D0|counter_14bit_coordinate:xANDyCRASH|count[3..16]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                              ;
; datapath:D0|counter_14bit_coordinate:xANDyBLACK|count[0..2]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                              ;
; datapath:D0|counter_14bit_coordinate:xANDyCRASH|count[0..2]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                              ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..33]                                                                                                                                   ; Lost fanout                                                         ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                         ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                         ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                         ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                         ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0..6]                         ; Lost fanout                                                         ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb                                 ; Lost fanout                                                         ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]      ; Lost fanout                                                         ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]  ; Lost fanout                                                         ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                 ; Lost fanout                                                         ;
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                        ; Lost fanout                                                         ;
; DE1_SoC_Audio:Audio|avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                              ;
; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                              ;
; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                             ; Merged with DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD[18] ;
; DE1_SoC_Audio:Audio|avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                        ; Merged with DE1_SoC_Audio:Audio|avconf:avc|mI2C_DATA[18]            ;
; DE1_SoC_Audio:Audio|avconf:avc|mSetup_ST~9                                                                                                                                                                                                                             ; Lost fanout                                                         ;
; DE1_SoC_Audio:Audio|avconf:avc|mSetup_ST~10                                                                                                                                                                                                                            ; Lost fanout                                                         ;
; Total Number of Removed Registers = 129                                                                                                                                                                                                                                ;                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1] ; Lost Fanouts              ; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,       ;
;                                                                                                                                  ;                           ; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3], ;
;                                                                                                                                  ;                           ; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]  ;
; DE1_SoC_Audio:Audio|avconf:avc|mI2C_DATA[23]                                                                                     ; Stuck at GND              ; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD[23]                                                                                                                       ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                               ;
; DE1_SoC_Audio:Audio|avconf:avc|mI2C_DATA[19]                                                                                     ; Stuck at GND              ; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD[19]                                                                                                                       ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                               ;
; DE1_SoC_Audio:Audio|avconf:avc|mI2C_DATA[17]                                                                                     ; Stuck at GND              ; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD[17]                                                                                                                       ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                               ;
; DE1_SoC_Audio:Audio|avconf:avc|mI2C_DATA[16]                                                                                     ; Stuck at GND              ; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD[16]                                                                                                                       ;
;                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 624   ;
; Number of registers using Synchronous Clear  ; 479   ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 292   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SCLK          ; 3       ;
; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 18      ;
; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 20      ;
; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 23      ;
; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 20      ;
; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 18      ;
; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 24      ;
; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|END           ; 6       ;
; DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9                         ;         ;
+----------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |SmartLot|ranging_module:r0|period_cnt[19]                                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |SmartLot|ranging_module:r0|counter_Enable_delay:CED|count[9]                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SmartLot|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |SmartLot|datapath:D0|counter_14bit_address:countFinal|count[0]                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |SmartLot|datapath:D0|counter_14bit_address:countOriginal|count[3]                                                                         ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |SmartLot|datapath:D0|counter_14bit_address:countCrash|count[9]                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |SmartLot|datapath:D0|counter_14bit_address:countBlack|count[16]                                                                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |SmartLot|distance_to_soundFreq_Converter:Converter|counter_eighthSecBPS:C4|count[10]                                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |SmartLot|distance_to_soundFreq_Converter:Converter|counter_quarterSecBPS:C3|count[11]                                                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |SmartLot|distance_to_soundFreq_Converter:Converter|counter_halfSecBPS:C2|count[17]                                                        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |SmartLot|distance_to_soundFreq_Converter:Converter|counter_OneSecBPS:C1|count[5]                                                          ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |SmartLot|ranging_module:r0|echo_length[4]                                                                                                 ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |SmartLot|ranging_module:r0|echo_length[16]                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |SmartLot|datapath:D0|counter_14bit_coordinate:xANDyFINAL|count[14]                                                                        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |SmartLot|datapath:D0|counter_14bit_coordinate:xANDyFINAL|count[7]                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |SmartLot|datapath:D0|counter_14bit_coordinate:xANDyORIG|count[15]                                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |SmartLot|datapath:D0|counter_14bit_coordinate:xANDyORIG|count[3]                                                                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32] ;
; 7:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |SmartLot|datapath:D0|x[7]                                                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |SmartLot|ranging_module:r0|distance_temp_mm[3]                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |SmartLot|ranging_module:r0|distance_temp_cm[3]                                                                                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SmartLot|ranging_module:r0|distance_temp_mm[1]                                                                                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SmartLot|ranging_module:r0|distance_temp_cm[1]                                                                                            ;
; 36:1               ; 3 bits    ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |SmartLot|backgroundColour[0]~reg0                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SmartLot|DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0|SD_COUNTER[3]                                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |SmartLot|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|mux_2hb:mux3|l4_w1_n0_mux_dataout                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA      ;
+-------------------------+------------------------+----------------+
; Parameter Name          ; Value                  ; Type           ;
+-------------------------+------------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 1                      ; Signed Integer ;
; MONOCHROME              ; FALSE                  ; String         ;
; RESOLUTION              ; 320x240                ; String         ;
; BACKGROUND_IMAGE        ; SmartLot_bckgrn_HD.mif ; String         ;
+-------------------------+------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+------------------------+-----------------------+
; Parameter Name                     ; Value                  ; Type                  ;
+------------------------------------+------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT              ; Untyped               ;
; WIDTH_A                            ; 3                      ; Signed Integer        ;
; WIDTHAD_A                          ; 17                     ; Signed Integer        ;
; NUMWORDS_A                         ; 76800                  ; Signed Integer        ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped               ;
; WIDTH_B                            ; 3                      ; Signed Integer        ;
; WIDTHAD_B                          ; 17                     ; Signed Integer        ;
; NUMWORDS_B                         ; 76800                  ; Signed Integer        ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped               ;
; OUTDATA_REG_B                      ; CLOCK1                 ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                      ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped               ;
; BYTE_SIZE                          ; 8                      ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped               ;
; INIT_FILE                          ; SmartLot_bckgrn_HD.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped               ;
; ENABLE_ECC                         ; FALSE                  ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_6jn1        ; Untyped               ;
+------------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------+
; Parameter Name                     ; Value                  ; Type                                   ;
+------------------------------------+------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                ;
; WIDTH_A                            ; 3                      ; Signed Integer                         ;
; WIDTHAD_A                          ; 17                     ; Signed Integer                         ;
; NUMWORDS_A                         ; 76800                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                ;
; WIDTH_B                            ; 1                      ; Untyped                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                      ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                ;
; INIT_FILE                          ; SmartLot_bckgrn_HD.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_vpp1        ; Untyped                                ;
+------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-----------------------------------------+
; Parameter Name                     ; Value                      ; Type                                    ;
+------------------------------------+----------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                 ;
; WIDTH_A                            ; 3                          ; Signed Integer                          ;
; WIDTHAD_A                          ; 17                         ; Signed Integer                          ;
; NUMWORDS_A                         ; 76800                      ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                 ;
; WIDTH_B                            ; 1                          ; Untyped                                 ;
; WIDTHAD_B                          ; 1                          ; Untyped                                 ;
; NUMWORDS_B                         ; 1                          ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                 ;
; BYTE_SIZE                          ; 8                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                 ;
; INIT_FILE                          ; SmartLot_bckgrn_two_HD.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_o7q1            ; Untyped                                 ;
+------------------------------------+----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Crash:Cr0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 3                    ; Signed Integer             ;
; WIDTHAD_A                          ; 17                   ; Signed Integer             ;
; NUMWORDS_A                         ; 76800                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; CRASH_SCREEN.mif     ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_o5p1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: black:B0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 3                    ; Signed Integer            ;
; WIDTHAD_A                          ; 17                   ; Signed Integer            ;
; NUMWORDS_A                         ; 76800                ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; black.mif            ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_5eo1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 33    ; Signed Integer                                                                                                                ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                               ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                                 ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 33    ; Signed Integer                                                                                                                                                                 ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                 ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
; lpm_width               ; 33          ; Signed Integer                                                                                                                                                                   ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                   ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 33    ; Signed Integer                                                                                                                                                                  ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                  ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                              ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
; lpm_width               ; 33          ; Signed Integer                                                                                                                                                                    ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                                           ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 33    ; Signed Integer                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 33    ; Signed Integer                                                                                                                                                                ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                  ;
; lpm_width               ; 33          ; Signed Integer                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                  ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 33    ; Signed Integer                                                                                                                                                                 ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                 ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
; lpm_width               ; 33          ; Signed Integer                                                                                                                                                                   ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                   ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                               ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                            ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                            ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                            ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                            ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                            ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                            ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                            ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                            ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                            ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                            ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                            ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                            ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                            ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                            ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                            ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                            ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                            ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                            ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                            ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                            ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                            ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                            ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                            ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                            ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                            ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                            ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                     ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                            ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                            ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                            ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                            ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                            ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                            ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                            ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                            ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                            ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                     ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                            ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                            ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                            ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                            ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                            ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                            ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                            ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                            ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                            ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                            ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                            ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                            ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                            ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                            ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                            ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                            ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                            ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                            ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                            ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                            ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                            ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                            ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                            ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                            ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                            ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                            ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                            ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                            ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                            ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                            ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                            ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                            ;
; VCO_MIN                       ; 0                             ; Untyped                                                                            ;
; VCO_MAX                       ; 0                             ; Untyped                                                                            ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                            ;
; PFD_MIN                       ; 0                             ; Untyped                                                                            ;
; PFD_MAX                       ; 0                             ; Untyped                                                                            ;
; M_INITIAL                     ; 0                             ; Untyped                                                                            ;
; M                             ; 0                             ; Untyped                                                                            ;
; N                             ; 1                             ; Untyped                                                                            ;
; M2                            ; 1                             ; Untyped                                                                            ;
; N2                            ; 1                             ; Untyped                                                                            ;
; SS                            ; 1                             ; Untyped                                                                            ;
; C0_HIGH                       ; 0                             ; Untyped                                                                            ;
; C1_HIGH                       ; 0                             ; Untyped                                                                            ;
; C2_HIGH                       ; 0                             ; Untyped                                                                            ;
; C3_HIGH                       ; 0                             ; Untyped                                                                            ;
; C4_HIGH                       ; 0                             ; Untyped                                                                            ;
; C5_HIGH                       ; 0                             ; Untyped                                                                            ;
; C6_HIGH                       ; 0                             ; Untyped                                                                            ;
; C7_HIGH                       ; 0                             ; Untyped                                                                            ;
; C8_HIGH                       ; 0                             ; Untyped                                                                            ;
; C9_HIGH                       ; 0                             ; Untyped                                                                            ;
; C0_LOW                        ; 0                             ; Untyped                                                                            ;
; C1_LOW                        ; 0                             ; Untyped                                                                            ;
; C2_LOW                        ; 0                             ; Untyped                                                                            ;
; C3_LOW                        ; 0                             ; Untyped                                                                            ;
; C4_LOW                        ; 0                             ; Untyped                                                                            ;
; C5_LOW                        ; 0                             ; Untyped                                                                            ;
; C6_LOW                        ; 0                             ; Untyped                                                                            ;
; C7_LOW                        ; 0                             ; Untyped                                                                            ;
; C8_LOW                        ; 0                             ; Untyped                                                                            ;
; C9_LOW                        ; 0                             ; Untyped                                                                            ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                            ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                            ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                            ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                            ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                            ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                            ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                            ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                            ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                            ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                            ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; C0_PH                         ; 0                             ; Untyped                                                                            ;
; C1_PH                         ; 0                             ; Untyped                                                                            ;
; C2_PH                         ; 0                             ; Untyped                                                                            ;
; C3_PH                         ; 0                             ; Untyped                                                                            ;
; C4_PH                         ; 0                             ; Untyped                                                                            ;
; C5_PH                         ; 0                             ; Untyped                                                                            ;
; C6_PH                         ; 0                             ; Untyped                                                                            ;
; C7_PH                         ; 0                             ; Untyped                                                                            ;
; C8_PH                         ; 0                             ; Untyped                                                                            ;
; C9_PH                         ; 0                             ; Untyped                                                                            ;
; L0_HIGH                       ; 1                             ; Untyped                                                                            ;
; L1_HIGH                       ; 1                             ; Untyped                                                                            ;
; G0_HIGH                       ; 1                             ; Untyped                                                                            ;
; G1_HIGH                       ; 1                             ; Untyped                                                                            ;
; G2_HIGH                       ; 1                             ; Untyped                                                                            ;
; G3_HIGH                       ; 1                             ; Untyped                                                                            ;
; E0_HIGH                       ; 1                             ; Untyped                                                                            ;
; E1_HIGH                       ; 1                             ; Untyped                                                                            ;
; E2_HIGH                       ; 1                             ; Untyped                                                                            ;
; E3_HIGH                       ; 1                             ; Untyped                                                                            ;
; L0_LOW                        ; 1                             ; Untyped                                                                            ;
; L1_LOW                        ; 1                             ; Untyped                                                                            ;
; G0_LOW                        ; 1                             ; Untyped                                                                            ;
; G1_LOW                        ; 1                             ; Untyped                                                                            ;
; G2_LOW                        ; 1                             ; Untyped                                                                            ;
; G3_LOW                        ; 1                             ; Untyped                                                                            ;
; E0_LOW                        ; 1                             ; Untyped                                                                            ;
; E1_LOW                        ; 1                             ; Untyped                                                                            ;
; E2_LOW                        ; 1                             ; Untyped                                                                            ;
; E3_LOW                        ; 1                             ; Untyped                                                                            ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                            ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                            ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                            ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                            ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                            ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                            ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                            ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                            ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                            ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                            ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                            ;
; L0_PH                         ; 0                             ; Untyped                                                                            ;
; L1_PH                         ; 0                             ; Untyped                                                                            ;
; G0_PH                         ; 0                             ; Untyped                                                                            ;
; G1_PH                         ; 0                             ; Untyped                                                                            ;
; G2_PH                         ; 0                             ; Untyped                                                                            ;
; G3_PH                         ; 0                             ; Untyped                                                                            ;
; E0_PH                         ; 0                             ; Untyped                                                                            ;
; E1_PH                         ; 0                             ; Untyped                                                                            ;
; E2_PH                         ; 0                             ; Untyped                                                                            ;
; E3_PH                         ; 0                             ; Untyped                                                                            ;
; M_PH                          ; 0                             ; Untyped                                                                            ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                            ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                            ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                            ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                            ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                            ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                            ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                            ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                            ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                            ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                            ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                            ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                            ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                            ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                            ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                            ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                            ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                            ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                            ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                            ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                            ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                            ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                            ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                            ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                            ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                            ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                            ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                            ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                            ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                            ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                            ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                            ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                            ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                            ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                            ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                            ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                            ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                            ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                            ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                            ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                            ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                            ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                            ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                            ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                            ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                            ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                            ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                            ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                            ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                            ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                            ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                            ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                            ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                            ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                            ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                            ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                            ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                            ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                            ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                            ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                     ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio:Audio|avconf:avc ;
+-----------------+-----------+-----------------------------------------------+
; Parameter Name  ; Value     ; Type                                          ;
+-----------------+-----------+-----------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                                ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                               ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                               ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                               ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                               ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                               ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                               ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                               ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                               ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                               ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                               ;
; CLK_Freq        ; 50000000  ; Signed Integer                                ;
; I2C_Freq        ; 20000     ; Signed Integer                                ;
; LUT_SIZE        ; 50        ; Signed Integer                                ;
; SET_LIN_L       ; 0         ; Signed Integer                                ;
; SET_LIN_R       ; 1         ; Signed Integer                                ;
; SET_HEAD_L      ; 2         ; Signed Integer                                ;
; SET_HEAD_R      ; 3         ; Signed Integer                                ;
; A_PATH_CTRL     ; 4         ; Signed Integer                                ;
; D_PATH_CTRL     ; 5         ; Signed Integer                                ;
; POWER_ON        ; 6         ; Signed Integer                                ;
; SET_FORMAT      ; 7         ; Signed Integer                                ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                                ;
; SET_ACTIVE      ; 9         ; Signed Integer                                ;
; SET_VIDEO       ; 10        ; Signed Integer                                ;
+-----------------+-----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 5                                                            ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 3                                                            ;
;     -- NUMWORDS_A                         ; 76800                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 3                                                            ;
;     -- NUMWORDS_B                         ; 76800                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 3                                                            ;
;     -- NUMWORDS_A                         ; 76800                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 3                                                            ;
;     -- NUMWORDS_A                         ; 76800                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; Crash:Cr0|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 3                                                            ;
;     -- NUMWORDS_A                         ; 76800                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; black:B0|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 3                                                            ;
;     -- NUMWORDS_A                         ; 76800                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                 ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                ;
;     -- PLL_TYPE               ; FAST                                                                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                     ;
; Entity Instance               ; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                ;
;     -- PLL_TYPE               ; AUTO                                                                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                     ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                            ;
; Entity Instance            ; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                 ;
;     -- lpm_width           ; 33                                                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                                                           ;
; Entity Instance            ; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                 ;
;     -- lpm_width           ; 33                                                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                                                           ;
; Entity Instance            ; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                 ;
;     -- lpm_width           ; 33                                                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                                                           ;
; Entity Instance            ; DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                 ;
;     -- lpm_width           ; 33                                                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                                                           ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "distance_to_soundFreq_Converter:Converter"                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; OneSecBPS     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halfSecBPS    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; quarterSecBPS ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eighthSecBPS  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0"                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                      ;
+--------+--------+----------+------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                       ;
; locked ; Output ; Info     ; Explicitly unconnected                                                       ;
+--------+--------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"          ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"     ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller"                                                                                                             ;
+-----------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; clear_audio_in_memory       ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; clear_audio_out_memory      ; Input  ; Info     ; Explicitly unconnected                                                                                                                      ;
; left_channel_audio_out[33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; right_channel_audio_out[33] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; left_channel_audio_in       ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (1 bits) it drives; bit(s) "left_channel_audio_in[33..2]" have no fanouts  ;
; left_channel_audio_in       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; right_channel_audio_in      ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (1 bits) it drives; bit(s) "right_channel_audio_in[33..2]" have no fanouts ;
; right_channel_audio_in      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "black:B0"   ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; data ; Input ; Info     ; Stuck at VCC ;
; wren ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "Crash:Cr0"  ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; data ; Input ; Info     ; Stuck at VCC ;
; wren ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "SmartLot_bckgrn_two_HD:SBTH1" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; data ; Input ; Info     ; Stuck at VCC                   ;
; wren ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "SmartLot_bckgrn_HD:SBH1" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; data ; Input ; Info     ; Stuck at VCC              ;
; wren ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 624                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 46                          ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 215                         ;
;     ENA SCLR SLD      ; 17                          ;
;     SCLR              ; 211                         ;
;     SLD               ; 4                           ;
;     plain             ; 72                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 1135                        ;
;     arith             ; 421                         ;
;         1 data inputs ; 395                         ;
;         2 data inputs ; 26                          ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 685                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 170                         ;
;         5 data inputs ; 209                         ;
;         6 data inputs ; 218                         ;
;     shared            ; 22                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 151                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 216                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.76                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 03 21:37:01 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SmartLot -c SmartLot
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file //SRVB/Homes$/tahmase6/Desktop/ECE241 LABS/SmartLot/DE1_SoC_Audio.v is missing
Warning (12019): Can't analyze file -- file //SRVB/Homes$/tahmase6/Desktop/ECE241 LABS/SmartLot/I2C_Controller.v is missing
Warning (12019): Can't analyze file -- file //SRVB/Homes$/tahmase6/Desktop/ECE241 LABS/SmartLot/avconf.v is missing
Warning (12019): Can't analyze file -- file //SRVB/Homes$/tahmase6/Desktop/ECE241 LABS/SmartLot/Audio_Controller.v is missing
Warning (12019): Can't analyze file -- file //SRVB/Homes$/tahmase6/Desktop/ECE241 LABS/SmartLot/Audio_Clock.v is missing
Warning (12019): Can't analyze file -- file //SRVB/Homes$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_SYNC_FIFO.v is missing
Warning (12019): Can't analyze file -- file //SRVB/Homes$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_Clock_Edge.v is missing
Warning (12019): Can't analyze file -- file //SRVB/Homes$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_Audio_Out_Serializer.v is missing
Warning (12019): Can't analyze file -- file //SRVB/Homes$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_Audio_In_Deserializer.v is missing
Warning (12019): Can't analyze file -- file //SRVB/Homes$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_Audio_Bit_Counter.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v Line: 78
Info (12021): Found 13 design units, including 13 entities, in source file smartlot.v
    Info (12023): Found entity 1: SmartLot File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 3
    Info (12023): Found entity 2: control File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 221
    Info (12023): Found entity 3: datapath File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 413
    Info (12023): Found entity 4: ranging_module File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 511
    Info (12023): Found entity 5: distance_to_soundFreq_Converter File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 655
    Info (12023): Found entity 6: counter_OneSecBPS File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 736
    Info (12023): Found entity 7: counter_halfSecBPS File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 766
    Info (12023): Found entity 8: counter_quarterSecBPS File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 795
    Info (12023): Found entity 9: counter_eighthSecBPS File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 825
    Info (12023): Found entity 10: counter_Enable_delay File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 855
    Info (12023): Found entity 11: counter_14bit_address File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 881
    Info (12023): Found entity 12: counter_14bit_coordinate File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 900
    Info (12023): Found entity 13: seg7 File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 923
Info (12021): Found 1 design units, including 1 entities, in source file smartlot_bckgrn_hd.v
    Info (12023): Found entity 1: SmartLot_bckgrn_HD File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_HD.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file smartlot_bckgrn_two_hd.v
    Info (12023): Found entity 1: SmartLot_bckgrn_two_HD File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_two_HD.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file crash.v
    Info (12023): Found entity 1: Crash File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/Crash.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file black.v
    Info (12023): Found entity 1: black File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/black.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at SmartLot.v(68): created implicit net for "echo" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at SmartLot.v(169): created implicit net for "trigger" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 169
Warning (10236): Verilog HDL Implicit Net warning at SmartLot.v(471): created implicit net for "resetCounterCRASHN" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 471
Warning (10236): Verilog HDL Implicit Net warning at SmartLot.v(476): created implicit net for "resetCounterBLACKN" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 476
Info (12127): Elaborating entity "SmartLot" for the top level hierarchy
Warning (10034): Output port "GPIO_1[35..1]" at SmartLot.v(36) has no driver File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 90
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "SmartLot_bckgrn_HD.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6jn1.tdf
    Info (12023): Found entity 1: altsyncram_6jn1 File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_6jn1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_6jn1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated" File: c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/decode_nma.tdf Line: 23
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|decode_nma:decode2" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_6jn1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/decode_g2a.tdf Line: 23
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|decode_g2a:rden_decode_b" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_6jn1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_6jn1:auto_generated|mux_2hb:mux3" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_6jn1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v Line: 262
Info (12128): Elaborating entity "SmartLot_bckgrn_HD" for hierarchy "SmartLot_bckgrn_HD:SBH1" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 113
Info (12128): Elaborating entity "altsyncram" for hierarchy "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_HD.v Line: 86
Info (12130): Elaborated megafunction instantiation "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_HD.v Line: 86
Info (12133): Instantiated megafunction "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_HD.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SmartLot_bckgrn_HD.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vpp1.tdf
    Info (12023): Found entity 1: altsyncram_vpp1 File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_vpp1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_vpp1" for hierarchy "SmartLot_bckgrn_HD:SBH1|altsyncram:altsyncram_component|altsyncram_vpp1:auto_generated" File: c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SmartLot_bckgrn_two_HD" for hierarchy "SmartLot_bckgrn_two_HD:SBTH1" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 122
Info (12128): Elaborating entity "altsyncram" for hierarchy "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_two_HD.v Line: 86
Info (12130): Elaborated megafunction instantiation "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_two_HD.v Line: 86
Info (12133): Instantiated megafunction "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_two_HD.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SmartLot_bckgrn_two_HD.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o7q1.tdf
    Info (12023): Found entity 1: altsyncram_o7q1 File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_o7q1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_o7q1" for hierarchy "SmartLot_bckgrn_two_HD:SBTH1|altsyncram:altsyncram_component|altsyncram_o7q1:auto_generated" File: c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Crash" for hierarchy "Crash:Cr0" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 130
Info (12128): Elaborating entity "altsyncram" for hierarchy "Crash:Cr0|altsyncram:altsyncram_component" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/Crash.v Line: 86
Info (12130): Elaborated megafunction instantiation "Crash:Cr0|altsyncram:altsyncram_component" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/Crash.v Line: 86
Info (12133): Instantiated megafunction "Crash:Cr0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/Crash.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "CRASH_SCREEN.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o5p1.tdf
    Info (12023): Found entity 1: altsyncram_o5p1 File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_o5p1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_o5p1" for hierarchy "Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated" File: c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "black" for hierarchy "black:B0" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 137
Info (12128): Elaborating entity "altsyncram" for hierarchy "black:B0|altsyncram:altsyncram_component" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/black.v Line: 86
Info (12130): Elaborated megafunction instantiation "black:B0|altsyncram:altsyncram_component" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/black.v Line: 86
Info (12133): Instantiated megafunction "black:B0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/black.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "black.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5eo1.tdf
    Info (12023): Found entity 1: altsyncram_5eo1 File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_5eo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_5eo1" for hierarchy "black:B0|altsyncram:altsyncram_component|altsyncram_5eo1:auto_generated" File: c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file de1_soc_audio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SoC_Audio File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_audio.v(132): created implicit net for "left_channel_audio_in" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v Line: 132
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_audio.v(133): created implicit net for "right_channel_audio_in" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v Line: 133
Info (12128): Elaborating entity "DE1_SoC_Audio" for hierarchy "DE1_SoC_Audio:Audio" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 155
Warning (10230): Verilog HDL assignment warning at de1_soc_audio.v(88): truncated value with size 32 to match size of target (19) File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v Line: 88
Warning (12125): Using design file audio_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_Controller File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v Line: 11
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v Line: 140
Warning (12125): Using design file altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_clock_edge.v Line: 10
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v Line: 182
Warning (12125): Using design file altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v Line: 9
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v Line: 237
Warning (12125): Using design file altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_bit_counter.v Line: 11
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v Line: 159
Warning (12125): Using design file altera_up_sync_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v Line: 9
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v Line: 115
Info (12130): Elaborated megafunction instantiation "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v Line: 115
Info (12133): Instantiated megafunction "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "33"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf Line: 59
Warning (12125): Using design file altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_out_serializer.v Line: 9
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v Line: 265
Warning (12125): Using design file audio_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_Clock File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_clock.v Line: 39
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_clock.v Line: 94
Info (12133): Instantiated megafunction "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/audio_clock_altpll.v Line: 30
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file avconf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: avconf File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v Line: 1
Info (12128): Elaborating entity "avconf" for hierarchy "DE1_SoC_Audio:Audio|avconf:avc" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v Line: 147
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v Line: 131
Warning (12125): Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/i2c_controller.v Line: 43
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(79): truncated value with size 32 to match size of target (1) File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/i2c_controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/i2c_controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(91): truncated value with size 32 to match size of target (6) File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/i2c_controller.v Line: 91
Info (12128): Elaborating entity "distance_to_soundFreq_Converter" for hierarchy "distance_to_soundFreq_Converter:Converter" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 164
Info (12128): Elaborating entity "counter_OneSecBPS" for hierarchy "distance_to_soundFreq_Converter:Converter|counter_OneSecBPS:C1" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 672
Info (12128): Elaborating entity "counter_halfSecBPS" for hierarchy "distance_to_soundFreq_Converter:Converter|counter_halfSecBPS:C2" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 677
Info (12128): Elaborating entity "counter_quarterSecBPS" for hierarchy "distance_to_soundFreq_Converter:Converter|counter_quarterSecBPS:C3" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 682
Info (12128): Elaborating entity "counter_eighthSecBPS" for hierarchy "distance_to_soundFreq_Converter:Converter|counter_eighthSecBPS:C4" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 687
Info (12128): Elaborating entity "ranging_module" for hierarchy "ranging_module:r0" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 172
Warning (10230): Verilog HDL assignment warning at SmartLot.v(536): truncated value with size 32 to match size of target (23) File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 536
Info (12128): Elaborating entity "counter_Enable_delay" for hierarchy "ranging_module:r0|counter_Enable_delay:CED" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 576
Info (12128): Elaborating entity "control" for hierarchy "control:C0" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at SmartLot.v(267): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 267
Info (10041): Inferred latch for "next_state[0]" at SmartLot.v(267) File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 267
Info (10041): Inferred latch for "next_state[1]" at SmartLot.v(267) File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 267
Info (10041): Inferred latch for "next_state[2]" at SmartLot.v(267) File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 267
Info (10041): Inferred latch for "next_state[3]" at SmartLot.v(267) File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 267
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:D0" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 210
Info (12128): Elaborating entity "counter_14bit_address" for hierarchy "datapath:D0|counter_14bit_address:countOriginal" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 443
Info (12128): Elaborating entity "counter_14bit_coordinate" for hierarchy "datapath:D0|counter_14bit_coordinate:xANDyORIG" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 463
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:CS" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 212
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 38
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 68
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 98
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 128
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 158
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 188
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 218
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 248
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 278
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 308
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 338
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 368
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 398
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 428
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 458
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 488
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 518
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 548
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 578
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 608
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 638
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 668
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 698
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 728
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[24]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 758
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[25]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 788
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[26]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 818
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[27]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 848
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[28]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 878
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[29]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 908
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[30]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 938
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[31]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 968
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[32]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 998
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 38
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 68
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 98
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 128
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 158
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 188
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 218
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 248
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 278
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 308
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 338
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 368
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 398
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 428
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 458
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 488
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 518
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 548
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 578
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 608
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 638
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 668
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 698
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 728
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[24]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 758
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[25]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 788
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[26]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 818
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[27]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 848
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[28]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 878
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[29]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 908
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[30]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 938
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[31]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 968
        Warning (14320): Synthesized away node "DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[32]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf Line: 998
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "DE1_SoC_Audio:Audio|avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v Line: 131
Warning (14026): LATCH primitive "control:C0|next_state[3]" is permanently enabled File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 267
Warning (14026): LATCH primitive "control:C0|next_state[2]" is permanently enabled File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 267
Warning (14026): LATCH primitive "control:C0|next_state[1]" is permanently enabled File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 267
Warning (14026): LATCH primitive "control:C0|next_state[0]" is permanently enabled File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 267
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_1[1]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[2]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[3]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[4]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[5]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[6]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[7]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[8]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[9]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[10]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[11]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[12]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[13]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[14]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[15]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[16]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[17]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[18]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[19]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[20]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[21]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[22]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[23]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[24]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[25]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[26]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[27]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[28]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[29]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[30]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[31]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[32]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[33]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[34]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "GPIO_1[35]" is stuck at GND File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 36
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 83 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/output_files/SmartLot.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/audio_clock_altpll.v Line: 63
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 41 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 8
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 8
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 8
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 8
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[1]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[2]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[3]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[4]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[5]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[6]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[7]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[8]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[9]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[10]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[11]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[12]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[13]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[14]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[15]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[16]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[17]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[18]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[19]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[20]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[21]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[22]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[23]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[24]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[25]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[26]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[27]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[28]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[29]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[30]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[31]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[32]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[33]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[34]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "GPIO_0[35]" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 34
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v Line: 15
Info (21057): Implemented 1573 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 99 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1204 logic cells
    Info (21064): Implemented 216 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 192 warnings
    Info: Peak virtual memory: 744 megabytes
    Info: Processing ended: Sun Dec 03 21:37:19 2017
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/output_files/SmartLot.map.smsg.


