[Specifying the Initial Contents of Inferred Memories in Verilog HDL Designs](https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/mergedProjects/hdl/vlog/vlog_pro_inferred_memories.htm)

[verilog-arrays-memories](https://www.chipverify.com/verilog/verilog-arrays-memories)
