 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : alu_8bit_ref
Version: T-2022.03-SP2
Date   : Mon May 12 02:39:13 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Oper[2] (input port)
  Endpoint: sum[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  Oper[2] (in)                                            0.00      0.00       0.00 f
  Oper[2] (net)                                11                   0.00       0.00 f
  U90/ZN (INV_X1)                                         0.01      0.03       0.03 r
  n60 (net)                                     1                   0.00       0.03 r
  U88/ZN (NAND2_X1)                                       0.01      0.03       0.05 f
  n97 (net)                                     1                   0.00       0.05 f
  U152/ZN (OAI33_X1)                                      0.07      0.09       0.15 r
  op_a[1] (net)                                 2                   0.00       0.15 r
  add_1_root_add_10_2_U79/ZN (INV_X1)                     0.02      0.03       0.18 f
  add_1_root_add_10_2_n79 (net)                 2                   0.00       0.18 f
  add_1_root_add_10_2_U71/ZN (NAND2_X1)                   0.02      0.04       0.22 r
  add_1_root_add_10_2_n69 (net)                 4                   0.00       0.22 r
  add_1_root_add_10_2_U31/ZN (AND3_X1)                    0.01      0.05       0.27 r
  add_1_root_add_10_2_n19 (net)                 1                   0.00       0.27 r
  add_1_root_add_10_2_U59/ZN (AOI21_X1)                   0.01      0.03       0.30 f
  add_1_root_add_10_2_n66 (net)                 2                   0.00       0.30 f
  add_1_root_add_10_2_U56/ZN (AND2_X1)                    0.01      0.04       0.34 f
  add_1_root_add_10_2_n32 (net)                 1                   0.00       0.34 f
  add_1_root_add_10_2_U75/ZN (OAI21_X1)                   0.02      0.04       0.38 r
  add_1_root_add_10_2_n51 (net)                 1                   0.00       0.38 r
  add_1_root_add_10_2_U86/ZN (XNOR2_X1)                   0.02      0.06       0.44 r
  adder_result[6] (net)                         1                   0.00       0.44 r
  U129/ZN (NAND2_X1)                                      0.01      0.03       0.47 f
  n170 (net)                                    1                   0.00       0.47 f
  U224/ZN (NAND3_X1)                                      0.01      0.02       0.49 r
  sum[6] (net)                                  1                   0.00       0.49 r
  sum[6] (out)                                            0.01      0.00       0.50 r
  data arrival time                                                            0.50

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.40


  Startpoint: Oper[0] (input port)
  Endpoint: sum[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  Oper[0] (in)                                            0.00      0.00       0.00 r
  Oper[0] (net)                                11                   0.00       0.00 r
  U96/ZN (INV_X1)                                         0.00      0.02       0.02 f
  n65 (net)                                     1                   0.00       0.02 f
  U94/ZN (NAND2_X1)                                       0.01      0.02       0.05 r
  n68 (net)                                     1                   0.00       0.05 r
  U95/ZN (NAND2_X1)                                       0.01      0.03       0.07 f
  n109 (net)                                    1                   0.00       0.07 f
  U164/ZN (NAND3_X1)                                      0.01      0.03       0.10 r
  n110 (net)                                    1                   0.00       0.10 r
  U165/ZN (OAI21_X1)                                      0.01      0.04       0.14 f
  op_b[4] (net)                                 3                   0.00       0.14 f
  add_1_root_add_10_2_U28/ZN (OR2_X1)                     0.01      0.06       0.20 f
  add_1_root_add_10_2_n14 (net)                 3                   0.00       0.20 f
  add_1_root_add_10_2_U24/ZN (NAND2_X1)                   0.01      0.03       0.23 r
  add_1_root_add_10_2_n10 (net)                 1                   0.00       0.23 r
  add_1_root_add_10_2_U76/ZN (NOR2_X1)                    0.01      0.02       0.26 f
  add_1_root_add_10_2_n48 (net)                 1                   0.00       0.26 f
  add_1_root_add_10_2_U66/ZN (AOI21_X1)                   0.02      0.04       0.29 r
  add_1_root_add_10_2_n35 (net)                 1                   0.00       0.29 r
  add_1_root_add_10_2_U68/ZN (NAND4_X1)                   0.02      0.04       0.33 f
  add_1_root_add_10_2_n33 (net)                 1                   0.00       0.33 f
  add_1_root_add_10_2_U81/ZN (XNOR2_X1)                   0.01      0.06       0.39 f
  adder_result[7] (net)                         1                   0.00       0.39 f
  U230/ZN (AOI221_X1)                                     0.04      0.08       0.48 r
  n182 (net)                                    1                   0.00       0.48 r
  U231/ZN (INV_X1)                                        0.01      0.02       0.49 f
  sum[7] (net)                                  1                   0.00       0.49 f
  sum[7] (out)                                            0.01      0.00       0.50 f
  data arrival time                                                            0.50

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.50
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.40


  Startpoint: Oper[0] (input port)
  Endpoint: sum[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  Oper[0] (in)                                            0.00      0.00       0.00 f
  Oper[0] (net)                                11                   0.00       0.00 f
  U120/ZN (INV_X1)                                        0.01      0.03       0.03 r
  n79 (net)                                     2                   0.00       0.03 r
  U174/Z (XOR2_X1)                                        0.02      0.07       0.10 r
  n123 (net)                                    1                   0.00       0.10 r
  U177/ZN (OAI21_X1)                                      0.01      0.03       0.13 f
  op_b[0] (net)                                 2                   0.00       0.13 f
  add_1_root_add_10_2_U70/ZN (NAND2_X1)                   0.02      0.04       0.17 r
  add_1_root_add_10_2_n71 (net)                 3                   0.00       0.17 r
  add_1_root_add_10_2_U15/ZN (INV_X1)                     0.01      0.03       0.20 f
  add_1_root_add_10_2_n7 (net)                  1                   0.00       0.20 f
  add_1_root_add_10_2_U14/ZN (AOI21_X1)                   0.02      0.05       0.25 r
  add_1_root_add_10_2_n28 (net)                 1                   0.00       0.25 r
  add_1_root_add_10_2_U73/ZN (OAI21_X1)                   0.01      0.03       0.28 f
  add_1_root_add_10_2_n84 (net)                 2                   0.00       0.28 f
  add_1_root_add_10_2_U95/ZN (INV_X1)                     0.01      0.03       0.31 r
  add_1_root_add_10_2_n82 (net)                 1                   0.00       0.31 r
  add_1_root_add_10_2_U93/ZN (OAI21_X1)                   0.01      0.03       0.34 f
  add_1_root_add_10_2_n80 (net)                 1                   0.00       0.34 f
  add_1_root_add_10_2_U92/ZN (XNOR2_X1)                   0.01      0.05       0.39 f
  adder_result[3] (net)                         1                   0.00       0.39 f
  U208/ZN (AOI221_X1)                                     0.04      0.08       0.47 r
  n153 (net)                                    1                   0.00       0.47 r
  U209/ZN (INV_X1)                                        0.01      0.02       0.49 f
  sum[3] (net)                                  1                   0.00       0.49 f
  sum[3] (out)                                            0.01      0.00       0.49 f
  data arrival time                                                            0.49

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.49
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.39


  Startpoint: Oper[0] (input port)
  Endpoint: sum[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  Oper[0] (in)                                            0.00      0.00       0.00 f
  Oper[0] (net)                                11                   0.00       0.00 f
  U121/ZN (INV_X1)                                        0.01      0.03       0.03 r
  n80 (net)                                     2                   0.00       0.03 r
  U100/ZN (XNOR2_X1)                                      0.02      0.06       0.09 r
  n113 (net)                                    1                   0.00       0.09 r
  U168/ZN (OAI21_X1)                                      0.01      0.03       0.13 f
  op_b[3] (net)                                 2                   0.00       0.13 f
  add_1_root_add_10_2_U39/ZN (OR2_X2)                     0.01      0.06       0.19 f
  add_1_root_add_10_2_n73 (net)                 6                   0.00       0.19 f
  add_1_root_add_10_2_U33/ZN (AND2_X1)                    0.01      0.05       0.24 f
  add_1_root_add_10_2_n20 (net)                 2                   0.00       0.24 f
  add_1_root_add_10_2_U59/ZN (AOI21_X1)                   0.03      0.06       0.30 r
  add_1_root_add_10_2_n66 (net)                 2                   0.00       0.30 r
  add_1_root_add_10_2_U58/ZN (NAND2_X1)                   0.01      0.04       0.33 f
  add_1_root_add_10_2_n58 (net)                 2                   0.00       0.33 f
  add_1_root_add_10_2_U69/ZN (AOI21_X1)                   0.03      0.04       0.38 r
  add_1_root_add_10_2_n59 (net)                 1                   0.00       0.38 r
  add_1_root_add_10_2_U78/ZN (XNOR2_X1)                   0.02      0.06       0.44 r
  adder_result[5] (net)                         1                   0.00       0.44 r
  U110/ZN (NAND2_X1)                                      0.01      0.03       0.47 f
  n75 (net)                                     1                   0.00       0.47 f
  U108/ZN (NAND3_X1)                                      0.01      0.02       0.49 r
  sum[5] (net)                                  1                   0.00       0.49 r
  sum[5] (out)                                            0.01      0.00       0.49 r
  data arrival time                                                            0.49

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.49
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.39


  Startpoint: Oper[0] (input port)
  Endpoint: sum[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  Oper[0] (in)                                            0.00      0.00       0.00 f
  Oper[0] (net)                                11                   0.00       0.00 f
  U121/ZN (INV_X1)                                        0.01      0.03       0.03 r
  n80 (net)                                     2                   0.00       0.03 r
  U100/ZN (XNOR2_X1)                                      0.02      0.06       0.09 r
  n113 (net)                                    1                   0.00       0.09 r
  U168/ZN (OAI21_X1)                                      0.01      0.03       0.13 f
  op_b[3] (net)                                 2                   0.00       0.13 f
  add_1_root_add_10_2_U39/ZN (OR2_X2)                     0.01      0.06       0.19 f
  add_1_root_add_10_2_n73 (net)                 6                   0.00       0.19 f
  add_1_root_add_10_2_U33/ZN (AND2_X1)                    0.01      0.05       0.24 f
  add_1_root_add_10_2_n20 (net)                 2                   0.00       0.24 f
  add_1_root_add_10_2_U59/ZN (AOI21_X1)                   0.03      0.06       0.30 r
  add_1_root_add_10_2_n66 (net)                 2                   0.00       0.30 r
  add_1_root_add_10_2_U58/ZN (NAND2_X1)                   0.01      0.04       0.33 f
  add_1_root_add_10_2_n58 (net)                 2                   0.00       0.33 f
  add_1_root_add_10_2_U19/ZN (XNOR2_X1)                   0.01      0.06       0.39 f
  adder_result[4] (net)                         1                   0.00       0.39 f
  U215/ZN (AOI221_X1)                                     0.04      0.06       0.45 r
  n159 (net)                                    1                   0.00       0.45 r
  U216/ZN (INV_X1)                                        0.01      0.02       0.47 f
  sum[4] (net)                                  1                   0.00       0.47 f
  sum[4] (out)                                            0.01      0.00       0.47 f
  data arrival time                                                            0.47

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.47
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.37


  Startpoint: Oper[0] (input port)
  Endpoint: sum[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  Oper[0] (in)                                            0.00      0.00       0.00 f
  Oper[0] (net)                                11                   0.00       0.00 f
  U120/ZN (INV_X1)                                        0.01      0.03       0.03 r
  n79 (net)                                     2                   0.00       0.03 r
  U174/Z (XOR2_X1)                                        0.02      0.07       0.10 r
  n123 (net)                                    1                   0.00       0.10 r
  U177/ZN (OAI21_X1)                                      0.01      0.03       0.13 f
  op_b[0] (net)                                 2                   0.00       0.13 f
  add_1_root_add_10_2_U70/ZN (NAND2_X1)                   0.02      0.04       0.17 r
  add_1_root_add_10_2_n71 (net)                 3                   0.00       0.17 r
  add_1_root_add_10_2_U15/ZN (INV_X1)                     0.01      0.03       0.20 f
  add_1_root_add_10_2_n7 (net)                  1                   0.00       0.20 f
  add_1_root_add_10_2_U14/ZN (AOI21_X1)                   0.02      0.05       0.25 r
  add_1_root_add_10_2_n28 (net)                 1                   0.00       0.25 r
  add_1_root_add_10_2_U73/ZN (OAI21_X1)                   0.01      0.03       0.28 f
  add_1_root_add_10_2_n84 (net)                 2                   0.00       0.28 f
  add_1_root_add_10_2_U23/Z (CLKBUF_X1)                   0.01      0.04       0.32 f
  add_1_root_add_10_2_n9 (net)                  1                   0.00       0.32 f
  add_1_root_add_10_2_U61/ZN (XNOR2_X1)                   0.01      0.05       0.37 f
  adder_result[2] (net)                         1                   0.00       0.37 f
  U201/ZN (AOI221_X1)                                     0.04      0.06       0.43 r
  n147 (net)                                    1                   0.00       0.43 r
  U202/ZN (INV_X1)                                        0.01      0.02       0.45 f
  sum[2] (net)                                  1                   0.00       0.45 f
  sum[2] (out)                                            0.01      0.00       0.45 f
  data arrival time                                                            0.45

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.35


  Startpoint: Oper[0] (input port)
  Endpoint: sum[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  Oper[0] (in)                                            0.00      0.00       0.00 f
  Oper[0] (net)                                11                   0.00       0.00 f
  U121/ZN (INV_X1)                                        0.01      0.03       0.03 r
  n80 (net)                                     2                   0.00       0.03 r
  U171/Z (XOR2_X1)                                        0.02      0.07       0.10 r
  n119 (net)                                    1                   0.00       0.10 r
  U173/ZN (OAI21_X1)                                      0.01      0.03       0.14 f
  op_b[1] (net)                                 2                   0.00       0.14 f
  add_1_root_add_10_2_U46/ZN (INV_X1)                     0.01      0.03       0.17 r
  add_1_root_add_10_2_n78 (net)                 2                   0.00       0.17 r
  add_1_root_add_10_2_U71/ZN (NAND2_X1)                   0.01      0.04       0.21 f
  add_1_root_add_10_2_n69 (net)                 4                   0.00       0.21 f
  add_1_root_add_10_2_U13/Z (CLKBUF_X1)                   0.01      0.04       0.25 f
  add_1_root_add_10_2_n6 (net)                  1                   0.00       0.25 f
  add_1_root_add_10_2_U37/ZN (AND2_X1)                    0.01      0.04       0.28 f
  add_1_root_add_10_2_n21 (net)                 1                   0.00       0.28 f
  add_1_root_add_10_2_U7/ZN (XNOR2_X1)                    0.01      0.05       0.34 f
  adder_result[1] (net)                         1                   0.00       0.34 f
  U194/ZN (AOI221_X1)                                     0.04      0.06       0.40 r
  n141 (net)                                    1                   0.00       0.40 r
  U195/ZN (INV_X1)                                        0.01      0.02       0.41 f
  sum[1] (net)                                  1                   0.00       0.41 f
  sum[1] (out)                                            0.01      0.00       0.41 f
  data arrival time                                                            0.41

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.31


  Startpoint: Oper[0] (input port)
  Endpoint: sum[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit_ref       5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  Oper[0] (in)                             0.00      0.00       0.00 f
  Oper[0] (net)                 11                   0.00       0.00 f
  U87/Z (BUF_X1)                           0.01      0.04       0.04 f
  n58 (net)                      2                   0.00       0.04 f
  U84/Z (BUF_X1)                           0.01      0.04       0.08 f
  n64 (net)                      3                   0.00       0.08 f
  U181/ZN (NAND2_X1)                       0.02      0.04       0.12 r
  n129 (net)                     2                   0.00       0.12 r
  U83/ZN (OR2_X4)                          0.02      0.07       0.19 r
  n176 (net)                    16                   0.00       0.19 r
  U185/ZN (OAI21_X1)                       0.01      0.05       0.24 f
  n131 (net)                     1                   0.00       0.24 f
  U186/Z (MUX2_X1)                         0.01      0.07       0.30 f
  n133 (net)                     1                   0.00       0.30 f
  U187/ZN (AOI221_X1)                      0.04      0.08       0.39 r
  n135 (net)                     1                   0.00       0.39 r
  U188/ZN (INV_X1)                         0.01      0.02       0.41 f
  sum[0] (net)                   1                   0.00       0.41 f
  sum[0] (out)                             0.01      0.00       0.41 f
  data arrival time                                             0.41

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.41
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.31


1
