Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 20
Design : alu_8bit
Version: K-2015.06-SP2
Date   : Fri Feb 27 13:57:09 2026
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluslvtwc
Wire Load Model Mode: segmented

  Startpoint: a[0] (input port clocked by clk)
  Endpoint: zero_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  a[0] (in)                                0.02       1.02 r
  U97/A1 (IND2D0HVT)                       0.00       1.02 r
  U97/ZN (IND2D0HVT)                       0.09       1.11 r
  U87/B (MAOI222D0HVT)                     0.00       1.11 r
  U87/ZN (MAOI222D0HVT)                    0.10       1.21 f
  U94/C (MAOI222D0HVT)                     0.00       1.21 f
  U94/ZN (MAOI222D0HVT)                    0.20       1.41 r
  U90/B (MAOI222D0HVT)                     0.00       1.41 r
  U90/ZN (MAOI222D0HVT)                    0.15       1.57 f
  U98/C (MAOI222D0HVT)                     0.00       1.57 f
  U98/ZN (MAOI222D0HVT)                    0.19       1.75 r
  U102/I (INVD0HVT)                        0.00       1.75 r
  U102/ZN (INVD0HVT)                       0.08       1.84 f
  U101/B (MAOI222D0HVT)                    0.00       1.84 f
  U101/ZN (MAOI222D0HVT)                   0.18       2.01 r
  U93/B (MAOI222D0HVT)                     0.00       2.01 r
  U93/ZN (MAOI222D0HVT)                    0.15       2.16 f
  U85/A1 (INR2XD0HVT)                      0.00       2.16 f
  U85/ZN (INR2XD0HVT)                      0.11       2.27 f
  U104/A2 (NR2D0HVT)                       0.00       2.27 f
  U104/ZN (NR2D0HVT)                       0.11       2.38 r
  U179/B1 (AOI221D0HVT)                    0.00       2.38 r
  U179/ZN (AOI221D0HVT)                    0.10       2.48 f
  U180/C (AOI221D0HVT)                     0.00       2.48 f
  U180/ZN (AOI221D0HVT)                    0.19       2.67 r
  U181/C (OAI221D0HVT)                     0.00       2.67 r
  U181/ZN (OAI221D0HVT)                    0.18       2.85 f
  U120/A2 (OAI31D0HVT)                     0.00       2.85 f
  U120/ZN (OAI31D0HVT)                     0.16       3.01 r
  zero_reg/D (DFQD2HVT)                    0.00       3.01 r
  data arrival time                                   3.01

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  zero_reg/CP (DFQD2HVT)                   0.00       4.90 r
  library setup time                      -0.08       4.82
  data required time                                  4.82
  -----------------------------------------------------------
  data required time                                  4.82
  data arrival time                                  -3.01
  -----------------------------------------------------------
  slack (MET)                                         1.81


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: result_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  a[0] (in)                                0.02       1.02 r
  U97/A1 (IND2D0HVT)                       0.00       1.02 r
  U97/ZN (IND2D0HVT)                       0.09       1.11 r
  U87/B (MAOI222D0HVT)                     0.00       1.11 r
  U87/ZN (MAOI222D0HVT)                    0.10       1.21 f
  U94/C (MAOI222D0HVT)                     0.00       1.21 f
  U94/ZN (MAOI222D0HVT)                    0.20       1.41 r
  U90/B (MAOI222D0HVT)                     0.00       1.41 r
  U90/ZN (MAOI222D0HVT)                    0.15       1.57 f
  U98/C (MAOI222D0HVT)                     0.00       1.57 f
  U98/ZN (MAOI222D0HVT)                    0.19       1.75 r
  U102/I (INVD0HVT)                        0.00       1.75 r
  U102/ZN (INVD0HVT)                       0.08       1.84 f
  U101/B (MAOI222D0HVT)                    0.00       1.84 f
  U101/ZN (MAOI222D0HVT)                   0.18       2.01 r
  U93/B (MAOI222D0HVT)                     0.00       2.01 r
  U93/ZN (MAOI222D0HVT)                    0.15       2.16 f
  U85/A1 (INR2XD0HVT)                      0.00       2.16 f
  U85/ZN (INR2XD0HVT)                      0.11       2.27 f
  U104/A2 (NR2D0HVT)                       0.00       2.27 f
  U104/ZN (NR2D0HVT)                       0.11       2.38 r
  U179/B1 (AOI221D0HVT)                    0.00       2.38 r
  U179/ZN (AOI221D0HVT)                    0.10       2.48 f
  U180/C (AOI221D0HVT)                     0.00       2.48 f
  U180/ZN (AOI221D0HVT)                    0.19       2.67 r
  U181/C (OAI221D0HVT)                     0.00       2.67 r
  U181/ZN (OAI221D0HVT)                    0.18       2.85 f
  U106/A1 (INR2D0HVT)                      0.00       2.85 f
  U106/ZN (INR2D0HVT)                      0.10       2.95 f
  result_reg[7]/D (DFQD2HVT)               0.00       2.95 f
  data arrival time                                   2.95

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  result_reg[7]/CP (DFQD2HVT)              0.00       4.90 r
  library setup time                      -0.03       4.87
  data required time                                  4.87
  -----------------------------------------------------------
  data required time                                  4.87
  data arrival time                                  -2.95
  -----------------------------------------------------------
  slack (MET)                                         1.92


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: carry_out_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  a[0] (in)                                0.02       1.02 r
  U97/A1 (IND2D0HVT)                       0.00       1.02 r
  U97/ZN (IND2D0HVT)                       0.09       1.11 r
  U87/B (MAOI222D0HVT)                     0.00       1.11 r
  U87/ZN (MAOI222D0HVT)                    0.10       1.21 f
  U94/C (MAOI222D0HVT)                     0.00       1.21 f
  U94/ZN (MAOI222D0HVT)                    0.20       1.41 r
  U90/B (MAOI222D0HVT)                     0.00       1.41 r
  U90/ZN (MAOI222D0HVT)                    0.15       1.57 f
  U98/C (MAOI222D0HVT)                     0.00       1.57 f
  U98/ZN (MAOI222D0HVT)                    0.19       1.75 r
  U102/I (INVD0HVT)                        0.00       1.75 r
  U102/ZN (INVD0HVT)                       0.08       1.84 f
  U101/B (MAOI222D0HVT)                    0.00       1.84 f
  U101/ZN (MAOI222D0HVT)                   0.18       2.01 r
  U93/B (MAOI222D0HVT)                     0.00       2.01 r
  U93/ZN (MAOI222D0HVT)                    0.15       2.16 f
  U85/A1 (INR2XD0HVT)                      0.00       2.16 f
  U85/ZN (INR2XD0HVT)                      0.11       2.27 f
  U104/A2 (NR2D0HVT)                       0.00       2.27 f
  U104/ZN (NR2D0HVT)                       0.11       2.38 r
  U131/C (OAI221D0HVT)                     0.00       2.38 r
  U131/ZN (OAI221D0HVT)                    0.15       2.53 f
  U107/A2 (AOI22D0HVT)                     0.00       2.53 f
  U107/ZN (AOI22D0HVT)                     0.13       2.66 r
  U134/B2 (AOI221D0HVT)                    0.00       2.66 r
  U134/ZN (AOI221D0HVT)                    0.11       2.77 f
  carry_out_reg/D (DFQD2HVT)               0.00       2.77 f
  data arrival time                                   2.77

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  carry_out_reg/CP (DFQD2HVT)              0.00       4.90 r
  library setup time                      -0.04       4.86
  data required time                                  4.86
  -----------------------------------------------------------
  data required time                                  4.86
  data arrival time                                  -2.77
  -----------------------------------------------------------
  slack (MET)                                         2.09


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: result_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  a[0] (in)                                0.02       1.02 r
  U97/A1 (IND2D0HVT)                       0.00       1.02 r
  U97/ZN (IND2D0HVT)                       0.09       1.11 r
  U87/B (MAOI222D0HVT)                     0.00       1.11 r
  U87/ZN (MAOI222D0HVT)                    0.10       1.21 f
  U94/C (MAOI222D0HVT)                     0.00       1.21 f
  U94/ZN (MAOI222D0HVT)                    0.20       1.41 r
  U90/B (MAOI222D0HVT)                     0.00       1.41 r
  U90/ZN (MAOI222D0HVT)                    0.15       1.57 f
  U98/C (MAOI222D0HVT)                     0.00       1.57 f
  U98/ZN (MAOI222D0HVT)                    0.19       1.75 r
  U102/I (INVD0HVT)                        0.00       1.75 r
  U102/ZN (INVD0HVT)                       0.08       1.84 f
  U101/B (MAOI222D0HVT)                    0.00       1.84 f
  U101/ZN (MAOI222D0HVT)                   0.18       2.01 r
  U175/B2 (AOI22D0HVT)                     0.00       2.01 r
  U175/ZN (AOI22D0HVT)                     0.12       2.14 f
  U176/A2 (CKND2D0HVT)                     0.00       2.14 f
  U176/ZN (CKND2D0HVT)                     0.06       2.20 r
  U178/A2 (OAI22D0HVT)                     0.00       2.20 r
  U178/ZN (OAI22D0HVT)                     0.06       2.26 f
  U105/C (OAI211D0HVT)                     0.00       2.26 f
  U105/ZN (OAI211D0HVT)                    0.08       2.34 r
  U213/A1 (INR2D0HVT)                      0.00       2.34 r
  U213/ZN (INR2D0HVT)                      0.13       2.46 r
  result_reg[6]/D (DFQD2HVT)               0.00       2.46 r
  data arrival time                                   2.46

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  result_reg[6]/CP (DFQD2HVT)              0.00       4.90 r
  library setup time                      -0.06       4.84
  data required time                                  4.84
  -----------------------------------------------------------
  data required time                                  4.84
  data arrival time                                  -2.46
  -----------------------------------------------------------
  slack (MET)                                         2.38


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: result_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  a[0] (in)                                0.01       1.01 f
  U113/A1 (CKND2D0HVT)                     0.00       1.01 f
  U113/ZN (CKND2D0HVT)                     0.06       1.07 r
  U116/I (INVD0HVT)                        0.00       1.07 r
  U116/ZN (INVD0HVT)                       0.05       1.12 f
  U96/C (MAOI222D0HVT)                     0.00       1.12 f
  U96/ZN (MAOI222D0HVT)                    0.16       1.29 r
  U86/A1 (OAI21D0HVT)                      0.00       1.29 r
  U86/ZN (OAI21D0HVT)                      0.11       1.39 f
  U89/C (MAOI222D0HVT)                     0.00       1.39 f
  U89/ZN (MAOI222D0HVT)                    0.18       1.57 r
  U126/I (INVD0HVT)                        0.00       1.57 r
  U126/ZN (INVD0HVT)                       0.08       1.65 f
  U88/A (MAOI222D0HVT)                     0.00       1.65 f
  U88/ZN (MAOI222D0HVT)                    0.15       1.81 r
  U160/A1 (CKND2D0HVT)                     0.00       1.81 r
  U160/ZN (CKND2D0HVT)                     0.09       1.90 f
  U161/C (OAI211D0HVT)                     0.00       1.90 f
  U161/ZN (OAI211D0HVT)                    0.07       1.96 r
  U162/C (OAI211D0HVT)                     0.00       1.96 r
  U162/ZN (OAI211D0HVT)                    0.11       2.07 f
  U163/C (AOI211D0HVT)                     0.00       2.07 f
  U163/ZN (AOI211D0HVT)                    0.20       2.27 r
  U164/A1 (NR2D0HVT)                       0.00       2.27 r
  U164/ZN (NR2D0HVT)                       0.08       2.35 f
  result_reg[5]/D (DFQD2HVT)               0.00       2.35 f
  data arrival time                                   2.35

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  result_reg[5]/CP (DFQD2HVT)              0.00       4.90 r
  library setup time                      -0.03       4.87
  data required time                                  4.87
  -----------------------------------------------------------
  data required time                                  4.87
  data arrival time                                  -2.35
  -----------------------------------------------------------
  slack (MET)                                         2.52


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: result_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  a[0] (in)                                0.01       1.01 f
  U113/A1 (CKND2D0HVT)                     0.00       1.01 f
  U113/ZN (CKND2D0HVT)                     0.06       1.07 r
  U116/I (INVD0HVT)                        0.00       1.07 r
  U116/ZN (INVD0HVT)                       0.05       1.12 f
  U96/C (MAOI222D0HVT)                     0.00       1.12 f
  U96/ZN (MAOI222D0HVT)                    0.16       1.29 r
  U86/A1 (OAI21D0HVT)                      0.00       1.29 r
  U86/ZN (OAI21D0HVT)                      0.11       1.39 f
  U89/C (MAOI222D0HVT)                     0.00       1.39 f
  U89/ZN (MAOI222D0HVT)                    0.18       1.57 r
  U112/A1 (CKND2D0HVT)                     0.00       1.57 r
  U112/ZN (CKND2D0HVT)                     0.09       1.66 f
  U151/C (OAI211D0HVT)                     0.00       1.66 f
  U151/ZN (OAI211D0HVT)                    0.06       1.72 r
  U117/C (OAI211D0HVT)                     0.00       1.72 r
  U117/ZN (OAI211D0HVT)                    0.11       1.84 f
  U152/C (AOI211D0HVT)                     0.00       1.84 f
  U152/ZN (AOI211D0HVT)                    0.20       2.04 r
  U153/A1 (NR2D0HVT)                       0.00       2.04 r
  U153/ZN (NR2D0HVT)                       0.08       2.11 f
  result_reg[4]/D (DFQD2HVT)               0.00       2.11 f
  data arrival time                                   2.11

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  result_reg[4]/CP (DFQD2HVT)              0.00       4.90 r
  library setup time                      -0.03       4.87
  data required time                                  4.87
  -----------------------------------------------------------
  data required time                                  4.87
  data arrival time                                  -2.11
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: result_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  a[0] (in)                                0.01       1.01 f
  U97/A1 (IND2D0HVT)                       0.00       1.01 f
  U97/ZN (IND2D0HVT)                       0.11       1.12 f
  U87/B (MAOI222D0HVT)                     0.00       1.12 f
  U87/ZN (MAOI222D0HVT)                    0.15       1.27 r
  U94/C (MAOI222D0HVT)                     0.00       1.27 r
  U94/ZN (MAOI222D0HVT)                    0.16       1.44 f
  U187/B2 (AOI22D0HVT)                     0.00       1.44 f
  U187/ZN (AOI22D0HVT)                     0.14       1.57 r
  U188/A2 (CKND2D0HVT)                     0.00       1.57 r
  U188/ZN (CKND2D0HVT)                     0.06       1.63 f
  U190/A2 (OAI22D0HVT)                     0.00       1.63 f
  U190/ZN (OAI22D0HVT)                     0.08       1.71 r
  U191/C (OAI211D0HVT)                     0.00       1.71 r
  U191/ZN (OAI211D0HVT)                    0.14       1.86 f
  U212/A1 (INR2D0HVT)                      0.00       1.86 f
  U212/ZN (INR2D0HVT)                      0.10       1.95 f
  result_reg[3]/D (DFQD2HVT)               0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  result_reg[3]/CP (DFQD2HVT)              0.00       4.90 r
  library setup time                      -0.03       4.87
  data required time                                  4.87
  -----------------------------------------------------------
  data required time                                  4.87
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         2.92


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: result_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  a[0] (in)                                0.01       1.01 f
  U97/A1 (IND2D0HVT)                       0.00       1.01 f
  U97/ZN (IND2D0HVT)                       0.11       1.12 f
  U87/B (MAOI222D0HVT)                     0.00       1.12 f
  U87/ZN (MAOI222D0HVT)                    0.15       1.27 r
  U194/I (INVD0HVT)                        0.00       1.27 r
  U194/ZN (INVD0HVT)                       0.08       1.35 f
  U195/B2 (AOI22D0HVT)                     0.00       1.35 f
  U195/ZN (AOI22D0HVT)                     0.11       1.46 r
  U196/A2 (CKND2D0HVT)                     0.00       1.46 r
  U196/ZN (CKND2D0HVT)                     0.06       1.52 f
  U198/A2 (OAI22D0HVT)                     0.00       1.52 f
  U198/ZN (OAI22D0HVT)                     0.08       1.60 r
  U199/C (OAI211D0HVT)                     0.00       1.60 r
  U199/ZN (OAI211D0HVT)                    0.14       1.74 f
  U211/A1 (INR2D0HVT)                      0.00       1.74 f
  U211/ZN (INR2D0HVT)                      0.10       1.84 f
  result_reg[2]/D (DFQD2HVT)               0.00       1.84 f
  data arrival time                                   1.84

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  result_reg[2]/CP (DFQD2HVT)              0.00       4.90 r
  library setup time                      -0.03       4.87
  data required time                                  4.87
  -----------------------------------------------------------
  data required time                                  4.87
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         3.03


  Startpoint: opcode[2] (input port clocked by clk)
  Endpoint: result_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  opcode[2] (in)                           0.01       1.01 f
  U122/A1 (NR2D0HVT)                       0.00       1.01 f
  U122/ZN (NR2D0HVT)                       0.09       1.10 r
  U123/B1 (IND2D0HVT)                      0.00       1.10 r
  U123/ZN (IND2D0HVT)                      0.14       1.24 f
  U150/I (INVD0HVT)                        0.00       1.24 f
  U150/ZN (INVD0HVT)                       0.13       1.37 r
  U204/B1 (AOI22D0HVT)                     0.00       1.37 r
  U204/ZN (AOI22D0HVT)                     0.09       1.46 f
  U205/A2 (CKND2D0HVT)                     0.00       1.46 f
  U205/ZN (CKND2D0HVT)                     0.06       1.52 r
  U207/A2 (OAI22D0HVT)                     0.00       1.52 r
  U207/ZN (OAI22D0HVT)                     0.06       1.58 f
  U208/C (OAI211D0HVT)                     0.00       1.58 f
  U208/ZN (OAI211D0HVT)                    0.08       1.66 r
  U210/A1 (INR2D0HVT)                      0.00       1.66 r
  U210/ZN (INR2D0HVT)                      0.13       1.79 r
  result_reg[1]/D (DFQD2HVT)               0.00       1.79 r
  data arrival time                                   1.79

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  result_reg[1]/CP (DFQD2HVT)              0.00       4.90 r
  library setup time                      -0.06       4.84
  data required time                                  4.84
  -----------------------------------------------------------
  data required time                                  4.84
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         3.05


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: result_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 f
  opcode[1] (in)                           0.00       1.00 f
  U114/I (INVD0HVT)                        0.00       1.00 f
  U114/ZN (INVD0HVT)                       0.03       1.04 r
  U135/A1 (CKND2D0HVT)                     0.00       1.04 r
  U135/ZN (CKND2D0HVT)                     0.05       1.09 f
  U136/A2 (NR2D0HVT)                       0.00       1.09 f
  U136/ZN (NR2D0HVT)                       0.20       1.30 r
  U165/A2 (NR2D0HVT)                       0.00       1.30 r
  U165/ZN (NR2D0HVT)                       0.09       1.38 f
  U166/B (AOI21D0HVT)                      0.00       1.38 f
  U166/ZN (AOI21D0HVT)                     0.10       1.48 r
  U167/A1 (OAI22D0HVT)                     0.00       1.48 r
  U167/ZN (OAI22D0HVT)                     0.07       1.55 f
  U168/B (OAI211D0HVT)                     0.00       1.55 f
  U168/ZN (OAI211D0HVT)                    0.07       1.62 r
  result_reg[0]/D (DFKCNQD2HVT)            0.00       1.62 r
  data arrival time                                   1.62

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  result_reg[0]/CP (DFKCNQD2HVT)           0.00       4.90 r
  library setup time                      -0.19       4.71
  data required time                                  4.71
  -----------------------------------------------------------
  data required time                                  4.71
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (MET)                                         3.09


  Startpoint: result_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[0]/CP (DFKCNQD2HVT)           0.00       0.00 r
  result_reg[0]/Q (DFKCNQD2HVT)            0.31       0.31 r
  result[0] (out)                          0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  output external delay                   -1.00       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         3.59


  Startpoint: result_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[7]/CP (DFQD2HVT)              0.00       0.00 r
  result_reg[7]/Q (DFQD2HVT)               0.29       0.29 r
  result[7] (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  output external delay                   -1.00       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: result_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[6]/CP (DFQD2HVT)              0.00       0.00 r
  result_reg[6]/Q (DFQD2HVT)               0.29       0.29 r
  result[6] (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  output external delay                   -1.00       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: result_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[5]/CP (DFQD2HVT)              0.00       0.00 r
  result_reg[5]/Q (DFQD2HVT)               0.29       0.29 r
  result[5] (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  output external delay                   -1.00       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: result_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[4]/CP (DFQD2HVT)              0.00       0.00 r
  result_reg[4]/Q (DFQD2HVT)               0.29       0.29 r
  result[4] (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  output external delay                   -1.00       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: result_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[3]/CP (DFQD2HVT)              0.00       0.00 r
  result_reg[3]/Q (DFQD2HVT)               0.29       0.29 r
  result[3] (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  output external delay                   -1.00       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: result_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[2]/CP (DFQD2HVT)              0.00       0.00 r
  result_reg[2]/Q (DFQD2HVT)               0.29       0.29 r
  result[2] (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  output external delay                   -1.00       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: result_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg[1]/CP (DFQD2HVT)              0.00       0.00 r
  result_reg[1]/Q (DFQD2HVT)               0.29       0.29 r
  result[1] (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  output external delay                   -1.00       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: carry_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: carry_out (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  carry_out_reg/CP (DFQD2HVT)              0.00       0.00 r
  carry_out_reg/Q (DFQD2HVT)               0.29       0.29 r
  carry_out (out)                          0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  output external delay                   -1.00       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         3.61


  Startpoint: zero_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: zero (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu_8bit           ZeroWireload          tcbn65gpluslvtwc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  zero_reg/CP (DFQD2HVT)                   0.00       0.00 r
  zero_reg/Q (DFQD2HVT)                    0.29       0.29 r
  zero (out)                               0.00       0.29 r
  data arrival time                                   0.29

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  output external delay                   -1.00       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         3.61


1
