{
	"route__net": 5765,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 2860,
	"route__wirelength__iter:1": 152772,
	"route__drc_errors__iter:2": 1764,
	"route__wirelength__iter:2": 151566,
	"route__drc_errors__iter:3": 1582,
	"route__wirelength__iter:3": 151110,
	"route__drc_errors__iter:4": 277,
	"route__wirelength__iter:4": 151031,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 151024,
	"route__drc_errors": 0,
	"route__wirelength": 151024,
	"route__vias": 41655,
	"route__vias__singlecut": 41655,
	"route__vias__multicut": 0,
	"design__io": 104,
	"design__die__area": 112743,
	"design__core__area": 101595,
	"design__instance__count": 7174,
	"design__instance__area": 48846.8,
	"design__instance__count__stdcell": 7174,
	"design__instance__area__stdcell": 48846.8,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.4808,
	"design__instance__utilization__stdcell": 0.4808,
	"design__instance__count__class:fill_cell": 234,
	"design__instance__count__class:tap_cell": 1428,
	"design__instance__count__class:antenna_cell": 27,
	"design__instance__count__class:clock_buffer": 27,
	"design__instance__count__class:timing_repair_buffer": 722,
	"design__instance__count__class:inverter": 415,
	"design__instance__count__class:clock_inverter": 21,
	"design__instance__count__class:sequential_cell": 314,
	"design__instance__count__class:multi_input_combinational_cell": 4220,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}