Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Aug 22 19:54:09 2017
| Host         : Ola-Komputer running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Compressor_control_sets_placed.rpt
| Design       : Compressor
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   179 |
| Unused register locations in slices containing registers |   514 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             277 |          136 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |          118 |
| Yes          | No                    | No                     |             877 |          245 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1296 |          381 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                                    Enable Signal                                                                                                    |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  middle/__0/i__n_1                                   |                                                                                                                                                                                                                     |                                                                                                                                                             |                1 |              1 |
|  middle/__2/i__n_1                                   |                                                                                                                                                                                                                     |                                                                                                                                                             |                1 |              1 |
|  middle/__3/i__n_1                                   |                                                                                                                                                                                                                     |                                                                                                                                                             |                1 |              1 |
|  Start_Driver_reg_i_1_n_1                            |                                                                                                                                                                                                                     |                                                                                                                                                             |                1 |              1 |
|  middle/compute_nbBits_reg_i_2_n_1                   |                                                                                                                                                                                                                     |                                                                                                                                                             |                1 |              1 |
|  middle/get_nb_start_reg_i_2_n_1                     |                                                                                                                                                                                                                     |                                                                                                                                                             |                1 |              1 |
|  middle/get_new_state_reg_i_2_n_1                    |                                                                                                                                                                                                                     |                                                                                                                                                             |                1 |              1 |
| ~current_state[1]                                    |                                                                                                                                                                                                                     |                                                                                                                                                             |                1 |              1 |
|  middle/start_encoder_reg_i_2_n_1                    |                                                                                                                                                                                                                     |                                                                                                                                                             |                1 |              1 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                            |                                                                                                                                                             |                1 |              3 |
|  enc/action_reg[0]_i_2_n_1                           |                                                                                                                                                                                                                     |                                                                                                                                                             |                3 |              3 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                |                                                                                                                                                             |                1 |              3 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                           | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                           | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                4 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0] | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]     | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                         | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                       | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/E[0]                                                                                                      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                       | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                           | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                            |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0] | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0] | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                           | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0] | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                       | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]_0[0]    | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                          | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0] | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0] | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                             | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[32][0]                                                                                      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                             | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/E[0]                                                                                                      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                           | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                            |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2][0]       | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/E[0]                                                                                                      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                           | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                          | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                           | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                             | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/E[0]                                                                                                      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                           | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                            |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                           | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                            |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                             | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                             | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                      | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                           | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                            |                1 |              4 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                     | memory/Memory_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                            |                1 |              5 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                          |                                                                                                                                                             |                2 |              6 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                              | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              6 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                   | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              6 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                    | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              6 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                           |                                                                                                                                                             |                2 |              6 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                     | memory/Memory_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                2 |              6 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                               | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              6 |
|  clk_IBUF_BUFG                                       | enc/disjointed_bytes[0]_i_1_n_1                                                                                                                                                                                     |                                                                                                                                                             |                2 |              8 |
|  clk_IBUF_BUFG                                       | enc/stream[7]_i_1_n_1                                                                                                                                                                                               |                                                                                                                                                             |                3 |              8 |
|  clk_IBUF_BUFG                                       | enc/stream[7]_i_1_n_1                                                                                                                                                                                               | enc/stream[15]_i_1_n_1                                                                                                                                      |                2 |              8 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                     | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |              8 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                     | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                4 |              8 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                     | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                4 |              8 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                     | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                4 |              8 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                    | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              8 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                     | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |              8 |
|  middle/r_value_int_reg[8]_i_2_n_1                   |                                                                                                                                                                                                                     |                                                                                                                                                             |                3 |              9 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                        | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                           |                6 |             10 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                        | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                           |                6 |             10 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                        | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                           |                4 |             10 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                        | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                           |                4 |             10 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                        | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                           |                6 |             10 |
|  middle/__4/i__n_1                                   |                                                                                                                                                                                                                     |                                                                                                                                                             |                4 |             11 |
|  clk_IBUF_BUFG                                       | middle/get_nb_start                                                                                                                                                                                                 |                                                                                                                                                             |                3 |             11 |
|  clk_IBUF_BUFG                                       | middle/state_enable_i_1_n_1                                                                                                                                                                                         |                                                                                                                                                             |                5 |             11 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                           | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                             |                                                                                                                                                             |                2 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                     | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                             |                3 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                           | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                5 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                             |                                                                                                                                                             |                2 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                     | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                             |                4 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                     | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                             |                4 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen7               |                                                                                                                                                             |                4 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                     | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                             |                3 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                             |                                                                                                                                                             |                2 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                           | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                4 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_axi.s_axi_rid_i_reg[11][0]                                                                                                    | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen416_in          |                                                                                                                                                             |                3 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen55_in           |                                                                                                                                                             |                4 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen62_in           |                                                                                                                                                             |                2 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen70_in           |                                                                                                                                                             |                2 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4               |                                                                                                                                                             |                4 |             12 |
|  middle/__5/i__n_1                                   |                                                                                                                                                                                                                     |                                                                                                                                                             |                3 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                     | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/m_valid_i_reg_0                                   |                6 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                     | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/p_1_in                                            |                9 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                           | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                             |                                                                                                                                                             |                2 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                           | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                     | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                             |                4 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                             |                                                                                                                                                             |                2 |             12 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                   | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                4 |             13 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                   | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                4 |             13 |
|  clk_IBUF_BUFG                                       |                                                                                                                                                                                                                     |                                                                                                                                                             |                9 |             13 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                                     |                                                                                                                                                             |                2 |             13 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                   | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                4 |             13 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                   | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                4 |             13 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[34]_0[0]                                       |                                                                                                                                                             |                2 |             13 |
|  clk_IBUF_BUFG                                       | enc/buffor[19]_i_1_n_1                                                                                                                                                                                              |                                                                                                                                                             |                9 |             13 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                   | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                3 |             13 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                        | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                        | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                        | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                     | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                        | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                       | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                       | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                        | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                       | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                       | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                       | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                       | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                       | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                        | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                        | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  enc/bits_reg[7]_i_1_n_1                             |                                                                                                                                                                                                                     |                                                                                                                                                             |                9 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                       | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                        | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  clk_IBUF_BUFG                                       | middle/compute_nbBits_reg_n_1                                                                                                                                                                                       | middle/nbBits_for_encoder[7]_i_1_n_1                                                                                                                        |               12 |             22 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                   | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                7 |             27 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                   | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                9 |             27 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                   | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                8 |             27 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                   | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |               10 |             27 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                   | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |               10 |             27 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                        | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             29 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                        | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             29 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                          | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |               10 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                     | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |               19 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                     | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |               20 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                     | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |               20 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                     | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |               15 |             32 |
|  counter_reg[31]_i_1_n_1                             |                                                                                                                                                                                                                     |                                                                                                                                                             |                9 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                            | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                             |                7 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                            | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                             |                7 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                           |                                                                                                                                                             |                6 |             32 |
|  clk_IBUF_BUFG                                       | enc/buffor_fill[31]_i_1_n_1                                                                                                                                                                                         |                                                                                                                                                             |               12 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                            | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                             |                6 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                           |                                                                                                                                                             |                7 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                           |                                                                                                                                                             |                6 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                          | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                7 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                     | memory/Memory_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |               19 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                          | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                8 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                          | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                5 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                            | memory/Memory_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                             |                5 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                            | memory/Memory_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                             |                6 |             32 |
|  clk_IBUF_BUFG                                       | enc/counter[0]_i_1_n_1                                                                                                                                                                                              |                                                                                                                                                             |                8 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                           |                                                                                                                                                             |               10 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                           |                                                                                                                                                             |                9 |             32 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                          | memory/Memory_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                          |                8 |             32 |
|  clk_IBUF_BUFG                                       | enc/produce_symbol                                                                                                                                                                                                  |                                                                                                                                                             |               11 |             39 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/m_axi_rready[4]                                                                                           |                                                                                                                                                             |               11 |             45 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_axi_rready[3]                                                                                           |                                                                                                                                                             |               13 |             45 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_1_in_0                                                                                                  |                                                                                                                                                             |               10 |             45 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                           |                                                                                                                                                             |               11 |             45 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                           |                                                                                                                                                             |               16 |             45 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_axi_rready[2]                                                                                           |                                                                                                                                                             |               13 |             45 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                          |                                                                                                                                                             |               13 |             45 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                        |                                                                                                                                                             |               10 |             45 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_1[0]                                        |                                                                                                                                                             |               17 |             45 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_2[0]                                        |                                                                                                                                                             |               12 |             45 |
|  n_0_437_BUFG                                        |                                                                                                                                                                                                                     |                                                                                                                                                             |               22 |             64 |
|  memory/Memory_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                     |                                                                                                                                                             |               66 |            110 |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 3      |                     3 |
| 4      |                    44 |
| 5      |                     1 |
| 6      |                     7 |
| 8      |                     9 |
| 9      |                     1 |
| 10     |                     5 |
| 11     |                     3 |
| 12     |                    26 |
| 13     |                     9 |
| 15     |                    18 |
| 16+    |                    44 |
+--------+-----------------------+


