Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan 30 22:21:31 2020
| Host         : WIN-RNFGHB733R4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   220 |
| Unused register locations in slices containing registers |   886 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |          134 |
|      4 |            2 |
|      8 |            6 |
|     10 |            5 |
|     12 |            2 |
|     14 |            1 |
|    16+ |           70 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             424 |           68 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             572 |          179 |
| Yes          | No                    | No                     |             914 |           98 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1212 |          146 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                         Enable Signal                                                                        |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Switches_IBUF[0]                               |                                                                                                                                                              | system_i/control_0/U0/p_4_out[3]                                                                                                         |                1 |              2 |
|  Switches_IBUF[1]                               |                                                                                                                                                              | system_i/control_0/U0/p_4_out[2]                                                                                                         |                1 |              2 |
|  Switches_IBUF[2]                               |                                                                                                                                                              | system_i/control_0/U0/p_4_out[1]                                                                                                         |                1 |              2 |
|  Switches_IBUF[3]                               |                                                                                                                                                              | system_i/control_0/U0/p_4_out[0]                                                                                                         |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[10]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[10]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[0]_LDC_i_1_n_0  |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[0]_LDC_i_2_n_0                                                                                            |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[11]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[11]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[13]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[13]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[12]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[12]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[14]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[14]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[15]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[15]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[16]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[16]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[17]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[17]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[18]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[18]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[22]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[22]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[20]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[20]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[1]_LDC_i_1_n_0  |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[1]_LDC_i_2_n_0                                                                                            |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[19]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[19]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[21]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[21]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[28]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[28]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[2]_LDC_i_1_n_0  |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[2]_LDC_i_2_n_0                                                                                            |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[25]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[25]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[27]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[27]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[23]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[23]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[29]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[29]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[26]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[26]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[24]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[24]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[30]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[30]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[31]_LDC_i_1_n_0 |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[31]_LDC_i_2_n_0                                                                                           |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[6]_LDC_i_1_n_0  |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[6]_LDC_i_2_n_0                                                                                            |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[3]_LDC_i_1_n_0  |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[3]_LDC_i_2_n_0                                                                                            |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[5]_LDC_i_1_n_0  |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[5]_LDC_i_2_n_0                                                                                            |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[4]_LDC_i_1_n_0  |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[4]_LDC_i_2_n_0                                                                                            |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[7]_LDC_i_1_n_0  |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[7]_LDC_i_2_n_0                                                                                            |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[8]_LDC_i_1_n_0  |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[8]_LDC_i_2_n_0                                                                                            |                1 |              2 |
|  system_i/Distortion_0/U0/y_reg[9]_LDC_i_1_n_0  |                                                                                                                                                              | system_i/Distortion_0/U0/y_reg[9]_LDC_i_2_n_0                                                                                            |                1 |              2 |
|  system_i/trem_0/U0/y_reg[30]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[30]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/delay_0/U0/y_reg[13]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[13]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[0]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/delay_0/U0/y_reg[0]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/delay_0/U0/y_reg[17]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[17]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[12]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[12]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[16]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[16]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[18]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[18]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[19]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[19]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[1]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/delay_0/U0/y_reg[1]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/delay_0/U0/y_reg[11]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[11]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[15]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[15]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[20]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[20]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[14]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[14]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[10]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[10]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[21]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[21]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[23]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[23]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[28]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[28]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[29]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[29]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[25]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[25]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[26]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[26]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[2]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/delay_0/U0/y_reg[2]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/delay_0/U0/y_reg[31]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[31]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[24]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[24]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[27]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[27]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[22]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[22]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[30]_LDC_i_1_n_0      |                                                                                                                                                              | system_i/delay_0/U0/y_reg[30]_LDC_i_2_n_0                                                                                                |                1 |              2 |
|  system_i/delay_0/U0/y_reg[3]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/delay_0/U0/y_reg[3]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/delay_0/U0/y_reg[8]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/delay_0/U0/y_reg[8]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/delay_0/U0/y_reg[5]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/delay_0/U0/y_reg[5]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/delay_0/U0/y_reg[6]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/delay_0/U0/y_reg[6]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/delay_0/U0/y_reg[4]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/delay_0/U0/y_reg[4]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/delay_0/U0/y_reg[9]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/delay_0/U0/y_reg[9]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/delay_0/U0/y_reg[7]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/delay_0/U0/y_reg[7]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[0]_LDC_i_1_n_0     |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[0]_LDC_i_2_n_0                                                                                               |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[1]_LDC_i_1_n_0     |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[1]_LDC_i_2_n_0                                                                                               |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[11]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[11]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[17]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[17]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[14]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[14]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[15]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[15]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[13]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[13]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[12]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[12]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[18]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[18]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[10]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[10]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[19]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[19]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[16]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[16]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[30]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[30]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[22]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[22]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[20]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[20]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[2]_LDC_i_1_n_0     |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[2]_LDC_i_2_n_0                                                                                               |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[24]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[24]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[23]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[23]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[27]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[27]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[21]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[21]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[26]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[26]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[29]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[29]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[25]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[25]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[28]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[28]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[9]_LDC_i_1_n_0     |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[9]_LDC_i_2_n_0                                                                                               |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[6]_LDC_i_1_n_0     |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[6]_LDC_i_2_n_0                                                                                               |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[31]_LDC_i_1_n_0    |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[31]_LDC_i_2_n_0                                                                                              |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[4]_LDC_i_1_n_0     |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[4]_LDC_i_2_n_0                                                                                               |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[8]_LDC_i_1_n_0     |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[8]_LDC_i_2_n_0                                                                                               |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[5]_LDC_i_1_n_0     |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[5]_LDC_i_2_n_0                                                                                               |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[3]_LDC_i_1_n_0     |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[3]_LDC_i_2_n_0                                                                                               |                1 |              2 |
|  system_i/octaver_0/U0/y_reg[7]_LDC_i_1_n_0     |                                                                                                                                                              | system_i/octaver_0/U0/y_reg[7]_LDC_i_2_n_0                                                                                               |                1 |              2 |
|  system_i/trem_0/U0/y_reg[22]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[22]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/clk_slow_0/U0/out[5]                  |                                                                                                                                                              |                                                                                                                                          |                1 |              2 |
|  system_i/trem_0/U0/y_reg[1]_LDC_i_1_n_0        |                                                                                                                                                              | system_i/trem_0/U0/y_reg[1]_LDC_i_2_n_0                                                                                                  |                1 |              2 |
|  system_i/trem_0/U0/y_reg[3]_LDC_i_1_n_0        |                                                                                                                                                              | system_i/trem_0/U0/y_reg[3]_LDC_i_2_n_0                                                                                                  |                1 |              2 |
|  system_i/trem_0/U0/y_reg[9]_LDC_i_1_n_0        |                                                                                                                                                              | system_i/trem_0/U0/y_reg[9]_LDC_i_2_n_0                                                                                                  |                1 |              2 |
|  system_i/trem_0/U0/y_reg[7]_LDC_i_1_n_0        |                                                                                                                                                              | system_i/trem_0/U0/y_reg[7]_LDC_i_2_n_0                                                                                                  |                1 |              2 |
|  system_i/trem_0/U0/y_reg[5]_LDC_i_1_n_0        |                                                                                                                                                              | system_i/trem_0/U0/y_reg[5]_LDC_i_2_n_0                                                                                                  |                1 |              2 |
|  system_i/trem_0/U0/y_reg[6]_LDC_i_1_n_0        |                                                                                                                                                              | system_i/trem_0/U0/y_reg[6]_LDC_i_2_n_0                                                                                                  |                1 |              2 |
|  system_i/trem_0/U0/y_reg[8]_LDC_i_1_n_0        |                                                                                                                                                              | system_i/trem_0/U0/y_reg[8]_LDC_i_2_n_0                                                                                                  |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                              | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                         |                1 |              2 |
|  system_i/trem_0/U0/y_reg[17]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[17]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[14]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[14]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[13]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[13]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[16]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[16]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[10]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[10]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[4]_LDC_i_1_n_0        |                                                                                                                                                              | system_i/trem_0/U0/y_reg[4]_LDC_i_2_n_0                                                                                                  |                1 |              2 |
|  system_i/trem_0/U0/y_reg[18]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[18]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[15]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[15]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[0]_LDC_i_1_n_0        |                                                                                                                                                              | system_i/trem_0/U0/y_reg[0]_LDC_i_2_n_0                                                                                                  |                1 |              2 |
|  system_i/trem_0/U0/y_reg[11]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[11]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[12]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[12]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[29]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[29]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[26]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[26]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[24]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[24]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[19]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[19]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[27]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[27]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[23]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[23]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[25]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[25]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[21]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[21]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[2]_LDC_i_1_n_0        |                                                                                                                                                              | system_i/trem_0/U0/y_reg[2]_LDC_i_2_n_0                                                                                                  |                1 |              2 |
|  system_i/trem_0/U0/y_reg[28]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[28]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[20]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[20]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/trem_0/U0/y_reg[31]_LDC_i_1_n_0       |                                                                                                                                                              | system_i/trem_0/U0/y_reg[31]_LDC_i_2_n_0                                                                                                 |                1 |              2 |
|  system_i/clk_slow_0/U0/out[4]                  |                                                                                                                                                              |                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                          |                1 |              4 |
| ~system_i/control_0/U0/ok                       |                                                                                                                                                              |                                                                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                              | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                       |                                                                                                                                          |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                              | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                             | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                             |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                              | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr_reg[4]_0[0]                                                                                | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                            |                1 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                              | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                      |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/FSM_onehot_iis_state[6]_i_1_n_0                                                                     |                                                                                                                                          |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                       | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                       | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                        | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                        | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                 | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                              | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                             | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                             | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                             | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                       | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                 | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                  | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                       | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                       | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                              | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                             | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                             | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                              | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                             | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                             | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                             | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                             | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                 | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                          |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                          |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                       | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                          |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                       | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                       | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                       | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                       | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                       | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                        | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                       | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                1 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                              | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |                2 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                              | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                          |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                          |                2 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/p_1_in[5]                                                                                                        | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                3 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                3 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                          |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                          |                3 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                7 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                              | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                         |                7 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[23]_0[0]                                                                              | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                         |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                          | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                       |                3 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                          | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                       |                4 |             48 |
|  system_i/MCLK_gen_0/U0/clk_out                 |                                                                                                                                                              |                                                                                                                                          |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                  | system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg0[5]_i_1_n_0                                                                          |                9 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg_rden                                                                                               | system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                   |               13 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataTx_L_reg[0][0]                                                                 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                          |                4 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                               | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                          |                5 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                      |               12 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg_rden                                                                                               | system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |               11 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                          |                9 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                          |                9 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                              | system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |               12 |             78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                          |                9 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                          |                9 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                          |                9 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                          |                8 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                          |                6 |             94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                9 |             94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                                |                                                                                                                                          |                7 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               13 |            120 |
|  system_i/processing_system7_0/inst/FCLK_CLK0   |                                                                                                                                                              |                                                                                                                                          |               59 |            362 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


