Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Apr 25 14:52:21 2019
| Host         : natchanon-MacBookPro running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/pixel_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/pixel_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA/VGA_SYNC/vsync_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.209        0.000                      0                   45        0.199        0.000                      0                   45        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.209        0.000                      0                   45        0.199        0.000                      0                   45        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/vsync_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.868ns (25.283%)  route 2.565ns (74.717%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.142    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.419     5.561 f  VGA/VGA_SYNC/v_count_reg_reg[7]/Q
                         net (fo=14, routed)          1.211     6.772    VGA/VGA_SYNC/y[7]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.297     7.069 f  VGA/VGA_SYNC/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.827     7.897    VGA/VGA_SYNC/v_count_reg[0]_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.152     8.049 r  VGA/VGA_SYNC/vsync_reg_i_1/O
                         net (fo=2, routed)           0.527     8.575    VGA/VGA_SYNC/vsync_next
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/vsync_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    VGA/VGA_SYNC/CLK
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/vsync_reg_reg_lopt_replica/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDCE (Setup_fdce_C_D)       -0.289    14.785    VGA/VGA_SYNC/vsync_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.964ns (25.749%)  route 2.780ns (74.251%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.142    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  VGA/VGA_SYNC/v_count_reg_reg[7]/Q
                         net (fo=14, routed)          1.211     6.772    VGA/VGA_SYNC/y[7]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.297     7.069 r  VGA/VGA_SYNC/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.827     7.897    VGA/VGA_SYNC/v_count_reg[0]_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     8.021 r  VGA/VGA_SYNC/v_count_reg[9]_i_3/O
                         net (fo=9, routed)           0.742     8.762    VGA/VGA_SYNC/v_count_reg[9]_i_3_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124     8.886 r  VGA/VGA_SYNC/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.886    VGA/VGA_SYNC/v_count_reg[6]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.846    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[6]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.031    15.138    VGA/VGA_SYNC/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.993ns (26.320%)  route 2.780ns (73.680%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.142    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  VGA/VGA_SYNC/v_count_reg_reg[7]/Q
                         net (fo=14, routed)          1.211     6.772    VGA/VGA_SYNC/y[7]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.297     7.069 r  VGA/VGA_SYNC/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.827     7.897    VGA/VGA_SYNC/v_count_reg[0]_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     8.021 r  VGA/VGA_SYNC/v_count_reg[9]_i_3/O
                         net (fo=9, routed)           0.742     8.762    VGA/VGA_SYNC/v_count_reg[9]_i_3_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.153     8.915 r  VGA/VGA_SYNC/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.915    VGA/VGA_SYNC/v_count_reg[7]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.846    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.075    15.182    VGA/VGA_SYNC/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.868ns (25.584%)  route 2.525ns (74.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.142    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.419     5.561 f  VGA/VGA_SYNC/v_count_reg_reg[7]/Q
                         net (fo=14, routed)          1.211     6.772    VGA/VGA_SYNC/y[7]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.297     7.069 f  VGA/VGA_SYNC/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.827     7.897    VGA/VGA_SYNC/v_count_reg[0]_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.152     8.049 r  VGA/VGA_SYNC/vsync_reg_i_1/O
                         net (fo=2, routed)           0.487     8.535    VGA/VGA_SYNC/vsync_next
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    VGA/VGA_SYNC/CLK
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/vsync_reg_reg/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDCE (Setup_fdce_C_D)       -0.255    14.819    VGA/VGA_SYNC/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.964ns (26.474%)  route 2.677ns (73.526%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.142    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  VGA/VGA_SYNC/v_count_reg_reg[7]/Q
                         net (fo=14, routed)          1.211     6.772    VGA/VGA_SYNC/y[7]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.297     7.069 r  VGA/VGA_SYNC/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.827     7.897    VGA/VGA_SYNC/v_count_reg[0]_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     8.021 r  VGA/VGA_SYNC/v_count_reg[9]_i_3/O
                         net (fo=9, routed)           0.639     8.660    VGA/VGA_SYNC/v_count_reg[9]_i_3_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.784 r  VGA/VGA_SYNC/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.784    VGA/VGA_SYNC/v_count_reg[1]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.846    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[1]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.029    15.136    VGA/VGA_SYNC/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.964ns (26.488%)  route 2.675ns (73.512%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.142    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  VGA/VGA_SYNC/v_count_reg_reg[7]/Q
                         net (fo=14, routed)          1.211     6.772    VGA/VGA_SYNC/y[7]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.297     7.069 r  VGA/VGA_SYNC/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.827     7.897    VGA/VGA_SYNC/v_count_reg[0]_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     8.021 r  VGA/VGA_SYNC/v_count_reg[9]_i_3/O
                         net (fo=9, routed)           0.637     8.658    VGA/VGA_SYNC/v_count_reg[9]_i_3_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.124     8.782 r  VGA/VGA_SYNC/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.782    VGA/VGA_SYNC/v_count_reg[2]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.846    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[2]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.031    15.138    VGA/VGA_SYNC/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.990ns (26.995%)  route 2.677ns (73.005%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.142    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  VGA/VGA_SYNC/v_count_reg_reg[7]/Q
                         net (fo=14, routed)          1.211     6.772    VGA/VGA_SYNC/y[7]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.297     7.069 r  VGA/VGA_SYNC/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.827     7.897    VGA/VGA_SYNC/v_count_reg[0]_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     8.021 r  VGA/VGA_SYNC/v_count_reg[9]_i_3/O
                         net (fo=9, routed)           0.639     8.660    VGA/VGA_SYNC/v_count_reg[9]_i_3_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.150     8.810 r  VGA/VGA_SYNC/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.810    VGA/VGA_SYNC/v_count_reg[5]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.846    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[5]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.075    15.182    VGA/VGA_SYNC/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.990ns (27.010%)  route 2.675ns (72.990%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.142    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  VGA/VGA_SYNC/v_count_reg_reg[7]/Q
                         net (fo=14, routed)          1.211     6.772    VGA/VGA_SYNC/y[7]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.297     7.069 r  VGA/VGA_SYNC/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.827     7.897    VGA/VGA_SYNC/v_count_reg[0]_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     8.021 r  VGA/VGA_SYNC/v_count_reg[9]_i_3/O
                         net (fo=9, routed)           0.637     8.658    VGA/VGA_SYNC/v_count_reg[9]_i_3_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I0_O)        0.150     8.808 r  VGA/VGA_SYNC/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.808    VGA/VGA_SYNC/v_count_reg[3]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.846    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[3]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.075    15.182    VGA/VGA_SYNC/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.966ns (29.320%)  route 2.329ns (70.680%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.623     5.144    VGA/VGA_SYNC/CLK
    SLICE_X5Y30          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  VGA/VGA_SYNC/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.908     6.471    VGA/VGA_SYNC/x[3]
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.299     6.770 f  VGA/VGA_SYNC/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.427     7.197    VGA/VGA_SYNC/h_count_reg[9]_i_3_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124     7.321 f  VGA/VGA_SYNC/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.470     7.791    VGA/VGA_SYNC/h_count_reg[4]_i_2_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.915 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.524     8.439    VGA/VGA_SYNC/v_count_reg0
    SLICE_X5Y29          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.506    14.847    VGA/VGA_SYNC/CLK
    SLICE_X5Y29          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[8]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.880    VGA/VGA_SYNC/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.966ns (29.320%)  route 2.329ns (70.680%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.623     5.144    VGA/VGA_SYNC/CLK
    SLICE_X5Y30          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  VGA/VGA_SYNC/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.908     6.471    VGA/VGA_SYNC/x[3]
    SLICE_X5Y30          LUT5 (Prop_lut5_I0_O)        0.299     6.770 f  VGA/VGA_SYNC/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.427     7.197    VGA/VGA_SYNC/h_count_reg[9]_i_3_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124     7.321 f  VGA/VGA_SYNC/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.470     7.791    VGA/VGA_SYNC/h_count_reg[4]_i_2_n_0
    SLICE_X6Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.915 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.524     8.439    VGA/VGA_SYNC/v_count_reg0
    SLICE_X5Y29          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.506    14.847    VGA/VGA_SYNC/CLK
    SLICE_X5Y29          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[9]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.880    VGA/VGA_SYNC/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.268%)  route 0.130ns (40.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    VGA/VGA_SYNC/CLK
    SLICE_X4Y30          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  VGA/VGA_SYNC/h_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.130     1.739    VGA/VGA_SYNC/x[1]
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.048     1.787 r  VGA/VGA_SYNC/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    VGA/VGA_SYNC/h_count_reg[3]_i_1_n_0
    SLICE_X5Y30          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    VGA/VGA_SYNC/CLK
    SLICE_X5Y30          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.107     1.588    VGA/VGA_SYNC/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.881%)  route 0.130ns (41.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    VGA/VGA_SYNC/CLK
    SLICE_X4Y30          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  VGA/VGA_SYNC/h_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.130     1.739    VGA/VGA_SYNC/x[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  VGA/VGA_SYNC/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    VGA/VGA_SYNC/h_count_reg[2]_i_1_n_0
    SLICE_X5Y30          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    VGA/VGA_SYNC/CLK
    SLICE_X5Y30          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.091     1.572    VGA/VGA_SYNC/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    VGA/VGA_SYNC/CLK
    SLICE_X3Y28          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  VGA/VGA_SYNC/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.148     1.757    VGA/VGA_SYNC/x[9]
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  VGA/VGA_SYNC/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.802    VGA/VGA_SYNC/h_count_reg[8]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    VGA/VGA_SYNC/CLK
    SLICE_X3Y28          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.092     1.560    VGA/VGA_SYNC/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.272%)  route 0.151ns (44.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    VGA/VGA_SYNC/CLK
    SLICE_X3Y28          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  VGA/VGA_SYNC/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.151     1.760    VGA/VGA_SYNC/x[9]
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  VGA/VGA_SYNC/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.805    VGA/VGA_SYNC/h_count_reg[9]_i_2_n_0
    SLICE_X3Y28          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    VGA/VGA_SYNC/CLK
    SLICE_X3Y28          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[9]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.092     1.560    VGA/VGA_SYNC/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.213%)  route 0.182ns (49.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    VGA/VGA_SYNC/CLK
    SLICE_X3Y28          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  VGA/VGA_SYNC/h_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.182     1.792    VGA/VGA_SYNC/x[5]
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.043     1.835 r  VGA/VGA_SYNC/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.835    VGA/VGA_SYNC/h_count_reg[7]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    VGA/VGA_SYNC/CLK
    SLICE_X3Y28          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.107     1.575    VGA/VGA_SYNC/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.780%)  route 0.166ns (47.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    VGA/VGA_SYNC/CLK
    SLICE_X3Y28          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  VGA/VGA_SYNC/h_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.166     1.776    VGA/VGA_SYNC/x[5]
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  VGA/VGA_SYNC/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    VGA/VGA_SYNC/h_count_reg[5]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    VGA/VGA_SYNC/CLK
    SLICE_X3Y28          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.091     1.559    VGA/VGA_SYNC/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.557%)  route 0.168ns (47.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    VGA/VGA_SYNC/CLK
    SLICE_X5Y30          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  VGA/VGA_SYNC/h_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.168     1.777    VGA/VGA_SYNC/x[2]
    SLICE_X5Y30          LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  VGA/VGA_SYNC/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    VGA/VGA_SYNC/h_count_reg[4]_i_1_n_0
    SLICE_X5Y30          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    VGA/VGA_SYNC/CLK
    SLICE_X5Y30          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.092     1.560    VGA/VGA_SYNC/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.156%)  route 0.132ns (36.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.466    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.128     1.594 r  VGA/VGA_SYNC/v_count_reg_reg[3]/Q
                         net (fo=16, routed)          0.132     1.726    VGA/VGA_SYNC/y[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.098     1.824 r  VGA/VGA_SYNC/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.824    VGA/VGA_SYNC/v_count_reg[4]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.852     1.979    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[4]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.092     1.558    VGA/VGA_SYNC/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.283%)  route 0.207ns (52.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    VGA/VGA_SYNC/CLK
    SLICE_X5Y30          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  VGA/VGA_SYNC/h_count_reg_reg[4]/Q
                         net (fo=8, routed)           0.207     1.817    VGA/VGA_SYNC/x[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  VGA/VGA_SYNC/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.862    VGA/VGA_SYNC/hsync_next
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.982    VGA/VGA_SYNC/CLK
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/hsync_reg_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.091     1.595    VGA/VGA_SYNC/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.190ns (48.444%)  route 0.202ns (51.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.584     1.467    VGA/VGA_SYNC/CLK
    SLICE_X4Y29          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  VGA/VGA_SYNC/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.202     1.810    VGA/VGA_SYNC/y[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.049     1.859 r  VGA/VGA_SYNC/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.859    VGA/VGA_SYNC/v_count_reg[3]_i_1_n_0
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.852     1.979    VGA/VGA_SYNC/CLK
    SLICE_X5Y28          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.107     1.587    VGA/VGA_SYNC/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    VGA/VGA_SYNC/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    VGA/VGA_SYNC/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    VGA/VGA_SYNC/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    VGA/VGA_SYNC/h_count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    VGA/VGA_SYNC/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    VGA/VGA_SYNC/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    VGA/VGA_SYNC/h_count_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    VGA/VGA_SYNC/h_count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    VGA/VGA_SYNC/h_count_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    VGA/VGA_SYNC/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    VGA/VGA_SYNC/h_count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    VGA/VGA_SYNC/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    VGA/VGA_SYNC/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    VGA/VGA_SYNC/h_count_reg_reg[4]/C



