
---------- Begin Simulation Statistics ----------
final_tick                               2542231427500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226523                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   226521                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.53                       # Real time elapsed on the host
host_tick_rate                              659633391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196940                       # Number of instructions simulated
sim_ops                                       4196940                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012222                       # Number of seconds simulated
sim_ticks                                 12221582500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.058169                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378412                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               741139                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2647                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            120745                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            948979                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28922                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          201134                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           172212                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1158865                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72600                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30190                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196940                       # Number of instructions committed
system.cpu.committedOps                       4196940                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.820758                       # CPI: cycles per instruction
system.cpu.discardedOps                        329237                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620295                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1483329                       # DTB hits
system.cpu.dtb.data_misses                       8518                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418265                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       878414                       # DTB read hits
system.cpu.dtb.read_misses                       7664                       # DTB read misses
system.cpu.dtb.write_accesses                  202030                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604915                       # DTB write hits
system.cpu.dtb.write_misses                       854                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18267                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3716111                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1180793                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           692109                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17136777                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171799                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1003698                       # ITB accesses
system.cpu.itb.fetch_acv                          563                       # ITB acv
system.cpu.itb.fetch_hits                      998069                       # ITB hits
system.cpu.itb.fetch_misses                      5629                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11269845500     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9249500      0.08%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19249500      0.16%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               927642500      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12225987000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8232211500     67.33%     67.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3993775500     32.67%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24429373                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85405      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542055     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839536     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592669     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196940                       # Class of committed instruction
system.cpu.quiesceCycles                        13792                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7292596                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318826                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22846459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22846459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22846459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22846459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117161.328205                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117161.328205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117161.328205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117161.328205                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13084492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13084492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13084492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13084492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67099.958974                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67099.958974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67099.958974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67099.958974                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22496962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22496962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117171.677083                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117171.677083                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12884995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12884995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67109.348958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67109.348958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.296214                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539712540000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.296214                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206013                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206013                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131170                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34897                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89125                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34567                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28965                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28965                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89715                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41350                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11441728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11441728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722361                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18175353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160445                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002755                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052414                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160003     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160445                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838360536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378333250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475825750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5737728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10237504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5737728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5737728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34897                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469475045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368182762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837657807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469475045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469475045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182742947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182742947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182742947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469475045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368182762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020400754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000220358250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7494                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7494                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415044                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114348                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123802                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159961                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123802                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10473                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2041                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5794                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2057393750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4860293750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13762.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32512.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82089                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159961                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123802                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.934059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.823463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.715285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35472     42.50%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24810     29.72%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10179     12.20%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4708      5.64%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2390      2.86%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1502      1.80%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          942      1.13%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          649      0.78%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2816      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83468                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.946757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.367555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.668034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1357     18.11%     18.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5647     75.35%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           304      4.06%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79      1.05%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            49      0.65%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.25%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.13%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7494                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.743014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6679     89.12%     89.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.25%     90.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              483      6.45%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      2.42%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.73%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7494                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9567232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  670272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7791168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10237504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7923328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12221577500                       # Total gap between requests
system.mem_ctrls.avgGap                      43069.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5099712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7791168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417271003.980049252510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365543496.515283524990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637492566.940492391586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123802                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2593207250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2267086500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300084626750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28925.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32244.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2423907.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320657400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170403090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569593500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315481140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5329678410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        204937440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7875121140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.361820                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    479135000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11334507500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275396940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146357970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497750820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319986000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5278373850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        248141280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7730377020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.518499                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    590957750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11222684750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              996459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12214382500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1726909                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1726909                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1726909                       # number of overall hits
system.cpu.icache.overall_hits::total         1726909                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89716                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89716                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89716                       # number of overall misses
system.cpu.icache.overall_misses::total         89716                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5527756500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5527756500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5527756500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5527756500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1816625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1816625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1816625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1816625                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049386                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049386                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049386                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049386                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61613.942886                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61613.942886                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61613.942886                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61613.942886                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89125                       # number of writebacks
system.cpu.icache.writebacks::total             89125                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89716                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89716                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89716                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89716                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5438041500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5438041500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5438041500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5438041500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049386                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049386                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049386                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049386                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60613.954033                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60613.954033                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60613.954033                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60613.954033                       # average overall mshr miss latency
system.cpu.icache.replacements                  89125                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1726909                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1726909                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89716                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89716                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5527756500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5527756500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1816625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1816625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61613.942886                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61613.942886                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89716                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89716                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5438041500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5438041500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049386                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049386                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60613.954033                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60613.954033                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.861577                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1776472                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89203                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.914936                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.861577                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995823                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995823                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3722965                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3722965                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1339160                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1339160                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1339160                       # number of overall hits
system.cpu.dcache.overall_hits::total         1339160                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106006                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106006                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106006                       # number of overall misses
system.cpu.dcache.overall_misses::total        106006                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6804222500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6804222500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6804222500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6804222500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1445166                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1445166                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1445166                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1445166                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073352                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073352                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073352                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073352                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64187.145067                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64187.145067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64187.145067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64187.145067                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34721                       # number of writebacks
system.cpu.dcache.writebacks::total             34721                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36570                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4430135500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4430135500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4430135500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4430135500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048047                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048047                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63801.709488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63801.709488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63801.709488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63801.709488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69285                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       808150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          808150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3331909500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3331909500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       857737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       857737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057811                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057811                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67193.205881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67193.205881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2712261000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2712261000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67038.929260                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67038.929260                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472313000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472313000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61545.100055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61545.100055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717874500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717874500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59282.024294                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59282.024294                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62652500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62652500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079625                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079625                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70317.059484                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70317.059484                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61761500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61761500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079625                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079625                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69317.059484                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69317.059484                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542231427500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.482295                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1400587                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.214866                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.482295                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3005269                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3005269                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2603719924500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 291034                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   291034                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   131.24                       # Real time elapsed on the host
host_tick_rate                              450893859                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38195621                       # Number of instructions simulated
sim_ops                                      38195621                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059176                       # Number of seconds simulated
sim_ticks                                 59175781000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.545160                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2737485                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4447929                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             113725                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            617924                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4875920                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             138721                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          744395                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           605674                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6895664                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1132589                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        92079                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33259434                       # Number of instructions committed
system.cpu.committedOps                      33259434                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.541684                       # CPI: cycles per instruction
system.cpu.discardedOps                       3398711                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6466912                       # DTB accesses
system.cpu.dtb.data_acv                            54                       # DTB access violations
system.cpu.dtb.data_hits                      9732716                       # DTB hits
system.cpu.dtb.data_misses                      15301                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3665948                       # DTB read accesses
system.cpu.dtb.read_acv                            21                       # DTB read access violations
system.cpu.dtb.read_hits                      5522478                       # DTB read hits
system.cpu.dtb.read_misses                      13673                       # DTB read misses
system.cpu.dtb.write_accesses                 2800964                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4210238                       # DTB write hits
system.cpu.dtb.write_misses                      1628                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613872                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           27555381                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           8080352                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4548567                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63504441                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.282352                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10585577                       # ITB accesses
system.cpu.itb.fetch_acv                         2338                       # ITB acv
system.cpu.itb.fetch_hits                    10581141                       # ITB hits
system.cpu.itb.fetch_misses                      4436                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15719     27.95%     28.55% # number of callpals executed
system.cpu.kern.callpal::rdps                     724      1.29%     29.84% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.84% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.84% # number of callpals executed
system.cpu.kern.callpal::rti                     1602      2.85%     32.69% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.55% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.56% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56242                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63504                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6968     39.80%     39.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.71%     40.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      61      0.35%     40.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10353     59.14%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17507                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6597     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.93%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       61      0.46%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6597     49.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13380                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49851775000     84.24%     84.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               238880500      0.40%     84.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                74876500      0.13%     84.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9012720000     15.23%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          59178252000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946757                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637207                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764266                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1097                      
system.cpu.kern.mode_good::user                  1075                      
system.cpu.kern.mode_good::idle                    22                      
system.cpu.kern.mode_switch::kernel              1882                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1075                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  45                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.582891                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.488889                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.730846                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33490125500     56.59%     56.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24802939500     41.91%     98.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            885187000      1.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        117794399                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328069      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18477295     55.56%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533715      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4457169     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429378     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184540      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33259434                       # Class of committed instruction
system.cpu.quiesceCycles                       557163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        54289958                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          763                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       760053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1519463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15477242061                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15477242061                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15477242061                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15477242061                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118045.060833                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118045.060833                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118045.060833                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118045.060833                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1102                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   33                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    33.393939                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8914205199                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8914205199                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8914205199                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8914205199                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67988.721172                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67988.721172                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67988.721172                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67988.721172                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35299879                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35299879                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118854.811448                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118854.811448                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20449879                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20449879                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68854.811448                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68854.811448                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15441942182                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15441942182                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118043.222404                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118043.222404                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8893755320                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8893755320                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67986.754831                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67986.754831                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             519285                       # Transaction distribution
system.membus.trans_dist::WriteReq               2244                       # Transaction distribution
system.membus.trans_dist::WriteResp              2244                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267514                       # Transaction distribution
system.membus.trans_dist::WritebackClean       365693                       # Transaction distribution
system.membus.trans_dist::CleanEvict           126198                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               40                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110896                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110896                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         365694                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        152069                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           49                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1097065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1097065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       787972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       795504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2154801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46807744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46807744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25559232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25566897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80747249                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              359                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            763281                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001059                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032519                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  762473     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     808      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              763281                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7023500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4123019502                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1659127                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1411732750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1920871000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23403392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16810560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40214336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23403392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23403392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17120896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17120896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          365678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          262665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              628349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267514                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267514                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         395489364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         284078380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             679574233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    395489364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        395489364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      289322688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            289322688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      289322688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        395489364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        284078380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            968896921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    565848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    272662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    260461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000207718250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34639                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34639                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1548920                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             534461                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      628349                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     632866                       # Number of write requests accepted
system.mem_ctrls.readBursts                    628349                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   632866                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95220                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 67018                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            51058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30652                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7453150250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2665645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17449319000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13980.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32730.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       543                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   384744                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  417588                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                628349                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               632866                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  497034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       296645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.099563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.201092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.173556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       123178     41.52%     41.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        84474     28.48%     70.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34406     11.60%     81.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14712      4.96%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8778      2.96%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4790      1.61%     91.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3099      1.04%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2360      0.80%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20848      7.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       296645                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.390831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.927566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8417     24.30%     24.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4356     12.58%     36.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18570     53.61%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1489      4.30%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           660      1.91%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           369      1.07%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           230      0.66%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           142      0.41%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           108      0.31%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            65      0.19%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            69      0.20%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            27      0.08%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           35      0.10%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           21      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            7      0.02%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           16      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           21      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           26      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34639                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.335518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.304330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.380669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         31057     89.66%     89.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3197      9.23%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           268      0.77%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            62      0.18%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            15      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            17      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34639                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34120256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6094080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36214144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40214336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40503424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       576.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       611.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    679.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    684.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59175781000                       # Total gap between requests
system.mem_ctrls.avgGap                      46919.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17450368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16669504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36214144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 294890370.775165617466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 281694702.094426095486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6489.141224853459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 611975767.586405038834                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       365678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       262665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       632866                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9219619000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8228689250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1010750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1501481805250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25212.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31327.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    168458.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2372511.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1142200080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            607070970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2011088100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1519557660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4671264000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24360386970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2211329760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36522897540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.193334                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5515653250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1976000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51688918750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            976102260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            518787885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1795909920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1434492540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4671264000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24560098440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2043186720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35999841765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.354316                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5068500250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1976000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  52136163000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133060                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133060                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269758                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7665                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               825500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5288000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683172061                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5479000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              539500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     814565.277778                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    324730.785073                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      2899500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     61195253500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    293243500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14251388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14251388                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14251388                       # number of overall hits
system.cpu.icache.overall_hits::total        14251388                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       365694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         365694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       365694                       # number of overall misses
system.cpu.icache.overall_misses::total        365694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20655634500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20655634500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20655634500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20655634500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14617082                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14617082                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14617082                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14617082                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56483.383649                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56483.383649                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56483.383649                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56483.383649                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       365693                       # number of writebacks
system.cpu.icache.writebacks::total            365693                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       365694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       365694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       365694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       365694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20289940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20289940500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20289940500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20289940500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55483.383649                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55483.383649                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55483.383649                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55483.383649                       # average overall mshr miss latency
system.cpu.icache.replacements                 365693                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14251388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14251388                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       365694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        365694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20655634500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20655634500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14617082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14617082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56483.383649                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56483.383649                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       365694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       365694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20289940500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20289940500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55483.383649                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55483.383649                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999799                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14664222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            365693                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.099816                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999799                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29599858                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29599858                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9108902                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9108902                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9108902                       # number of overall hits
system.cpu.dcache.overall_hits::total         9108902                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       368803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         368803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       368803                       # number of overall misses
system.cpu.dcache.overall_misses::total        368803                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23397659500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23397659500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23397659500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23397659500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9477705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9477705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9477705                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9477705                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038913                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038913                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038913                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038913                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63442.161533                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63442.161533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63442.161533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63442.161533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136698                       # number of writebacks
system.cpu.dcache.writebacks::total            136698                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107984                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107984                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107984                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107984                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       260819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       260819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       260819                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       260819                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3766                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3766                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16372508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16372508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16372508500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16372508500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256400500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256400500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027519                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027519                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027519                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62773.450170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62773.450170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62773.450170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62773.450170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68082.979288                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68082.979288                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 262599                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5239977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5239977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       153349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        153349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10188185500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10188185500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5393326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5393326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66437.899823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66437.899823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149898                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149898                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9814241000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9814241000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256400500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256400500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027793                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027793                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65472.794834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65472.794834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168462.877792                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168462.877792                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215454                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215454                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13209474000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13209474000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61309.950152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61309.950152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104533                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104533                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110921                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110921                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2244                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2244                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6558267500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6558267500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027157                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027157                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59125.571353                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59125.571353                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106821                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106821                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    147031000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    147031000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017449                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017449                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77507.116500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77507.116500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    144671500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    144671500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017375                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017375                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76586.289042                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76586.289042                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108579                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108579                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108579                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108579                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  61488497000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.585725                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9364022                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            262668                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.649649                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.585725                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999595                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999595                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19652672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19652672                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3140800735000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 325054                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758148                       # Number of bytes of host memory used
host_op_rate                                   325054                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1644.84                       # Real time elapsed on the host
host_tick_rate                              326524067                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   534662626                       # Number of instructions simulated
sim_ops                                     534662626                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.537081                       # Number of seconds simulated
sim_ticks                                537080810500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.514535                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                36672938                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             49215818                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              21783                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           9471372                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          59287609                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             539757                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2487574                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1947817                       # Number of indirect misses.
system.cpu.branchPred.lookups                69266887                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3347124                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       168282                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   496467005                       # Number of instructions committed
system.cpu.committedOps                     496467005                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.135972                       # CPI: cycles per instruction
system.cpu.discardedOps                      29741230                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                140134942                       # DTB accesses
system.cpu.dtb.data_acv                           135                       # DTB access violations
system.cpu.dtb.data_hits                    142628891                       # DTB hits
system.cpu.dtb.data_misses                     265435                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                100159244                       # DTB read accesses
system.cpu.dtb.read_acv                           130                       # DTB read access violations
system.cpu.dtb.read_hits                    100974339                       # DTB read hits
system.cpu.dtb.read_misses                     217671                       # DTB read misses
system.cpu.dtb.write_accesses                39975698                       # DTB write accesses
system.cpu.dtb.write_acv                            5                       # DTB write access violations
system.cpu.dtb.write_hits                    41654552                       # DTB write hits
system.cpu.dtb.write_misses                     47764                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            92025865                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          311953983                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         122434895                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         48134622                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       354197919                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.468171                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               147719978                       # ITB accesses
system.cpu.itb.fetch_acv                          932                       # ITB acv
system.cpu.itb.fetch_hits                   147711512                       # ITB hits
system.cpu.itb.fetch_misses                      8466                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   313      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19695     18.31%     18.60% # number of callpals executed
system.cpu.kern.callpal::rdps                    1307      1.21%     19.81% # number of callpals executed
system.cpu.kern.callpal::rti                     2312      2.15%     21.96% # number of callpals executed
system.cpu.kern.callpal::callsys                  531      0.49%     22.46% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     22.46% # number of callpals executed
system.cpu.kern.callpal::rdunique               83425     77.54%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 107586                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     229819                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       64                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8080     35.78%     35.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.11%     35.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     550      2.44%     38.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13927     61.68%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22581                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8079     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.14%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      550      3.29%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8079     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16732                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             526330802500     98.03%     98.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                48399500      0.01%     98.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               767243000      0.14%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9773749000      1.82%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         536920194000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.580096                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.740977                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2274                      
system.cpu.kern.mode_good::user                  2266                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2602                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2266                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.873943                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.929871                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        27673483000      5.15%      5.15% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         502086673000     93.51%     98.67% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7159986000      1.33%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      313                       # number of times the context was actually changed
system.cpu.numCycles                       1060439614                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        64                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            35113413      7.07%      7.07% # Class of committed instruction
system.cpu.op_class_0::IntAlu               244540147     49.26%     56.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                1749205      0.35%     56.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              50344686     10.14%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11406642      2.30%     69.12% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2125916      0.43%     69.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11493447      2.32%     71.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1107924      0.22%     72.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               271917      0.05%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::MemRead               63566360     12.80%     84.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite              35443189      7.14%     92.08% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32169243      6.48%     98.56% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5739656      1.16%     99.72% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1395260      0.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                496467005                       # Class of committed instruction
system.cpu.quiesceCycles                     13722007                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       706241695                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          184                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3603072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7206120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1462110332                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1462110332                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1462110332                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1462110332                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118045.400614                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118045.400614                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118045.400614                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118045.400614                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            45                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    842107504                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    842107504                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    842107504                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    842107504                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67988.656871                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67988.656871                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67988.656871                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67988.656871                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3933982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3933982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115705.352941                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115705.352941                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2233982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2233982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65705.352941                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65705.352941                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1458176350                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1458176350                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118051.841807                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118051.841807                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    839873522                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    839873522                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67994.941872                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67994.941872                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 272                       # Transaction distribution
system.membus.trans_dist::ReadResp            2316629                       # Transaction distribution
system.membus.trans_dist::WriteReq                918                       # Transaction distribution
system.membus.trans_dist::WriteResp               918                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1815402                       # Transaction distribution
system.membus.trans_dist::WritebackClean       526061                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1261583                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1274337                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1274337                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         526061                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1790298                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1578119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1578119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9193771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9196155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10799046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     67331712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     67331712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5710                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    311527872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    311533582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               379655822                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              124                       # Total snoops (count)
system.membus.snoopTraffic                       7936                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3604238                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000051                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007145                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3604054     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     184      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3604238                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2546000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17469954940                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16280604250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2774720749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33663808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      196132672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          229796480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33663808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33663808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    116185728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116185728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          525997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3064573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3590570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1815402                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1815402                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          62679223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         365182796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             427862019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     62679223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62679223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      216328206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            216328206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      216328206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         62679223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        365182796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            644190225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2192657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    415844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2799443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011716715000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       133944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       133944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8732623                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2061124                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3590570                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2341361                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3590570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2341361                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 375283                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                148704                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            228917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            147047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            194022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            243483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            277936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            150810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            169334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            213639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            220538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            158425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           210081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           174310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           269206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           164134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           179498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           213907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            181218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            108354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            196226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            181512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            108435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            151538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            123615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             94499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           154666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           181902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           102879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           124030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           159411                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  38309621000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16076435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             98596252250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11914.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30664.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        26                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2370925                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1685462                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3590570                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2341361                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3096523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  114893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 121046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 134164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 136993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 135237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 135155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 135730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 134596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 134754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 134983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 134441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 134488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 134437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 134008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 134015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 134117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    105                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1351553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.082110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.139583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.135186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       536935     39.73%     39.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       374424     27.70%     67.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       140650     10.41%     77.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74452      5.51%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62214      4.60%     87.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24831      1.84%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17153      1.27%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13277      0.98%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       107617      7.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1351553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       133944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.004659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.772738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        133657     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          215      0.16%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           51      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        133944                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       133944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.369871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.348029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.990680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        132876     99.20%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1059      0.79%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        133944                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              205778368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24018112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               140329344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               229796480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            149847104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       383.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       261.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    427.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    279.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  537080810000                       # Total gap between requests
system.mem_ctrls.avgGap                      90540.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     26614016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    179164352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    140329344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 49553094.207971148193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 333589188.995982587337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 261281619.556206434965                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       525997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3064573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2341361                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13756278750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  84839973500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13023962504000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26152.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27684.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5562560.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5022947160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2669774910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11353306860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5334625980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42396637920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     184185588840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51135377280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       302098258950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.481945                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 130896616750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17934280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 388249913750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4627091280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2459368725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11603842320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6110986140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42396637920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     182576117460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52490721600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       302264765445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.791966                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 134399293250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17934280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 384747237250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  306                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 306                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13270                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13270                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2380                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5710                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796510                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1480500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1462000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64592332                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              828500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              150500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 128                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     107240062.500000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    305464054.711356                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974175000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    530217446500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6863364000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    149168181                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        149168181                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    149168181                       # number of overall hits
system.cpu.icache.overall_hits::total       149168181                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       526060                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         526060                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       526060                       # number of overall misses
system.cpu.icache.overall_misses::total        526060                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  30392640000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  30392640000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  30392640000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  30392640000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    149694241                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    149694241                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    149694241                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    149694241                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003514                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003514                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003514                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003514                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57774.094210                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57774.094210                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57774.094210                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57774.094210                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       526061                       # number of writebacks
system.cpu.icache.writebacks::total            526061                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       526060                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       526060                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       526060                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       526060                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  29866579000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  29866579000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  29866579000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  29866579000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003514                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003514                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003514                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003514                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56774.092309                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56774.092309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56774.092309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56774.092309                       # average overall mshr miss latency
system.cpu.icache.replacements                 526061                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    149168181                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       149168181                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       526060                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        526060                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  30392640000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  30392640000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    149694241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    149694241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57774.094210                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57774.094210                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       526060                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       526060                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  29866579000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  29866579000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56774.092309                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56774.092309                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           149706054                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            526573                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            284.302564                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         299914543                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        299914543                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    127855869                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        127855869                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    127855869                       # number of overall hits
system.cpu.dcache.overall_hits::total       127855869                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4206823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4206823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4206823                       # number of overall misses
system.cpu.dcache.overall_misses::total       4206823                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 253751125500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 253751125500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 253751125500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 253751125500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    132062692                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    132062692                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    132062692                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    132062692                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031855                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031855                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60318.945080                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60318.945080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60318.945080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60318.945080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1803050                       # number of writebacks
system.cpu.dcache.writebacks::total           1803050                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1145333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1145333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1145333                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1145333                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3061490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3061490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3061490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3061490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1190                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1190                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 179191944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 179191944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 179191944000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 179191944000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     47892500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     47892500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023182                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023182                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023182                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023182                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58530.958455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58530.958455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58530.958455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58530.958455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 40245.798319                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 40245.798319                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3064599                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     89114706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        89114706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1894424                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1894424                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 110385169000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 110385169000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     91009130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     91009130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58268.459965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58268.459965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107158                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107158                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1787266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1787266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 102348544000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 102348544000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     47892500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     47892500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57265.423278                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57265.423278                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 176075.367647                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 176075.367647                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     38741163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38741163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2312399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2312399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 143365956500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 143365956500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     41053562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     41053562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61998.797137                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61998.797137                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1038175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1038175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1274224                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1274224                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          918                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          918                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  76843400000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  76843400000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60306.037243                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60306.037243                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        77892                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        77892                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3112                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3112                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    238071500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    238071500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        81004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        81004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.038418                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038418                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76501.124679                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76501.124679                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3111                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3111                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    234903500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    234903500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.038406                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038406                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75507.393121                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75507.393121                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        80886                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        80886                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        80886                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        80886                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537080810500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           131333653                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3065623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.840771                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          552                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         267513763                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        267513763                       # Number of data accesses

---------- End Simulation Statistics   ----------
