;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP #-1, 301
	SLT <-10, @12
	ADD #240, @371
	MOV <104, <-120
	SPL 200, 94
	ADD 210, 30
	CMP -401, 710
	ADD #240, @371
	ADD #240, @371
	SUB 12, @10
	SUB @1, 0
	JMP 210
	SLT <-10, @12
	SPL 0, <-2
	JMP 1, 420
	SLT <-10, @12
	SPL <127, 100
	SLT <-10, @12
	MOV 300, @742
	SUB -207, <-120
	JMP 300, #742
	ADD <100, 61
	ADD <100, 61
	SUB 12, @11
	CMP 210, 0
	JMP 300, #742
	ADD #240, @371
	ADD 130, 9
	SPL 0, <-2
	SUB #12, @0
	SPL 0, <-2
	MOV -300, @742
	ADD #240, @371
	ADD 130, 9
	CMP -7, <-120
	ADD <100, 61
	SLT <-10, @12
	SUB 1, <-1
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	MOV -4, <-20
	CMP -207, <-120
	MOV -1, <-20
	CMP -401, 710
	MOV -4, <-20
	DJN -1, @-20
